// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "04/20/2025 20:21:21"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLOCK_50,
	KEY,
	SW,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LED,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
output 	[9:0] LED;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[0]~input_o ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vga_ctrl|Add0~37_sumout ;
wire \vga_ctrl|LessThan0~0_combout ;
wire \vga_ctrl|Add0~18 ;
wire \vga_ctrl|Add0~21_sumout ;
wire \vga_ctrl|Add0~22 ;
wire \vga_ctrl|Add0~1_sumout ;
wire \vga_ctrl|LessThan0~1_combout ;
wire \vga_ctrl|Add0~38 ;
wire \vga_ctrl|Add0~33_sumout ;
wire \vga_ctrl|Add0~34 ;
wire \vga_ctrl|Add0~29_sumout ;
wire \vga_ctrl|Add0~30 ;
wire \vga_ctrl|Add0~25_sumout ;
wire \vga_ctrl|Add0~26 ;
wire \vga_ctrl|Add0~9_sumout ;
wire \vga_ctrl|hcount[4]~DUPLICATE_q ;
wire \vga_ctrl|Add0~10 ;
wire \vga_ctrl|Add0~5_sumout ;
wire \vga_ctrl|Add0~6 ;
wire \vga_ctrl|Add0~13_sumout ;
wire \vga_ctrl|hcount[6]~feeder_combout ;
wire \vga_ctrl|Add0~14 ;
wire \vga_ctrl|Add0~17_sumout ;
wire \tpg|LessThan0~0_combout ;
wire \tpg|piece_rom_addr[12]~1_combout ;
wire \vga_ctrl|Add1~33_sumout ;
wire \vga_ctrl|vcount[5]~DUPLICATE_q ;
wire \vga_ctrl|Add1~2 ;
wire \vga_ctrl|Add1~9_sumout ;
wire \vga_ctrl|Add1~10 ;
wire \vga_ctrl|Add1~21_sumout ;
wire \vga_ctrl|Add1~22 ;
wire \vga_ctrl|Add1~25_sumout ;
wire \vga_ctrl|Add1~26 ;
wire \vga_ctrl|Add1~17_sumout ;
wire \vga_ctrl|LessThan1~1_combout ;
wire \vga_ctrl|vcount[9]~DUPLICATE_q ;
wire \vga_ctrl|Add1~18 ;
wire \vga_ctrl|Add1~13_sumout ;
wire \vga_ctrl|LessThan1~2_combout ;
wire \vga_ctrl|Add1~34 ;
wire \vga_ctrl|Add1~29_sumout ;
wire \vga_ctrl|Add1~30 ;
wire \vga_ctrl|Add1~37_sumout ;
wire \vga_ctrl|Add1~38 ;
wire \vga_ctrl|Add1~5_sumout ;
wire \vga_ctrl|Add1~6 ;
wire \vga_ctrl|Add1~1_sumout ;
wire \vga_ctrl|LessThan1~0_combout ;
wire \tpg|piece_rom_addr[12]~0_combout ;
wire \SW[0]~input_o ;
wire \vga_ctrl|hcount[9]~DUPLICATE_q ;
wire \tpg|piece_rom_addr[12]~2_combout ;
wire \tpg|Add2~2_combout ;
wire \tpg|Add2~3_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~30_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~6 ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~10 ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~14 ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~18 ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~22 ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~26 ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~25_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~21_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~17_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~13_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~9_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[155]~52_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout ;
wire \tpg|Add2~1_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_16~5_sumout ;
wire \tpg|Add2~0_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~14_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~6 ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~18 ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~22 ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~26 ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~30 ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~34 ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~10_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~33_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[158]~47_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[157]~45_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~29_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[156]~41_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~25_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[155]~35_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~21_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[154]~28_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~17_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_17~5_sumout ;
wire \tpg|LessThan0~1_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~18_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~10 ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~6 ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~22 ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~26 ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~30 ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~34 ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~14_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~29_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[172]~39_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[165]~44_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~33_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[165]~46_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[164]~42_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~25_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[163]~34_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[163]~36_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[162]~29_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~21_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[161]~2_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~5_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_18~9_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~22_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~14 ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~10 ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~6 ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~26 ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~30 ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~34 ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~18_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~33_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[172]~43_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[171]~37_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~29_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[170]~27_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~25_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[170]~30_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[169]~3_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~5_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[168]~9_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~9_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_19~13_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~34_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~22 ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~14 ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~10 ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~6 ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~26 ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~30 ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~18_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[179]~33_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~29_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[179]~38_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[178]~31_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~25_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[177]~1_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~5_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[177]~4_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[176]~10_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~9_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[175]~16_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~13_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_20~21_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~34_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~30 ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~22 ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~14 ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~10 ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~6 ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~26 ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~18_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[186]~26_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~25_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[186]~32_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[185]~5_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~5_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[184]~8_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~9_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[184]~11_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[183]~17_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~13_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[182]~22_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~21_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_21~29_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~34_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~30 ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~26 ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~22 ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~14 ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~10 ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~6 ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~18_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[193]~0_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~5_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[193]~6_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[192]~12_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~9_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~13_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[191]~15_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[191]~18_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[190]~23_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~21_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[189]~49_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~25_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_22~29_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~34_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~30 ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~26 ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~22 ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~18 ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~14 ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~10 ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~6_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~9_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[200]~7_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[200]~13_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[199]~19_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~13_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~17_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[198]~21_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[198]~24_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[197]~50_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~21_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[196]~53_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~25_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_23~29_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~34_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~30 ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~26 ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~22 ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~18 ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~14 ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~10 ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~6_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ;
wire \tpg|Add3~2_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~30_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~6 ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~10 ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~14 ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~18 ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~22 ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~26 ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~25_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~21_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~17_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~13_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~9_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[155]~52_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout ;
wire \tpg|Add3~1_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_16~5_sumout ;
wire \vga_ctrl|LessThan1~3_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~14_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~6 ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~18 ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~22 ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~26 ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~30 ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~34 ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~10_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[158]~47_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~33_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[157]~45_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~29_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[156]~41_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~25_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[155]~35_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~21_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[154]~28_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~17_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_17~5_sumout ;
wire \tpg|Add3~0_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~18_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~6 ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~10 ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~22 ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~26 ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~30 ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~34 ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~14_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~25_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[163]~34_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[163]~36_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[162]~29_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~21_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[161]~9_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~9_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~5_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~22_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~14 ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~6 ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~10 ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~26 ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~29_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[165]~44_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~33_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[165]~46_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[164]~42_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_18~29_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~30 ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~34 ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~18_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[179]~33_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[172]~39_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~33_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[172]~43_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[171]~37_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~25_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[170]~27_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[170]~30_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[169]~10_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~9_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[168]~2_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~5_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_19~13_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~34_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~22 ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~14 ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~6 ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~10 ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~26 ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~30 ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~18_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~29_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[179]~38_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[178]~31_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~25_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[177]~8_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~9_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[177]~11_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[176]~3_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~5_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[175]~16_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~13_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_20~21_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~34_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~30 ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~22 ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~14 ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~6 ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~10 ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~26 ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~18_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~9_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[193]~7_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~25_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[186]~26_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[186]~32_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[185]~12_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[184]~1_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~5_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[184]~4_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[183]~17_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~13_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[182]~22_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~21_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_21~29_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~34_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~30 ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~26 ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~22 ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~14 ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~6 ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~10 ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~18_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~9_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[193]~13_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[192]~5_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~5_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~13_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[191]~15_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[191]~18_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[190]~23_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~21_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[189]~49_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~25_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_22~29_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~34_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~30 ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~26 ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~22 ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~18 ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~14 ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~10 ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~6_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[200]~0_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~9_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[200]~6_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[199]~19_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~13_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~17_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[198]~21_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[198]~24_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[197]~50_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~21_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~25_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[196]~53_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_23~29_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~34_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~30 ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~26 ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~22 ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~18 ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~14 ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~10 ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~6_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~9_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[207]~14_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[207]~20_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[206]~25_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~13_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~17_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[205]~48_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[205]~51_combout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[204]~54_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~21_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|StageOut[203]~55_combout ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~25_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_25~29_sumout ;
wire \tpg|Div1|auto_generated|divider|divider|op_26~34_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_26~30_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_26~26_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_26~22_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_26~18_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_26~14_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_26~10_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_26~6_cout ;
wire \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ;
wire \tpg|piece_map~0_combout ;
wire \tpg|piece_map~1_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[207]~14_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~9_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[207]~20_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[206]~25_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~13_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[205]~48_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~17_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[205]~51_combout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[204]~54_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~21_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|StageOut[203]~55_combout ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~25_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_25~29_sumout ;
wire \tpg|Div0|auto_generated|divider|divider|op_26~34_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_26~30_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_26~26_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_26~22_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_26~18_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_26~14_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_26~10_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_26~6_cout ;
wire \tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ;
wire \tpg|piece_map~2_combout ;
wire \tpg|piece_map~3_combout ;
wire \tpg|LessThan4~0_combout ;
wire \SW[1]~input_o ;
wire \tpg|Add11~1_combout ;
wire \tpg|Add11~0_combout ;
wire \tpg|Add11~2_combout ;
wire \tpg|Add18~6 ;
wire \tpg|Add18~10 ;
wire \tpg|Add18~14 ;
wire \tpg|Add18~18 ;
wire \tpg|Add18~22 ;
wire \tpg|Add18~26 ;
wire \tpg|Add18~30 ;
wire \tpg|Add18~1_sumout ;
wire \tpg|piece_map~8_combout ;
wire \tpg|Add12~6_combout ;
wire \tpg|piece_map~6_combout ;
wire \tpg|piece_map~4_combout ;
wire \tpg|piece_map~5_combout ;
wire \tpg|Add12~0_combout ;
wire \tpg|Add12~1_combout ;
wire \tpg|Add12~4_combout ;
wire \tpg|Add12~3_combout ;
wire \tpg|Add12~2_combout ;
wire \tpg|Add12~5_combout ;
wire \tpg|Add14~50_cout ;
wire \tpg|Add14~51 ;
wire \tpg|Add14~46_cout ;
wire \tpg|Add14~47 ;
wire \tpg|Add14~42_cout ;
wire \tpg|Add14~43 ;
wire \tpg|Add14~38_cout ;
wire \tpg|Add14~39 ;
wire \tpg|Add14~34_cout ;
wire \tpg|Add14~35 ;
wire \tpg|Add14~26 ;
wire \tpg|Add14~27 ;
wire \tpg|Add14~30 ;
wire \tpg|Add14~31 ;
wire \tpg|Add14~22 ;
wire \tpg|Add14~23 ;
wire \tpg|Add14~2 ;
wire \tpg|Add14~3 ;
wire \tpg|Add14~6 ;
wire \tpg|Add14~7 ;
wire \tpg|Add14~14 ;
wire \tpg|Add14~15 ;
wire \tpg|Add14~18 ;
wire \tpg|Add14~19 ;
wire \tpg|Add14~9_sumout ;
wire \tpg|Add14~17_sumout ;
wire \tpg|Add14~13_sumout ;
wire \tpg|Add14~5_sumout ;
wire \tpg|Add14~1_sumout ;
wire \tpg|Add14~21_sumout ;
wire \tpg|Add18~29_sumout ;
wire \tpg|Add14~29_sumout ;
wire \tpg|Add18~25_sumout ;
wire \tpg|Add14~25_sumout ;
wire \tpg|Add18~21_sumout ;
wire \tpg|Add18~17_sumout ;
wire \tpg|piece_map~7_combout ;
wire \tpg|Add18~13_sumout ;
wire \tpg|Add18~9_sumout ;
wire \tpg|Add17~64_combout ;
wire \tpg|Add7~1_combout ;
wire \tpg|Add18~5_sumout ;
wire \tpg|Add7~0_combout ;
wire \tpg|Add17~26 ;
wire \tpg|Add17~27 ;
wire \tpg|Add17~30 ;
wire \tpg|Add17~31 ;
wire \tpg|Add17~34 ;
wire \tpg|Add17~35 ;
wire \tpg|Add17~38 ;
wire \tpg|Add17~39 ;
wire \tpg|Add17~42 ;
wire \tpg|Add17~43 ;
wire \tpg|Add17~46 ;
wire \tpg|Add17~47 ;
wire \tpg|Add17~50 ;
wire \tpg|Add17~51 ;
wire \tpg|Add17~54 ;
wire \tpg|Add17~55 ;
wire \tpg|Add17~58 ;
wire \tpg|Add17~59 ;
wire \tpg|Add17~62 ;
wire \tpg|Add17~63 ;
wire \tpg|Add17~22 ;
wire \tpg|Add17~23 ;
wire \tpg|Add17~2 ;
wire \tpg|Add17~3 ;
wire \tpg|Add17~6 ;
wire \tpg|Add17~7 ;
wire \tpg|Add17~14 ;
wire \tpg|Add17~15 ;
wire \tpg|Add17~18 ;
wire \tpg|Add17~19 ;
wire \tpg|Add17~9_sumout ;
wire \tpg|LessThan5~0_combout ;
wire \tpg|piece_rom_addr[18]~20_combout ;
wire \tpg|Add17~17_sumout ;
wire \tpg|piece_rom_addr[17]~21_combout ;
wire \tpg|Add17~13_sumout ;
wire \tpg|piece_rom_addr[12]~3_combout ;
wire \tpg|piece_rom_addr[12]~4_combout ;
wire \tpg|Add17~21_sumout ;
wire \tpg|Add17~5_sumout ;
wire \tpg|Add17~1_sumout ;
wire \tpg|piece_rom_addr[12]~18_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0_combout ;
wire \tpg|piece_rom_addr[0]~6_combout ;
wire \tpg|piece_rom_addr[1]~7_combout ;
wire \tpg|piece_rom_addr[2]~8_combout ;
wire \tpg|Add17~25_sumout ;
wire \tpg|piece_rom_addr[3]~9_combout ;
wire \tpg|Add17~29_sumout ;
wire \tpg|piece_rom_addr[4]~10_combout ;
wire \tpg|Add17~33_sumout ;
wire \tpg|piece_rom_addr[5]~11_combout ;
wire \tpg|Add17~37_sumout ;
wire \tpg|piece_rom_addr[6]~12_combout ;
wire \tpg|Add17~41_sumout ;
wire \tpg|piece_rom_addr[7]~13_combout ;
wire \tpg|Add17~45_sumout ;
wire \tpg|piece_rom_addr[8]~14_combout ;
wire \tpg|Add17~49_sumout ;
wire \tpg|piece_rom_addr[9]~15_combout ;
wire \tpg|Add17~53_sumout ;
wire \tpg|piece_rom_addr[10]~16_combout ;
wire \tpg|Add17~57_sumout ;
wire \tpg|piece_rom_addr[11]~17_combout ;
wire \tpg|Add17~61_sumout ;
wire \tpg|piece_rom_addr[12]~19_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout ;
wire \tpg|piece_rom_addr[13]~5_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649~portadataout ;
wire \tpg|piece_rom_addr[14]~23_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ;
wire \tpg|piece_rom_addr[15]~22_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ;
wire \tpg|piece_rom_addr[16]~24_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a889 ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~1_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ;
wire \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout ;
wire \tpg|Add1~26 ;
wire \tpg|Add1~27 ;
wire \tpg|Add1~30 ;
wire \tpg|Add1~31 ;
wire \tpg|Add1~34 ;
wire \tpg|Add1~35 ;
wire \tpg|Add1~38 ;
wire \tpg|Add1~39 ;
wire \tpg|Add1~42 ;
wire \tpg|Add1~43 ;
wire \tpg|Add1~46 ;
wire \tpg|Add1~47 ;
wire \tpg|Add1~2 ;
wire \tpg|Add1~3 ;
wire \tpg|Add1~18 ;
wire \tpg|Add1~19 ;
wire \tpg|Add1~22 ;
wire \tpg|Add1~23 ;
wire \tpg|Add1~10 ;
wire \tpg|Add1~11 ;
wire \tpg|Add1~6 ;
wire \tpg|Add1~7 ;
wire \tpg|Add1~13_sumout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ;
wire \tpg|Add1~5_sumout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout ;
wire \tpg|Mux0~0_combout ;
wire \tpg|Mux0~1_combout ;
wire \tpg|Add1~21_sumout ;
wire \tpg|Add1~1_sumout ;
wire \tpg|Add1~9_sumout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout ;
wire \tpg|Add1~17_sumout ;
wire \tpg|Add1~25_sumout ;
wire \tpg|Add1~29_sumout ;
wire \tpg|Add1~33_sumout ;
wire \tpg|Add1~37_sumout ;
wire \tpg|Add1~41_sumout ;
wire \tpg|Add1~45_sumout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865~portadataout ;
wire \tpg|Mux0~12_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681~portadataout ;
wire \tpg|Mux0~11_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353~portadataout ;
wire \tpg|Mux0~10_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169~portadataout ;
wire \tpg|Mux0~9_combout ;
wire \tpg|Mux0~13_combout ;
wire \tpg|Mux0~2_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281~portadataout ;
wire \tpg|Mux0~5_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \tpg|Mux0~4_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073~portadataout ;
wire \tpg|Mux0~7_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817~portadataout ;
wire \tpg|Mux0~6_combout ;
wire \tpg|Mux0~8_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout ;
wire \tpg|Mux0~14_combout ;
wire \tpg|Mux0~3_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \tpg|Mux0~16_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout ;
wire \tpg|Mux0~18_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \tpg|Mux0~17_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \tpg|Mux0~15_combout ;
wire \tpg|Mux0~19_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout ;
wire \tpg|Mux0~23_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout ;
wire \tpg|Mux0~21_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout ;
wire \tpg|Mux0~20_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout ;
wire \tpg|Mux0~22_combout ;
wire \tpg|Mux0~24_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout ;
wire \tpg|Mux0~37_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout ;
wire \tpg|Mux0~38_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout ;
wire \tpg|Mux0~36_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout ;
wire \tpg|Mux0~35_combout ;
wire \tpg|Mux0~39_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout ;
wire \tpg|Mux0~25_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889~portadataout ;
wire \tpg|Mux0~26_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout ;
wire \tpg|Mux0~27_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a889 ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout ;
wire \tpg|Mux0~28_combout ;
wire \tpg|Mux0~29_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \tpg|Mux0~30_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \tpg|Mux0~31_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \tpg|Mux0~33_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \tpg|Mux0~32_combout ;
wire \tpg|Mux0~34_combout ;
wire \tpg|Mux0~42_combout ;
wire \tpg|Mux0~40_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout ;
wire \tpg|Mux1~34_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout ;
wire \tpg|Mux1~32_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout ;
wire \tpg|Mux1~31_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout ;
wire \tpg|Mux1~33_combout ;
wire \tpg|Mux1~35_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout ;
wire \tpg|Mux1~19_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout ;
wire \tpg|Mux1~16_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout ;
wire \tpg|Mux1~18_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout ;
wire \tpg|Mux1~17_combout ;
wire \tpg|Mux1~20_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout ;
wire \tpg|Mux1~21_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a888 ;
wire \tpg|Mux1~22_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout ;
wire \tpg|Mux1~23_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a888 ;
wire \tpg|Mux1~24_combout ;
wire \tpg|Mux1~25_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout ;
wire \tpg|Mux1~27_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \tpg|Mux1~26_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \tpg|Mux1~28_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \tpg|Mux1~29_combout ;
wire \tpg|Mux1~30_combout ;
wire \tpg|Mux1~38_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \tpg|Mux1~14_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \tpg|Mux1~13_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \tpg|Mux1~12_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \tpg|Mux1~11_combout ;
wire \tpg|Mux1~15_combout ;
wire \tpg|Mux1~36_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168~portadataout ;
wire \tpg|Mux1~5_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936~portadataout ;
wire \tpg|Mux1~8_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608~portadataout ;
wire \tpg|Mux1~7_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400~portadataout ;
wire \tpg|Mux1~6_combout ;
wire \tpg|Mux1~9_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280~portadataout ;
wire \tpg|Mux1~1_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328~portadataout ;
wire \tpg|Mux1~3_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560~portadataout ;
wire \tpg|Mux1~2_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \tpg|Mux1~0_combout ;
wire \tpg|Mux1~4_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216~portadataout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout ;
wire \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2_combout ;
wire \tpg|Mux1~10_combout ;
wire \tpg|Mux7~0_combout ;
wire \tpg|Mux6~0_combout ;
wire \tpg|Mux5~0_combout ;
wire \tpg|Mux14~0_combout ;
wire \tpg|Mux3~0_combout ;
wire \tpg|Mux1~37_combout ;
wire \tpg|Mux0~41_combout ;
wire \vga_ctrl|vga_hs~0_combout ;
wire \vga_ctrl|vga_hs~1_combout ;
wire \vga_ctrl|vga_vs~0_combout ;
wire \vga_ctrl|vga_vs~1_combout ;
wire \vga_ctrl|vga_vs~2_combout ;
wire \vga_ctrl|vga_blank_n~0_combout ;
wire \vga_ctrl|vga_sync_n~combout ;
wire [5:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode519w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode559w ;
wire [9:0] \vga_ctrl|vcount ;
wire [9:0] \vga_ctrl|hcount ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w ;
wire [5:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode484w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode579w ;
wire [5:0] \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w ;
wire [5:0] \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode464w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode434w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode444w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode549w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode529w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode569w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode539w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode602w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode613w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode623w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode633w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode643w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode653w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode663w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode673w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode707w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode717w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode727w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode737w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode747w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w ;
wire [3:0] \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w ;
wire [3:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w ;
wire [0:0] \pll|vga_pll_25_175_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire ;

wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936_PORTADATAOUT_bus ;
wire [1:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744_PORTADATAOUT_bus ;
wire [1:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721_PORTADATAOUT_bus ;
wire [0:0] \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937_PORTADATAOUT_bus ;
wire [1:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193_PORTADATAOUT_bus ;
wire [0:0] \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745_PORTADATAOUT_bus ;
wire [1:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745_PORTADATAOUT_bus ;
wire [7:0] \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888_PORTADATAOUT_bus [0];
assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a889  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888_PORTADATAOUT_bus [1];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472_PORTADATAOUT_bus [0];
assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a888  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472_PORTADATAOUT_bus [1];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721_PORTADATAOUT_bus [0];

assign \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745~portadataout  = \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473_PORTADATAOUT_bus [0];
assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a888  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473_PORTADATAOUT_bus [1];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193_PORTADATAOUT_bus [0];

assign \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449~portadataout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889_PORTADATAOUT_bus [0];
assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a889  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889_PORTADATAOUT_bus [1];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745_PORTADATAOUT_bus [0];

assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
defparam \LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
defparam \LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
defparam \LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
defparam \LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
defparam \LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
defparam \LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
defparam \LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
defparam \LED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[8]),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
defparam \LED[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[9]),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
defparam \LED[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\tpg|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(!\tpg|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\tpg|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(!\tpg|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\tpg|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(!\tpg|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\tpg|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\tpg|Mux1~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(!\tpg|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\tpg|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\tpg|Mux0~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\tpg|Mux1~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\tpg|Mux1~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\tpg|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(!\tpg|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_ctrl|vga_hs~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_ctrl|vga_vs~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\vga_ctrl|vga_blank_n~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(\vga_ctrl|vga_sync_n~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll|vga_pll_25_175_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[0]~input_o ),
	.pfden(gnd),
	.refclkin(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll|vga_pll_25_175_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1535.714285 mhz";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 108;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 107;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 16;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 4;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 31;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.175644 mhz";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N0
cyclonev_lcell_comb \vga_ctrl|Add0~37 (
// Equation(s):
// \vga_ctrl|Add0~37_sumout  = SUM(( \vga_ctrl|hcount [0] ) + ( VCC ) + ( !VCC ))
// \vga_ctrl|Add0~38  = CARRY(( \vga_ctrl|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~37_sumout ),
	.cout(\vga_ctrl|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~37 .extended_lut = "off";
defparam \vga_ctrl|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_ctrl|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N42
cyclonev_lcell_comb \vga_ctrl|LessThan0~0 (
// Equation(s):
// \vga_ctrl|LessThan0~0_combout  = ( \vga_ctrl|hcount [2] & ( (\vga_ctrl|hcount [1] & (\vga_ctrl|hcount [0] & (\vga_ctrl|hcount[4]~DUPLICATE_q  & \vga_ctrl|hcount [3]))) ) )

	.dataa(!\vga_ctrl|hcount [1]),
	.datab(!\vga_ctrl|hcount [0]),
	.datac(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datad(!\vga_ctrl|hcount [3]),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan0~0 .extended_lut = "off";
defparam \vga_ctrl|LessThan0~0 .lut_mask = 64'h0000000000010001;
defparam \vga_ctrl|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N21
cyclonev_lcell_comb \vga_ctrl|Add0~17 (
// Equation(s):
// \vga_ctrl|Add0~17_sumout  = SUM(( \vga_ctrl|hcount [7] ) + ( GND ) + ( \vga_ctrl|Add0~14  ))
// \vga_ctrl|Add0~18  = CARRY(( \vga_ctrl|hcount [7] ) + ( GND ) + ( \vga_ctrl|Add0~14  ))

	.dataa(!\vga_ctrl|hcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~17_sumout ),
	.cout(\vga_ctrl|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~17 .extended_lut = "off";
defparam \vga_ctrl|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N24
cyclonev_lcell_comb \vga_ctrl|Add0~21 (
// Equation(s):
// \vga_ctrl|Add0~21_sumout  = SUM(( \vga_ctrl|hcount [8] ) + ( GND ) + ( \vga_ctrl|Add0~18  ))
// \vga_ctrl|Add0~22  = CARRY(( \vga_ctrl|hcount [8] ) + ( GND ) + ( \vga_ctrl|Add0~18  ))

	.dataa(gnd),
	.datab(!\vga_ctrl|hcount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~21_sumout ),
	.cout(\vga_ctrl|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~21 .extended_lut = "off";
defparam \vga_ctrl|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ctrl|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N29
dffeas \vga_ctrl|hcount[8] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add0~21_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[8] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N27
cyclonev_lcell_comb \vga_ctrl|Add0~1 (
// Equation(s):
// \vga_ctrl|Add0~1_sumout  = SUM(( \vga_ctrl|hcount [9] ) + ( GND ) + ( \vga_ctrl|Add0~22  ))

	.dataa(!\vga_ctrl|hcount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~1 .extended_lut = "off";
defparam \vga_ctrl|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \vga_ctrl|hcount[9] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add0~1_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[9] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N48
cyclonev_lcell_comb \vga_ctrl|LessThan0~1 (
// Equation(s):
// \vga_ctrl|LessThan0~1_combout  = ( \vga_ctrl|hcount [8] & ( \vga_ctrl|hcount [9] & ( (((\vga_ctrl|LessThan0~0_combout ) # (\vga_ctrl|hcount [5])) # (\vga_ctrl|hcount [6])) # (\vga_ctrl|hcount [7]) ) ) )

	.dataa(!\vga_ctrl|hcount [7]),
	.datab(!\vga_ctrl|hcount [6]),
	.datac(!\vga_ctrl|hcount [5]),
	.datad(!\vga_ctrl|LessThan0~0_combout ),
	.datae(!\vga_ctrl|hcount [8]),
	.dataf(!\vga_ctrl|hcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan0~1 .extended_lut = "off";
defparam \vga_ctrl|LessThan0~1 .lut_mask = 64'h0000000000007FFF;
defparam \vga_ctrl|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N1
dffeas \vga_ctrl|hcount[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[0] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N3
cyclonev_lcell_comb \vga_ctrl|Add0~33 (
// Equation(s):
// \vga_ctrl|Add0~33_sumout  = SUM(( \vga_ctrl|hcount [1] ) + ( GND ) + ( \vga_ctrl|Add0~38  ))
// \vga_ctrl|Add0~34  = CARRY(( \vga_ctrl|hcount [1] ) + ( GND ) + ( \vga_ctrl|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~33_sumout ),
	.cout(\vga_ctrl|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~33 .extended_lut = "off";
defparam \vga_ctrl|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N4
dffeas \vga_ctrl|hcount[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[1] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N6
cyclonev_lcell_comb \vga_ctrl|Add0~29 (
// Equation(s):
// \vga_ctrl|Add0~29_sumout  = SUM(( \vga_ctrl|hcount [2] ) + ( GND ) + ( \vga_ctrl|Add0~34  ))
// \vga_ctrl|Add0~30  = CARRY(( \vga_ctrl|hcount [2] ) + ( GND ) + ( \vga_ctrl|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~29_sumout ),
	.cout(\vga_ctrl|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~29 .extended_lut = "off";
defparam \vga_ctrl|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N7
dffeas \vga_ctrl|hcount[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[2] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N9
cyclonev_lcell_comb \vga_ctrl|Add0~25 (
// Equation(s):
// \vga_ctrl|Add0~25_sumout  = SUM(( \vga_ctrl|hcount [3] ) + ( GND ) + ( \vga_ctrl|Add0~30  ))
// \vga_ctrl|Add0~26  = CARRY(( \vga_ctrl|hcount [3] ) + ( GND ) + ( \vga_ctrl|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~25_sumout ),
	.cout(\vga_ctrl|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~25 .extended_lut = "off";
defparam \vga_ctrl|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N10
dffeas \vga_ctrl|hcount[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[3] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N12
cyclonev_lcell_comb \vga_ctrl|Add0~9 (
// Equation(s):
// \vga_ctrl|Add0~9_sumout  = SUM(( \vga_ctrl|hcount[4]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl|Add0~26  ))
// \vga_ctrl|Add0~10  = CARRY(( \vga_ctrl|hcount[4]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~9_sumout ),
	.cout(\vga_ctrl|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~9 .extended_lut = "off";
defparam \vga_ctrl|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N47
dffeas \vga_ctrl|hcount[4]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add0~9_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N15
cyclonev_lcell_comb \vga_ctrl|Add0~5 (
// Equation(s):
// \vga_ctrl|Add0~5_sumout  = SUM(( \vga_ctrl|hcount [5] ) + ( GND ) + ( \vga_ctrl|Add0~10  ))
// \vga_ctrl|Add0~6  = CARRY(( \vga_ctrl|hcount [5] ) + ( GND ) + ( \vga_ctrl|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~5_sumout ),
	.cout(\vga_ctrl|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~5 .extended_lut = "off";
defparam \vga_ctrl|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N11
dffeas \vga_ctrl|hcount[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add0~5_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[5] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N18
cyclonev_lcell_comb \vga_ctrl|Add0~13 (
// Equation(s):
// \vga_ctrl|Add0~13_sumout  = SUM(( \vga_ctrl|hcount [6] ) + ( GND ) + ( \vga_ctrl|Add0~6  ))
// \vga_ctrl|Add0~14  = CARRY(( \vga_ctrl|hcount [6] ) + ( GND ) + ( \vga_ctrl|Add0~6  ))

	.dataa(gnd),
	.datab(!\vga_ctrl|hcount [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~13_sumout ),
	.cout(\vga_ctrl|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~13 .extended_lut = "off";
defparam \vga_ctrl|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ctrl|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N30
cyclonev_lcell_comb \vga_ctrl|hcount[6]~feeder (
// Equation(s):
// \vga_ctrl|hcount[6]~feeder_combout  = ( \vga_ctrl|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ctrl|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|hcount[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|hcount[6]~feeder .extended_lut = "off";
defparam \vga_ctrl|hcount[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_ctrl|hcount[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N32
dffeas \vga_ctrl|hcount[6] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|hcount[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[6] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N20
dffeas \vga_ctrl|hcount[7] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add0~17_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[7] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N6
cyclonev_lcell_comb \tpg|LessThan0~0 (
// Equation(s):
// \tpg|LessThan0~0_combout  = (\vga_ctrl|hcount[4]~DUPLICATE_q ) # (\vga_ctrl|hcount [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [5]),
	.datad(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|LessThan0~0 .extended_lut = "off";
defparam \tpg|LessThan0~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \tpg|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N24
cyclonev_lcell_comb \tpg|piece_rom_addr[12]~1 (
// Equation(s):
// \tpg|piece_rom_addr[12]~1_combout  = ( \vga_ctrl|hcount [6] & ( (\vga_ctrl|hcount [7] & (\vga_ctrl|hcount [8] & \tpg|LessThan0~0_combout )) ) ) # ( !\vga_ctrl|hcount [6] & ( (!\vga_ctrl|hcount [7] & (!\vga_ctrl|hcount [8] & !\tpg|LessThan0~0_combout )) ) 
// )

	.dataa(!\vga_ctrl|hcount [7]),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [8]),
	.datad(!\tpg|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[12]~1 .extended_lut = "off";
defparam \tpg|piece_rom_addr[12]~1 .lut_mask = 64'hA000A00000050005;
defparam \tpg|piece_rom_addr[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N0
cyclonev_lcell_comb \vga_ctrl|Add1~33 (
// Equation(s):
// \vga_ctrl|Add1~33_sumout  = SUM(( \vga_ctrl|vcount [0] ) + ( VCC ) + ( !VCC ))
// \vga_ctrl|Add1~34  = CARRY(( \vga_ctrl|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~33_sumout ),
	.cout(\vga_ctrl|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~33 .extended_lut = "off";
defparam \vga_ctrl|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \vga_ctrl|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N41
dffeas \vga_ctrl|vcount[5]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add1~9_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(vcc),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N12
cyclonev_lcell_comb \vga_ctrl|Add1~1 (
// Equation(s):
// \vga_ctrl|Add1~1_sumout  = SUM(( \vga_ctrl|vcount [4] ) + ( GND ) + ( \vga_ctrl|Add1~6  ))
// \vga_ctrl|Add1~2  = CARRY(( \vga_ctrl|vcount [4] ) + ( GND ) + ( \vga_ctrl|Add1~6  ))

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~1_sumout ),
	.cout(\vga_ctrl|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~1 .extended_lut = "off";
defparam \vga_ctrl|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ctrl|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N15
cyclonev_lcell_comb \vga_ctrl|Add1~9 (
// Equation(s):
// \vga_ctrl|Add1~9_sumout  = SUM(( \vga_ctrl|vcount[5]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl|Add1~2  ))
// \vga_ctrl|Add1~10  = CARRY(( \vga_ctrl|vcount[5]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~9_sumout ),
	.cout(\vga_ctrl|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~9 .extended_lut = "off";
defparam \vga_ctrl|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N40
dffeas \vga_ctrl|vcount[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add1~9_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(vcc),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[5] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N18
cyclonev_lcell_comb \vga_ctrl|Add1~21 (
// Equation(s):
// \vga_ctrl|Add1~21_sumout  = SUM(( \vga_ctrl|vcount [6] ) + ( GND ) + ( \vga_ctrl|Add1~10  ))
// \vga_ctrl|Add1~22  = CARRY(( \vga_ctrl|vcount [6] ) + ( GND ) + ( \vga_ctrl|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~21_sumout ),
	.cout(\vga_ctrl|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~21 .extended_lut = "off";
defparam \vga_ctrl|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N41
dffeas \vga_ctrl|vcount[6] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add1~21_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(vcc),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[6] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N21
cyclonev_lcell_comb \vga_ctrl|Add1~25 (
// Equation(s):
// \vga_ctrl|Add1~25_sumout  = SUM(( \vga_ctrl|vcount [7] ) + ( GND ) + ( \vga_ctrl|Add1~22  ))
// \vga_ctrl|Add1~26  = CARRY(( \vga_ctrl|vcount [7] ) + ( GND ) + ( \vga_ctrl|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~25_sumout ),
	.cout(\vga_ctrl|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~25 .extended_lut = "off";
defparam \vga_ctrl|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N50
dffeas \vga_ctrl|vcount[7] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add1~25_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(vcc),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[7] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N24
cyclonev_lcell_comb \vga_ctrl|Add1~17 (
// Equation(s):
// \vga_ctrl|Add1~17_sumout  = SUM(( \vga_ctrl|vcount [8] ) + ( GND ) + ( \vga_ctrl|Add1~26  ))
// \vga_ctrl|Add1~18  = CARRY(( \vga_ctrl|vcount [8] ) + ( GND ) + ( \vga_ctrl|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~17_sumout ),
	.cout(\vga_ctrl|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~17 .extended_lut = "off";
defparam \vga_ctrl|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N35
dffeas \vga_ctrl|vcount[8] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add1~17_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(vcc),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[8] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N42
cyclonev_lcell_comb \vga_ctrl|LessThan1~1 (
// Equation(s):
// \vga_ctrl|LessThan1~1_combout  = ( !\vga_ctrl|vcount [8] & ( (!\vga_ctrl|vcount [5] & (!\vga_ctrl|vcount [4] & (!\vga_ctrl|vcount [6] & !\vga_ctrl|vcount [7]))) ) )

	.dataa(!\vga_ctrl|vcount [5]),
	.datab(!\vga_ctrl|vcount [4]),
	.datac(!\vga_ctrl|vcount [6]),
	.datad(!\vga_ctrl|vcount [7]),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan1~1 .extended_lut = "off";
defparam \vga_ctrl|LessThan1~1 .lut_mask = 64'h8000800000000000;
defparam \vga_ctrl|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N32
dffeas \vga_ctrl|vcount[9]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add1~13_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(vcc),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N27
cyclonev_lcell_comb \vga_ctrl|Add1~13 (
// Equation(s):
// \vga_ctrl|Add1~13_sumout  = SUM(( \vga_ctrl|vcount[9]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl|Add1~18  ))

	.dataa(!\vga_ctrl|vcount[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~13 .extended_lut = "off";
defparam \vga_ctrl|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N31
dffeas \vga_ctrl|vcount[9] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add1~13_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(vcc),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[9] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N3
cyclonev_lcell_comb \vga_ctrl|LessThan1~2 (
// Equation(s):
// \vga_ctrl|LessThan1~2_combout  = ( \vga_ctrl|vcount [2] & ( \vga_ctrl|vcount [9] & ( (!\vga_ctrl|LessThan1~1_combout ) # (\vga_ctrl|vcount [3]) ) ) ) # ( !\vga_ctrl|vcount [2] & ( \vga_ctrl|vcount [9] & ( !\vga_ctrl|LessThan1~1_combout  ) ) )

	.dataa(!\vga_ctrl|LessThan1~1_combout ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [3]),
	.datad(gnd),
	.datae(!\vga_ctrl|vcount [2]),
	.dataf(!\vga_ctrl|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan1~2 .extended_lut = "off";
defparam \vga_ctrl|LessThan1~2 .lut_mask = 64'h00000000AAAAAFAF;
defparam \vga_ctrl|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N2
dffeas \vga_ctrl|vcount[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[0] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N3
cyclonev_lcell_comb \vga_ctrl|Add1~29 (
// Equation(s):
// \vga_ctrl|Add1~29_sumout  = SUM(( \vga_ctrl|vcount [1] ) + ( GND ) + ( \vga_ctrl|Add1~34  ))
// \vga_ctrl|Add1~30  = CARRY(( \vga_ctrl|vcount [1] ) + ( GND ) + ( \vga_ctrl|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~29_sumout ),
	.cout(\vga_ctrl|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~29 .extended_lut = "off";
defparam \vga_ctrl|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N4
dffeas \vga_ctrl|vcount[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[1] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N6
cyclonev_lcell_comb \vga_ctrl|Add1~37 (
// Equation(s):
// \vga_ctrl|Add1~37_sumout  = SUM(( \vga_ctrl|vcount [2] ) + ( GND ) + ( \vga_ctrl|Add1~30  ))
// \vga_ctrl|Add1~38  = CARRY(( \vga_ctrl|vcount [2] ) + ( GND ) + ( \vga_ctrl|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~37_sumout ),
	.cout(\vga_ctrl|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~37 .extended_lut = "off";
defparam \vga_ctrl|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N7
dffeas \vga_ctrl|vcount[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[2] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N9
cyclonev_lcell_comb \vga_ctrl|Add1~5 (
// Equation(s):
// \vga_ctrl|Add1~5_sumout  = SUM(( \vga_ctrl|vcount [3] ) + ( GND ) + ( \vga_ctrl|Add1~38  ))
// \vga_ctrl|Add1~6  = CARRY(( \vga_ctrl|vcount [3] ) + ( GND ) + ( \vga_ctrl|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~5_sumout ),
	.cout(\vga_ctrl|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~5 .extended_lut = "off";
defparam \vga_ctrl|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N11
dffeas \vga_ctrl|vcount[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[3] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N32
dffeas \vga_ctrl|vcount[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add1~1_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~2_combout ),
	.sload(vcc),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[4] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N0
cyclonev_lcell_comb \vga_ctrl|LessThan1~0 (
// Equation(s):
// \vga_ctrl|LessThan1~0_combout  = ( !\vga_ctrl|vcount [4] & ( !\vga_ctrl|vcount [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_ctrl|vcount [4]),
	.dataf(!\vga_ctrl|vcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan1~0 .extended_lut = "off";
defparam \vga_ctrl|LessThan1~0 .lut_mask = 64'hFFFF000000000000;
defparam \vga_ctrl|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N30
cyclonev_lcell_comb \tpg|piece_rom_addr[12]~0 (
// Equation(s):
// \tpg|piece_rom_addr[12]~0_combout  = ( \vga_ctrl|vcount [8] & ( (!\vga_ctrl|LessThan1~0_combout  & (\vga_ctrl|vcount [6] & \vga_ctrl|vcount [7])) ) ) # ( !\vga_ctrl|vcount [8] & ( (\vga_ctrl|LessThan1~0_combout  & (!\vga_ctrl|vcount [6] & 
// !\vga_ctrl|vcount [7])) ) )

	.dataa(!\vga_ctrl|LessThan1~0_combout ),
	.datab(!\vga_ctrl|vcount [6]),
	.datac(!\vga_ctrl|vcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[12]~0 .extended_lut = "off";
defparam \tpg|piece_rom_addr[12]~0 .lut_mask = 64'h4040404002020202;
defparam \tpg|piece_rom_addr[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y28_N2
dffeas \vga_ctrl|hcount[9]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add0~1_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N9
cyclonev_lcell_comb \tpg|piece_rom_addr[12]~2 (
// Equation(s):
// \tpg|piece_rom_addr[12]~2_combout  = ( !\vga_ctrl|vcount [9] & ( (!\tpg|piece_rom_addr[12]~1_combout  & (!\tpg|piece_rom_addr[12]~0_combout  & (\SW[0]~input_o  & !\vga_ctrl|hcount[9]~DUPLICATE_q ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~1_combout ),
	.datab(!\tpg|piece_rom_addr[12]~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\vga_ctrl|hcount[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[12]~2 .extended_lut = "off";
defparam \tpg|piece_rom_addr[12]~2 .lut_mask = 64'h0800080000000000;
defparam \tpg|piece_rom_addr[12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N57
cyclonev_lcell_comb \tpg|Add2~2 (
// Equation(s):
// \tpg|Add2~2_combout  = ( \vga_ctrl|hcount[9]~DUPLICATE_q  & ( \vga_ctrl|hcount [6] ) ) # ( !\vga_ctrl|hcount[9]~DUPLICATE_q  & ( \vga_ctrl|hcount [6] ) ) # ( \vga_ctrl|hcount[9]~DUPLICATE_q  & ( !\vga_ctrl|hcount [6] ) ) # ( 
// !\vga_ctrl|hcount[9]~DUPLICATE_q  & ( !\vga_ctrl|hcount [6] & ( (((\vga_ctrl|hcount [8]) # (\vga_ctrl|hcount[4]~DUPLICATE_q )) # (\vga_ctrl|hcount [5])) # (\vga_ctrl|hcount [7]) ) ) )

	.dataa(!\vga_ctrl|hcount [7]),
	.datab(!\vga_ctrl|hcount [5]),
	.datac(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datad(!\vga_ctrl|hcount [8]),
	.datae(!\vga_ctrl|hcount[9]~DUPLICATE_q ),
	.dataf(!\vga_ctrl|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add2~2 .extended_lut = "off";
defparam \tpg|Add2~2 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \tpg|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N12
cyclonev_lcell_comb \tpg|Add2~3 (
// Equation(s):
// \tpg|Add2~3_combout  = ( \vga_ctrl|hcount [6] ) # ( !\vga_ctrl|hcount [6] & ( (((\vga_ctrl|hcount[4]~DUPLICATE_q ) # (\vga_ctrl|hcount [8])) # (\vga_ctrl|hcount [5])) # (\vga_ctrl|hcount [7]) ) )

	.dataa(!\vga_ctrl|hcount [7]),
	.datab(!\vga_ctrl|hcount [5]),
	.datac(!\vga_ctrl|hcount [8]),
	.datad(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add2~3 .extended_lut = "off";
defparam \tpg|Add2~3 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \tpg|Add2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N12
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_16~30 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_16~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_16~30_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_16~30 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_16~30 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_16~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N15
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_16~5 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_16~5_sumout  = SUM(( !\vga_ctrl|hcount[9]~DUPLICATE_q  $ (\tpg|Add2~3_combout ) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~30_cout  ))
// \tpg|Div0|auto_generated|divider|divider|op_16~6  = CARRY(( !\vga_ctrl|hcount[9]~DUPLICATE_q  $ (\tpg|Add2~3_combout ) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~30_cout  ))

	.dataa(!\vga_ctrl|hcount[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\tpg|Add2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_16~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_16~5_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_16~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_16~5 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_16~5 .lut_mask = 64'h000000000000A5A5;
defparam \tpg|Div0|auto_generated|divider|divider|op_16~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N18
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_16~9_sumout  = SUM(( !\tpg|Add2~2_combout  ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~6  ))
// \tpg|Div0|auto_generated|divider|divider|op_16~10  = CARRY(( !\tpg|Add2~2_combout  ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add2~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_16~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h000000000000FF00;
defparam \tpg|Div0|auto_generated|divider|divider|op_16~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N21
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_16~13_sumout  = SUM(( !\tpg|Add2~2_combout  ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~10  ))
// \tpg|Div0|auto_generated|divider|divider|op_16~14  = CARRY(( !\tpg|Add2~2_combout  ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add2~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_16~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h000000000000FF00;
defparam \tpg|Div0|auto_generated|divider|divider|op_16~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N24
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_16~17 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_16~17_sumout  = SUM(( !\tpg|Add2~2_combout  ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~14  ))
// \tpg|Div0|auto_generated|divider|divider|op_16~18  = CARRY(( !\tpg|Add2~2_combout  ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add2~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_16~17_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_16~18 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_16~17 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_16~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \tpg|Div0|auto_generated|divider|divider|op_16~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N27
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_16~21 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_16~21_sumout  = SUM(( !\tpg|Add2~2_combout  ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~18  ))
// \tpg|Div0|auto_generated|divider|divider|op_16~22  = CARRY(( !\tpg|Add2~2_combout  ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add2~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_16~21_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_16~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_16~21 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_16~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \tpg|Div0|auto_generated|divider|divider|op_16~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N30
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_16~25_sumout  = SUM(( GND ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~22  ))
// \tpg|Div0|auto_generated|divider|divider|op_16~26  = CARRY(( GND ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_16~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h0000FFFF00000000;
defparam \tpg|Div0|auto_generated|divider|divider|op_16~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N33
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_16~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N6
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[155]~52 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[155]~52_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_16~9_sumout  & ( !\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[155]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[155]~52 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[155]~52 .lut_mask = 64'h00000000AAAAAAAA;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[155]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N42
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[155]~40 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & ( !\tpg|Add2~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add2~2_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[155]~40 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[155]~40 .lut_mask = 64'h00000000FF00FF00;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[155]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N3
cyclonev_lcell_comb \tpg|Add2~1 (
// Equation(s):
// \tpg|Add2~1_combout  = ( !\vga_ctrl|hcount[9]~DUPLICATE_q  & ( \vga_ctrl|hcount [6] ) ) # ( \vga_ctrl|hcount[9]~DUPLICATE_q  & ( !\vga_ctrl|hcount [6] & ( (!\vga_ctrl|hcount [8] & (!\vga_ctrl|hcount[4]~DUPLICATE_q  & (!\vga_ctrl|hcount [5] & 
// !\vga_ctrl|hcount [7]))) ) ) ) # ( !\vga_ctrl|hcount[9]~DUPLICATE_q  & ( !\vga_ctrl|hcount [6] & ( (((\vga_ctrl|hcount [7]) # (\vga_ctrl|hcount [5])) # (\vga_ctrl|hcount[4]~DUPLICATE_q )) # (\vga_ctrl|hcount [8]) ) ) )

	.dataa(!\vga_ctrl|hcount [8]),
	.datab(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datac(!\vga_ctrl|hcount [5]),
	.datad(!\vga_ctrl|hcount [7]),
	.datae(!\vga_ctrl|hcount[9]~DUPLICATE_q ),
	.dataf(!\vga_ctrl|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add2~1 .extended_lut = "off";
defparam \tpg|Add2~1 .lut_mask = 64'h7FFF8000FFFF0000;
defparam \tpg|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N42
cyclonev_lcell_comb \tpg|Add2~0 (
// Equation(s):
// \tpg|Add2~0_combout  = ( \vga_ctrl|hcount[4]~DUPLICATE_q  & ( \vga_ctrl|hcount [6] ) ) # ( !\vga_ctrl|hcount[4]~DUPLICATE_q  & ( \vga_ctrl|hcount [6] ) ) # ( \vga_ctrl|hcount[4]~DUPLICATE_q  & ( !\vga_ctrl|hcount [6] ) ) # ( 
// !\vga_ctrl|hcount[4]~DUPLICATE_q  & ( !\vga_ctrl|hcount [6] & ( (\vga_ctrl|hcount [7]) # (\vga_ctrl|hcount [5]) ) ) )

	.dataa(gnd),
	.datab(!\vga_ctrl|hcount [5]),
	.datac(!\vga_ctrl|hcount [7]),
	.datad(gnd),
	.datae(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.dataf(!\vga_ctrl|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add2~0 .extended_lut = "off";
defparam \tpg|Add2~0 .lut_mask = 64'h3F3FFFFFFFFFFFFF;
defparam \tpg|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N30
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_17~14 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_17~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_17~14_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_17~14 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_17~14 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_17~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N33
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_17~5 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_17~5_sumout  = SUM(( !\vga_ctrl|hcount [8] $ (\tpg|Add2~0_combout ) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~14_cout  ))
// \tpg|Div0|auto_generated|divider|divider|op_17~6  = CARRY(( !\vga_ctrl|hcount [8] $ (\tpg|Add2~0_combout ) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [8]),
	.datad(!\tpg|Add2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_17~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_17~5_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_17~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_17~5 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_17~5 .lut_mask = 64'h000000000000F00F;
defparam \tpg|Div0|auto_generated|divider|divider|op_17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N36
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_17~17 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_17~17_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_16~5_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add2~1_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~6  ))
// \tpg|Div0|auto_generated|divider|divider|op_17~18  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_16~5_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add2~1_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~6  ))

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\tpg|Add2~1_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_16~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_17~17_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_17~18 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_17~17 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_17~17 .lut_mask = 64'h00000000000030FC;
defparam \tpg|Div0|auto_generated|divider|divider|op_17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N39
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_17~21 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_17~21_sumout  = SUM(( (\tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[155]~52_combout ) ) + ( VCC ) + ( 
// \tpg|Div0|auto_generated|divider|divider|op_17~18  ))
// \tpg|Div0|auto_generated|divider|divider|op_17~22  = CARRY(( (\tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[155]~52_combout ) ) + ( VCC ) + ( 
// \tpg|Div0|auto_generated|divider|divider|op_17~18  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|StageOut[155]~52_combout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_17~21_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_17~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_17~21 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_17~21 .lut_mask = 64'h0000000000005F5F;
defparam \tpg|Div0|auto_generated|divider|divider|op_17~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N42
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_17~25 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_17~25_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_16~13_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add2~2_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~22  ))
// \tpg|Div0|auto_generated|divider|divider|op_17~26  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_16~13_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add2~2_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~22  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\tpg|Add2~2_combout ),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_16~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_17~25_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_17~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_17~25 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_17~25 .lut_mask = 64'h0000FFFF000044EE;
defparam \tpg|Div0|auto_generated|divider|divider|op_17~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N45
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_17~29 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_17~29_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_16~17_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add2~2_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~26  ))
// \tpg|Div0|auto_generated|divider|divider|op_17~30  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_16~17_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add2~2_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~26  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\tpg|Add2~2_combout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_16~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_17~29_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_17~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_17~29 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_17~29 .lut_mask = 64'h0000FFFF00004E4E;
defparam \tpg|Div0|auto_generated|divider|divider|op_17~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N48
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_17~33 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_17~33_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_16~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add2~2_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~30  ))
// \tpg|Div0|auto_generated|divider|divider|op_17~34  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_16~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add2~2_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~30  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\tpg|Add2~2_combout ),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_16~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_17~33_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_17~34 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_17~33 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_17~33 .lut_mask = 64'h0000FFFF000044EE;
defparam \tpg|Div0|auto_generated|divider|divider|op_17~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N51
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_17~10 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_17~10_cout  = CARRY(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & \tpg|Div0|auto_generated|divider|divider|op_16~25_sumout ) ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~34  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_16~25_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_17~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_17~10_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_17~10 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_17~10 .lut_mask = 64'h0000FF550000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_17~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N54
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_17~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_17~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N54
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[158]~47 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[158]~47_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_16~21_sumout  & ( !\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_16~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[158]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[158]~47 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[158]~47 .lut_mask = 64'h00000000AAAAAAAA;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[158]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N57
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[157]~45 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[157]~45_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_16~17_sumout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ) # (!\tpg|Add2~2_combout ) ) ) # ( 
// !\tpg|Div0|auto_generated|divider|divider|op_16~17_sumout  & ( (\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & !\tpg|Add2~2_combout ) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add2~2_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_16~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[157]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[157]~45 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[157]~45 .lut_mask = 64'h55005500FFAAFFAA;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[157]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N51
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[156]~41 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[156]~41_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_16~13_sumout  & ( !\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_16~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[156]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[156]~41 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[156]~41 .lut_mask = 64'h00000000AAAAAAAA;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[156]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N9
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[155]~35 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[155]~35_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_16~9_sumout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ) # (!\tpg|Add2~2_combout ) ) ) # ( 
// !\tpg|Div0|auto_generated|divider|divider|op_16~9_sumout  & ( (\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout  & !\tpg|Add2~2_combout ) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add2~2_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[155]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[155]~35 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[155]~35 .lut_mask = 64'h55005500FFAAFFAA;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[155]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N15
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[154]~28 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[154]~28_combout  = ( \tpg|Add2~1_combout  & ( (\tpg|Div0|auto_generated|divider|divider|op_16~5_sumout  & !\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ) ) ) # ( !\tpg|Add2~1_combout  & ( 
// (\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ) # (\tpg|Div0|auto_generated|divider|divider|op_16~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_16~5_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[154]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[154]~28 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[154]~28 .lut_mask = 64'h0FFF0FFF0F000F00;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[154]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N33
cyclonev_lcell_comb \tpg|LessThan0~1 (
// Equation(s):
// \tpg|LessThan0~1_combout  = ( !\vga_ctrl|hcount [6] & ( (!\vga_ctrl|hcount [5] & !\vga_ctrl|hcount[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [5]),
	.datad(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|LessThan0~1 .extended_lut = "off";
defparam \tpg|LessThan0~1 .lut_mask = 64'hF000F00000000000;
defparam \tpg|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N0
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_18~18 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_18~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_18~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_18~18 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_18~18 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_18~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N3
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_18~9 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_18~9_sumout  = SUM(( !\tpg|LessThan0~1_combout  $ (!\vga_ctrl|hcount [7]) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~18_cout  ))
// \tpg|Div0|auto_generated|divider|divider|op_18~10  = CARRY(( !\tpg|LessThan0~1_combout  $ (!\vga_ctrl|hcount [7]) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~18_cout  ))

	.dataa(!\tpg|LessThan0~1_combout ),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_18~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_18~9_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_18~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_18~9 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_18~9 .lut_mask = 64'h0000000000005A5A;
defparam \tpg|Div0|auto_generated|divider|divider|op_18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N6
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_18~5_sumout  = SUM(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_17~5_sumout )))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & (!\tpg|Add2~0_combout  $ ((\vga_ctrl|hcount [8])))) ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~10  ))
// \tpg|Div0|auto_generated|divider|divider|op_18~6  = CARRY(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_17~5_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  
// & (!\tpg|Add2~0_combout  $ ((\vga_ctrl|hcount [8])))) ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~10  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\tpg|Add2~0_combout ),
	.datac(!\vga_ctrl|hcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_17~5_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_18~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_18~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h0000BE140000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N9
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_18~21 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_18~21_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_17~17_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[154]~28_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~6  ))
// \tpg|Div0|auto_generated|divider|divider|op_18~22  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_17~17_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[154]~28_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~6  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[154]~28_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_17~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_18~21_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_18~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_18~21 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_18~21 .lut_mask = 64'h00000000000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_18~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N12
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_18~25 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_18~25_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_17~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[155]~35_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~22  ))
// \tpg|Div0|auto_generated|divider|divider|op_18~26  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_17~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[155]~35_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~22  ))

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[155]~35_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_17~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_18~25_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_18~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_18~25 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_18~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \tpg|Div0|auto_generated|divider|divider|op_18~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N15
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_18~29 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_18~29_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_17~25_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[156]~41_combout ))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~26  ))
// \tpg|Div0|auto_generated|divider|divider|op_18~30  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_17~25_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[156]~41_combout ))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~26  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|StageOut[156]~41_combout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_17~25_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_18~29_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_18~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_18~29 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_18~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \tpg|Div0|auto_generated|divider|divider|op_18~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N18
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_18~33 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_18~33_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_17~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[157]~45_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~30  ))
// \tpg|Div0|auto_generated|divider|divider|op_18~34  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_17~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[157]~45_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~30  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[157]~45_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_17~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_18~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_18~33_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_18~34 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_18~33 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_18~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_18~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N21
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_18~14 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_18~14_cout  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|op_17~33_sumout )) # (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[158]~47_combout )))) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~34  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_17~33_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[158]~47_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_18~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_18~14_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_18~14 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_18~14 .lut_mask = 64'h0000000000002777;
defparam \tpg|Div0|auto_generated|divider|divider|op_18~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N24
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_18~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_18~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N30
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[172]~39 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[172]~39_combout  = (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & \tpg|Div0|auto_generated|divider|divider|op_18~29_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_18~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[172]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[172]~39 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[172]~39 .lut_mask = 64'h00F000F000F000F0;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[172]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N24
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[165]~44 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[165]~44_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_17~29_sumout  & ( !\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_17~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[165]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[165]~44 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[165]~44 .lut_mask = 64'h00000000CCCCCCCC;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[165]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N48
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[165]~46 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[165]~46_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[157]~45_combout  & ( \tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[157]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[165]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[165]~46 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[165]~46 .lut_mask = 64'h0000000055555555;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[165]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N45
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[164]~42 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[164]~42_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[156]~41_combout  & ( (\tpg|Div0|auto_generated|divider|divider|op_17~25_sumout ) # 
// (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|StageOut[156]~41_combout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// ((\tpg|Div0|auto_generated|divider|divider|op_17~25_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout )) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[155]~40_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_17~25_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[156]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[164]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[164]~42 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[164]~42 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[164]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N3
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[163]~34 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[163]~34_combout  = ( !\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_17~21_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_17~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[163]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[163]~34 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[163]~34 .lut_mask = 64'h5555555500000000;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[163]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N36
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[163]~36 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[163]~36_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[155]~35_combout  & ( \tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[155]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[163]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[163]~36 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[163]~36 .lut_mask = 64'h000000000F0F0F0F;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[163]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N51
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[162]~29 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[162]~29_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_17~17_sumout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ) # 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[154]~28_combout ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_17~17_sumout  & ( (\tpg|Div0|auto_generated|divider|divider|StageOut[154]~28_combout  & 
// \tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[154]~28_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_17~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[162]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[162]~29 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[162]~29 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[162]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N9
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[161]~2 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[161]~2_combout  = ( \tpg|Add2~0_combout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_17~5_sumout ))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\vga_ctrl|hcount [8])) ) ) # ( !\tpg|Add2~0_combout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_17~5_sumout ))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout  & (!\vga_ctrl|hcount [8])) ) )

	.dataa(!\vga_ctrl|hcount [8]),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_17~5_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[161]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[161]~2 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[161]~2 .lut_mask = 64'h0FAA0FAA0F550F55;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[161]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N30
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_19~22 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_19~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_19~22_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_19~22 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_19~22 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_19~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N33
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_19~13 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_19~13_sumout  = SUM(( VCC ) + ( !\vga_ctrl|hcount [6] $ (\tpg|LessThan0~0_combout ) ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~22_cout  ))
// \tpg|Div0|auto_generated|divider|divider|op_19~14  = CARRY(( VCC ) + ( !\vga_ctrl|hcount [6] $ (\tpg|LessThan0~0_combout ) ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~22_cout  ))

	.dataa(!\vga_ctrl|hcount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_19~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_19~13_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_19~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_19~13 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_19~13 .lut_mask = 64'h000055AA0000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_19~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N36
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_19~9_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_18~9_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (!\tpg|LessThan0~1_combout  $ ((!\vga_ctrl|hcount [7])))) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~14  ))
// \tpg|Div0|auto_generated|divider|divider|op_19~10  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_18~9_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (!\tpg|LessThan0~1_combout  $ ((!\vga_ctrl|hcount [7])))) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~14  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\tpg|LessThan0~1_combout ),
	.datac(!\vga_ctrl|hcount [7]),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_18~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h00000000000014BE;
defparam \tpg|Div0|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N39
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_19~5_sumout  = SUM(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_18~5_sumout ))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|StageOut[161]~2_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~10  ))
// \tpg|Div0|auto_generated|divider|divider|op_19~6  = CARRY(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_18~5_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[161]~2_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~10  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[161]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_18~5_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h0000FA500000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N42
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_19~25 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_19~25_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_18~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[162]~29_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~6  ))
// \tpg|Div0|auto_generated|divider|divider|op_19~26  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_18~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[162]~29_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~6  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[162]~29_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_18~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_19~25_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_19~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_19~25 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_19~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_19~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N45
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_19~29 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_19~29_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|op_18~25_sumout )) # (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[163]~36_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[163]~34_combout )))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~26  ))
// \tpg|Div0|auto_generated|divider|divider|op_19~30  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|op_18~25_sumout )) # (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[163]~36_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[163]~34_combout )))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~26  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_18~25_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[163]~34_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[163]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_19~29_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_19~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_19~29 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_19~29 .lut_mask = 64'h0000FFFF00002777;
defparam \tpg|Div0|auto_generated|divider|divider|op_19~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N48
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_19~33 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_19~33_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_18~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[164]~42_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~30  ))
// \tpg|Div0|auto_generated|divider|divider|op_19~34  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_18~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[164]~42_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~30  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[164]~42_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_18~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_19~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_19~33_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_19~34 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_19~33 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_19~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_19~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N51
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_19~18 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_19~18_cout  = CARRY(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_18~33_sumout )))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|StageOut[165]~46_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[165]~44_combout ))) ) + ( 
// \tpg|Div0|auto_generated|divider|divider|op_19~34  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[165]~44_combout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_18~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[165]~46_combout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_19~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_19~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_19~18 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_19~18 .lut_mask = 64'h0000E4A00000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_19~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N54
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_19~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_19~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N48
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[172]~43 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[172]~43_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|StageOut[164]~42_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[164]~42_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[172]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[172]~43 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[172]~43 .lut_mask = 64'h0000000000FF00FF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[172]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N39
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[171]~37 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[171]~37_combout  = (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_18~25_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  
// & (((\tpg|Div0|auto_generated|divider|divider|StageOut[163]~36_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[163]~34_combout )))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|StageOut[163]~34_combout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[163]~36_combout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_18~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[171]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[171]~37 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[171]~37 .lut_mask = 64'h07F707F707F707F7;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[171]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N36
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[170]~27 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[170]~27_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_18~21_sumout  & ( !\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_18~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[170]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[170]~27 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[170]~27 .lut_mask = 64'h00000000FF00FF00;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[170]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N21
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[170]~30 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[170]~30_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|StageOut[162]~29_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[162]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[170]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[170]~30 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[170]~30 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[170]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N12
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[169]~3 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[169]~3_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|StageOut[161]~2_combout  ) ) # ( 
// !\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_18~5_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[161]~2_combout ),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_18~5_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[169]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[169]~3 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[169]~3 .lut_mask = 64'h00FF00FF33333333;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[169]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N0
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[168]~9 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[168]~9_combout  = ( \vga_ctrl|hcount [7] & ( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|op_18~9_sumout )) # 
// (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ((!\tpg|LessThan0~1_combout ))) ) ) # ( !\vga_ctrl|hcount [7] & ( (!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|op_18~9_sumout )) # 
// (\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|LessThan0~1_combout ))) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_18~9_sumout ),
	.datad(!\tpg|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[168]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[168]~9 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[168]~9 .lut_mask = 64'h0A5F0A5F5F0A5F0A;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[168]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N0
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_20~34 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_20~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_20~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_20~34 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_20~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_20~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N3
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_20~21 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_20~21_sumout  = SUM(( !\vga_ctrl|hcount [5] $ (\vga_ctrl|hcount[4]~DUPLICATE_q ) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~34_cout  ))
// \tpg|Div0|auto_generated|divider|divider|op_20~22  = CARRY(( !\vga_ctrl|hcount [5] $ (\vga_ctrl|hcount[4]~DUPLICATE_q ) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~34_cout  ))

	.dataa(!\vga_ctrl|hcount [5]),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_20~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_20~21_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_20~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_20~21 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_20~21 .lut_mask = 64'h000000000000A5A5;
defparam \tpg|Div0|auto_generated|divider|divider|op_20~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N6
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_20~13_sumout  = SUM(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_19~13_sumout )))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & (!\vga_ctrl|hcount [6] $ ((\tpg|LessThan0~0_combout )))) ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~22  ))
// \tpg|Div0|auto_generated|divider|divider|op_20~14  = CARRY(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_19~13_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout 
//  & (!\vga_ctrl|hcount [6] $ ((\tpg|LessThan0~0_combout )))) ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~22  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\vga_ctrl|hcount [6]),
	.datac(!\tpg|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_19~13_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h0000BE140000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N9
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_20~9_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_19~9_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[168]~9_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~14  ))
// \tpg|Div0|auto_generated|divider|divider|op_20~10  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_19~9_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[168]~9_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~14  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[168]~9_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h00000000000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N12
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_20~5_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_19~5_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[169]~3_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~10  ))
// \tpg|Div0|auto_generated|divider|divider|op_20~6  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_19~5_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[169]~3_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~10  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[169]~3_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N15
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_20~25 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_20~25_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_19~25_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[170]~30_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[170]~27_combout ))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~6  ))
// \tpg|Div0|auto_generated|divider|divider|op_20~26  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_19~25_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[170]~30_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[170]~27_combout ))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~6  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[170]~27_combout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_19~25_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[170]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_20~25_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_20~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_20~25 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_20~25 .lut_mask = 64'h0000FFFF00001B5F;
defparam \tpg|Div0|auto_generated|divider|divider|op_20~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N18
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_20~29 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_20~29_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_19~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[171]~37_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~26  ))
// \tpg|Div0|auto_generated|divider|divider|op_20~30  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_19~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[171]~37_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~26  ))

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[171]~37_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_19~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_20~29_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_20~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_20~29 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_20~29 .lut_mask = 64'h0000FFFF000003CF;
defparam \tpg|Div0|auto_generated|divider|divider|op_20~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N21
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_20~18 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_20~18_cout  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_19~33_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[172]~43_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[172]~39_combout ))) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~30  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|StageOut[172]~39_combout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_19~33_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[172]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_20~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_20~18 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_20~18 .lut_mask = 64'h0000000000001D3F;
defparam \tpg|Div0|auto_generated|divider|divider|op_20~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N24
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_20~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_20~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N6
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[179]~33 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[179]~33_combout  = ( !\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_19~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_19~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[179]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[179]~33 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[179]~33 .lut_mask = 64'h00000000FFFF0000;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[179]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N0
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[179]~38 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[179]~38_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|StageOut[171]~37_combout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[171]~37_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[179]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[179]~38 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[179]~38 .lut_mask = 64'h0000000033333333;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[179]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N30
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[178]~31 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[178]~31_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_19~25_sumout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ) # 
// ((\tpg|Div0|auto_generated|divider|divider|StageOut[170]~30_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[170]~27_combout )) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_19~25_sumout  & ( 
// (\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|StageOut[170]~30_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[170]~27_combout ))) ) )

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[170]~27_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[170]~30_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_19~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[178]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[178]~31 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[178]~31 .lut_mask = 64'h03330333CFFFCFFF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[178]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N30
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[177]~1 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[177]~1_combout  = ( !\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_19~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[177]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[177]~1 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[177]~1 .lut_mask = 64'h00FF00FF00000000;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[177]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N21
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[177]~4 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[177]~4_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|StageOut[169]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[169]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[177]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[177]~4 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[177]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[177]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N39
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[176]~10 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[176]~10_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|StageOut[168]~9_combout  ) ) # ( 
// !\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_19~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[168]~9_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[176]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[176]~10 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[176]~10 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[176]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N24
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[175]~16 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[175]~16_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|LessThan0~0_combout  & ( \vga_ctrl|hcount [6] ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ( 
// \tpg|LessThan0~0_combout  & ( \tpg|Div0|auto_generated|divider|divider|op_19~13_sumout  ) ) ) # ( \tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ( !\tpg|LessThan0~0_combout  & ( !\vga_ctrl|hcount [6] ) ) ) # ( 
// !\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout  & ( !\tpg|LessThan0~0_combout  & ( \tpg|Div0|auto_generated|divider|divider|op_19~13_sumout  ) ) )

	.dataa(gnd),
	.datab(!\vga_ctrl|hcount [6]),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_19~13_sumout ),
	.datad(gnd),
	.datae(!\tpg|Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.dataf(!\tpg|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[175]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[175]~16 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[175]~16 .lut_mask = 64'h0F0FCCCC0F0F3333;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[175]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N30
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_21~34 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_21~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_21~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_21~34 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_21~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_21~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N33
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_21~29 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_21~29_sumout  = SUM(( !\vga_ctrl|hcount[4]~DUPLICATE_q  ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~34_cout  ))
// \tpg|Div0|auto_generated|divider|divider|op_21~30  = CARRY(( !\vga_ctrl|hcount[4]~DUPLICATE_q  ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~34_cout  ))

	.dataa(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_21~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_21~29_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_21~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_21~29 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_21~29 .lut_mask = 64'h000000000000AAAA;
defparam \tpg|Div0|auto_generated|divider|divider|op_21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N36
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_21~21 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_21~21_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_20~21_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (!\vga_ctrl|hcount [5] $ ((\vga_ctrl|hcount[4]~DUPLICATE_q )))) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~30  ))
// \tpg|Div0|auto_generated|divider|divider|op_21~22  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_20~21_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (!\vga_ctrl|hcount [5] $ ((\vga_ctrl|hcount[4]~DUPLICATE_q )))) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~30  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\vga_ctrl|hcount [5]),
	.datac(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_20~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_21~21_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_21~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_21~21 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_21~21 .lut_mask = 64'h00000000000041EB;
defparam \tpg|Div0|auto_generated|divider|divider|op_21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N39
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_21~13 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_21~13_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_20~13_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[175]~16_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~22  ))
// \tpg|Div0|auto_generated|divider|divider|op_21~14  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_20~13_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[175]~16_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~22  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[175]~16_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_21~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_21~13 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_21~13 .lut_mask = 64'h00000000000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N42
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_21~9_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_20~9_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[176]~10_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~14  ))
// \tpg|Div0|auto_generated|divider|divider|op_21~10  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_20~9_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[176]~10_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~14  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[176]~10_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N45
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_21~5_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_20~5_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[177]~4_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[177]~1_combout ))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~10  ))
// \tpg|Div0|auto_generated|divider|divider|op_21~6  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_20~5_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[177]~4_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[177]~1_combout ))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~10  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[177]~1_combout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[177]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h0000FFFF00001B5F;
defparam \tpg|Div0|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N48
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_21~25 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_21~25_sumout  = SUM(( GND ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_20~25_sumout ))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|StageOut[178]~31_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~6  ))
// \tpg|Div0|auto_generated|divider|divider|op_21~26  = CARRY(( GND ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_20~25_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  
// & (\tpg|Div0|auto_generated|divider|divider|StageOut[178]~31_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~6  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[178]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_20~25_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_21~25_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_21~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_21~25 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_21~25 .lut_mask = 64'h0000FA5000000000;
defparam \tpg|Div0|auto_generated|divider|divider|op_21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N51
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_21~18 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_21~18_cout  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_20~29_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[179]~38_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[179]~33_combout ))) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~26  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[179]~33_combout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_20~29_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[179]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_21~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_21~18 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_21~18 .lut_mask = 64'h0000000000001B5F;
defparam \tpg|Div0|auto_generated|divider|divider|op_21~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N54
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_21~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_21~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N3
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[186]~26 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[186]~26_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_20~25_sumout  & ( !\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\tpg|Div0|auto_generated|divider|divider|op_20~25_sumout ),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[186]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[186]~26 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[186]~26 .lut_mask = 64'h0000FFFF00000000;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[186]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N39
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[186]~32 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[186]~32_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[178]~31_combout  & ( \tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[178]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[186]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[186]~32 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[186]~32 .lut_mask = 64'h0000000000FF00FF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[186]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N6
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[185]~5 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[185]~5_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[177]~1_combout  & ( (\tpg|Div0|auto_generated|divider|divider|op_20~5_sumout ) # 
// (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|StageOut[177]~1_combout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|op_20~5_sumout 
// )) # (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|StageOut[177]~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[177]~4_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[177]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[185]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[185]~5 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[185]~5 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[185]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N3
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[184]~8 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[184]~8_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_20~9_sumout  & ( !\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[184]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[184]~8 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[184]~8 .lut_mask = 64'h00000000FF00FF00;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[184]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N18
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[184]~11 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[184]~11_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[176]~10_combout  & ( \tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[176]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[184]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[184]~11 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[184]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[184]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N45
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[183]~17 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[183]~17_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[175]~16_combout  & ( (\tpg|Div0|auto_generated|divider|divider|op_20~13_sumout ) # 
// (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|StageOut[175]~16_combout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// \tpg|Div0|auto_generated|divider|divider|op_20~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[175]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[183]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[183]~17 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[183]~17 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[183]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N36
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[182]~22 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[182]~22_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_20~21_sumout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ) # (!\vga_ctrl|hcount[4]~DUPLICATE_q  $ (\vga_ctrl|hcount [5])) 
// ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_20~21_sumout  & ( (\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout  & (!\vga_ctrl|hcount[4]~DUPLICATE_q  $ (\vga_ctrl|hcount [5]))) ) )

	.dataa(gnd),
	.datab(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datac(!\vga_ctrl|hcount [5]),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_20~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[182]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[182]~22 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[182]~22 .lut_mask = 64'h00C300C3FFC3FFC3;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[182]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N0
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_22~34 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_22~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_22~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_22~34 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_22~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_22~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N3
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_22~29 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_22~29_sumout  = SUM(( \vga_ctrl|hcount [3] ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~34_cout  ))
// \tpg|Div0|auto_generated|divider|divider|op_22~30  = CARRY(( \vga_ctrl|hcount [3] ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_22~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_22~29_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_22~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_22~29 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_22~29 .lut_mask = 64'h00000000000000FF;
defparam \tpg|Div0|auto_generated|divider|divider|op_22~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N6
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_22~25 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_22~25_sumout  = SUM(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_21~29_sumout ))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & (!\vga_ctrl|hcount[4]~DUPLICATE_q )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~30  ))
// \tpg|Div0|auto_generated|divider|divider|op_22~26  = CARRY(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_21~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  
// & (!\vga_ctrl|hcount[4]~DUPLICATE_q )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~30  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_21~29_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_22~25_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_22~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_22~25 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_22~25 .lut_mask = 64'h0000AF050000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_22~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N9
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_22~21_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_21~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[182]~22_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~26  ))
// \tpg|Div0|auto_generated|divider|divider|op_22~22  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_21~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[182]~22_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~26  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[182]~22_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_21~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h00000000000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N12
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_22~13_sumout  = SUM(( GND ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_21~13_sumout ))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|StageOut[183]~17_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~22  ))
// \tpg|Div0|auto_generated|divider|divider|op_22~14  = CARRY(( GND ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_21~13_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  
// & (\tpg|Div0|auto_generated|divider|divider|StageOut[183]~17_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~22  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[183]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h0000FA5000000000;
defparam \tpg|Div0|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N15
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_22~9_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_21~9_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[184]~11_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[184]~8_combout ))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~14  ))
// \tpg|Div0|auto_generated|divider|divider|op_22~10  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_21~9_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[184]~11_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[184]~8_combout ))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~14  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[184]~8_combout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[184]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \tpg|Div0|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N18
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_22~5 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_22~5_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_21~5_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[185]~5_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~10  ))
// \tpg|Div0|auto_generated|divider|divider|op_22~6  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_21~5_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[185]~5_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~10  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[185]~5_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_22~5_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_22~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_22~5 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_22~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N21
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_22~18 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_22~18_cout  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_21~25_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[186]~32_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[186]~26_combout ))) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~6  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[186]~26_combout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_21~25_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[186]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_22~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_22~18 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_22~18 .lut_mask = 64'h0000000000001B5F;
defparam \tpg|Div0|auto_generated|divider|divider|op_22~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N24
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_22~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_22~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N33
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[193]~0 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[193]~0_combout  = ( !\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_21~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_21~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[193]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[193]~0 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[193]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[193]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N0
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[193]~6 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[193]~6_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[185]~5_combout  & ( \tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[185]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[193]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[193]~6 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[193]~6 .lut_mask = 64'h0000000033333333;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[193]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N42
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[192]~12 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[192]~12_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[184]~8_combout  & ( (\tpg|Div0|auto_generated|divider|divider|op_21~9_sumout ) # 
// (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|StageOut[184]~8_combout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// ((\tpg|Div0|auto_generated|divider|divider|op_21~9_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|StageOut[184]~11_combout )) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[184]~11_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[184]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[192]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[192]~12 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[192]~12 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[192]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N27
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[191]~15 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[191]~15_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_21~13_sumout  & ( !\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[191]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[191]~15 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[191]~15 .lut_mask = 64'h00000000AAAAAAAA;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[191]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N3
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[191]~18 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[191]~18_combout  = (\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & \tpg|Div0|auto_generated|divider|divider|StageOut[183]~17_combout )

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[183]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[191]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[191]~18 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[191]~18 .lut_mask = 64'h0033003300330033;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[191]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N57
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[190]~23 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[190]~23_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|StageOut[182]~22_combout  ) ) # ( 
// !\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_21~21_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_21~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[182]~22_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[190]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[190]~23 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[190]~23 .lut_mask = 64'h5555555500FF00FF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[190]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N45
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[189]~49 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[189]~49_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( !\vga_ctrl|hcount[4]~DUPLICATE_q  ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( 
// \tpg|Div0|auto_generated|divider|divider|op_21~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_21~29_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[189]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[189]~49 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[189]~49 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[189]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N30
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_23~34 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_23~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_23~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_23~34 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_23~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_23~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N33
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_23~29 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_23~29_sumout  = SUM(( \vga_ctrl|hcount [2] ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~34_cout  ))
// \tpg|Div0|auto_generated|divider|divider|op_23~30  = CARRY(( \vga_ctrl|hcount [2] ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_23~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_23~29_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_23~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_23~29 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_23~29 .lut_mask = 64'h00000000000000FF;
defparam \tpg|Div0|auto_generated|divider|divider|op_23~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N36
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_23~25 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_23~25_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_22~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\vga_ctrl|hcount [3])) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~30  ))
// \tpg|Div0|auto_generated|divider|divider|op_23~26  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_22~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\vga_ctrl|hcount [3])) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~30  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\vga_ctrl|hcount [3]),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_22~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_23~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_23~25_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_23~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_23~25 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_23~25 .lut_mask = 64'h00000000000011BB;
defparam \tpg|Div0|auto_generated|divider|divider|op_23~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N39
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_23~21 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_23~21_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_22~25_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[189]~49_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~26  ))
// \tpg|Div0|auto_generated|divider|divider|op_23~22  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_22~25_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[189]~49_combout )) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~26  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[189]~49_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_22~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_23~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_23~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_23~21 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_23~21 .lut_mask = 64'h00000000000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N42
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_23~17_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_22~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[190]~23_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~22  ))
// \tpg|Div0|auto_generated|divider|divider|op_23~18  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_22~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[190]~23_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~22  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[190]~23_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N45
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_23~13_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|op_22~13_sumout )) # (\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[191]~18_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[191]~15_combout )))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~18  ))
// \tpg|Div0|auto_generated|divider|divider|op_23~14  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|op_22~13_sumout )) # (\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[191]~18_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[191]~15_combout )))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~18  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[191]~15_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[191]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000FFFF00002777;
defparam \tpg|Div0|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N48
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_23~9_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_22~9_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[192]~12_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~14  ))
// \tpg|Div0|auto_generated|divider|divider|op_23~10  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_22~9_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[192]~12_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~14  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[192]~12_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N51
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_23~6 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_23~6_cout  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_22~5_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[193]~6_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[193]~0_combout ))) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~10  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[193]~0_combout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_22~5_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[193]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_23~6_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_23~6 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_23~6 .lut_mask = 64'h0000000000001B5F;
defparam \tpg|Div0|auto_generated|divider|divider|op_23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N54
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_23~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_23~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N54
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[200]~7 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[200]~7_combout  = ( !\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_22~9_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[200]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[200]~7 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[200]~7 .lut_mask = 64'h3333333300000000;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[200]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N51
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[200]~13 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[200]~13_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[192]~12_combout  & ( \tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[192]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[200]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[200]~13 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[200]~13 .lut_mask = 64'h0000000033333333;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[200]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N15
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[199]~19 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[199]~19_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ( (\tpg|Div0|auto_generated|divider|divider|StageOut[191]~15_combout ) # 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[191]~18_combout ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_22~13_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|StageOut[191]~18_combout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[191]~15_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[199]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[199]~19 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[199]~19 .lut_mask = 64'h0F0F0F0F55FF55FF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[199]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N33
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[198]~21 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[198]~21_combout  = ( !\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_22~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[198]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[198]~21 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[198]~21 .lut_mask = 64'h00FF00FF00000000;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[198]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N48
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[198]~24 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[198]~24_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|StageOut[190]~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[190]~23_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[198]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[198]~24 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[198]~24 .lut_mask = 64'h0000000000FF00FF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[198]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N15
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[197]~50 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[197]~50_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|StageOut[189]~49_combout  ) ) # ( 
// !\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_22~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[189]~49_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_22~25_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[197]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[197]~50 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[197]~50 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[197]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N9
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[196]~53 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[196]~53_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \vga_ctrl|hcount [3] ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout  & ( 
// \tpg|Div0|auto_generated|divider|divider|op_22~29_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_22~29_sumout ),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[196]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[196]~53 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[196]~53 .lut_mask = 64'h555555550F0F0F0F;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[196]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N0
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_25~34 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_25~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_25~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_25~34 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_25~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_25~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N3
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_25~29 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_25~29_sumout  = SUM(( \vga_ctrl|hcount [1] ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~34_cout  ))
// \tpg|Div0|auto_generated|divider|divider|op_25~30  = CARRY(( \vga_ctrl|hcount [1] ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_25~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_25~29_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_25~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_25~29 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_25~29 .lut_mask = 64'h0000000000000F0F;
defparam \tpg|Div0|auto_generated|divider|divider|op_25~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N6
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_25~25 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_25~25_sumout  = SUM(( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_23~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\vga_ctrl|hcount [2])) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~30  ))
// \tpg|Div0|auto_generated|divider|divider|op_25~26  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_23~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\vga_ctrl|hcount [2])) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~30  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [2]),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_23~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_25~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_25~25_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_25~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_25~25 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_25~25 .lut_mask = 64'h00000000000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_25~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N9
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_25~21 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_25~21_sumout  = SUM(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_23~25_sumout ))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|StageOut[196]~53_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~26  ))
// \tpg|Div0|auto_generated|divider|divider|op_25~22  = CARRY(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_23~25_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  
// & (\tpg|Div0|auto_generated|divider|divider|StageOut[196]~53_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~26  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[196]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_23~25_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_25~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_25~21_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_25~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_25~21 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_25~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_25~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N12
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_25~17_sumout  = SUM(( GND ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_23~21_sumout ))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|StageOut[197]~50_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~22  ))
// \tpg|Div0|auto_generated|divider|divider|op_25~18  = CARRY(( GND ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_23~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  
// & (\tpg|Div0|auto_generated|divider|divider|StageOut[197]~50_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~22  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[197]~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_25~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000FA5000000000;
defparam \tpg|Div0|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N15
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_25~13_sumout  = SUM(( GND ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|op_23~17_sumout )) # 
// (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|StageOut[198]~24_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[198]~21_combout )))) ) + ( 
// \tpg|Div0|auto_generated|divider|divider|op_25~18  ))
// \tpg|Div0|auto_generated|divider|divider|op_25~14  = CARRY(( GND ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|op_23~17_sumout )) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[198]~24_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[198]~21_combout )))) ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[198]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[198]~24_combout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000D88800000000;
defparam \tpg|Div0|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N18
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_25~9_sumout  = SUM(( GND ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_23~13_sumout ))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|StageOut[199]~19_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~14  ))
// \tpg|Div0|auto_generated|divider|divider|op_25~10  = CARRY(( GND ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_23~13_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  
// & (\tpg|Div0|auto_generated|divider|divider|StageOut[199]~19_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~14  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[199]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_23~13_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FA5000000000;
defparam \tpg|Div0|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N21
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_25~6_cout  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|op_23~9_sumout )) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[200]~13_combout ) # (\tpg|Div0|auto_generated|divider|divider|StageOut[200]~7_combout )))) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_23~9_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[200]~7_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[200]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_25~6_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_25~6 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_25~6 .lut_mask = 64'h0000000000002777;
defparam \tpg|Div0|auto_generated|divider|divider|op_25~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N24
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_25~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_25~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N33
cyclonev_lcell_comb \tpg|Add3~2 (
// Equation(s):
// \tpg|Add3~2_combout  = ( \vga_ctrl|vcount [8] & ( \vga_ctrl|vcount [5] ) ) # ( !\vga_ctrl|vcount [8] & ( \vga_ctrl|vcount [5] ) ) # ( \vga_ctrl|vcount [8] & ( !\vga_ctrl|vcount [5] ) ) # ( !\vga_ctrl|vcount [8] & ( !\vga_ctrl|vcount [5] & ( 
// (((\vga_ctrl|vcount [4]) # (\vga_ctrl|vcount [6])) # (\vga_ctrl|vcount[9]~DUPLICATE_q )) # (\vga_ctrl|vcount [7]) ) ) )

	.dataa(!\vga_ctrl|vcount [7]),
	.datab(!\vga_ctrl|vcount[9]~DUPLICATE_q ),
	.datac(!\vga_ctrl|vcount [6]),
	.datad(!\vga_ctrl|vcount [4]),
	.datae(!\vga_ctrl|vcount [8]),
	.dataf(!\vga_ctrl|vcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add3~2 .extended_lut = "off";
defparam \tpg|Add3~2 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \tpg|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N36
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_16~30 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_16~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_16~30_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_16~30 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_16~30 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_16~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N39
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_16~5 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_16~5_sumout  = SUM(( !\vga_ctrl|vcount[9]~DUPLICATE_q  $ (!\vga_ctrl|LessThan1~1_combout ) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~30_cout  ))
// \tpg|Div1|auto_generated|divider|divider|op_16~6  = CARRY(( !\vga_ctrl|vcount[9]~DUPLICATE_q  $ (!\vga_ctrl|LessThan1~1_combout ) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount[9]~DUPLICATE_q ),
	.datad(!\vga_ctrl|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_16~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_16~5_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_16~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_16~5 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_16~5 .lut_mask = 64'h0000000000000FF0;
defparam \tpg|Div1|auto_generated|divider|divider|op_16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N42
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_16~9_sumout  = SUM(( !\tpg|Add3~2_combout  ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~6  ))
// \tpg|Div1|auto_generated|divider|divider|op_16~10  = CARRY(( !\tpg|Add3~2_combout  ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Add3~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_16~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h000000000000F0F0;
defparam \tpg|Div1|auto_generated|divider|divider|op_16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N45
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_16~13_sumout  = SUM(( !\tpg|Add3~2_combout  ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~10  ))
// \tpg|Div1|auto_generated|divider|divider|op_16~14  = CARRY(( !\tpg|Add3~2_combout  ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~10  ))

	.dataa(!\tpg|Add3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_16~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h000000000000AAAA;
defparam \tpg|Div1|auto_generated|divider|divider|op_16~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N48
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_16~17 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_16~17_sumout  = SUM(( !\tpg|Add3~2_combout  ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~14  ))
// \tpg|Div1|auto_generated|divider|divider|op_16~18  = CARRY(( !\tpg|Add3~2_combout  ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Add3~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_16~17_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_16~18 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_16~17 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_16~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \tpg|Div1|auto_generated|divider|divider|op_16~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N51
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_16~21 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_16~21_sumout  = SUM(( !\tpg|Add3~2_combout  ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~18  ))
// \tpg|Div1|auto_generated|divider|divider|op_16~22  = CARRY(( !\tpg|Add3~2_combout  ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~18  ))

	.dataa(!\tpg|Add3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_16~21_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_16~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_16~21 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_16~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \tpg|Div1|auto_generated|divider|divider|op_16~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N54
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_16~25_sumout  = SUM(( GND ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~22  ))
// \tpg|Div1|auto_generated|divider|divider|op_16~26  = CARRY(( GND ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_16~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h0000FFFF00000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_16~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N57
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_16~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N51
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[155]~52 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[155]~52_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_16~9_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[155]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[155]~52 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[155]~52 .lut_mask = 64'h00000000F0F0F0F0;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[155]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N54
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[157]~40 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout  = ( !\tpg|Add3~2_combout  & ( \tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Add3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[157]~40 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[157]~40 .lut_mask = 64'h3333333300000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[157]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N36
cyclonev_lcell_comb \tpg|Add3~1 (
// Equation(s):
// \tpg|Add3~1_combout  = ( !\vga_ctrl|vcount [7] & ( \vga_ctrl|vcount[9]~DUPLICATE_q  & ( (!\vga_ctrl|vcount [8] & (!\vga_ctrl|vcount[5]~DUPLICATE_q  & (!\vga_ctrl|vcount [6] & !\vga_ctrl|vcount [4]))) ) ) ) # ( \vga_ctrl|vcount [7] & ( 
// !\vga_ctrl|vcount[9]~DUPLICATE_q  ) ) # ( !\vga_ctrl|vcount [7] & ( !\vga_ctrl|vcount[9]~DUPLICATE_q  & ( (((\vga_ctrl|vcount [4]) # (\vga_ctrl|vcount [6])) # (\vga_ctrl|vcount[5]~DUPLICATE_q )) # (\vga_ctrl|vcount [8]) ) ) )

	.dataa(!\vga_ctrl|vcount [8]),
	.datab(!\vga_ctrl|vcount[5]~DUPLICATE_q ),
	.datac(!\vga_ctrl|vcount [6]),
	.datad(!\vga_ctrl|vcount [4]),
	.datae(!\vga_ctrl|vcount [7]),
	.dataf(!\vga_ctrl|vcount[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add3~1 .extended_lut = "off";
defparam \tpg|Add3~1 .lut_mask = 64'h7FFFFFFF80000000;
defparam \tpg|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N48
cyclonev_lcell_comb \vga_ctrl|LessThan1~3 (
// Equation(s):
// \vga_ctrl|LessThan1~3_combout  = ( !\vga_ctrl|vcount[5]~DUPLICATE_q  & ( (!\vga_ctrl|vcount [4] & (!\vga_ctrl|vcount [6] & !\vga_ctrl|vcount [7])) ) )

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [4]),
	.datac(!\vga_ctrl|vcount [6]),
	.datad(!\vga_ctrl|vcount [7]),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan1~3 .extended_lut = "off";
defparam \vga_ctrl|LessThan1~3 .lut_mask = 64'hC000C00000000000;
defparam \vga_ctrl|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N0
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_17~14 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_17~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_17~14_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_17~14 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_17~14 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_17~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N3
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_17~5 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_17~5_sumout  = SUM(( !\vga_ctrl|vcount [8] $ (!\vga_ctrl|LessThan1~3_combout ) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~14_cout  ))
// \tpg|Div1|auto_generated|divider|divider|op_17~6  = CARRY(( !\vga_ctrl|vcount [8] $ (!\vga_ctrl|LessThan1~3_combout ) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~14_cout  ))

	.dataa(!\vga_ctrl|vcount [8]),
	.datab(gnd),
	.datac(!\vga_ctrl|LessThan1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_17~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_17~5_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_17~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_17~5 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_17~5 .lut_mask = 64'h0000000000005A5A;
defparam \tpg|Div1|auto_generated|divider|divider|op_17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N6
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_17~17 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_17~17_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_16~5_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add3~1_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~6  ))
// \tpg|Div1|auto_generated|divider|divider|op_17~18  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_16~5_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add3~1_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~6  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\tpg|Add3~1_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_16~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_17~17_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_17~18 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_17~17 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_17~17 .lut_mask = 64'h00000000000030FC;
defparam \tpg|Div1|auto_generated|divider|divider|op_17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N9
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_17~21 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_17~21_sumout  = SUM(( VCC ) + ( (\tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[155]~52_combout ) ) + ( 
// \tpg|Div1|auto_generated|divider|divider|op_17~18  ))
// \tpg|Div1|auto_generated|divider|divider|op_17~22  = CARRY(( VCC ) + ( (\tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[155]~52_combout ) ) + ( 
// \tpg|Div1|auto_generated|divider|divider|op_17~18  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|StageOut[155]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_17~21_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_17~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_17~21 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_17~21 .lut_mask = 64'h0000AA000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_17~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N12
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_17~25 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_17~25_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_16~13_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add3~2_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~22  ))
// \tpg|Div1|auto_generated|divider|divider|op_17~26  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_16~13_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add3~2_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~22  ))

	.dataa(!\tpg|Add3~2_combout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_17~25_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_17~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_17~25 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_17~25 .lut_mask = 64'h0000FFFF000022EE;
defparam \tpg|Div1|auto_generated|divider|divider|op_17~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N15
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_17~29 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_17~29_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_16~17_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add3~2_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~26  ))
// \tpg|Div1|auto_generated|divider|divider|op_17~30  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_16~17_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add3~2_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~26  ))

	.dataa(!\tpg|Add3~2_combout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_16~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_17~29_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_17~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_17~29 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_17~29 .lut_mask = 64'h0000FFFF00002E2E;
defparam \tpg|Div1|auto_generated|divider|divider|op_17~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N18
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_17~33 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_17~33_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_16~21_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add3~2_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~30  ))
// \tpg|Div1|auto_generated|divider|divider|op_17~34  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_16~21_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (!\tpg|Add3~2_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~30  ))

	.dataa(!\tpg|Add3~2_combout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_16~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_17~33_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_17~34 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_17~33 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_17~33 .lut_mask = 64'h0000FFFF00002E2E;
defparam \tpg|Div1|auto_generated|divider|divider|op_17~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N21
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_17~10 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_17~10_cout  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & \tpg|Div1|auto_generated|divider|divider|op_16~25_sumout ) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~34  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_16~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_17~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_17~10_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_17~10 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_17~10 .lut_mask = 64'h00000000000000CC;
defparam \tpg|Div1|auto_generated|divider|divider|op_17~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N24
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_17~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_17~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N42
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[158]~47 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[158]~47_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_16~21_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_16~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[158]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[158]~47 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[158]~47 .lut_mask = 64'h00000000CCCCCCCC;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[158]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N54
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[157]~45 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[157]~45_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_16~17_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ) # (!\tpg|Add3~2_combout ) ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_16~17_sumout  & ( (\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & !\tpg|Add3~2_combout ) ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(!\tpg|Add3~2_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_16~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[157]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[157]~45 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[157]~45 .lut_mask = 64'h33003300FFCCFFCC;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[157]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N57
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[156]~41 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[156]~41_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_16~13_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(!\tpg|Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[156]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[156]~41 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[156]~41 .lut_mask = 64'h0000F0F00000F0F0;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[156]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N45
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[155]~35 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[155]~35_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_16~9_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ) # (!\tpg|Add3~2_combout ) ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_16~9_sumout  & ( (\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & !\tpg|Add3~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\tpg|Add3~2_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[155]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[155]~35 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[155]~35 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[155]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N0
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[154]~28 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[154]~28_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_16~5_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ) # (!\tpg|Add3~1_combout ) ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_16~5_sumout  & ( (\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout  & !\tpg|Add3~1_combout ) ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\tpg|Add3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[154]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[154]~28 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[154]~28 .lut_mask = 64'h30303030FCFCFCFC;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[154]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N39
cyclonev_lcell_comb \tpg|Add3~0 (
// Equation(s):
// \tpg|Add3~0_combout  = ( !\vga_ctrl|vcount [6] & ( !\vga_ctrl|vcount [5] & ( !\vga_ctrl|vcount [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [4]),
	.datad(gnd),
	.datae(!\vga_ctrl|vcount [6]),
	.dataf(!\vga_ctrl|vcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add3~0 .extended_lut = "off";
defparam \tpg|Add3~0 .lut_mask = 64'hF0F0000000000000;
defparam \tpg|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N6
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_18~18 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_18~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_18~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_18~18 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_18~18 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_18~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N9
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_18~5_sumout  = SUM(( !\vga_ctrl|vcount [7] $ (!\tpg|Add3~0_combout ) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~18_cout  ))
// \tpg|Div1|auto_generated|divider|divider|op_18~6  = CARRY(( !\vga_ctrl|vcount [7] $ (!\tpg|Add3~0_combout ) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [7]),
	.datad(!\tpg|Add3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_18~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_18~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h0000000000000FF0;
defparam \tpg|Div1|auto_generated|divider|divider|op_18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N12
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_18~9 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_18~9_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_17~5_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// (!\vga_ctrl|vcount [8] $ ((!\vga_ctrl|LessThan1~3_combout )))) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~6  ))
// \tpg|Div1|auto_generated|divider|divider|op_18~10  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_17~5_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// (!\vga_ctrl|vcount [8] $ ((!\vga_ctrl|LessThan1~3_combout )))) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~6  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\vga_ctrl|vcount [8]),
	.datac(!\vga_ctrl|LessThan1~3_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_17~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_18~9_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_18~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_18~9 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_18~9 .lut_mask = 64'h00000000000014BE;
defparam \tpg|Div1|auto_generated|divider|divider|op_18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N15
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_18~21 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_18~21_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_17~17_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[154]~28_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~10  ))
// \tpg|Div1|auto_generated|divider|divider|op_18~22  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_17~17_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[154]~28_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~10  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[154]~28_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_17~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_18~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_18~21_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_18~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_18~21 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_18~21 .lut_mask = 64'h00000000000005AF;
defparam \tpg|Div1|auto_generated|divider|divider|op_18~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N18
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_18~25 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_18~25_sumout  = SUM(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_17~21_sumout ))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|StageOut[155]~35_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~22  ))
// \tpg|Div1|auto_generated|divider|divider|op_18~26  = CARRY(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_17~21_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  
// & (\tpg|Div1|auto_generated|divider|divider|StageOut[155]~35_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~22  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[155]~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_17~21_sumout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_18~25_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_18~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_18~25 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_18~25 .lut_mask = 64'h0000FA5000000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_18~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N21
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_18~29 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_18~29_sumout  = SUM(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_17~25_sumout )))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[156]~41_combout ))) ) + ( 
// \tpg|Div1|auto_generated|divider|divider|op_18~26  ))
// \tpg|Div1|auto_generated|divider|divider|op_18~30  = CARRY(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_17~25_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout 
//  & (((\tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[156]~41_combout ))) ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~26  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|StageOut[156]~41_combout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_17~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_18~29_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_18~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_18~29 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_18~29 .lut_mask = 64'h0000E4A000000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_18~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N24
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_18~33 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_18~33_sumout  = SUM(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_17~29_sumout ))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|StageOut[157]~45_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~30  ))
// \tpg|Div1|auto_generated|divider|divider|op_18~34  = CARRY(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_17~29_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  
// & (\tpg|Div1|auto_generated|divider|divider|StageOut[157]~45_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~30  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[157]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_17~29_sumout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_18~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_18~33_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_18~34 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_18~33 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_18~33 .lut_mask = 64'h0000FA5000000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_18~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N27
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_18~14 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_18~14_cout  = CARRY(( VCC ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_17~33_sumout )))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[158]~47_combout ))) ) + ( 
// \tpg|Div1|auto_generated|divider|divider|op_18~34  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|StageOut[158]~47_combout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_17~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_18~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_18~14_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_18~14 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_18~14 .lut_mask = 64'h0000E4A00000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_18~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N30
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_18~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_18~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N45
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[163]~34 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[163]~34_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_17~21_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_17~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[163]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[163]~34 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[163]~34 .lut_mask = 64'h00000000FF00FF00;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[163]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N33
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[163]~36 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[163]~36_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[155]~35_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[155]~35_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[163]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[163]~36 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[163]~36 .lut_mask = 64'h0000000000FF00FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[163]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N9
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[162]~29 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[162]~29_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[154]~28_combout  ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_17~17_sumout  ) )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_17~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[154]~28_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[162]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[162]~29 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[162]~29 .lut_mask = 64'h5555555500FF00FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[162]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N54
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[161]~9 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[161]~9_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ( !\vga_ctrl|LessThan1~3_combout  $ (!\vga_ctrl|vcount [8]) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  
// & ( \tpg|Div1|auto_generated|divider|divider|op_17~5_sumout  ) )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_17~5_sumout ),
	.datab(!\vga_ctrl|LessThan1~3_combout ),
	.datac(!\vga_ctrl|vcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[161]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[161]~9 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[161]~9 .lut_mask = 64'h555555553C3C3C3C;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[161]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N30
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_19~22 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_19~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_19~22_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_19~22 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_19~22 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_19~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N33
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_19~13 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_19~13_sumout  = SUM(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|LessThan1~0_combout ) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~22_cout  ))
// \tpg|Div1|auto_generated|divider|divider|op_19~14  = CARRY(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|LessThan1~0_combout ) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~22_cout  ))

	.dataa(!\vga_ctrl|vcount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_19~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_19~13_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_19~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_19~13 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_19~13 .lut_mask = 64'h00000000000055AA;
defparam \tpg|Div1|auto_generated|divider|divider|op_19~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N36
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_19~5_sumout  = SUM(( VCC ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_18~5_sumout )))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & (!\vga_ctrl|vcount [7] $ ((!\tpg|Add3~0_combout )))) ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~14  ))
// \tpg|Div1|auto_generated|divider|divider|op_19~6  = CARRY(( VCC ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_18~5_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  
// & (!\vga_ctrl|vcount [7] $ ((!\tpg|Add3~0_combout )))) ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~14  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\vga_ctrl|vcount [7]),
	.datac(!\tpg|Add3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h0000EB410000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N39
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_19~9_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_18~9_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[161]~9_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~6  ))
// \tpg|Div1|auto_generated|divider|divider|op_19~10  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_18~9_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[161]~9_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~6  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[161]~9_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_18~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h00000000000005AF;
defparam \tpg|Div1|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N42
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_19~25 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_19~25_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_18~21_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[162]~29_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~10  ))
// \tpg|Div1|auto_generated|divider|divider|op_19~26  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_18~21_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[162]~29_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~10  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[162]~29_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_18~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_19~25_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_19~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_19~25 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_19~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div1|auto_generated|divider|divider|op_19~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N45
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_19~29 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_19~29_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_18~25_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[163]~36_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[163]~34_combout )))) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~26  ))
// \tpg|Div1|auto_generated|divider|divider|op_19~30  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_18~25_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[163]~36_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[163]~34_combout )))) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~26  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_18~25_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[163]~34_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[163]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_19~29_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_19~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_19~29 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_19~29 .lut_mask = 64'h0000FFFF00002777;
defparam \tpg|Div1|auto_generated|divider|divider|op_19~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N57
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[165]~44 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[165]~44_combout  = ( !\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_17~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_17~29_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[165]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[165]~44 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[165]~44 .lut_mask = 64'h00FF00FF00000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[165]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N57
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[165]~46 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[165]~46_combout  = (\tpg|Div1|auto_generated|divider|divider|StageOut[157]~45_combout  & \tpg|Div1|auto_generated|divider|divider|op_17~1_sumout )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|StageOut[157]~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[165]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[165]~46 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[165]~46 .lut_mask = 64'h0055005500550055;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[165]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N45
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[164]~42 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[164]~42_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ( (\tpg|Div1|auto_generated|divider|divider|StageOut[156]~41_combout ) # 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout ) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_17~25_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|StageOut[157]~40_combout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[156]~41_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_17~25_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[164]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[164]~42 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[164]~42 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[164]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N48
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_19~33 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_19~33_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_18~29_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[164]~42_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~30  ))
// \tpg|Div1|auto_generated|divider|divider|op_19~34  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_18~29_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[164]~42_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~30  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[164]~42_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_18~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_19~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_19~33_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_19~34 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_19~33 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_19~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div1|auto_generated|divider|divider|op_19~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N51
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_19~18 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_19~18_cout  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_18~33_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[165]~46_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[165]~44_combout ))) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~34  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|StageOut[165]~44_combout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_18~33_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[165]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_19~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_19~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_19~18 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_19~18 .lut_mask = 64'h0000000000001B5F;
defparam \tpg|Div1|auto_generated|divider|divider|op_19~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N54
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_19~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_19~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N36
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[179]~33 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[179]~33_combout  = ( !\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_19~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_19~29_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[179]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[179]~33 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[179]~33 .lut_mask = 64'h00FF00FF00000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[179]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N3
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[172]~39 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[172]~39_combout  = ( !\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_18~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_18~29_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[172]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[172]~39 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[172]~39 .lut_mask = 64'h00FF00FF00000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[172]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N51
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[172]~43 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[172]~43_combout  = ( \tpg|Div1|auto_generated|divider|divider|StageOut[164]~42_combout  & ( \tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[164]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[172]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[172]~43 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[172]~43 .lut_mask = 64'h0000000033333333;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[172]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N48
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[171]~37 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[171]~37_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_18~25_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ) # 
// ((\tpg|Div1|auto_generated|divider|divider|StageOut[163]~34_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[163]~36_combout )) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_18~25_sumout  & ( 
// (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|StageOut[163]~34_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[163]~36_combout ))) ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[163]~36_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[163]~34_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_18~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[171]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[171]~37 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[171]~37 .lut_mask = 64'h03330333CFFFCFFF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[171]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N39
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[170]~27 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[170]~27_combout  = ( !\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_18~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_18~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[170]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[170]~27 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[170]~27 .lut_mask = 64'h0F0F0F0F00000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[170]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N42
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[170]~30 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[170]~30_combout  = ( \tpg|Div1|auto_generated|divider|divider|StageOut[162]~29_combout  & ( \tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[162]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[170]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[170]~30 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[170]~30 .lut_mask = 64'h0000000000FF00FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[170]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N3
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[169]~10 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[169]~10_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[161]~9_combout  ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_18~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_18~9_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[161]~9_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[169]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[169]~10 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[169]~10 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[169]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N0
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[168]~2 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[168]~2_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_18~5_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ) # (!\vga_ctrl|vcount [7] $ (!\tpg|Add3~0_combout )) ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_18~5_sumout  & ( (\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout  & (!\vga_ctrl|vcount [7] $ (!\tpg|Add3~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\vga_ctrl|vcount [7]),
	.datad(!\tpg|Add3~0_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[168]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[168]~2 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[168]~2 .lut_mask = 64'h03300330CFFCCFFC;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[168]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N0
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_20~34 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_20~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_20~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_20~34 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_20~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_20~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N3
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_20~21 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_20~21_sumout  = SUM(( !\vga_ctrl|vcount [4] $ (\vga_ctrl|vcount [5]) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~34_cout  ))
// \tpg|Div1|auto_generated|divider|divider|op_20~22  = CARRY(( !\vga_ctrl|vcount [4] $ (\vga_ctrl|vcount [5]) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~34_cout  ))

	.dataa(!\vga_ctrl|vcount [4]),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_20~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_20~21_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_20~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_20~21 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_20~21 .lut_mask = 64'h000000000000A5A5;
defparam \tpg|Div1|auto_generated|divider|divider|op_20~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N6
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_20~13_sumout  = SUM(( VCC ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_19~13_sumout )))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & (!\vga_ctrl|vcount [6] $ ((!\vga_ctrl|LessThan1~0_combout )))) ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~22  ))
// \tpg|Div1|auto_generated|divider|divider|op_20~14  = CARRY(( VCC ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_19~13_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout 
//  & (!\vga_ctrl|vcount [6] $ ((!\vga_ctrl|LessThan1~0_combout )))) ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~22  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\vga_ctrl|vcount [6]),
	.datac(!\vga_ctrl|LessThan1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_19~13_sumout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h0000EB410000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N9
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_20~5_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_19~5_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[168]~2_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~14  ))
// \tpg|Div1|auto_generated|divider|divider|op_20~6  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_19~5_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[168]~2_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~14  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[168]~2_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h00000000000005AF;
defparam \tpg|Div1|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N12
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_20~9_sumout  = SUM(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_19~9_sumout ))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|StageOut[169]~10_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~6  ))
// \tpg|Div1|auto_generated|divider|divider|op_20~10  = CARRY(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_19~9_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[169]~10_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~6  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[169]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h0000FA5000000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N15
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_20~25 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_20~25_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_19~25_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[170]~30_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[170]~27_combout )))) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~10  ))
// \tpg|Div1|auto_generated|divider|divider|op_20~26  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_19~25_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[170]~30_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[170]~27_combout )))) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~10  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_19~25_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[170]~27_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[170]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_20~25_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_20~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_20~25 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_20~25 .lut_mask = 64'h0000FFFF00002777;
defparam \tpg|Div1|auto_generated|divider|divider|op_20~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N18
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_20~29 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_20~29_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_19~29_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[171]~37_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~26  ))
// \tpg|Div1|auto_generated|divider|divider|op_20~30  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_19~29_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[171]~37_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~26  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[171]~37_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_19~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_20~29_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_20~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_20~29 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_20~29 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div1|auto_generated|divider|divider|op_20~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N21
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_20~18 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_20~18_cout  = CARRY(( VCC ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_19~33_sumout )))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|StageOut[172]~43_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[172]~39_combout ))) ) + ( 
// \tpg|Div1|auto_generated|divider|divider|op_20~30  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|StageOut[172]~39_combout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_19~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[172]~43_combout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_20~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_20~18 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_20~18 .lut_mask = 64'h0000E4A00000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_20~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N24
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_20~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_20~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N48
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[179]~38 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[179]~38_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[171]~37_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[171]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[179]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[179]~38 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[179]~38 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[179]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N6
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[178]~31 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[178]~31_combout  = ( \tpg|Div1|auto_generated|divider|divider|StageOut[170]~30_combout  & ( (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ) # 
// (\tpg|Div1|auto_generated|divider|divider|op_19~25_sumout ) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|StageOut[170]~30_combout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|op_19~25_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|StageOut[170]~27_combout ))) ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_19~25_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[170]~27_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[170]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[178]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[178]~31 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[178]~31 .lut_mask = 64'h330F330F33FF33FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[178]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N33
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[177]~8 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[177]~8_combout  = ( !\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_19~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[177]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[177]~8 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[177]~8 .lut_mask = 64'h00FF00FF00000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[177]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N6
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[177]~11 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[177]~11_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[169]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[169]~10_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[177]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[177]~11 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[177]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[177]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N21
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[176]~3 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[176]~3_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[168]~2_combout  ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_19~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[168]~2_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[176]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[176]~3 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[176]~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[176]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N45
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[175]~16 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[175]~16_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  & ( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|LessThan1~0_combout ) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout  
// & ( \tpg|Div1|auto_generated|divider|divider|op_19~13_sumout  ) )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_19~13_sumout ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [6]),
	.datad(!\vga_ctrl|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[175]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[175]~16 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[175]~16 .lut_mask = 64'h555555550FF00FF0;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[175]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N0
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_21~34 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_21~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_21~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_21~34 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_21~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_21~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N3
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_21~29 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_21~29_sumout  = SUM(( !\vga_ctrl|vcount [4] ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~34_cout  ))
// \tpg|Div1|auto_generated|divider|divider|op_21~30  = CARRY(( !\vga_ctrl|vcount [4] ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_21~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_21~29_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_21~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_21~29 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_21~29 .lut_mask = 64'h000000000000FF00;
defparam \tpg|Div1|auto_generated|divider|divider|op_21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N6
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_21~21 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_21~21_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_20~21_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (!\vga_ctrl|vcount [4] $ ((\vga_ctrl|vcount [5])))) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~30  ))
// \tpg|Div1|auto_generated|divider|divider|op_21~22  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_20~21_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (!\vga_ctrl|vcount [4] $ ((\vga_ctrl|vcount [5])))) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~30  ))

	.dataa(!\vga_ctrl|vcount [4]),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\vga_ctrl|vcount [5]),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_20~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_21~21_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_21~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_21~21 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_21~21 .lut_mask = 64'h00000000000021ED;
defparam \tpg|Div1|auto_generated|divider|divider|op_21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N9
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_21~13 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_21~13_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_20~13_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[175]~16_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~22  ))
// \tpg|Div1|auto_generated|divider|divider|op_21~14  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_20~13_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[175]~16_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~22  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[175]~16_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_21~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_21~13 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_21~13 .lut_mask = 64'h00000000000003CF;
defparam \tpg|Div1|auto_generated|divider|divider|op_21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N12
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_21~5_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_20~5_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[176]~3_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~14  ))
// \tpg|Div1|auto_generated|divider|divider|op_21~6  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_20~5_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[176]~3_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~14  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[176]~3_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h0000FFFF000003CF;
defparam \tpg|Div1|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N15
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_21~9_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_20~9_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[177]~11_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[177]~8_combout ))) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~6  ))
// \tpg|Div1|auto_generated|divider|divider|op_21~10  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_20~9_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[177]~11_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[177]~8_combout ))) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~6  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|StageOut[177]~8_combout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[177]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h0000FFFF00001D3F;
defparam \tpg|Div1|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N18
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_21~25 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_21~25_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_20~25_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[178]~31_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~10  ))
// \tpg|Div1|auto_generated|divider|divider|op_21~26  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_20~25_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[178]~31_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~10  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[178]~31_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_20~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_21~25_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_21~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_21~25 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_21~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \tpg|Div1|auto_generated|divider|divider|op_21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N21
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_21~18 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_21~18_cout  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_20~29_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[179]~38_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[179]~33_combout ))) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~26  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|StageOut[179]~33_combout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_20~29_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[179]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_21~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_21~18 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_21~18 .lut_mask = 64'h0000000000001D3F;
defparam \tpg|Div1|auto_generated|divider|divider|op_21~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N24
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_21~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_21~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N21
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[193]~7 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[193]~7_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_21~9_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[193]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[193]~7 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[193]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[193]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N57
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[186]~26 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[186]~26_combout  = ( !\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_20~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_20~25_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[186]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[186]~26 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[186]~26 .lut_mask = 64'h00FF00FF00000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[186]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N3
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[186]~32 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[186]~32_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[178]~31_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[178]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[186]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[186]~32 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[186]~32 .lut_mask = 64'h000000000F0F0F0F;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[186]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N36
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[185]~12 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[185]~12_combout  = ( \tpg|Div1|auto_generated|divider|divider|StageOut[177]~11_combout  & ( (\tpg|Div1|auto_generated|divider|divider|op_20~9_sumout ) # 
// (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|StageOut[177]~11_combout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// ((\tpg|Div1|auto_generated|divider|divider|op_20~9_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|StageOut[177]~8_combout )) ) )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|StageOut[177]~8_combout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[177]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[185]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[185]~12 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[185]~12 .lut_mask = 64'h05F505F50FFF0FFF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[185]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N15
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[184]~1 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[184]~1_combout  = ( !\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_20~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[184]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[184]~1 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[184]~1 .lut_mask = 64'h00FF00FF00000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[184]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N18
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[184]~4 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[184]~4_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[176]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[176]~3_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[184]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[184]~4 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[184]~4 .lut_mask = 64'h0000000000FF00FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[184]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N42
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[183]~17 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[183]~17_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[175]~16_combout  ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_20~13_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[175]~16_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[183]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[183]~17 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[183]~17 .lut_mask = 64'h3333333300FF00FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[183]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N51
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[182]~22 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[182]~22_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ( !\vga_ctrl|vcount [5] $ (\vga_ctrl|vcount [4]) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout  & ( 
// \tpg|Div1|auto_generated|divider|divider|op_20~21_sumout  ) )

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [5]),
	.datac(!\vga_ctrl|vcount [4]),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_20~21_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[182]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[182]~22 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[182]~22 .lut_mask = 64'h00FF00FFC3C3C3C3;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[182]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N30
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_22~34 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_22~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_22~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_22~34 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_22~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_22~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N33
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_22~29 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_22~29_sumout  = SUM(( \vga_ctrl|vcount [3] ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~34_cout  ))
// \tpg|Div1|auto_generated|divider|divider|op_22~30  = CARRY(( \vga_ctrl|vcount [3] ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~34_cout  ))

	.dataa(!\vga_ctrl|vcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_22~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_22~29_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_22~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_22~29 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_22~29 .lut_mask = 64'h0000000000005555;
defparam \tpg|Div1|auto_generated|divider|divider|op_22~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N36
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_22~25 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_22~25_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_21~29_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (!\vga_ctrl|vcount [4])) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~30  ))
// \tpg|Div1|auto_generated|divider|divider|op_22~26  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_21~29_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (!\vga_ctrl|vcount [4])) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~30  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [4]),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_21~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_22~25_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_22~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_22~25 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_22~25 .lut_mask = 64'h00000000000050FA;
defparam \tpg|Div1|auto_generated|divider|divider|op_22~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N39
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_22~21_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_21~21_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[182]~22_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~26  ))
// \tpg|Div1|auto_generated|divider|divider|op_22~22  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_21~21_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[182]~22_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~26  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|StageOut[182]~22_combout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_21~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h0000000000001B1B;
defparam \tpg|Div1|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N42
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_22~13_sumout  = SUM(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_21~13_sumout ))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|StageOut[183]~17_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~22  ))
// \tpg|Div1|auto_generated|divider|divider|op_22~14  = CARRY(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_21~13_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  
// & (\tpg|Div1|auto_generated|divider|divider|StageOut[183]~17_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~22  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[183]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h0000FA5000000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N45
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_22~5 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_22~5_sumout  = SUM(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_21~5_sumout )))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|StageOut[184]~4_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[184]~1_combout ))) ) + ( 
// \tpg|Div1|auto_generated|divider|divider|op_22~14  ))
// \tpg|Div1|auto_generated|divider|divider|op_22~6  = CARRY(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_21~5_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  
// & (((\tpg|Div1|auto_generated|divider|divider|StageOut[184]~4_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[184]~1_combout ))) ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~14  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|StageOut[184]~1_combout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[184]~4_combout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_22~5_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_22~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_22~5 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_22~5 .lut_mask = 64'h0000E4A000000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N48
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_22~9_sumout  = SUM(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_21~9_sumout ))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|StageOut[185]~12_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~6  ))
// \tpg|Div1|auto_generated|divider|divider|op_22~10  = CARRY(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_21~9_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[185]~12_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~6  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[185]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FA5000000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N51
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_22~18 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_22~18_cout  = CARRY(( VCC ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_21~25_sumout )) # 
// (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|StageOut[186]~32_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[186]~26_combout )))) ) + ( 
// \tpg|Div1|auto_generated|divider|divider|op_22~10  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_21~25_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[186]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[186]~32_combout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_22~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_22~18 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_22~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_22~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N54
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_22~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_22~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N54
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[193]~13 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[193]~13_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[185]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[185]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[193]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[193]~13 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[193]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[193]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N9
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[192]~5 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[192]~5_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_21~5_sumout  & ( ((!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ) # 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[184]~4_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[184]~1_combout ) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_21~5_sumout  & ( 
// (\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|StageOut[184]~4_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[184]~1_combout ))) ) )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|StageOut[184]~1_combout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[184]~4_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[192]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[192]~5 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[192]~5 .lut_mask = 64'h050F050FF5FFF5FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[192]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N42
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[191]~15 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[191]~15_combout  = ( !\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_21~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[191]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[191]~15 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[191]~15 .lut_mask = 64'h0F0F0F0F00000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[191]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N3
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[191]~18 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[191]~18_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[183]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[183]~17_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[191]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[191]~18 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[191]~18 .lut_mask = 64'h0000000000FF00FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[191]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N0
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[190]~23 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[190]~23_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[182]~22_combout  ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_21~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[182]~22_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_21~21_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[190]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[190]~23 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[190]~23 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[190]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N57
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[189]~49 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[189]~49_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_21~29_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ( !\vga_ctrl|vcount [4] ) ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_21~29_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  & ( !\vga_ctrl|vcount [4] ) ) ) # ( \tpg|Div1|auto_generated|divider|divider|op_21~29_sumout  & ( 
// !\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [4]),
	.datad(gnd),
	.datae(!\tpg|Div1|auto_generated|divider|divider|op_21~29_sumout ),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[189]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[189]~49 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[189]~49 .lut_mask = 64'h0000FFFFF0F0F0F0;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[189]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N24
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_23~34 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_23~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_23~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_23~34 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_23~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_23~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N27
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_23~29 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_23~29_sumout  = SUM(( \vga_ctrl|vcount [2] ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~34_cout  ))
// \tpg|Div1|auto_generated|divider|divider|op_23~30  = CARRY(( \vga_ctrl|vcount [2] ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_23~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_23~29_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_23~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_23~29 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_23~29 .lut_mask = 64'h00000000000000FF;
defparam \tpg|Div1|auto_generated|divider|divider|op_23~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N30
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_23~25 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_23~25_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_22~29_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\vga_ctrl|vcount [3])) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~30  ))
// \tpg|Div1|auto_generated|divider|divider|op_23~26  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_22~29_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\vga_ctrl|vcount [3])) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~30  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga_ctrl|vcount [3]),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_22~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_23~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_23~25_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_23~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_23~25 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_23~25 .lut_mask = 64'h00000000000003CF;
defparam \tpg|Div1|auto_generated|divider|divider|op_23~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N33
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_23~21 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_23~21_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_22~25_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[189]~49_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~26  ))
// \tpg|Div1|auto_generated|divider|divider|op_23~22  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_22~25_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[189]~49_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~26  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[189]~49_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_22~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_23~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_23~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_23~21 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_23~21 .lut_mask = 64'h00000000000003CF;
defparam \tpg|Div1|auto_generated|divider|divider|op_23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N36
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_23~17_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_22~21_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[190]~23_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~22  ))
// \tpg|Div1|auto_generated|divider|divider|op_23~18  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_22~21_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[190]~23_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~22  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[190]~23_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \tpg|Div1|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N39
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_23~13_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_22~13_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[191]~18_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[191]~15_combout )))) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~18  ))
// \tpg|Div1|auto_generated|divider|divider|op_23~14  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_22~13_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[191]~18_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[191]~15_combout )))) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~18  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_22~13_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[191]~15_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[191]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000FFFF00004777;
defparam \tpg|Div1|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N42
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_23~9_sumout  = SUM(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_22~5_sumout ))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|StageOut[192]~5_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~14  ))
// \tpg|Div1|auto_generated|divider|divider|op_23~10  = CARRY(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_22~5_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[192]~5_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~14  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[192]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_22~5_sumout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000FC3000000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N45
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_23~6 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_23~6_cout  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_22~9_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[193]~13_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[193]~7_combout ))) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~10  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|StageOut[193]~7_combout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_22~9_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[193]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_23~6_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_23~6 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_23~6 .lut_mask = 64'h0000000000001D3F;
defparam \tpg|Div1|auto_generated|divider|divider|op_23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N48
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_23~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_23~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N0
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[200]~0 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[200]~0_combout  = ( !\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_22~5_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_22~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[200]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[200]~0 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[200]~0 .lut_mask = 64'h3333333300000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[200]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N12
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[200]~6 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[200]~6_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[192]~5_combout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|StageOut[192]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[200]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[200]~6 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[200]~6 .lut_mask = 64'h0000000033333333;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[200]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N18
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[199]~19 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[199]~19_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( (\tpg|Div1|auto_generated|divider|divider|StageOut[191]~18_combout ) # 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[191]~15_combout ) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_22~13_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|StageOut[191]~15_combout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_22~13_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[191]~18_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[199]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[199]~19 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[199]~19 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[199]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N48
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[198]~21 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[198]~21_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_22~21_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[198]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[198]~21 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[198]~21 .lut_mask = 64'h00000000FF00FF00;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[198]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N9
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[198]~24 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[198]~24_combout  = (\tpg|Div1|auto_generated|divider|divider|StageOut[190]~23_combout  & \tpg|Div1|auto_generated|divider|divider|op_22~1_sumout )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|StageOut[190]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[198]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[198]~24 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[198]~24 .lut_mask = 64'h0055005500550055;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[198]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N30
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[197]~50 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[197]~50_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[189]~49_combout  ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[189]~49_combout  & ( \tpg|Div1|auto_generated|divider|divider|op_22~25_sumout  ) ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|StageOut[189]~49_combout  & ( \tpg|Div1|auto_generated|divider|divider|op_22~25_sumout  ) ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_22~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[189]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[197]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[197]~50 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[197]~50 .lut_mask = 64'h333300003333FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[197]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N15
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[196]~53 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[196]~53_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \vga_ctrl|vcount [3] ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( 
// \tpg|Div1|auto_generated|divider|divider|op_22~29_sumout  ) )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_22~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [3]),
	.datae(!\tpg|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[196]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[196]~53 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[196]~53 .lut_mask = 64'h555500FF555500FF;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[196]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N30
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_25~34 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_25~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_25~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_25~34 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_25~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_25~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N33
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_25~29 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_25~29_sumout  = SUM(( \vga_ctrl|vcount [1] ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~34_cout  ))
// \tpg|Div1|auto_generated|divider|divider|op_25~30  = CARRY(( \vga_ctrl|vcount [1] ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~34_cout  ))

	.dataa(!\vga_ctrl|vcount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_25~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_25~29_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_25~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_25~29 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_25~29 .lut_mask = 64'h0000000000005555;
defparam \tpg|Div1|auto_generated|divider|divider|op_25~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N36
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_25~25 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_25~25_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_23~29_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\vga_ctrl|vcount [2])) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~30  ))
// \tpg|Div1|auto_generated|divider|divider|op_25~26  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_23~29_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\vga_ctrl|vcount [2])) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~30  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga_ctrl|vcount [2]),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_23~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_25~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_25~25_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_25~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_25~25 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_25~25 .lut_mask = 64'h00000000000003CF;
defparam \tpg|Div1|auto_generated|divider|divider|op_25~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N39
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_25~21 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_25~21_sumout  = SUM(( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_23~25_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\tpg|Div1|auto_generated|divider|divider|StageOut[196]~53_combout ))) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~26  ))
// \tpg|Div1|auto_generated|divider|divider|op_25~22  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_23~25_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\tpg|Div1|auto_generated|divider|divider|StageOut[196]~53_combout ))) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~26  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_23~25_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[196]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_25~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_25~21_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_25~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_25~21 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_25~21 .lut_mask = 64'h0000000000004747;
defparam \tpg|Div1|auto_generated|divider|divider|op_25~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N42
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_25~17_sumout  = SUM(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_23~21_sumout ))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|StageOut[197]~50_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~22  ))
// \tpg|Div1|auto_generated|divider|divider|op_25~18  = CARRY(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_23~21_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  
// & (\tpg|Div1|auto_generated|divider|divider|StageOut[197]~50_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~22  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[197]~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_25~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000FC3000000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N45
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_25~13_sumout  = SUM(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_23~17_sumout )) # 
// (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|StageOut[198]~24_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[198]~21_combout )))) ) + ( 
// \tpg|Div1|auto_generated|divider|divider|op_25~18  ))
// \tpg|Div1|auto_generated|divider|divider|op_25~14  = CARRY(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_23~17_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[198]~24_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[198]~21_combout )))) ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[198]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[198]~24_combout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000B88800000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N48
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_25~9_sumout  = SUM(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_23~13_sumout ))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|StageOut[199]~19_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~14  ))
// \tpg|Div1|auto_generated|divider|divider|op_25~10  = CARRY(( GND ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_23~13_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  
// & (\tpg|Div1|auto_generated|divider|divider|StageOut[199]~19_combout )) ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~14  ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[199]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_23~13_sumout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FC3000000000;
defparam \tpg|Div1|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N51
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_25~6_cout  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\tpg|Div1|auto_generated|divider|divider|op_23~9_sumout )))) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[200]~6_combout )) # (\tpg|Div1|auto_generated|divider|divider|StageOut[200]~0_combout ))) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|StageOut[200]~0_combout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_23~9_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[200]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_25~6_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_25~6 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_25~6 .lut_mask = 64'h0000000000001D3F;
defparam \tpg|Div1|auto_generated|divider|divider|op_25~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N54
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_25~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_25~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N6
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[207]~14 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[207]~14_combout  = ( !\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_23~13_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[207]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[207]~14 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[207]~14 .lut_mask = 64'h3333333300000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[207]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N57
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[207]~20 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[207]~20_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|StageOut[199]~19_combout  ) )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|StageOut[199]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[207]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[207]~20 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[207]~20 .lut_mask = 64'h0000000055555555;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[207]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N15
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[206]~25 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[206]~25_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( (\tpg|Div1|auto_generated|divider|divider|StageOut[198]~24_combout ) # 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[198]~21_combout ) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_23~17_sumout  ) )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|StageOut[198]~21_combout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[198]~24_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[206]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[206]~25 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[206]~25 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[206]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N48
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[205]~48 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[205]~48_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_23~21_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\tpg|Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[205]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[205]~48 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[205]~48 .lut_mask = 64'h0000FFFF00000000;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[205]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N9
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[205]~51 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[205]~51_combout  = ( \tpg|Div1|auto_generated|divider|divider|StageOut[197]~50_combout  & ( \tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[197]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[205]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[205]~51 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[205]~51 .lut_mask = 64'h000000000F0F0F0F;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[205]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N18
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[204]~54 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[204]~54_combout  = ( \tpg|Div1|auto_generated|divider|divider|StageOut[196]~53_combout  & ( (\tpg|Div1|auto_generated|divider|divider|op_23~25_sumout ) # 
// (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|StageOut[196]~53_combout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// \tpg|Div1|auto_generated|divider|divider|op_23~25_sumout ) ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_23~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|StageOut[196]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[204]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[204]~54 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[204]~54 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[204]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N27
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|StageOut[203]~55 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|StageOut[203]~55_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \vga_ctrl|vcount [2] ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( 
// \tpg|Div1|auto_generated|divider|divider|op_23~29_sumout  ) )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_23~29_sumout ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div1|auto_generated|divider|divider|StageOut[203]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[203]~55 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[203]~55 .lut_mask = 64'h555555550F0F0F0F;
defparam \tpg|Div1|auto_generated|divider|divider|StageOut[203]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N0
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_26~34 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_26~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_26~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_26~34 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_26~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_26~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N3
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_26~30 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_26~30_cout  = CARRY(( \vga_ctrl|vcount [0] ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_26~34_cout  ))

	.dataa(!\vga_ctrl|vcount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_26~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_26~30_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_26~30 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_26~30 .lut_mask = 64'h0000000000005555;
defparam \tpg|Div1|auto_generated|divider|divider|op_26~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N6
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_26~26_cout  = CARRY(( VCC ) + ( (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_25~29_sumout ))) # 
// (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\vga_ctrl|vcount [1])) ) + ( \tpg|Div1|auto_generated|divider|divider|op_26~30_cout  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_25~29_sumout ),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_26~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h0000FA500000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N9
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_26~22 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_26~22_cout  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_25~25_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[203]~55_combout )) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[203]~55_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_25~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_26~22_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_26~22 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_26~22 .lut_mask = 64'h00000000000005AF;
defparam \tpg|Div1|auto_generated|divider|divider|op_26~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N12
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_26~18 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_26~18_cout  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_25~21_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[204]~54_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_26~22_cout  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[204]~54_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_25~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_26~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_26~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_26~18 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_26~18 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div1|auto_generated|divider|divider|op_26~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N15
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_26~14 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_26~14_cout  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_25~17_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[205]~51_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[205]~48_combout )))) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_26~18_cout  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_25~17_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[205]~48_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[205]~51_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_26~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_26~14_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_26~14 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_26~14 .lut_mask = 64'h0000FFFF00002777;
defparam \tpg|Div1|auto_generated|divider|divider|op_26~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N18
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_26~10 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_26~10_cout  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_25~13_sumout ))) # (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|StageOut[206]~25_combout )) ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_26~14_cout  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[206]~25_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_25~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_26~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_26~10_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_26~10 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_26~10 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div1|auto_generated|divider|divider|op_26~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N21
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_26~6 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_26~6_cout  = CARRY(( (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_25~9_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|StageOut[207]~20_combout ) # (\tpg|Div1|auto_generated|divider|divider|StageOut[207]~14_combout )))) ) + ( VCC ) + ( \tpg|Div1|auto_generated|divider|divider|op_26~10_cout  ))

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_25~9_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|StageOut[207]~14_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|StageOut[207]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_26~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div1|auto_generated|divider|divider|op_26~6_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_26~6 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_26~6 .lut_mask = 64'h0000000000002777;
defparam \tpg|Div1|auto_generated|divider|divider|op_26~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N24
cyclonev_lcell_comb \tpg|Div1|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div1|auto_generated|divider|divider|op_26~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div1|auto_generated|divider|divider|op_26~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div1|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \tpg|Div1|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div1|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N0
cyclonev_lcell_comb \tpg|piece_map~0 (
// Equation(s):
// \tpg|piece_map~0_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( 
// \tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_map~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_map~0 .extended_lut = "off";
defparam \tpg|piece_map~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \tpg|piece_map~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N3
cyclonev_lcell_comb \tpg|piece_map~1 (
// Equation(s):
// \tpg|piece_map~1_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ( (!\tpg|piece_map~0_combout  & ((!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ) # ((\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout )))) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ( (!\tpg|piece_map~0_combout  & ((!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ) # 
// ((!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout )))) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\tpg|piece_map~0_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_map~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_map~1 .extended_lut = "off";
defparam \tpg|piece_map~1 .lut_mask = 64'hCE00CE00CD00CD00;
defparam \tpg|piece_map~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N6
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[207]~14 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[207]~14_combout  = (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & \tpg|Div0|auto_generated|divider|divider|op_23~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_23~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[207]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[207]~14 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[207]~14 .lut_mask = 64'h00F000F000F000F0;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[207]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N21
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[207]~20 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[207]~20_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[199]~19_combout  & ( \tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[199]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[207]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[207]~20 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[207]~20 .lut_mask = 64'h0000000055555555;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[207]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N24
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[206]~25 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[206]~25_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[198]~21_combout  & ( (\tpg|Div0|auto_generated|divider|divider|op_23~17_sumout ) # 
// (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|StageOut[198]~21_combout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|op_23~17_sumout )) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|StageOut[198]~24_combout ))) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[198]~24_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[198]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[206]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[206]~25 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[206]~25 .lut_mask = 64'h2277227777777777;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[206]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N12
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[205]~48 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[205]~48_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_23~21_sumout  & ( !\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[205]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[205]~48 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[205]~48 .lut_mask = 64'h00000000FF00FF00;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[205]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N24
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[205]~51 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[205]~51_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[197]~50_combout  & ( \tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[197]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[205]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[205]~51 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[205]~51 .lut_mask = 64'h0000000000FF00FF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[205]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N18
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[204]~54 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[204]~54_combout  = ( \tpg|Div0|auto_generated|divider|divider|StageOut[196]~53_combout  & ( (\tpg|Div0|auto_generated|divider|divider|op_23~25_sumout ) # 
// (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|StageOut[196]~53_combout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// \tpg|Div0|auto_generated|divider|divider|op_23~25_sumout ) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_23~25_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|StageOut[196]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[204]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[204]~54 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[204]~54 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[204]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N27
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|StageOut[203]~55 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|StageOut[203]~55_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_23~29_sumout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ) # (\vga_ctrl|hcount [2]) ) ) # ( 
// !\tpg|Div0|auto_generated|divider|divider|op_23~29_sumout  & ( (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & \vga_ctrl|hcount [2]) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [2]),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_23~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Div0|auto_generated|divider|divider|StageOut[203]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[203]~55 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[203]~55 .lut_mask = 64'h00550055AAFFAAFF;
defparam \tpg|Div0|auto_generated|divider|divider|StageOut[203]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N30
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_26~34 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_26~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_26~34_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_26~34 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_26~34 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_26~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N33
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_26~30 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_26~30_cout  = CARRY(( \vga_ctrl|hcount [0] ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_26~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_26~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_26~30_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_26~30 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_26~30 .lut_mask = 64'h0000000000000F0F;
defparam \tpg|Div0|auto_generated|divider|divider|op_26~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N36
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_26~26_cout  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_25~29_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\vga_ctrl|hcount [1])) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_26~30_cout  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga_ctrl|hcount [1]),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_25~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_26~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h00000000000011BB;
defparam \tpg|Div0|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N39
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_26~22 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_26~22_cout  = CARRY(( VCC ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_25~25_sumout ))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|StageOut[203]~55_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[203]~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_25~25_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_26~22_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_26~22 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_26~22 .lut_mask = 64'h0000FA500000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_26~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N42
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_26~18 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_26~18_cout  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_25~21_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\tpg|Div0|auto_generated|divider|divider|StageOut[204]~54_combout )) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_26~22_cout  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[204]~54_combout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_25~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_26~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_26~18_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_26~18 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_26~18 .lut_mask = 64'h0000FFFF000005AF;
defparam \tpg|Div0|auto_generated|divider|divider|op_26~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N45
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_26~14 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_26~14_cout  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_25~17_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[205]~51_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[205]~48_combout ))) ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_26~18_cout  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[205]~48_combout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_25~17_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[205]~51_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_26~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_26~14_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_26~14 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_26~14 .lut_mask = 64'h0000FFFF00001B5F;
defparam \tpg|Div0|auto_generated|divider|divider|op_26~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N48
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_26~10 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_26~10_cout  = CARRY(( GND ) + ( (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\tpg|Div0|auto_generated|divider|divider|op_25~13_sumout ))) # 
// (\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & (\tpg|Div0|auto_generated|divider|divider|StageOut[206]~25_combout )) ) + ( \tpg|Div0|auto_generated|divider|divider|op_26~14_cout  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Div0|auto_generated|divider|divider|StageOut[206]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_25~13_sumout ),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_26~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_26~10_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_26~10 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_26~10 .lut_mask = 64'h0000FA5000000000;
defparam \tpg|Div0|auto_generated|divider|divider|op_26~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N51
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_26~6 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_26~6_cout  = CARRY(( (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & (((\tpg|Div0|auto_generated|divider|divider|op_25~9_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\tpg|Div0|auto_generated|divider|divider|StageOut[207]~20_combout )) # (\tpg|Div0|auto_generated|divider|divider|StageOut[207]~14_combout ))) ) + ( VCC ) + ( \tpg|Div0|auto_generated|divider|divider|op_26~10_cout  ))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|StageOut[207]~14_combout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_25~9_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|StageOut[207]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_26~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Div0|auto_generated|divider|divider|op_26~6_cout ),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_26~6 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_26~6 .lut_mask = 64'h0000000000001B5F;
defparam \tpg|Div0|auto_generated|divider|divider|op_26~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N54
cyclonev_lcell_comb \tpg|Div0|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \tpg|Div0|auto_generated|divider|divider|op_26~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Div0|auto_generated|divider|divider|op_26~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Div0|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \tpg|Div0|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \tpg|Div0|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N36
cyclonev_lcell_comb \tpg|piece_map~2 (
// Equation(s):
// \tpg|piece_map~2_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ) # 
// (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ))) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_map~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_map~2 .extended_lut = "off";
defparam \tpg|piece_map~2 .lut_mask = 64'hCCCCCCCCCC0CCC0C;
defparam \tpg|piece_map~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N42
cyclonev_lcell_comb \tpg|piece_map~3 (
// Equation(s):
// \tpg|piece_map~3_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ) # 
// (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  $ (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout )))) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_map~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_map~3 .extended_lut = "off";
defparam \tpg|piece_map~3 .lut_mask = 64'hFF00FF0033123312;
defparam \tpg|piece_map~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N39
cyclonev_lcell_comb \tpg|LessThan4~0 (
// Equation(s):
// \tpg|LessThan4~0_combout  = ( \tpg|piece_map~3_combout  & ( (!\tpg|piece_map~1_combout  & (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & !\tpg|piece_map~2_combout )) ) ) # ( !\tpg|piece_map~3_combout  & ( !\tpg|piece_map~1_combout  ) )

	.dataa(!\tpg|piece_map~1_combout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\tpg|piece_map~2_combout ),
	.datae(gnd),
	.dataf(!\tpg|piece_map~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|LessThan4~0 .extended_lut = "off";
defparam \tpg|LessThan4~0 .lut_mask = 64'hAAAAAAAAA000A000;
defparam \tpg|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N18
cyclonev_lcell_comb \tpg|Add11~1 (
// Equation(s):
// \tpg|Add11~1_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\vga_ctrl|vcount [4] $ (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( 
// !\vga_ctrl|vcount [3] $ (!\vga_ctrl|vcount [4] $ (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [3]),
	.datac(!\vga_ctrl|vcount [4]),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add11~1 .extended_lut = "off";
defparam \tpg|Add11~1 .lut_mask = 64'h3CC33CC30FF00FF0;
defparam \tpg|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N0
cyclonev_lcell_comb \tpg|Add11~0 (
// Equation(s):
// \tpg|Add11~0_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\vga_ctrl|vcount [5] ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \vga_ctrl|vcount [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add11~0 .extended_lut = "off";
defparam \tpg|Add11~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \tpg|Add11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N27
cyclonev_lcell_comb \tpg|Add11~2 (
// Equation(s):
// \tpg|Add11~2_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\tpg|Add11~0_combout  $ (((!\vga_ctrl|vcount [4] & ((!\vga_ctrl|vcount [3]) # (\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ))))) ) ) # ( 
// !\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\tpg|Add11~0_combout  $ (((\vga_ctrl|vcount [4] & (!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  & \vga_ctrl|vcount [3])))) ) )

	.dataa(!\vga_ctrl|vcount [4]),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\vga_ctrl|vcount [3]),
	.datad(!\tpg|Add11~0_combout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add11~2 .extended_lut = "off";
defparam \tpg|Add11~2 .lut_mask = 64'hFB04FB045DA25DA2;
defparam \tpg|Add11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N30
cyclonev_lcell_comb \tpg|Add18~5 (
// Equation(s):
// \tpg|Add18~5_sumout  = SUM(( \vga_ctrl|vcount [0] ) + ( !\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  $ (!\vga_ctrl|vcount [3]) ) + ( !VCC ))
// \tpg|Add18~6  = CARRY(( \vga_ctrl|vcount [0] ) + ( !\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  $ (!\vga_ctrl|vcount [3]) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\vga_ctrl|vcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add18~5_sumout ),
	.cout(\tpg|Add18~6 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Add18~5 .extended_lut = "off";
defparam \tpg|Add18~5 .lut_mask = 64'h0000CC3300000F0F;
defparam \tpg|Add18~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N33
cyclonev_lcell_comb \tpg|Add18~9 (
// Equation(s):
// \tpg|Add18~9_sumout  = SUM(( \tpg|Add11~1_combout  ) + ( \vga_ctrl|vcount [1] ) + ( \tpg|Add18~6  ))
// \tpg|Add18~10  = CARRY(( \tpg|Add11~1_combout  ) + ( \vga_ctrl|vcount [1] ) + ( \tpg|Add18~6  ))

	.dataa(!\tpg|Add11~1_combout ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add18~9_sumout ),
	.cout(\tpg|Add18~10 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Add18~9 .extended_lut = "off";
defparam \tpg|Add18~9 .lut_mask = 64'h0000F0F000005555;
defparam \tpg|Add18~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N36
cyclonev_lcell_comb \tpg|Add18~13 (
// Equation(s):
// \tpg|Add18~13_sumout  = SUM(( !\tpg|Add11~1_combout  $ (!\tpg|Add11~2_combout ) ) + ( \vga_ctrl|vcount [2] ) + ( \tpg|Add18~10  ))
// \tpg|Add18~14  = CARRY(( !\tpg|Add11~1_combout  $ (!\tpg|Add11~2_combout ) ) + ( \vga_ctrl|vcount [2] ) + ( \tpg|Add18~10  ))

	.dataa(!\tpg|Add11~1_combout ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [2]),
	.datad(!\tpg|Add11~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add18~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add18~13_sumout ),
	.cout(\tpg|Add18~14 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Add18~13 .extended_lut = "off";
defparam \tpg|Add18~13 .lut_mask = 64'h0000F0F0000055AA;
defparam \tpg|Add18~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N39
cyclonev_lcell_comb \tpg|Add18~17 (
// Equation(s):
// \tpg|Add18~17_sumout  = SUM(( (\tpg|Add11~2_combout ) # (\tpg|Add11~1_combout ) ) + ( !\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  $ (\vga_ctrl|vcount [3]) ) + ( \tpg|Add18~14  ))
// \tpg|Add18~18  = CARRY(( (\tpg|Add11~2_combout ) # (\tpg|Add11~1_combout ) ) + ( !\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  $ (\vga_ctrl|vcount [3]) ) + ( \tpg|Add18~14  ))

	.dataa(!\tpg|Add11~1_combout ),
	.datab(gnd),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\tpg|Add11~2_combout ),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount [3]),
	.datag(gnd),
	.cin(\tpg|Add18~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add18~17_sumout ),
	.cout(\tpg|Add18~18 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Add18~17 .extended_lut = "off";
defparam \tpg|Add18~17 .lut_mask = 64'h00000FF0000055FF;
defparam \tpg|Add18~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N42
cyclonev_lcell_comb \tpg|Add18~21 (
// Equation(s):
// \tpg|Add18~21_sumout  = SUM(( !\tpg|Add11~1_combout  ) + ( (\tpg|Add11~2_combout ) # (\tpg|Add11~1_combout ) ) + ( \tpg|Add18~18  ))
// \tpg|Add18~22  = CARRY(( !\tpg|Add11~1_combout  ) + ( (\tpg|Add11~2_combout ) # (\tpg|Add11~1_combout ) ) + ( \tpg|Add18~18  ))

	.dataa(!\tpg|Add11~1_combout ),
	.datab(gnd),
	.datac(!\tpg|Add11~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add18~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add18~21_sumout ),
	.cout(\tpg|Add18~22 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Add18~21 .extended_lut = "off";
defparam \tpg|Add18~21 .lut_mask = 64'h0000A0A00000AAAA;
defparam \tpg|Add18~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N45
cyclonev_lcell_comb \tpg|Add18~25 (
// Equation(s):
// \tpg|Add18~25_sumout  = SUM(( !\tpg|Add11~1_combout  $ (\tpg|Add11~2_combout ) ) + ( (\tpg|Add11~2_combout ) # (\tpg|Add11~1_combout ) ) + ( \tpg|Add18~22  ))
// \tpg|Add18~26  = CARRY(( !\tpg|Add11~1_combout  $ (\tpg|Add11~2_combout ) ) + ( (\tpg|Add11~2_combout ) # (\tpg|Add11~1_combout ) ) + ( \tpg|Add18~22  ))

	.dataa(!\tpg|Add11~1_combout ),
	.datab(gnd),
	.datac(!\tpg|Add11~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add18~25_sumout ),
	.cout(\tpg|Add18~26 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Add18~25 .extended_lut = "off";
defparam \tpg|Add18~25 .lut_mask = 64'h0000A0A00000A5A5;
defparam \tpg|Add18~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N48
cyclonev_lcell_comb \tpg|Add18~29 (
// Equation(s):
// \tpg|Add18~29_sumout  = SUM(( (!\tpg|Add11~1_combout  & !\tpg|Add11~2_combout ) ) + ( (\tpg|Add11~2_combout ) # (\tpg|Add11~1_combout ) ) + ( \tpg|Add18~26  ))
// \tpg|Add18~30  = CARRY(( (!\tpg|Add11~1_combout  & !\tpg|Add11~2_combout ) ) + ( (\tpg|Add11~2_combout ) # (\tpg|Add11~1_combout ) ) + ( \tpg|Add18~26  ))

	.dataa(!\tpg|Add11~1_combout ),
	.datab(!\tpg|Add11~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add18~29_sumout ),
	.cout(\tpg|Add18~30 ),
	.shareout());
// synopsys translate_off
defparam \tpg|Add18~29 .extended_lut = "off";
defparam \tpg|Add18~29 .lut_mask = 64'h0000888800008888;
defparam \tpg|Add18~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N51
cyclonev_lcell_comb \tpg|Add18~1 (
// Equation(s):
// \tpg|Add18~1_sumout  = SUM(( (!\tpg|Add11~1_combout  & !\tpg|Add11~2_combout ) ) + ( (\tpg|Add11~2_combout ) # (\tpg|Add11~1_combout ) ) + ( \tpg|Add18~30  ))

	.dataa(!\tpg|Add11~1_combout ),
	.datab(!\tpg|Add11~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add18~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add18~1 .extended_lut = "off";
defparam \tpg|Add18~1 .lut_mask = 64'h0000888800008888;
defparam \tpg|Add18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N45
cyclonev_lcell_comb \tpg|piece_map~8 (
// Equation(s):
// \tpg|piece_map~8_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  $ 
// (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ))) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(gnd),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_map~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_map~8 .extended_lut = "off";
defparam \tpg|piece_map~8 .lut_mask = 64'h00FF00FF00660066;
defparam \tpg|piece_map~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N54
cyclonev_lcell_comb \tpg|Add12~6 (
// Equation(s):
// \tpg|Add12~6_combout  = ( \tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ) # 
// ((!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ) # (\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout )))) ) ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  ) ) # ( \tpg|Div1|auto_generated|divider|divider|op_23~1_sumout 
//  & ( !\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  ) ) # ( !\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  ) )

	.dataa(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add12~6 .extended_lut = "off";
defparam \tpg|Add12~6 .lut_mask = 64'hFFFFFFFFFFFFEEBF;
defparam \tpg|Add12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N12
cyclonev_lcell_comb \tpg|piece_map~6 (
// Equation(s):
// \tpg|piece_map~6_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ) # 
// ((\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout )) ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( 
// (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ) # ((!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout )) ) ) ) # ( \tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ( 
// !\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (((\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & !\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout )) # 
// (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ) ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ) # 
// (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ) ) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_map~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_map~6 .extended_lut = "off";
defparam \tpg|piece_map~6 .lut_mask = 64'h33FF73FFCCFCCCCF;
defparam \tpg|piece_map~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N6
cyclonev_lcell_comb \tpg|piece_map~4 (
// Equation(s):
// \tpg|piece_map~4_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ( \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ) # 
// ((!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ) # ((!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & \tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ))) ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// ( \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ) # ((!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  $ 
// (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ))) ) ) ) # ( \tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ( !\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (((!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  
// & \tpg|Div0|auto_generated|divider|divider|op_23~1_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ) ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ( 
// !\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  $ (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout )) # 
// (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ) ) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_map~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_map~4 .extended_lut = "off";
defparam \tpg|piece_map~4 .lut_mask = 64'h7BFF3BFFFFDEFFCE;
defparam \tpg|piece_map~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N42
cyclonev_lcell_comb \tpg|piece_map~5 (
// Equation(s):
// \tpg|piece_map~5_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ((!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & (!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout )))) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ((!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  
// & ((\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ))) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & (!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # (\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// ((!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & (!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ))))) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_map~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_map~5 .extended_lut = "off";
defparam \tpg|piece_map~5 .lut_mask = 64'h60F960F920FD20FD;
defparam \tpg|piece_map~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N51
cyclonev_lcell_comb \tpg|Add12~0 (
// Equation(s):
// \tpg|Add12~0_combout  = ( \tpg|piece_map~5_combout  ) # ( !\tpg|piece_map~5_combout  & ( ((!\tpg|piece_map~8_combout  & ((!\tpg|piece_map~6_combout ) # (\tpg|piece_map~4_combout )))) # (\tpg|piece_map~0_combout ) ) )

	.dataa(!\tpg|piece_map~6_combout ),
	.datab(!\tpg|piece_map~0_combout ),
	.datac(!\tpg|piece_map~8_combout ),
	.datad(!\tpg|piece_map~4_combout ),
	.datae(gnd),
	.dataf(!\tpg|piece_map~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add12~0 .extended_lut = "off";
defparam \tpg|Add12~0 .lut_mask = 64'hB3F3B3F3FFFFFFFF;
defparam \tpg|Add12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N48
cyclonev_lcell_comb \tpg|Add12~1 (
// Equation(s):
// \tpg|Add12~1_combout  = ( \tpg|piece_map~5_combout  & ( ((!\tpg|piece_map~4_combout ) # (\tpg|piece_map~8_combout )) # (\tpg|piece_map~0_combout ) ) ) # ( !\tpg|piece_map~5_combout  & ( ((!\tpg|piece_map~8_combout  & ((!\tpg|piece_map~6_combout ) # 
// (\tpg|piece_map~4_combout )))) # (\tpg|piece_map~0_combout ) ) )

	.dataa(!\tpg|piece_map~6_combout ),
	.datab(!\tpg|piece_map~0_combout ),
	.datac(!\tpg|piece_map~8_combout ),
	.datad(!\tpg|piece_map~4_combout ),
	.datae(gnd),
	.dataf(!\tpg|piece_map~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add12~1 .extended_lut = "off";
defparam \tpg|Add12~1 .lut_mask = 64'hB3F3B3F3FF3FFF3F;
defparam \tpg|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N57
cyclonev_lcell_comb \tpg|Add12~4 (
// Equation(s):
// \tpg|Add12~4_combout  = ( \tpg|piece_map~8_combout  & ( ((!\tpg|piece_map~0_combout  & (!\tpg|piece_map~6_combout  & !\tpg|piece_map~5_combout ))) # (\tpg|piece_map~4_combout ) ) ) # ( !\tpg|piece_map~8_combout  & ( (!\tpg|piece_map~0_combout  & 
// (!\tpg|piece_map~4_combout  & ((\tpg|piece_map~5_combout ) # (\tpg|piece_map~6_combout )))) # (\tpg|piece_map~0_combout  & (((\tpg|piece_map~4_combout )))) ) )

	.dataa(!\tpg|piece_map~0_combout ),
	.datab(!\tpg|piece_map~6_combout ),
	.datac(!\tpg|piece_map~4_combout ),
	.datad(!\tpg|piece_map~5_combout ),
	.datae(gnd),
	.dataf(!\tpg|piece_map~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add12~4 .extended_lut = "off";
defparam \tpg|Add12~4 .lut_mask = 64'h25A525A58F0F8F0F;
defparam \tpg|Add12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N48
cyclonev_lcell_comb \tpg|Add12~3 (
// Equation(s):
// \tpg|Add12~3_combout  = ( \tpg|piece_map~8_combout  & ( !\tpg|piece_map~6_combout  $ (((!\tpg|piece_map~0_combout  & !\tpg|piece_map~5_combout ))) ) ) # ( !\tpg|piece_map~8_combout  & ( (!\tpg|piece_map~6_combout ) # ((!\tpg|piece_map~0_combout  & 
// (!\tpg|piece_map~4_combout  & !\tpg|piece_map~5_combout ))) ) )

	.dataa(!\tpg|piece_map~0_combout ),
	.datab(!\tpg|piece_map~6_combout ),
	.datac(!\tpg|piece_map~4_combout ),
	.datad(!\tpg|piece_map~5_combout ),
	.datae(gnd),
	.dataf(!\tpg|piece_map~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add12~3 .extended_lut = "off";
defparam \tpg|Add12~3 .lut_mask = 64'hECCCECCC66CC66CC;
defparam \tpg|Add12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N51
cyclonev_lcell_comb \tpg|Add12~2 (
// Equation(s):
// \tpg|Add12~2_combout  = ( \tpg|piece_map~4_combout  & ( !\tpg|piece_map~6_combout  ) ) # ( !\tpg|piece_map~4_combout  & ( !\tpg|piece_map~6_combout  $ (((!\tpg|piece_map~0_combout  & !\tpg|piece_map~5_combout ))) ) )

	.dataa(!\tpg|piece_map~0_combout ),
	.datab(!\tpg|piece_map~6_combout ),
	.datac(gnd),
	.datad(!\tpg|piece_map~5_combout ),
	.datae(gnd),
	.dataf(!\tpg|piece_map~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add12~2 .extended_lut = "off";
defparam \tpg|Add12~2 .lut_mask = 64'h66CC66CCCCCCCCCC;
defparam \tpg|Add12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N54
cyclonev_lcell_comb \tpg|Add12~5 (
// Equation(s):
// \tpg|Add12~5_combout  = ( \tpg|piece_map~4_combout  & ( (!\tpg|piece_map~0_combout  & !\tpg|piece_map~8_combout ) ) ) # ( !\tpg|piece_map~4_combout  & ( (!\tpg|piece_map~0_combout  & (!\tpg|piece_map~6_combout  & (!\tpg|piece_map~8_combout  & 
// !\tpg|piece_map~5_combout ))) ) )

	.dataa(!\tpg|piece_map~0_combout ),
	.datab(!\tpg|piece_map~6_combout ),
	.datac(!\tpg|piece_map~8_combout ),
	.datad(!\tpg|piece_map~5_combout ),
	.datae(gnd),
	.dataf(!\tpg|piece_map~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add12~5 .extended_lut = "off";
defparam \tpg|Add12~5 .lut_mask = 64'h80008000A0A0A0A0;
defparam \tpg|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N0
cyclonev_lcell_comb \tpg|Add14~50 (
// Equation(s):
// \tpg|Add14~50_cout  = CARRY(( \tpg|piece_map~4_combout  ) + ( !VCC ) + ( !VCC ))
// \tpg|Add14~51  = SHARE(!\tpg|piece_map~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|piece_map~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\tpg|Add14~50_cout ),
	.shareout(\tpg|Add14~51 ));
// synopsys translate_off
defparam \tpg|Add14~50 .extended_lut = "off";
defparam \tpg|Add14~50 .lut_mask = 64'h0000F0F000000F0F;
defparam \tpg|Add14~50 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N3
cyclonev_lcell_comb \tpg|Add14~46 (
// Equation(s):
// \tpg|Add14~46_cout  = CARRY(( !\tpg|piece_map~4_combout  $ (((!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  $ (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout )) # (\tpg|piece_map~5_combout ))) ) + ( \tpg|Add14~51  ) + ( 
// \tpg|Add14~50_cout  ))
// \tpg|Add14~47  = SHARE(GND)

	.dataa(!\tpg|piece_map~4_combout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|piece_map~5_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~50_cout ),
	.sharein(\tpg|Add14~51 ),
	.combout(),
	.sumout(),
	.cout(\tpg|Add14~46_cout ),
	.shareout(\tpg|Add14~47 ));
// synopsys translate_off
defparam \tpg|Add14~46 .extended_lut = "off";
defparam \tpg|Add14~46 .lut_mask = 64'h0000000000009565;
defparam \tpg|Add14~46 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N6
cyclonev_lcell_comb \tpg|Add14~42 (
// Equation(s):
// \tpg|Add14~42_cout  = CARRY(( !\tpg|piece_map~6_combout  $ ((((\tpg|piece_map~5_combout ) # (\tpg|piece_map~0_combout )) # (\tpg|piece_map~4_combout ))) ) + ( \tpg|Add14~47  ) + ( \tpg|Add14~46_cout  ))
// \tpg|Add14~43  = SHARE(GND)

	.dataa(!\tpg|piece_map~4_combout ),
	.datab(!\tpg|piece_map~0_combout ),
	.datac(!\tpg|piece_map~6_combout ),
	.datad(!\tpg|piece_map~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~46_cout ),
	.sharein(\tpg|Add14~47 ),
	.combout(),
	.sumout(),
	.cout(\tpg|Add14~42_cout ),
	.shareout(\tpg|Add14~43 ));
// synopsys translate_off
defparam \tpg|Add14~42 .extended_lut = "off";
defparam \tpg|Add14~42 .lut_mask = 64'h000000000000870F;
defparam \tpg|Add14~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N9
cyclonev_lcell_comb \tpg|Add14~38 (
// Equation(s):
// \tpg|Add14~38_cout  = CARRY(( !\tpg|piece_map~4_combout  $ (\tpg|Add12~4_combout ) ) + ( \tpg|Add14~43  ) + ( \tpg|Add14~42_cout  ))
// \tpg|Add14~39  = SHARE((\tpg|piece_map~4_combout  & !\tpg|Add12~4_combout ))

	.dataa(!\tpg|piece_map~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~42_cout ),
	.sharein(\tpg|Add14~43 ),
	.combout(),
	.sumout(),
	.cout(\tpg|Add14~38_cout ),
	.shareout(\tpg|Add14~39 ));
// synopsys translate_off
defparam \tpg|Add14~38 .extended_lut = "off";
defparam \tpg|Add14~38 .lut_mask = 64'h000055000000AA55;
defparam \tpg|Add14~38 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N12
cyclonev_lcell_comb \tpg|Add14~34 (
// Equation(s):
// \tpg|Add14~34_cout  = CARRY(( !\tpg|piece_map~4_combout  $ (!\tpg|Add12~5_combout ) ) + ( \tpg|Add14~39  ) + ( \tpg|Add14~38_cout  ))
// \tpg|Add14~35  = SHARE((!\tpg|piece_map~4_combout  & (!\tpg|Add12~5_combout  & ((\tpg|piece_map~5_combout ) # (\tpg|piece_map~0_combout )))) # (\tpg|piece_map~4_combout  & (!\tpg|piece_map~0_combout  & (\tpg|Add12~5_combout  & !\tpg|piece_map~5_combout 
// ))))

	.dataa(!\tpg|piece_map~4_combout ),
	.datab(!\tpg|piece_map~0_combout ),
	.datac(!\tpg|Add12~5_combout ),
	.datad(!\tpg|piece_map~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~38_cout ),
	.sharein(\tpg|Add14~39 ),
	.combout(),
	.sumout(),
	.cout(\tpg|Add14~34_cout ),
	.shareout(\tpg|Add14~35 ));
// synopsys translate_off
defparam \tpg|Add14~34 .extended_lut = "off";
defparam \tpg|Add14~34 .lut_mask = 64'h000024A000005A5A;
defparam \tpg|Add14~34 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N15
cyclonev_lcell_comb \tpg|Add14~25 (
// Equation(s):
// \tpg|Add14~25_sumout  = SUM(( !\tpg|Add12~3_combout  $ (!\tpg|Add12~2_combout ) ) + ( \tpg|Add14~35  ) + ( \tpg|Add14~34_cout  ))
// \tpg|Add14~26  = CARRY(( !\tpg|Add12~3_combout  $ (!\tpg|Add12~2_combout ) ) + ( \tpg|Add14~35  ) + ( \tpg|Add14~34_cout  ))
// \tpg|Add14~27  = SHARE((\tpg|Add12~3_combout  & \tpg|Add12~2_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Add12~3_combout ),
	.datad(!\tpg|Add12~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~34_cout ),
	.sharein(\tpg|Add14~35 ),
	.combout(),
	.sumout(\tpg|Add14~25_sumout ),
	.cout(\tpg|Add14~26 ),
	.shareout(\tpg|Add14~27 ));
// synopsys translate_off
defparam \tpg|Add14~25 .extended_lut = "off";
defparam \tpg|Add14~25 .lut_mask = 64'h0000000F00000FF0;
defparam \tpg|Add14~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N18
cyclonev_lcell_comb \tpg|Add14~29 (
// Equation(s):
// \tpg|Add14~29_sumout  = SUM(( !\tpg|Add12~4_combout  $ (!\tpg|Add12~6_combout  $ (((\tpg|piece_map~8_combout ) # (\tpg|piece_map~0_combout )))) ) + ( \tpg|Add14~27  ) + ( \tpg|Add14~26  ))
// \tpg|Add14~30  = CARRY(( !\tpg|Add12~4_combout  $ (!\tpg|Add12~6_combout  $ (((\tpg|piece_map~8_combout ) # (\tpg|piece_map~0_combout )))) ) + ( \tpg|Add14~27  ) + ( \tpg|Add14~26  ))
// \tpg|Add14~31  = SHARE((\tpg|Add12~4_combout  & (!\tpg|Add12~6_combout  $ (((!\tpg|piece_map~0_combout  & !\tpg|piece_map~8_combout ))))))

	.dataa(!\tpg|Add12~4_combout ),
	.datab(!\tpg|piece_map~0_combout ),
	.datac(!\tpg|Add12~6_combout ),
	.datad(!\tpg|piece_map~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~26 ),
	.sharein(\tpg|Add14~27 ),
	.combout(),
	.sumout(\tpg|Add14~29_sumout ),
	.cout(\tpg|Add14~30 ),
	.shareout(\tpg|Add14~31 ));
// synopsys translate_off
defparam \tpg|Add14~29 .extended_lut = "off";
defparam \tpg|Add14~29 .lut_mask = 64'h00001450000069A5;
defparam \tpg|Add14~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N21
cyclonev_lcell_comb \tpg|Add14~21 (
// Equation(s):
// \tpg|Add14~21_sumout  = SUM(( \tpg|Add12~1_combout  ) + ( \tpg|Add14~31  ) + ( \tpg|Add14~30  ))
// \tpg|Add14~22  = CARRY(( \tpg|Add12~1_combout  ) + ( \tpg|Add14~31  ) + ( \tpg|Add14~30  ))
// \tpg|Add14~23  = SHARE(!\tpg|Add12~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add12~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~30 ),
	.sharein(\tpg|Add14~31 ),
	.combout(),
	.sumout(\tpg|Add14~21_sumout ),
	.cout(\tpg|Add14~22 ),
	.shareout(\tpg|Add14~23 ));
// synopsys translate_off
defparam \tpg|Add14~21 .extended_lut = "off";
defparam \tpg|Add14~21 .lut_mask = 64'h0000FF00000000FF;
defparam \tpg|Add14~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N24
cyclonev_lcell_comb \tpg|Add14~1 (
// Equation(s):
// \tpg|Add14~1_sumout  = SUM(( !\tpg|Add12~0_combout  $ (!\tpg|piece_map~6_combout ) ) + ( \tpg|Add14~23  ) + ( \tpg|Add14~22  ))
// \tpg|Add14~2  = CARRY(( !\tpg|Add12~0_combout  $ (!\tpg|piece_map~6_combout ) ) + ( \tpg|Add14~23  ) + ( \tpg|Add14~22  ))
// \tpg|Add14~3  = SHARE(!\tpg|Add12~0_combout  $ (\tpg|piece_map~6_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Add12~0_combout ),
	.datad(!\tpg|piece_map~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~22 ),
	.sharein(\tpg|Add14~23 ),
	.combout(),
	.sumout(\tpg|Add14~1_sumout ),
	.cout(\tpg|Add14~2 ),
	.shareout(\tpg|Add14~3 ));
// synopsys translate_off
defparam \tpg|Add14~1 .extended_lut = "off";
defparam \tpg|Add14~1 .lut_mask = 64'h0000F00F00000FF0;
defparam \tpg|Add14~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N27
cyclonev_lcell_comb \tpg|Add14~5 (
// Equation(s):
// \tpg|Add14~5_sumout  = SUM(( !\tpg|Add12~6_combout  $ (((!\tpg|piece_map~0_combout  & !\tpg|piece_map~8_combout ))) ) + ( \tpg|Add14~3  ) + ( \tpg|Add14~2  ))
// \tpg|Add14~6  = CARRY(( !\tpg|Add12~6_combout  $ (((!\tpg|piece_map~0_combout  & !\tpg|piece_map~8_combout ))) ) + ( \tpg|Add14~3  ) + ( \tpg|Add14~2  ))
// \tpg|Add14~7  = SHARE(!\tpg|Add12~6_combout  $ (((\tpg|piece_map~8_combout ) # (\tpg|piece_map~0_combout ))))

	.dataa(gnd),
	.datab(!\tpg|piece_map~0_combout ),
	.datac(!\tpg|piece_map~8_combout ),
	.datad(!\tpg|Add12~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~2 ),
	.sharein(\tpg|Add14~3 ),
	.combout(),
	.sumout(\tpg|Add14~5_sumout ),
	.cout(\tpg|Add14~6 ),
	.shareout(\tpg|Add14~7 ));
// synopsys translate_off
defparam \tpg|Add14~5 .extended_lut = "off";
defparam \tpg|Add14~5 .lut_mask = 64'h0000C03F00003FC0;
defparam \tpg|Add14~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N30
cyclonev_lcell_comb \tpg|Add14~13 (
// Equation(s):
// \tpg|Add14~13_sumout  = SUM(( VCC ) + ( \tpg|Add14~7  ) + ( \tpg|Add14~6  ))
// \tpg|Add14~14  = CARRY(( VCC ) + ( \tpg|Add14~7  ) + ( \tpg|Add14~6  ))
// \tpg|Add14~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~6 ),
	.sharein(\tpg|Add14~7 ),
	.combout(),
	.sumout(\tpg|Add14~13_sumout ),
	.cout(\tpg|Add14~14 ),
	.shareout(\tpg|Add14~15 ));
// synopsys translate_off
defparam \tpg|Add14~13 .extended_lut = "off";
defparam \tpg|Add14~13 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Add14~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N33
cyclonev_lcell_comb \tpg|Add14~17 (
// Equation(s):
// \tpg|Add14~17_sumout  = SUM(( VCC ) + ( \tpg|Add14~15  ) + ( \tpg|Add14~14  ))
// \tpg|Add14~18  = CARRY(( VCC ) + ( \tpg|Add14~15  ) + ( \tpg|Add14~14  ))
// \tpg|Add14~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~14 ),
	.sharein(\tpg|Add14~15 ),
	.combout(),
	.sumout(\tpg|Add14~17_sumout ),
	.cout(\tpg|Add14~18 ),
	.shareout(\tpg|Add14~19 ));
// synopsys translate_off
defparam \tpg|Add14~17 .extended_lut = "off";
defparam \tpg|Add14~17 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Add14~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N36
cyclonev_lcell_comb \tpg|Add14~9 (
// Equation(s):
// \tpg|Add14~9_sumout  = SUM(( VCC ) + ( \tpg|Add14~19  ) + ( \tpg|Add14~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add14~18 ),
	.sharein(\tpg|Add14~19 ),
	.combout(),
	.sumout(\tpg|Add14~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add14~9 .extended_lut = "off";
defparam \tpg|Add14~9 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Add14~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N24
cyclonev_lcell_comb \tpg|piece_map~7 (
// Equation(s):
// \tpg|piece_map~7_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ) ) ) # ( 
// !\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  & ( (!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(gnd),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_map~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_map~7 .extended_lut = "off";
defparam \tpg|piece_map~7 .lut_mask = 64'hCCFFCCFFFFCCFFCC;
defparam \tpg|piece_map~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N45
cyclonev_lcell_comb \tpg|Add17~64 (
// Equation(s):
// \tpg|Add17~64_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (\vga_ctrl|hcount [3] & (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  $ (!\vga_ctrl|hcount[4]~DUPLICATE_q ))) ) ) # ( 
// !\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\vga_ctrl|hcount [3] & (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  $ (!\vga_ctrl|hcount[4]~DUPLICATE_q ))) ) )

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datad(!\vga_ctrl|hcount [3]),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add17~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add17~64 .extended_lut = "off";
defparam \tpg|Add17~64 .lut_mask = 64'h5A005A00005A005A;
defparam \tpg|Add17~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N54
cyclonev_lcell_comb \tpg|Add7~1 (
// Equation(s):
// \tpg|Add7~1_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( !\vga_ctrl|hcount [5] $ (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  $ 
// (\vga_ctrl|hcount[4]~DUPLICATE_q )) ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ( \tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( !\vga_ctrl|hcount [5] $ (\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ) ) ) 
// ) # ( \tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ( !\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( !\vga_ctrl|hcount [5] $ (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  $ (((\vga_ctrl|hcount[4]~DUPLICATE_q ) # 
// (\vga_ctrl|hcount [3])))) ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout  & ( !\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( !\vga_ctrl|hcount [5] $ (!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout  $ 
// (((!\vga_ctrl|hcount [3]) # (!\vga_ctrl|hcount[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\vga_ctrl|hcount [5]),
	.datab(!\tpg|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga_ctrl|hcount [3]),
	.datad(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datae(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add7~1 .extended_lut = "off";
defparam \tpg|Add7~1 .lut_mask = 64'h9996699999996699;
defparam \tpg|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N21
cyclonev_lcell_comb \tpg|Add7~0 (
// Equation(s):
// \tpg|Add7~0_combout  = ( \tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( !\vga_ctrl|hcount[4]~DUPLICATE_q  $ (!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ) ) ) # ( !\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  & ( 
// !\vga_ctrl|hcount [3] $ (!\vga_ctrl|hcount[4]~DUPLICATE_q  $ (\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout )) ) )

	.dataa(!\vga_ctrl|hcount [3]),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datad(!\tpg|Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Add7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add7~0 .extended_lut = "off";
defparam \tpg|Add7~0 .lut_mask = 64'h5AA55AA50FF00FF0;
defparam \tpg|Add7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N0
cyclonev_lcell_comb \tpg|Add17~25 (
// Equation(s):
// \tpg|Add17~25_sumout  = SUM(( !\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  $ (!\vga_ctrl|hcount [3] $ (!\vga_ctrl|vcount [0])) ) + ( !VCC ) + ( !VCC ))
// \tpg|Add17~26  = CARRY(( !\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  $ (!\vga_ctrl|hcount [3] $ (!\vga_ctrl|vcount [0])) ) + ( !VCC ) + ( !VCC ))
// \tpg|Add17~27  = SHARE((!\vga_ctrl|vcount [0] & (!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  $ (!\vga_ctrl|hcount [3]))))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\vga_ctrl|hcount [3]),
	.datac(!\vga_ctrl|vcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add17~25_sumout ),
	.cout(\tpg|Add17~26 ),
	.shareout(\tpg|Add17~27 ));
// synopsys translate_off
defparam \tpg|Add17~25 .extended_lut = "off";
defparam \tpg|Add17~25 .lut_mask = 64'h0000606000009696;
defparam \tpg|Add17~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N3
cyclonev_lcell_comb \tpg|Add17~29 (
// Equation(s):
// \tpg|Add17~29_sumout  = SUM(( !\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  $ (!\vga_ctrl|hcount [3] $ (!\vga_ctrl|vcount [1] $ (!\tpg|Add7~0_combout ))) ) + ( \tpg|Add17~27  ) + ( \tpg|Add17~26  ))
// \tpg|Add17~30  = CARRY(( !\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  $ (!\vga_ctrl|hcount [3] $ (!\vga_ctrl|vcount [1] $ (!\tpg|Add7~0_combout ))) ) + ( \tpg|Add17~27  ) + ( \tpg|Add17~26  ))
// \tpg|Add17~31  = SHARE((!\vga_ctrl|vcount [1] & (!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout  $ (!\vga_ctrl|hcount [3] $ (!\tpg|Add7~0_combout )))))

	.dataa(!\tpg|Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\vga_ctrl|hcount [3]),
	.datac(!\vga_ctrl|vcount [1]),
	.datad(!\tpg|Add7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~26 ),
	.sharein(\tpg|Add17~27 ),
	.combout(),
	.sumout(\tpg|Add17~29_sumout ),
	.cout(\tpg|Add17~30 ),
	.shareout(\tpg|Add17~31 ));
// synopsys translate_off
defparam \tpg|Add17~29 .extended_lut = "off";
defparam \tpg|Add17~29 .lut_mask = 64'h0000906000006996;
defparam \tpg|Add17~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N6
cyclonev_lcell_comb \tpg|Add17~33 (
// Equation(s):
// \tpg|Add17~33_sumout  = SUM(( !\tpg|Add17~64_combout  $ (!\vga_ctrl|vcount [2] $ (!\tpg|Add7~1_combout )) ) + ( \tpg|Add17~31  ) + ( \tpg|Add17~30  ))
// \tpg|Add17~34  = CARRY(( !\tpg|Add17~64_combout  $ (!\vga_ctrl|vcount [2] $ (!\tpg|Add7~1_combout )) ) + ( \tpg|Add17~31  ) + ( \tpg|Add17~30  ))
// \tpg|Add17~35  = SHARE((!\vga_ctrl|vcount [2] & (!\tpg|Add17~64_combout  $ (!\tpg|Add7~1_combout ))))

	.dataa(!\tpg|Add17~64_combout ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [2]),
	.datad(!\tpg|Add7~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~30 ),
	.sharein(\tpg|Add17~31 ),
	.combout(),
	.sumout(\tpg|Add17~33_sumout ),
	.cout(\tpg|Add17~34 ),
	.shareout(\tpg|Add17~35 ));
// synopsys translate_off
defparam \tpg|Add17~33 .extended_lut = "off";
defparam \tpg|Add17~33 .lut_mask = 64'h000050A00000A55A;
defparam \tpg|Add17~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N9
cyclonev_lcell_comb \tpg|Add17~37 (
// Equation(s):
// \tpg|Add17~37_sumout  = SUM(( !\tpg|Add18~5_sumout  $ (!\tpg|piece_map~4_combout  $ (((\tpg|Add17~64_combout  & \tpg|Add7~1_combout )))) ) + ( \tpg|Add17~35  ) + ( \tpg|Add17~34  ))
// \tpg|Add17~38  = CARRY(( !\tpg|Add18~5_sumout  $ (!\tpg|piece_map~4_combout  $ (((\tpg|Add17~64_combout  & \tpg|Add7~1_combout )))) ) + ( \tpg|Add17~35  ) + ( \tpg|Add17~34  ))
// \tpg|Add17~39  = SHARE((!\tpg|Add18~5_sumout  & (\tpg|Add17~64_combout  & (\tpg|Add7~1_combout  & \tpg|piece_map~4_combout ))) # (\tpg|Add18~5_sumout  & (((\tpg|Add17~64_combout  & \tpg|Add7~1_combout )) # (\tpg|piece_map~4_combout ))))

	.dataa(!\tpg|Add17~64_combout ),
	.datab(!\tpg|Add7~1_combout ),
	.datac(!\tpg|Add18~5_sumout ),
	.datad(!\tpg|piece_map~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~34 ),
	.sharein(\tpg|Add17~35 ),
	.combout(),
	.sumout(\tpg|Add17~37_sumout ),
	.cout(\tpg|Add17~38 ),
	.shareout(\tpg|Add17~39 ));
// synopsys translate_off
defparam \tpg|Add17~37 .extended_lut = "off";
defparam \tpg|Add17~37 .lut_mask = 64'h0000011F00001EE1;
defparam \tpg|Add17~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N12
cyclonev_lcell_comb \tpg|Add17~41 (
// Equation(s):
// \tpg|Add17~41_sumout  = SUM(( !\tpg|Add18~9_sumout  $ (((!\tpg|piece_map~5_combout  & (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  $ (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ))))) ) + ( \tpg|Add17~39  ) + ( \tpg|Add17~38  ))
// \tpg|Add17~42  = CARRY(( !\tpg|Add18~9_sumout  $ (((!\tpg|piece_map~5_combout  & (!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  $ (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ))))) ) + ( \tpg|Add17~39  ) + ( \tpg|Add17~38  ))
// \tpg|Add17~43  = SHARE((\tpg|Add18~9_sumout  & ((!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  $ (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout )) # (\tpg|piece_map~5_combout ))))

	.dataa(!\tpg|Add18~9_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|piece_map~5_combout ),
	.datad(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~38 ),
	.sharein(\tpg|Add17~39 ),
	.combout(),
	.sumout(\tpg|Add17~41_sumout ),
	.cout(\tpg|Add17~42 ),
	.shareout(\tpg|Add17~43 ));
// synopsys translate_off
defparam \tpg|Add17~41 .extended_lut = "off";
defparam \tpg|Add17~41 .lut_mask = 64'h0000154500006A9A;
defparam \tpg|Add17~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N15
cyclonev_lcell_comb \tpg|Add17~45 (
// Equation(s):
// \tpg|Add17~45_sumout  = SUM(( !\tpg|piece_map~6_combout  $ (!\tpg|Add18~13_sumout ) ) + ( \tpg|Add17~43  ) + ( \tpg|Add17~42  ))
// \tpg|Add17~46  = CARRY(( !\tpg|piece_map~6_combout  $ (!\tpg|Add18~13_sumout ) ) + ( \tpg|Add17~43  ) + ( \tpg|Add17~42  ))
// \tpg|Add17~47  = SHARE((\tpg|piece_map~6_combout  & \tpg|Add18~13_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|piece_map~6_combout ),
	.datad(!\tpg|Add18~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~42 ),
	.sharein(\tpg|Add17~43 ),
	.combout(),
	.sumout(\tpg|Add17~45_sumout ),
	.cout(\tpg|Add17~46 ),
	.shareout(\tpg|Add17~47 ));
// synopsys translate_off
defparam \tpg|Add17~45 .extended_lut = "off";
defparam \tpg|Add17~45 .lut_mask = 64'h0000000F00000FF0;
defparam \tpg|Add17~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N18
cyclonev_lcell_comb \tpg|Add17~49 (
// Equation(s):
// \tpg|Add17~49_sumout  = SUM(( !\tpg|Add18~17_sumout  $ (((!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & !\tpg|piece_map~7_combout )))) ) + ( \tpg|Add17~47  ) + ( \tpg|Add17~46  ))
// \tpg|Add17~50  = CARRY(( !\tpg|Add18~17_sumout  $ (((!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & !\tpg|piece_map~7_combout )))) ) + ( \tpg|Add17~47  ) + ( \tpg|Add17~46  ))
// \tpg|Add17~51  = SHARE((\tpg|Add18~17_sumout  & ((!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout )) # (\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// ((!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\tpg|piece_map~7_combout ))))))

	.dataa(!\tpg|Add18~17_sumout ),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\tpg|piece_map~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~46 ),
	.sharein(\tpg|Add17~47 ),
	.combout(),
	.sumout(\tpg|Add17~49_sumout ),
	.cout(\tpg|Add17~50 ),
	.shareout(\tpg|Add17~51 ));
// synopsys translate_off
defparam \tpg|Add17~49 .extended_lut = "off";
defparam \tpg|Add17~49 .lut_mask = 64'h000014150000696A;
defparam \tpg|Add17~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N21
cyclonev_lcell_comb \tpg|Add17~53 (
// Equation(s):
// \tpg|Add17~53_sumout  = SUM(( !\tpg|piece_map~4_combout  $ (!\tpg|Add18~21_sumout ) ) + ( \tpg|Add17~51  ) + ( \tpg|Add17~50  ))
// \tpg|Add17~54  = CARRY(( !\tpg|piece_map~4_combout  $ (!\tpg|Add18~21_sumout ) ) + ( \tpg|Add17~51  ) + ( \tpg|Add17~50  ))
// \tpg|Add17~55  = SHARE((\tpg|piece_map~4_combout  & \tpg|Add18~21_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|piece_map~4_combout ),
	.datad(!\tpg|Add18~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~50 ),
	.sharein(\tpg|Add17~51 ),
	.combout(),
	.sumout(\tpg|Add17~53_sumout ),
	.cout(\tpg|Add17~54 ),
	.shareout(\tpg|Add17~55 ));
// synopsys translate_off
defparam \tpg|Add17~53 .extended_lut = "off";
defparam \tpg|Add17~53 .lut_mask = 64'h0000000F00000FF0;
defparam \tpg|Add17~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N24
cyclonev_lcell_comb \tpg|Add17~57 (
// Equation(s):
// \tpg|Add17~57_sumout  = SUM(( !\tpg|Add18~25_sumout  $ (!\tpg|Add14~25_sumout ) ) + ( \tpg|Add17~55  ) + ( \tpg|Add17~54  ))
// \tpg|Add17~58  = CARRY(( !\tpg|Add18~25_sumout  $ (!\tpg|Add14~25_sumout ) ) + ( \tpg|Add17~55  ) + ( \tpg|Add17~54  ))
// \tpg|Add17~59  = SHARE((\tpg|Add18~25_sumout  & \tpg|Add14~25_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Add18~25_sumout ),
	.datad(!\tpg|Add14~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~54 ),
	.sharein(\tpg|Add17~55 ),
	.combout(),
	.sumout(\tpg|Add17~57_sumout ),
	.cout(\tpg|Add17~58 ),
	.shareout(\tpg|Add17~59 ));
// synopsys translate_off
defparam \tpg|Add17~57 .extended_lut = "off";
defparam \tpg|Add17~57 .lut_mask = 64'h0000000F00000FF0;
defparam \tpg|Add17~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N27
cyclonev_lcell_comb \tpg|Add17~61 (
// Equation(s):
// \tpg|Add17~61_sumout  = SUM(( !\tpg|Add18~29_sumout  $ (!\tpg|Add14~29_sumout ) ) + ( \tpg|Add17~59  ) + ( \tpg|Add17~58  ))
// \tpg|Add17~62  = CARRY(( !\tpg|Add18~29_sumout  $ (!\tpg|Add14~29_sumout ) ) + ( \tpg|Add17~59  ) + ( \tpg|Add17~58  ))
// \tpg|Add17~63  = SHARE((\tpg|Add18~29_sumout  & \tpg|Add14~29_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Add18~29_sumout ),
	.datad(!\tpg|Add14~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~58 ),
	.sharein(\tpg|Add17~59 ),
	.combout(),
	.sumout(\tpg|Add17~61_sumout ),
	.cout(\tpg|Add17~62 ),
	.shareout(\tpg|Add17~63 ));
// synopsys translate_off
defparam \tpg|Add17~61 .extended_lut = "off";
defparam \tpg|Add17~61 .lut_mask = 64'h0000000F00000FF0;
defparam \tpg|Add17~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N30
cyclonev_lcell_comb \tpg|Add17~21 (
// Equation(s):
// \tpg|Add17~21_sumout  = SUM(( !\tpg|Add18~1_sumout  $ (!\tpg|Add14~21_sumout ) ) + ( \tpg|Add17~63  ) + ( \tpg|Add17~62  ))
// \tpg|Add17~22  = CARRY(( !\tpg|Add18~1_sumout  $ (!\tpg|Add14~21_sumout ) ) + ( \tpg|Add17~63  ) + ( \tpg|Add17~62  ))
// \tpg|Add17~23  = SHARE((\tpg|Add18~1_sumout  & \tpg|Add14~21_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Add18~1_sumout ),
	.datad(!\tpg|Add14~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~62 ),
	.sharein(\tpg|Add17~63 ),
	.combout(),
	.sumout(\tpg|Add17~21_sumout ),
	.cout(\tpg|Add17~22 ),
	.shareout(\tpg|Add17~23 ));
// synopsys translate_off
defparam \tpg|Add17~21 .extended_lut = "off";
defparam \tpg|Add17~21 .lut_mask = 64'h0000000F00000FF0;
defparam \tpg|Add17~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N33
cyclonev_lcell_comb \tpg|Add17~1 (
// Equation(s):
// \tpg|Add17~1_sumout  = SUM(( !\tpg|Add18~1_sumout  $ (!\tpg|Add14~1_sumout ) ) + ( \tpg|Add17~23  ) + ( \tpg|Add17~22  ))
// \tpg|Add17~2  = CARRY(( !\tpg|Add18~1_sumout  $ (!\tpg|Add14~1_sumout ) ) + ( \tpg|Add17~23  ) + ( \tpg|Add17~22  ))
// \tpg|Add17~3  = SHARE((\tpg|Add18~1_sumout  & \tpg|Add14~1_sumout ))

	.dataa(!\tpg|Add18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add14~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~22 ),
	.sharein(\tpg|Add17~23 ),
	.combout(),
	.sumout(\tpg|Add17~1_sumout ),
	.cout(\tpg|Add17~2 ),
	.shareout(\tpg|Add17~3 ));
// synopsys translate_off
defparam \tpg|Add17~1 .extended_lut = "off";
defparam \tpg|Add17~1 .lut_mask = 64'h00000055000055AA;
defparam \tpg|Add17~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N36
cyclonev_lcell_comb \tpg|Add17~5 (
// Equation(s):
// \tpg|Add17~5_sumout  = SUM(( !\tpg|Add18~1_sumout  $ (!\tpg|Add14~5_sumout ) ) + ( \tpg|Add17~3  ) + ( \tpg|Add17~2  ))
// \tpg|Add17~6  = CARRY(( !\tpg|Add18~1_sumout  $ (!\tpg|Add14~5_sumout ) ) + ( \tpg|Add17~3  ) + ( \tpg|Add17~2  ))
// \tpg|Add17~7  = SHARE((\tpg|Add18~1_sumout  & \tpg|Add14~5_sumout ))

	.dataa(!\tpg|Add18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add14~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~2 ),
	.sharein(\tpg|Add17~3 ),
	.combout(),
	.sumout(\tpg|Add17~5_sumout ),
	.cout(\tpg|Add17~6 ),
	.shareout(\tpg|Add17~7 ));
// synopsys translate_off
defparam \tpg|Add17~5 .extended_lut = "off";
defparam \tpg|Add17~5 .lut_mask = 64'h00000055000055AA;
defparam \tpg|Add17~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N39
cyclonev_lcell_comb \tpg|Add17~13 (
// Equation(s):
// \tpg|Add17~13_sumout  = SUM(( !\tpg|Add18~1_sumout  $ (!\tpg|Add14~13_sumout ) ) + ( \tpg|Add17~7  ) + ( \tpg|Add17~6  ))
// \tpg|Add17~14  = CARRY(( !\tpg|Add18~1_sumout  $ (!\tpg|Add14~13_sumout ) ) + ( \tpg|Add17~7  ) + ( \tpg|Add17~6  ))
// \tpg|Add17~15  = SHARE((\tpg|Add18~1_sumout  & \tpg|Add14~13_sumout ))

	.dataa(!\tpg|Add18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add14~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~6 ),
	.sharein(\tpg|Add17~7 ),
	.combout(),
	.sumout(\tpg|Add17~13_sumout ),
	.cout(\tpg|Add17~14 ),
	.shareout(\tpg|Add17~15 ));
// synopsys translate_off
defparam \tpg|Add17~13 .extended_lut = "off";
defparam \tpg|Add17~13 .lut_mask = 64'h00000055000055AA;
defparam \tpg|Add17~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N42
cyclonev_lcell_comb \tpg|Add17~17 (
// Equation(s):
// \tpg|Add17~17_sumout  = SUM(( !\tpg|Add18~1_sumout  $ (!\tpg|Add14~17_sumout ) ) + ( \tpg|Add17~15  ) + ( \tpg|Add17~14  ))
// \tpg|Add17~18  = CARRY(( !\tpg|Add18~1_sumout  $ (!\tpg|Add14~17_sumout ) ) + ( \tpg|Add17~15  ) + ( \tpg|Add17~14  ))
// \tpg|Add17~19  = SHARE((\tpg|Add18~1_sumout  & \tpg|Add14~17_sumout ))

	.dataa(!\tpg|Add18~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|Add14~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~14 ),
	.sharein(\tpg|Add17~15 ),
	.combout(),
	.sumout(\tpg|Add17~17_sumout ),
	.cout(\tpg|Add17~18 ),
	.shareout(\tpg|Add17~19 ));
// synopsys translate_off
defparam \tpg|Add17~17 .extended_lut = "off";
defparam \tpg|Add17~17 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add17~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N45
cyclonev_lcell_comb \tpg|Add17~9 (
// Equation(s):
// \tpg|Add17~9_sumout  = SUM(( !\tpg|Add18~1_sumout  $ (!\tpg|Add14~9_sumout ) ) + ( \tpg|Add17~19  ) + ( \tpg|Add17~18  ))

	.dataa(!\tpg|Add18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add14~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add17~18 ),
	.sharein(\tpg|Add17~19 ),
	.combout(),
	.sumout(\tpg|Add17~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add17~9 .extended_lut = "off";
defparam \tpg|Add17~9 .lut_mask = 64'h00000000000055AA;
defparam \tpg|Add17~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N6
cyclonev_lcell_comb \tpg|LessThan5~0 (
// Equation(s):
// \tpg|LessThan5~0_combout  = ( \tpg|Add11~0_combout  & ( \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\vga_ctrl|vcount [4] $ (((!\vga_ctrl|vcount [3]) # (\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ))) ) ) ) # ( 
// \tpg|Add11~0_combout  & ( !\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\vga_ctrl|vcount [4] & ((!\vga_ctrl|vcount [3]) # (\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ))) ) ) ) # ( !\tpg|Add11~0_combout  & ( 
// !\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (\vga_ctrl|vcount [3] & (!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  & \vga_ctrl|vcount [4])) ) ) )

	.dataa(!\vga_ctrl|vcount [3]),
	.datab(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\vga_ctrl|vcount [4]),
	.datad(gnd),
	.datae(!\tpg|Add11~0_combout ),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|LessThan5~0 .extended_lut = "off";
defparam \tpg|LessThan5~0 .lut_mask = 64'h0404B0B000004B4B;
defparam \tpg|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N36
cyclonev_lcell_comb \tpg|piece_rom_addr[18]~20 (
// Equation(s):
// \tpg|piece_rom_addr[18]~20_combout  = ( !\tpg|LessThan5~0_combout  & ( (\tpg|piece_rom_addr[12]~2_combout  & (!\tpg|LessThan4~0_combout  & (\SW[1]~input_o  & \tpg|Add17~9_sumout ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~2_combout ),
	.datab(!\tpg|LessThan4~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\tpg|Add17~9_sumout ),
	.datae(gnd),
	.dataf(!\tpg|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[18]~20 .extended_lut = "off";
defparam \tpg|piece_rom_addr[18]~20 .lut_mask = 64'h0004000400000000;
defparam \tpg|piece_rom_addr[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N37
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|piece_rom_addr[18]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N2
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[5] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N42
cyclonev_lcell_comb \tpg|piece_rom_addr[17]~21 (
// Equation(s):
// \tpg|piece_rom_addr[17]~21_combout  = ( !\tpg|LessThan5~0_combout  & ( (\tpg|piece_rom_addr[12]~2_combout  & (!\tpg|LessThan4~0_combout  & (\tpg|Add17~17_sumout  & \SW[1]~input_o ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~2_combout ),
	.datab(!\tpg|LessThan4~0_combout ),
	.datac(!\tpg|Add17~17_sumout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\tpg|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[17]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[17]~21 .extended_lut = "off";
defparam \tpg|piece_rom_addr[17]~21 .lut_mask = 64'h0004000400000000;
defparam \tpg|piece_rom_addr[17]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N43
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|piece_rom_addr[17]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[4] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N6
cyclonev_lcell_comb \tpg|piece_rom_addr[12]~3 (
// Equation(s):
// \tpg|piece_rom_addr[12]~3_combout  = ( \tpg|Add11~0_combout  & ( \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (\tpg|piece_rom_addr[12]~2_combout  & (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  $ (!\vga_ctrl|vcount [4]))) ) ) 
// ) # ( !\tpg|Add11~0_combout  & ( \tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \tpg|piece_rom_addr[12]~2_combout  ) ) ) # ( \tpg|Add11~0_combout  & ( !\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( 
// (\tpg|piece_rom_addr[12]~2_combout  & ((!\vga_ctrl|vcount [3] & (!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  $ (!\vga_ctrl|vcount [4]))) # (\vga_ctrl|vcount [3] & ((!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ) # 
// (\vga_ctrl|vcount [4]))))) ) ) ) # ( !\tpg|Add11~0_combout  & ( !\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (\tpg|piece_rom_addr[12]~2_combout  & ((!\vga_ctrl|vcount [3]) # ((!\vga_ctrl|vcount [4]) # 
// (\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout )))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~2_combout ),
	.datab(!\vga_ctrl|vcount [3]),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\vga_ctrl|vcount [4]),
	.datae(!\tpg|Add11~0_combout ),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[12]~3 .extended_lut = "off";
defparam \tpg|piece_rom_addr[12]~3 .lut_mask = 64'h5545145155550550;
defparam \tpg|piece_rom_addr[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N12
cyclonev_lcell_comb \tpg|piece_rom_addr[12]~4 (
// Equation(s):
// \tpg|piece_rom_addr[12]~4_combout  = ( \tpg|piece_map~2_combout  & ( \tpg|piece_map~3_combout  & ( (\SW[1]~input_o  & \tpg|piece_rom_addr[12]~3_combout ) ) ) ) # ( !\tpg|piece_map~2_combout  & ( \tpg|piece_map~3_combout  & ( (\SW[1]~input_o  & 
// (\tpg|piece_rom_addr[12]~3_combout  & ((\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\tpg|piece_map~1_combout )))) ) ) ) # ( \tpg|piece_map~2_combout  & ( !\tpg|piece_map~3_combout  & ( (\tpg|piece_map~1_combout  & (\SW[1]~input_o  & 
// \tpg|piece_rom_addr[12]~3_combout )) ) ) ) # ( !\tpg|piece_map~2_combout  & ( !\tpg|piece_map~3_combout  & ( (\tpg|piece_map~1_combout  & (\SW[1]~input_o  & \tpg|piece_rom_addr[12]~3_combout )) ) ) )

	.dataa(!\tpg|piece_map~1_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\tpg|piece_rom_addr[12]~3_combout ),
	.datae(!\tpg|piece_map~2_combout ),
	.dataf(!\tpg|piece_map~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[12]~4 .extended_lut = "off";
defparam \tpg|piece_rom_addr[12]~4 .lut_mask = 64'h0011001100130033;
defparam \tpg|piece_rom_addr[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N30
cyclonev_lcell_comb \tpg|piece_rom_addr[12]~18 (
// Equation(s):
// \tpg|piece_rom_addr[12]~18_combout  = ( \tpg|piece_map~2_combout  & ( \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\tpg|LessThan5~0_combout  & (\tpg|piece_rom_addr[12]~2_combout  & ((\tpg|piece_map~1_combout ) # (\tpg|piece_map~3_combout 
// )))) ) ) ) # ( !\tpg|piece_map~2_combout  & ( \tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\tpg|LessThan5~0_combout  & (\tpg|piece_rom_addr[12]~2_combout  & ((\tpg|piece_map~1_combout ) # (\tpg|piece_map~3_combout )))) ) ) ) # ( 
// \tpg|piece_map~2_combout  & ( !\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\tpg|LessThan5~0_combout  & (\tpg|piece_rom_addr[12]~2_combout  & ((\tpg|piece_map~1_combout ) # (\tpg|piece_map~3_combout )))) ) ) ) # ( 
// !\tpg|piece_map~2_combout  & ( !\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\tpg|LessThan5~0_combout  & (\tpg|piece_map~1_combout  & \tpg|piece_rom_addr[12]~2_combout )) ) ) )

	.dataa(!\tpg|LessThan5~0_combout ),
	.datab(!\tpg|piece_map~3_combout ),
	.datac(!\tpg|piece_map~1_combout ),
	.datad(!\tpg|piece_rom_addr[12]~2_combout ),
	.datae(!\tpg|piece_map~2_combout ),
	.dataf(!\tpg|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[12]~18 .extended_lut = "off";
defparam \tpg|piece_rom_addr[12]~18 .lut_mask = 64'h000A002A002A002A;
defparam \tpg|piece_rom_addr[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N12
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0_combout  = ( \tpg|piece_rom_addr[12]~18_combout  & ( (\SW[1]~input_o  & (((\tpg|Add17~1_sumout ) # (\tpg|Add17~5_sumout )) # (\tpg|Add17~21_sumout ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\tpg|Add17~21_sumout ),
	.datac(!\tpg|Add17~5_sumout ),
	.datad(!\tpg|Add17~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|piece_rom_addr[12]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0 .lut_mask = 64'h0000000015551555;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N24
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w [3] = ( !\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0_combout  & ( (!\tpg|Add17~9_sumout  & (\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & \tpg|Add17~17_sumout ))) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .lut_mask = 64'h0002000200000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N24
cyclonev_lcell_comb \tpg|piece_rom_addr[0]~6 (
// Equation(s):
// \tpg|piece_rom_addr[0]~6_combout  = ( \vga_ctrl|hcount [0] & ( (\tpg|piece_rom_addr[12]~2_combout  & (!\tpg|LessThan4~0_combout  & (\SW[1]~input_o  & !\tpg|LessThan5~0_combout ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~2_combout ),
	.datab(!\tpg|LessThan4~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\tpg|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[0]~6 .extended_lut = "off";
defparam \tpg|piece_rom_addr[0]~6 .lut_mask = 64'h0000000004000400;
defparam \tpg|piece_rom_addr[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N27
cyclonev_lcell_comb \tpg|piece_rom_addr[1]~7 (
// Equation(s):
// \tpg|piece_rom_addr[1]~7_combout  = ( \SW[1]~input_o  & ( (\tpg|piece_rom_addr[12]~2_combout  & (!\tpg|LessThan4~0_combout  & (\vga_ctrl|hcount [1] & !\tpg|LessThan5~0_combout ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~2_combout ),
	.datab(!\tpg|LessThan4~0_combout ),
	.datac(!\vga_ctrl|hcount [1]),
	.datad(!\tpg|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[1]~7 .extended_lut = "off";
defparam \tpg|piece_rom_addr[1]~7 .lut_mask = 64'h0000000004000400;
defparam \tpg|piece_rom_addr[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N51
cyclonev_lcell_comb \tpg|piece_rom_addr[2]~8 (
// Equation(s):
// \tpg|piece_rom_addr[2]~8_combout  = ( \tpg|piece_rom_addr[12]~2_combout  & ( (\SW[1]~input_o  & (!\tpg|LessThan5~0_combout  & (!\tpg|LessThan4~0_combout  & \vga_ctrl|hcount [2]))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\tpg|LessThan5~0_combout ),
	.datac(!\tpg|LessThan4~0_combout ),
	.datad(!\vga_ctrl|hcount [2]),
	.datae(gnd),
	.dataf(!\tpg|piece_rom_addr[12]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[2]~8 .extended_lut = "off";
defparam \tpg|piece_rom_addr[2]~8 .lut_mask = 64'h0000000000400040;
defparam \tpg|piece_rom_addr[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N39
cyclonev_lcell_comb \tpg|piece_rom_addr[3]~9 (
// Equation(s):
// \tpg|piece_rom_addr[3]~9_combout  = ( \tpg|Add17~25_sumout  & ( (\tpg|piece_rom_addr[12]~2_combout  & (!\tpg|LessThan4~0_combout  & (\SW[1]~input_o  & !\tpg|LessThan5~0_combout ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~2_combout ),
	.datab(!\tpg|LessThan4~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\tpg|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\tpg|Add17~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[3]~9 .extended_lut = "off";
defparam \tpg|piece_rom_addr[3]~9 .lut_mask = 64'h0000000004000400;
defparam \tpg|piece_rom_addr[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N48
cyclonev_lcell_comb \tpg|piece_rom_addr[4]~10 (
// Equation(s):
// \tpg|piece_rom_addr[4]~10_combout  = ( \tpg|Add17~29_sumout  & ( (\SW[1]~input_o  & (!\tpg|LessThan5~0_combout  & (\tpg|piece_rom_addr[12]~2_combout  & !\tpg|LessThan4~0_combout ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\tpg|LessThan5~0_combout ),
	.datac(!\tpg|piece_rom_addr[12]~2_combout ),
	.datad(!\tpg|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\tpg|Add17~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[4]~10 .extended_lut = "off";
defparam \tpg|piece_rom_addr[4]~10 .lut_mask = 64'h0000000004000400;
defparam \tpg|piece_rom_addr[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N57
cyclonev_lcell_comb \tpg|piece_rom_addr[5]~11 (
// Equation(s):
// \tpg|piece_rom_addr[5]~11_combout  = ( !\tpg|LessThan4~0_combout  & ( (\SW[1]~input_o  & (\tpg|Add17~33_sumout  & (!\tpg|LessThan5~0_combout  & \tpg|piece_rom_addr[12]~2_combout ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\tpg|Add17~33_sumout ),
	.datac(!\tpg|LessThan5~0_combout ),
	.datad(!\tpg|piece_rom_addr[12]~2_combout ),
	.datae(!\tpg|LessThan4~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[5]~11 .extended_lut = "off";
defparam \tpg|piece_rom_addr[5]~11 .lut_mask = 64'h0010000000100000;
defparam \tpg|piece_rom_addr[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N30
cyclonev_lcell_comb \tpg|piece_rom_addr[6]~12 (
// Equation(s):
// \tpg|piece_rom_addr[6]~12_combout  = ( \tpg|Add17~37_sumout  & ( (\tpg|piece_rom_addr[12]~2_combout  & (!\tpg|LessThan5~0_combout  & (\SW[1]~input_o  & !\tpg|LessThan4~0_combout ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~2_combout ),
	.datab(!\tpg|LessThan5~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\tpg|LessThan4~0_combout ),
	.datae(!\tpg|Add17~37_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[6]~12 .extended_lut = "off";
defparam \tpg|piece_rom_addr[6]~12 .lut_mask = 64'h0000040000000400;
defparam \tpg|piece_rom_addr[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N39
cyclonev_lcell_comb \tpg|piece_rom_addr[7]~13 (
// Equation(s):
// \tpg|piece_rom_addr[7]~13_combout  = ( !\tpg|LessThan4~0_combout  & ( \tpg|Add17~41_sumout  & ( (\SW[1]~input_o  & (!\tpg|LessThan5~0_combout  & \tpg|piece_rom_addr[12]~2_combout )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\tpg|LessThan5~0_combout ),
	.datad(!\tpg|piece_rom_addr[12]~2_combout ),
	.datae(!\tpg|LessThan4~0_combout ),
	.dataf(!\tpg|Add17~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[7]~13 .extended_lut = "off";
defparam \tpg|piece_rom_addr[7]~13 .lut_mask = 64'h0000000000500000;
defparam \tpg|piece_rom_addr[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N3
cyclonev_lcell_comb \tpg|piece_rom_addr[8]~14 (
// Equation(s):
// \tpg|piece_rom_addr[8]~14_combout  = ( !\tpg|LessThan4~0_combout  & ( (\tpg|piece_rom_addr[12]~2_combout  & (!\tpg|LessThan5~0_combout  & (\tpg|Add17~45_sumout  & \SW[1]~input_o ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~2_combout ),
	.datab(!\tpg|LessThan5~0_combout ),
	.datac(!\tpg|Add17~45_sumout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\tpg|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[8]~14 .extended_lut = "off";
defparam \tpg|piece_rom_addr[8]~14 .lut_mask = 64'h0004000400000000;
defparam \tpg|piece_rom_addr[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N51
cyclonev_lcell_comb \tpg|piece_rom_addr[9]~15 (
// Equation(s):
// \tpg|piece_rom_addr[9]~15_combout  = ( \tpg|Add17~49_sumout  & ( (!\tpg|LessThan4~0_combout  & (!\tpg|LessThan5~0_combout  & (\tpg|piece_rom_addr[12]~2_combout  & \SW[1]~input_o ))) ) )

	.dataa(!\tpg|LessThan4~0_combout ),
	.datab(!\tpg|LessThan5~0_combout ),
	.datac(!\tpg|piece_rom_addr[12]~2_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\tpg|Add17~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[9]~15 .extended_lut = "off";
defparam \tpg|piece_rom_addr[9]~15 .lut_mask = 64'h0000000000080008;
defparam \tpg|piece_rom_addr[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N42
cyclonev_lcell_comb \tpg|piece_rom_addr[10]~16 (
// Equation(s):
// \tpg|piece_rom_addr[10]~16_combout  = ( \tpg|piece_rom_addr[12]~2_combout  & ( (\tpg|Add17~53_sumout  & (!\tpg|LessThan5~0_combout  & (\SW[1]~input_o  & !\tpg|LessThan4~0_combout ))) ) )

	.dataa(!\tpg|Add17~53_sumout ),
	.datab(!\tpg|LessThan5~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\tpg|LessThan4~0_combout ),
	.datae(!\tpg|piece_rom_addr[12]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[10]~16 .extended_lut = "off";
defparam \tpg|piece_rom_addr[10]~16 .lut_mask = 64'h0000040000000400;
defparam \tpg|piece_rom_addr[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N57
cyclonev_lcell_comb \tpg|piece_rom_addr[11]~17 (
// Equation(s):
// \tpg|piece_rom_addr[11]~17_combout  = ( \tpg|Add17~57_sumout  & ( (!\tpg|LessThan4~0_combout  & (\SW[1]~input_o  & (!\tpg|LessThan5~0_combout  & \tpg|piece_rom_addr[12]~2_combout ))) ) )

	.dataa(!\tpg|LessThan4~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\tpg|LessThan5~0_combout ),
	.datad(!\tpg|piece_rom_addr[12]~2_combout ),
	.datae(gnd),
	.dataf(!\tpg|Add17~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[11]~17 .extended_lut = "off";
defparam \tpg|piece_rom_addr[11]~17 .lut_mask = 64'h0000000000200020;
defparam \tpg|piece_rom_addr[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N54
cyclonev_lcell_comb \tpg|piece_rom_addr[12]~19 (
// Equation(s):
// \tpg|piece_rom_addr[12]~19_combout  = ( !\tpg|LessThan5~0_combout  & ( (!\tpg|LessThan4~0_combout  & (\SW[1]~input_o  & (\tpg|piece_rom_addr[12]~2_combout  & \tpg|Add17~61_sumout ))) ) )

	.dataa(!\tpg|LessThan4~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\tpg|piece_rom_addr[12]~2_combout ),
	.datad(!\tpg|Add17~61_sumout ),
	.datae(gnd),
	.dataf(!\tpg|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[12]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[12]~19 .extended_lut = "off";
defparam \tpg|piece_rom_addr[12]~19 .lut_mask = 64'h0002000200000000;
defparam \tpg|piece_rom_addr[12]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N33
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout  = ( !\tpg|Add17~5_sumout  & ( \tpg|Add17~1_sumout  & ( (!\tpg|LessThan5~0_combout  & (\SW[1]~input_o  & (\tpg|piece_rom_addr[12]~2_combout  & 
// !\tpg|LessThan4~0_combout ))) ) ) )

	.dataa(!\tpg|LessThan5~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\tpg|piece_rom_addr[12]~2_combout ),
	.datad(!\tpg|LessThan4~0_combout ),
	.datae(!\tpg|Add17~5_sumout ),
	.dataf(!\tpg|Add17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N48
cyclonev_lcell_comb \tpg|piece_rom_addr[13]~5 (
// Equation(s):
// \tpg|piece_rom_addr[13]~5_combout  = ( \tpg|Add17~21_sumout  & ( (!\tpg|LessThan4~0_combout  & (!\tpg|LessThan5~0_combout  & (\tpg|piece_rom_addr[12]~2_combout  & \SW[1]~input_o ))) ) )

	.dataa(!\tpg|LessThan4~0_combout ),
	.datab(!\tpg|LessThan5~0_combout ),
	.datac(!\tpg|piece_rom_addr[12]~2_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\tpg|Add17~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[13]~5 .extended_lut = "off";
defparam \tpg|piece_rom_addr[13]~5 .lut_mask = 64'h0000000000080008;
defparam \tpg|piece_rom_addr[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N27
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode727w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout  & ( \tpg|piece_rom_addr[13]~5_combout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (\tpg|Add17~17_sumout  & (\tpg|Add17~13_sumout  & !\tpg|Add17~9_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~17_sumout ),
	.datac(!\tpg|Add17~13_sumout ),
	.datad(!\tpg|Add17~9_sumout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout ),
	.dataf(!\tpg|piece_rom_addr[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .lut_mask = 64'h0000000000000100;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N33
cyclonev_lcell_comb \tpg|piece_rom_addr[14]~23 (
// Equation(s):
// \tpg|piece_rom_addr[14]~23_combout  = ( \tpg|Add17~1_sumout  & ( (\tpg|piece_rom_addr[12]~2_combout  & (!\tpg|LessThan4~0_combout  & (!\tpg|LessThan5~0_combout  & \SW[1]~input_o ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~2_combout ),
	.datab(!\tpg|LessThan4~0_combout ),
	.datac(!\tpg|LessThan5~0_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\tpg|Add17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[14]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[14]~23 .extended_lut = "off";
defparam \tpg|piece_rom_addr[14]~23 .lut_mask = 64'h0000000000400040;
defparam \tpg|piece_rom_addr[14]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N34
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|piece_rom_addr[14]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N33
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0_combout  = ( \tpg|piece_rom_addr[12]~18_combout  & ( (!\tpg|Add17~5_sumout  & (!\tpg|Add17~21_sumout  & (\SW[1]~input_o  & \tpg|Add17~1_sumout ))) ) )

	.dataa(!\tpg|Add17~5_sumout ),
	.datab(!\tpg|Add17~21_sumout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\tpg|Add17~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|piece_rom_addr[12]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0 .lut_mask = 64'h0000000000080008;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N54
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode717w [3] = ( !\tpg|Add17~9_sumout  & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0_combout  & (\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & \tpg|Add17~17_sumout ))) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0_combout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add17~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .lut_mask = 64'h0001000100000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y22_N49
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|piece_rom_addr[13]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N48
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0_combout  = ( \tpg|Add17~21_sumout  & ( (\tpg|piece_rom_addr[12]~18_combout  & (!\tpg|Add17~1_sumout  & (\SW[1]~input_o  & !\tpg|Add17~5_sumout ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~18_combout ),
	.datab(!\tpg|Add17~1_sumout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\tpg|Add17~5_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add17~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0 .lut_mask = 64'h0000000004000400;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N21
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode707w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0_combout  & ( (\tpg|Add17~17_sumout  & (\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & !\tpg|Add17~9_sumout ))) ) )

	.dataa(!\tpg|Add17~17_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~9_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .lut_mask = 64'h0000000001000100;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N0
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601~portadataout  & 
// ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649~portadataout ) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577~portadataout )) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625~portadataout ))) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601~portadataout  & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649~portadataout  & \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625~portadataout ))) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a577~portadataout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a649~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a625~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a601~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .lut_mask = 64'h505F0303505FF3F3;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N30
cyclonev_lcell_comb \tpg|piece_rom_addr[15]~22 (
// Equation(s):
// \tpg|piece_rom_addr[15]~22_combout  = ( !\tpg|LessThan5~0_combout  & ( (\tpg|piece_rom_addr[12]~2_combout  & (!\tpg|LessThan4~0_combout  & (\SW[1]~input_o  & \tpg|Add17~5_sumout ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~2_combout ),
	.datab(!\tpg|LessThan4~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\tpg|Add17~5_sumout ),
	.datae(gnd),
	.dataf(!\tpg|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[15]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[15]~22 .extended_lut = "off";
defparam \tpg|piece_rom_addr[15]~22 .lut_mask = 64'h0004000400000000;
defparam \tpg|piece_rom_addr[15]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N31
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|piece_rom_addr[15]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N30
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y20_N32
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N15
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode613w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0_combout  & ( (\tpg|Add17~17_sumout  & (!\tpg|Add17~9_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & !\tpg|Add17~13_sumout ))) ) )

	.dataa(!\tpg|Add17~17_sumout ),
	.datab(!\tpg|Add17~9_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~13_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .lut_mask = 64'h0000000004000400;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N51
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode633w [3] = ( \tpg|piece_rom_addr[13]~5_combout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (!\tpg|Add17~13_sumout  & (\tpg|Add17~17_sumout  & !\tpg|Add17~9_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|Add17~17_sumout ),
	.datad(!\tpg|Add17~9_sumout ),
	.datae(!\tpg|piece_rom_addr[13]~5_combout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .lut_mask = 64'h0000000000000400;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N21
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode602w [3] = ( !\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0_combout  & ( (!\tpg|Add17~9_sumout  & (!\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & \tpg|Add17~17_sumout ))) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .lut_mask = 64'h0008000800000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N27
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode623w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0_combout  & ( (!\tpg|Add17~9_sumout  & (!\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & \tpg|Add17~17_sumout ))) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .lut_mask = 64'h0000000000080008;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N24
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout  & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout )))) ) ) ) 
// # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout  & ((\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout )))) ) ) ) # ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout  & \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout  
// & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout ))))) ) ) 
// )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .lut_mask = 64'h0053F0530F53FF53;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N30
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0_combout  = ( \tpg|piece_rom_addr[12]~18_combout  & ( (\tpg|Add17~5_sumout  & (!\tpg|Add17~21_sumout  & (\SW[1]~input_o  & \tpg|Add17~1_sumout ))) ) )

	.dataa(!\tpg|Add17~5_sumout ),
	.datab(!\tpg|Add17~21_sumout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\tpg|Add17~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|piece_rom_addr[12]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0 .lut_mask = 64'h0000000000040004;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N9
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0_combout  & ( (!\tpg|Add17~9_sumout  & (\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & \tpg|Add17~17_sumout ))) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .lut_mask = 64'h0000000000020002;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N51
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0_combout  = ( !\tpg|Add17~21_sumout  & ( (\tpg|piece_rom_addr[12]~18_combout  & (!\tpg|Add17~1_sumout  & (\SW[1]~input_o  & \tpg|Add17~5_sumout ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~18_combout ),
	.datab(!\tpg|Add17~1_sumout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\tpg|Add17~5_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add17~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0 .lut_mask = 64'h0004000400000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N18
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode737w [3] = ( \tpg|piece_rom_addr[12]~4_combout  & ( (\tpg|Add17~17_sumout  & (\tpg|Add17~13_sumout  & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0_combout  & !\tpg|Add17~9_sumout ))) ) )

	.dataa(!\tpg|Add17~17_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0_combout ),
	.datad(!\tpg|Add17~9_sumout ),
	.datae(gnd),
	.dataf(!\tpg|piece_rom_addr[12]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .lut_mask = 64'h0000000001000100;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N30
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout  = ( !\tpg|Add17~1_sumout  & ( \tpg|Add17~5_sumout  & ( (!\tpg|LessThan5~0_combout  & (\SW[1]~input_o  & (!\tpg|LessThan4~0_combout  & 
// \tpg|piece_rom_addr[12]~2_combout ))) ) ) )

	.dataa(!\tpg|LessThan5~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\tpg|LessThan4~0_combout ),
	.datad(!\tpg|piece_rom_addr[12]~2_combout ),
	.datae(!\tpg|Add17~1_sumout ),
	.dataf(!\tpg|Add17~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N24
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode747w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout  & ( \tpg|piece_rom_addr[13]~5_combout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (\tpg|Add17~17_sumout  & (!\tpg|Add17~9_sumout  & \tpg|Add17~13_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~17_sumout ),
	.datac(!\tpg|Add17~9_sumout ),
	.datad(!\tpg|Add17~13_sumout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.dataf(!\tpg|piece_rom_addr[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .lut_mask = 64'h0000000000000010;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N21
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0_combout  = ( !\tpg|LessThan4~0_combout  & ( \tpg|Add17~5_sumout  & ( (\SW[1]~input_o  & (\tpg|Add17~1_sumout  & (!\tpg|LessThan5~0_combout  & 
// \tpg|piece_rom_addr[12]~2_combout ))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\tpg|Add17~1_sumout ),
	.datac(!\tpg|LessThan5~0_combout ),
	.datad(!\tpg|piece_rom_addr[12]~2_combout ),
	.datae(!\tpg|LessThan4~0_combout ),
	.dataf(!\tpg|Add17~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N54
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w [3] = ( !\tpg|Add17~9_sumout  & ( \tpg|Add17~17_sumout  & ( (\tpg|piece_rom_addr[12]~4_combout  & (\tpg|Add17~13_sumout  & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0_combout  & \tpg|piece_rom_addr[13]~5_combout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0_combout ),
	.datad(!\tpg|piece_rom_addr[13]~5_combout ),
	.datae(!\tpg|Add17~9_sumout ),
	.dataf(!\tpg|Add17~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .lut_mask = 64'h0000000000010000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N6
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ( (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697~portadataout ) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745~portadataout  
// & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697~portadataout ) ) ) ) # ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721~portadataout )) ) ) ) 
// # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721~portadataout )) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a721~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a673~portadataout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a697~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a745~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N45
cyclonev_lcell_comb \tpg|piece_rom_addr[16]~24 (
// Equation(s):
// \tpg|piece_rom_addr[16]~24_combout  = ( !\tpg|LessThan5~0_combout  & ( (\tpg|piece_rom_addr[12]~2_combout  & (!\tpg|LessThan4~0_combout  & (\tpg|Add17~13_sumout  & \SW[1]~input_o ))) ) )

	.dataa(!\tpg|piece_rom_addr[12]~2_combout ),
	.datab(!\tpg|LessThan4~0_combout ),
	.datac(!\tpg|Add17~13_sumout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\tpg|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|piece_rom_addr[16]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|piece_rom_addr[16]~24 .extended_lut = "off";
defparam \tpg|piece_rom_addr[16]~24 .lut_mask = 64'h0004000400000000;
defparam \tpg|piece_rom_addr[16]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N46
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|piece_rom_addr[16]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N59
dffeas \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|pieces_rom|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N9
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode643w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0_combout  & ( (\tpg|Add17~17_sumout  & (!\tpg|Add17~13_sumout  & (!\tpg|Add17~9_sumout  & 
// \tpg|piece_rom_addr[12]~4_combout ))) ) )

	.dataa(!\tpg|Add17~17_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|Add17~9_sumout ),
	.datad(!\tpg|piece_rom_addr[12]~4_combout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .lut_mask = 64'h0000000000400040;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N48
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode663w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0_combout  & ( (!\tpg|Add17~9_sumout  & (!\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & \tpg|Add17~17_sumout ))) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .lut_mask = 64'h0000000000080008;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N24
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode673w [3] = ( \tpg|Add17~17_sumout  & ( !\tpg|Add17~9_sumout  & ( (\tpg|piece_rom_addr[13]~5_combout  & (\tpg|piece_rom_addr[12]~4_combout  & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0_combout  & !\tpg|Add17~13_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[13]~5_combout ),
	.datab(!\tpg|piece_rom_addr[12]~4_combout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0_combout ),
	.datad(!\tpg|Add17~13_sumout ),
	.datae(!\tpg|Add17~17_sumout ),
	.dataf(!\tpg|Add17~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .lut_mask = 64'h0000010000000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N48
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode653w [3] = ( \tpg|piece_rom_addr[13]~5_combout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (!\tpg|Add17~13_sumout  & (!\tpg|Add17~9_sumout  & \tpg|Add17~17_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|Add17~9_sumout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(!\tpg|piece_rom_addr[13]~5_combout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .lut_mask = 64'h0000000000000040;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N27
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553~portadataout  & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout  & ( ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481~portadataout )) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529~portadataout )))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529~portadataout  & !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553~portadataout  
// & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481~portadataout  & 
// ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529~portadataout )))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553~portadataout  & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529~portadataout ))))) ) ) 
// )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a481~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a529~portadataout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a553~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .lut_mask = 64'h2700275527AA27FF;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N12
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  & 
// ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 .lut_mask = 64'h0C0C44773F3F4477;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N33
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  = ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(gnd),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .lut_mask = 64'h5050505000000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N39
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w [3] = ( \tpg|piece_rom_addr[13]~5_combout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (!\tpg|Add17~13_sumout  & (!\tpg|Add17~17_sumout  & \tpg|Add17~9_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|Add17~17_sumout ),
	.datad(!\tpg|Add17~9_sumout ),
	.datae(!\tpg|piece_rom_addr[13]~5_combout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .lut_mask = 64'h0000000000000040;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,\tpg|piece_rom_addr[5]~11_combout ,
\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_address_width = 12;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_data_width = 2;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_last_address = 4095;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_b_address_width = 12;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .port_b_data_width = 2;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N27
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0_combout  & ( (!\tpg|Add17~17_sumout  & (!\tpg|Add17~13_sumout  & (\tpg|Add17~9_sumout  & 
// \tpg|piece_rom_addr[12]~4_combout ))) ) )

	.dataa(!\tpg|Add17~17_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|Add17~9_sumout ),
	.datad(!\tpg|piece_rom_addr[12]~4_combout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .lut_mask = 64'h0000000000080008;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N45
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a889  ) ) # ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865~portadataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a889 ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a865~portadataout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N6
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0_combout  & ( (!\tpg|Add17~17_sumout  & (!\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & \tpg|Add17~9_sumout ))) ) )

	.dataa(!\tpg|Add17~17_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~9_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .lut_mask = 64'h0000000000080008;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N6
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0_combout  & ( (\tpg|Add17~9_sumout  & (!\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & !\tpg|Add17~17_sumout ))) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .lut_mask = 64'h0000000004000400;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N36
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w [3] = ( \tpg|piece_rom_addr[13]~5_combout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (!\tpg|Add17~13_sumout  & (\tpg|Add17~9_sumout  & !\tpg|Add17~17_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|Add17~9_sumout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(!\tpg|piece_rom_addr[13]~5_combout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .lut_mask = 64'h0000000000000400;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N51
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3] = ( !\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0_combout  & ( (\tpg|Add17~9_sumout  & (!\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & !\tpg|Add17~17_sumout ))) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .lut_mask = 64'h0400040000000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N51
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841~portadataout  & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817~portadataout )))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793~portadataout ))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841~portadataout  & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817~portadataout )))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793~portadataout  & 
// ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841~portadataout  & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817~portadataout  & 
// \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793~portadataout ))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841~portadataout  & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817~portadataout  & 
// \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793~portadataout  & 
// ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a793~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a817~portadataout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a841~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a769~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N48
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & 
// ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  & ( 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ) ) ) ) # ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  & ( 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .lut_mask = 64'h000002020C0C0E0E;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N54
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode464w [3] = ( \tpg|Add17~21_sumout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (!\tpg|Add17~17_sumout  & (!\tpg|Add17~9_sumout  & !\tpg|Add17~13_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~17_sumout ),
	.datac(!\tpg|Add17~9_sumout ),
	.datad(!\tpg|Add17~13_sumout ),
	.datae(!\tpg|Add17~21_sumout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .lut_mask = 64'h0000000000004000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N24
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode519w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0_combout  & ( (!\tpg|Add17~17_sumout  & (\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & !\tpg|Add17~9_sumout ))) ) )

	.dataa(!\tpg|Add17~17_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~9_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .lut_mask = 64'h0000000002000200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N42
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout  = ( \tpg|Add17~1_sumout  & ( \tpg|Add17~5_sumout  & ( (!\tpg|LessThan4~0_combout  & (\SW[1]~input_o  & (!\tpg|LessThan5~0_combout  & 
// \tpg|piece_rom_addr[12]~2_combout ))) ) ) ) # ( !\tpg|Add17~1_sumout  & ( \tpg|Add17~5_sumout  & ( (!\tpg|LessThan4~0_combout  & (\SW[1]~input_o  & (!\tpg|LessThan5~0_combout  & \tpg|piece_rom_addr[12]~2_combout ))) ) ) ) # ( \tpg|Add17~1_sumout  & ( 
// !\tpg|Add17~5_sumout  & ( (!\tpg|LessThan4~0_combout  & (\SW[1]~input_o  & (!\tpg|LessThan5~0_combout  & \tpg|piece_rom_addr[12]~2_combout ))) ) ) )

	.dataa(!\tpg|LessThan4~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\tpg|LessThan5~0_combout ),
	.datad(!\tpg|piece_rom_addr[12]~2_combout ),
	.datae(!\tpg|Add17~1_sumout ),
	.dataf(!\tpg|Add17~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0 .lut_mask = 64'h0000002000200020;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N18
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w [3] = ( !\tpg|Add17~13_sumout  & ( !\tpg|Add17~17_sumout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout  & (!\tpg|Add17~9_sumout  & \tpg|Add17~21_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ),
	.datac(!\tpg|Add17~9_sumout ),
	.datad(!\tpg|Add17~21_sumout ),
	.datae(!\tpg|Add17~13_sumout ),
	.dataf(!\tpg|Add17~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .lut_mask = 64'h0040000000000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFF8000000001FFFF8000000001FFFF8000000001FFFF8000000001FFFF8000000001FFFF8000000000FFFF0000000000FFFF00000000007FFE00000000003FFC00000000001FF800000000003FFC00000000003FFC00000000000420000000000003C000000000000180000000000001800000000000018000000000000FF000000000000FF000000000000180000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000003FFFFC0000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00007FFFFE000000001FFFF80000000081FF81000000001000080000000181C1818000000030000C0000000087C3E1000000002000040000000106006080000000600006000000000E007000000001C07E039000000008001040000008C07E011000001378001EC8000026FFC3FF6400004DFFC3FFB200001FFFC3FFF800009FFFDB7FE900003FFF81FFFC00003FFF24FFFC00003FFE427FFC0000B7FC993FED00001FF13C9FF8000047C26643E200002008DB100400000C43BDC63000002005FFB00400000C61FF861000000001FF800000000000FF000000000000FF0000000920603C0604900920E018070490082130180D841006C2083C10436000024842";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "1240000002485A1240000001105A0880000001E042078000000000340000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000018000000000018001800000001001800800000001C003800000001800001800000040C003020000000800001800000000FFFF000000000FFFFFF00000000000000000000000000000000000000000000000000000000000000001FFFF800000001000000800000181800081800002F000000FC00003FF0000FFC00003FFFFFFFFC0000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "3FFFFFFFFC00003FFFFFFFFC00007FFFFFFFFE00007FFFFFFFFE00007E7FFFFE7E00007E7EFF7E7E00007C7E7E7E3E0000FC7E7E7E3F0000F87C7E3E1F0000F07C7E3E0F0000F0787E1E0F0000E0783C1E070001C0783C1E038007C0703C0E03E007C0703C0E03E000000181800000000000E30000000000006600000000000042000000000000990000000000009900000000000091000000000000420000000000003C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N3
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode559w [3] = ( \tpg|Add17~13_sumout  & ( !\tpg|Add17~17_sumout  & ( (\tpg|piece_rom_addr[12]~4_combout  & (!\tpg|Add17~9_sumout  & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout  & \tpg|piece_rom_addr[13]~5_combout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~9_sumout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.datad(!\tpg|piece_rom_addr[13]~5_combout ),
	.datae(!\tpg|Add17~13_sumout ),
	.dataf(!\tpg|Add17~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .lut_mask = 64'h0000000400000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N3
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout  & 
// ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ) ) ) ) # ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout )) ) ) ) # 
// ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout )) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N57
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode444w [3] = ( \tpg|Add17~21_sumout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (!\tpg|Add17~17_sumout  & (!\tpg|Add17~13_sumout  & !\tpg|Add17~9_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~17_sumout ),
	.datac(!\tpg|Add17~13_sumout ),
	.datad(!\tpg|Add17~9_sumout ),
	.datae(!\tpg|Add17~21_sumout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .lut_mask = 64'h0000000000004000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "0000002000048000000106006080000001600006800000030E0070C000000C407E023000001808001018000033C07E01CC00006678001E660000CDEFC3F7B300009FFFC3FFF900013FFFC3FFEC80012FFFC3FFF480007FFFC3FFFE00027FFE997FFE40027FFD81BFFE40012FFB00DFF4800137F65A6FEC80009FFC993FF90000CFF1248FF3000060033CC0060000381D3CB81C00000FE13C87F0000000012480000000000099000000000000810000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF000000007C00003E0000008000000100000081FFFFC10000009FFFFFF90000005FFFFFF20000004FFFFFF2000000400000020000003000000C000000200000040000002400002400000020FFFE040000007000000E000000407FFE02000000800000010000013FFFFFFC80000303FFFFC0C0000100000000800002300000084000020C181030400002E8081013400004C9CBD3932000049999999920000420999904200005202994042000044125A482200";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "008C1642483100008804422011000090044220090000700042000E0000E0080010070001C0080010038007C070000E03E00440703C0E02000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000700000000E000107FFFFFFE080010000000000800080000000010000600018000600000FFF00FFF000000003FF";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "C0000000000E00700000000030000C0000000021FF84000000004000020000000040000200000000200004000000002000040000000023FFC400000000100008000000000C003000000000100008000000002000040000000047FFE2000000004FFFF2000000009FBDF9000000009FC3E9000000009FC3E9000000009DC3A9000000009E0079000000009E0059000000004E0072000000004D00B20000000026C324000000003342CC0000000019E798000000000CFF3000000000063C60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N15
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode539w [3] = ( \tpg|piece_rom_addr[13]~5_combout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (!\tpg|Add17~17_sumout  & (\tpg|Add17~13_sumout  & !\tpg|Add17~9_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~17_sumout ),
	.datac(!\tpg|Add17~13_sumout ),
	.datad(!\tpg|Add17~9_sumout ),
	.datae(!\tpg|piece_rom_addr[13]~5_combout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .lut_mask = 64'h0000000000000400;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N12
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode579w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0_combout  & ( \tpg|piece_rom_addr[13]~5_combout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (!\tpg|Add17~17_sumout  & (!\tpg|Add17~9_sumout  & \tpg|Add17~13_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~17_sumout ),
	.datac(!\tpg|Add17~9_sumout ),
	.datad(!\tpg|Add17~13_sumout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0_combout ),
	.dataf(!\tpg|piece_rom_addr[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .lut_mask = 64'h0000000000000040;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N0
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode484w [3] = ( !\tpg|Add17~13_sumout  & ( \tpg|Add17~21_sumout  & ( (!\tpg|Add17~17_sumout  & (!\tpg|Add17~9_sumout  & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0_combout  & \tpg|piece_rom_addr[12]~4_combout ))) ) ) )

	.dataa(!\tpg|Add17~17_sumout ),
	.datab(!\tpg|Add17~9_sumout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w[3]~0_combout ),
	.datad(!\tpg|piece_rom_addr[12]~4_combout ),
	.datae(!\tpg|Add17~13_sumout ),
	.dataf(!\tpg|Add17~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .lut_mask = 64'h0000000000080000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N15
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout )))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout )))) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  
// & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout ) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout 
//  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout ))))) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .lut_mask = 64'h407043734C7C4F7F;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N15
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout  = ( !\tpg|Add17~21_sumout  & ( \tpg|Add17~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add17~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add17~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N39
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~1 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~1_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout  & ( \tpg|Add17~5_sumout  & ( (!\tpg|Add17~9_sumout  & 
// (!\tpg|Add17~13_sumout  & (\tpg|piece_rom_addr[12]~4_combout  & !\tpg|Add17~17_sumout ))) ) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.dataf(!\tpg|Add17~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~1 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~1 .lut_mask = 64'h0000000000000800;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N9
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode434w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode434w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout  & ( !\tpg|Add17~5_sumout  & ( (\tpg|piece_rom_addr[12]~4_combout  & 
// (!\tpg|Add17~17_sumout  & (!\tpg|Add17~13_sumout  & !\tpg|Add17~9_sumout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~17_sumout ),
	.datac(!\tpg|Add17~13_sumout ),
	.datad(!\tpg|Add17~9_sumout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.dataf(!\tpg|Add17~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode434w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode434w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode434w[3] .lut_mask = 64'h0000400000000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode434w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode434w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFF80000008000000400000080000004000000BFFFFFE40000009FFFFFE40000009FFFFF680000009FFFFEC80000009FFFFD900000009FFFFB300000009FFFF6600000009FFFECC0E000009FFFF9811E00009FFFD3030300009FFFB2022080009FFFE4042C80009FFFEC190C80005FFFC833E000004FFFC8C6E800004FFFD18DC080004FFF933FA080004BFF966FDD000027FF9CDFF9000025FF99BFF2000027FF93FF";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "F2000012FF87FFA4000013FFADFFE40000197F0BE748000009FF0FF8C800000CBE8FF010000004DF77F2300000026FFFE6200000013FFFE4600000008FFFE04000000047FFD0800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFF8000020000000040000200000000400002000000004000020";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "0000000400001E00000078000002000000400000027FFFFE400000020000004000000000000000000003800001C00000019000018000000080000100000000C0000300000000000000000000009FFFF9000000009FFFF9000000009FFFF9000000009FFFF9000000009FFFF9000000009FFFF9000000009FFFF9000000009FFFF9000000009FFFF9000000009FFFF9000000009FFFF9000000009FFFF90000000010001800000000C0000300000001000000800000033FFFFCC0000002000000600000040000002000000400000020000000027E4000000000027E4000000000013C80000000000181800000000000C30000000000003C000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFE0000007FFFFFFE0000007FFFFFFE0000007FFFFFFE0000007FFFFFFE0000007FFFFFFE0000007FFFFFFE0000003FFFFFFC0000003FFFFFFC0000003FFFFFFC0000001FFFFFF80000001FFFFFF80000000FFFFFF000000007FFFFE000000007FFFFE000000003FFFFC000000001FFFF80000000007FFE00000000007FFE0000000000FFFF0000000000FFFF0000000001F";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N18
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode569w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0_combout  & ( (!\tpg|Add17~9_sumout  & (\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & !\tpg|Add17~17_sumout ))) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .lut_mask = 64'h0000000002000200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N45
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode529w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0_combout  & ( (!\tpg|Add17~9_sumout  & (\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & !\tpg|Add17~17_sumout ))) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .lut_mask = 64'h0000000002000200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] 
// & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] 
// & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout  
// & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .lut_mask = 64'h0C0C3F3F44774477;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N12
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode549w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0_combout  & ( (!\tpg|Add17~17_sumout  & (!\tpg|Add17~9_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & \tpg|Add17~13_sumout ))) ) )

	.dataa(!\tpg|Add17~17_sumout ),
	.datab(!\tpg|Add17~9_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~13_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .lut_mask = 64'h0000000000080008;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N57
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout  = ( !\tpg|Add17~21_sumout  & ( !\tpg|Add17~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|Add17~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add17~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .lut_mask = 64'hFF00FF0000000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N0
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout  = ( \tpg|Add17~17_sumout  & ( \tpg|Add17~5_sumout  & ( !\tpg|piece_rom_addr[12]~4_combout  ) ) ) # ( !\tpg|Add17~17_sumout  & ( \tpg|Add17~5_sumout  & ( 
// !\tpg|piece_rom_addr[12]~4_combout  ) ) ) # ( \tpg|Add17~17_sumout  & ( !\tpg|Add17~5_sumout  & ( !\tpg|piece_rom_addr[12]~4_combout  ) ) ) # ( !\tpg|Add17~17_sumout  & ( !\tpg|Add17~5_sumout  & ( (!\tpg|piece_rom_addr[12]~4_combout ) # 
// ((!\tpg|Add17~13_sumout  & (!\tpg|Add17~9_sumout  & \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ))) ) ) )

	.dataa(!\tpg|piece_rom_addr[12]~4_combout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|Add17~9_sumout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.datae(!\tpg|Add17~17_sumout ),
	.dataf(!\tpg|Add17~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 .lut_mask = 64'hAAEAAAAAAAAAAAAA;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "000000F00000000F0001FFFFFFFFFF8001FFFFFFFFFF8000FFFFFFFFFF00007FFFFFFFFE00000FFFFFFFF000000003FFC0000000000FFFF0000000003FFFFC000000003FFFFC00000000000000000000000000000000000000000000000000000000000000003FFFFC0000000010000800000000000000000000001000080000000038000C000000007FFFFE000000007FFFFE00000000FFBDFF00000000FFC3FF00000000FFC3FF00000000FDC3BF00000000FE007F00000000FE007F000000007E007E000000007D00BE000000003FC3BC000000003FC3FC000000001FE7F8000000000FBFF00000000007FFE000000000307DF9000000001C030900000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "03020100000000007A71000000000008900000000000098800000000000F0700000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFC00000027FFFFFC00000027FFFFFC00000027FFFFFC00000027FFFFFC00000027FFFFF800000027FFFFF800000027FFFFF000000027FFFFF000000027FFFFE000000027FFFFC0E0000027FFFF81FE000027FFFF03FF000087FFFE03FF800097FFFC07FF800097FFFC1FF6800013FFF83FE1";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "800013FFF8FFC9800013FFF1FFC1800053FFF3FFE1800043FFF7FFDE000009FFFFFFFF000009FFFFFFFE000021FFFFFFFE000004FFFFFFFC000004FFFFFFFC0000125FFFF7780000027FFFF8F80000093FFFF0700000009FFFF2700000008FFFE6E000000047FFE4E000000033FFE1C0000000187FF300000005C03C03A0000004801801200000049F99F9A000000410810820000007F07F0FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000001FFFFFFFF800003FFFFFFFFC00003FFFFFFFFC000037FFFFFFEC0000380000001C0000180000001800000000000000000003FFFFFFC0000001FFFFFF80000002000000400000020000004000000000000000000000000000000000000000000000000000000000000000FFFFFF00000000FFFFFF00000000FFFFFF00000000FFFFFF00000000FFFFFF00000000FFFFFF00000000FFFFFF00000000FFFFFF00000000FFFFFF00000000FFFFFF00000000FFFFFF00000000FFFFFF00000000400002000000000000000000000100000080000003800001C000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N36
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w [3] = ( \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout  & ( \tpg|Add17~5_sumout  & ( (!\tpg|Add17~9_sumout  & (!\tpg|Add17~13_sumout  & 
// (!\tpg|Add17~17_sumout  & \tpg|piece_rom_addr[12]~4_combout ))) ) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|Add17~17_sumout ),
	.datad(!\tpg|piece_rom_addr[12]~4_combout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.dataf(!\tpg|Add17~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3] .lut_mask = 64'h0000000000000080;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC00000040000002000000400000020000004FFFFFF20000004FFFFFF20000004FFFFFF20000004FFFFFF200000027FFFFE400000025FFFFA400000026FFFF6400000012FFFF48000000137FFED800000009BFFD9000000004FFFF20000000067FDE60000000031B98C00000000187E1800000000067E6000000000047E200000000008BD9000000000097E900000000012FF480000000012FF480000000013FFC80000000013FFC80000000012FF4800000000137EC80000000009BD9000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "0CDB3000000000043C2000000000033CC000000000013C8000000000027E4000000000027E40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000038001C000000008000010000000187FFE180000000C1FF83000000011000088000000141C1808000000130000C8000000107C3E080";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N42
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = ( !\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0_combout  & ( (!\tpg|Add17~9_sumout  & (\tpg|Add17~13_sumout  & 
// (\tpg|piece_rom_addr[12]~4_combout  & !\tpg|Add17~17_sumout ))) ) )

	.dataa(!\tpg|Add17~9_sumout ),
	.datab(!\tpg|Add17~13_sumout ),
	.datac(!\tpg|piece_rom_addr[12]~4_combout ),
	.datad(!\tpg|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 64'h0200020000000000;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout )) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout )) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ( (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout  & 
// ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout )) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout )) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout  & \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .lut_mask = 64'h050503F3F5F503F3;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N42
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  & ( 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout  & (((\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [5]))) ) ) # ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout  & 
// (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [4]) # (!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [5]))) 
// ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13 .lut_mask = 64'hFD00FD0075007500;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N18
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576~portadataout  & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600~portadataout ) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648~portadataout  
// & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624~portadataout  & (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600~portadataout ) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600~portadataout )))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576~portadataout 
//  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624~portadataout  & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600~portadataout )))) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a624~portadataout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a600~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a576~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a648~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .lut_mask = 64'h0434C4F40737C7F7;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N54
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ( (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696~portadataout ) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744~portadataout  
// & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696~portadataout ) ) ) ) # ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720~portadataout )) ) ) ) 
// # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720~portadataout )) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a696~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a720~portadataout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a672~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a744~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .lut_mask = 64'h05AF05AF22227777;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N12
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528~portadataout  & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552~portadataout  & ( ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480~portadataout ))) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout )))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout )))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # 
// ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout )))) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a480~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a528~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a552~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .lut_mask = 64'h02A252F207A757F7;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N6
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout  & ( 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout )) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout  & 
// ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout ) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout ))) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout )) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout  & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout ) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .lut_mask = 64'h000F3535F0FF3535;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N36
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .lut_mask = 64'h00334747CCFF4747;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N30
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768~portadataout  & ( 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840~portadataout ))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768~portadataout  
// & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792~portadataout ) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816~portadataout )) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840~portadataout ))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768~portadataout  & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792~portadataout ) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a792~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a816~portadataout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a840~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a768~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N0
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout  = ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout )))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864~portadataout ))))) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout )))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888~portadataout ))))) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a888~portadataout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ),
	.datag(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a864~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 .extended_lut = "on";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 .lut_mask = 64'h0000000002CE02CE;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode454w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF00000000FFFFFF00000000FFFFFF00000000FFFFFF000000007FFFFE000000005FFFFA000000006FFFF6000000002FFFF40000000037FFEC000000001BFFD8000000000FFFF00000000007FDE00000000001B98000000000007E0000000000007E0000000000007E000000000000BD8000000000017E800000000002FF400000000002FF400000000003FFC00000000003FFC00000000002FF4000000000037EC00000000001BD8000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00DB0000000000003C0000000000003C0000000000003C0000000000007E0000000000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000000001FF8000000000000000000000004000000000000030000C0000000007C3E000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007DF80000000000030800000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00020000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000020000000000000200000000000002000000000000020000000000000200000000000002000000000000020000000000000200000000000002000000000000020000000000000200000000000000000000000000010000000000000100000000000001000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "0000100000000800001000000000000010000000000000000000000000000800000000000008000000000000000000000000000400000000000004000000000000020000000000000200000000000001000000000000008000020000000080000600000000400004000000003000000000000018000000000001C03C038000000080180100000000801801800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N33
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout 
//  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout ))) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout ))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  
// & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout  & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  
// & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout  & (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .lut_mask = 64'h02520757A2F2A7F7;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "0000000000000000000000000000000000600006000000000E007000000000007E000000000000000000000003C00001C000000678001E6000000DEFC3F7B000001FFFC3FFF800003FFFC3FFEC00002FFFC3FFF400007FFFC3FFFE00007FFE817FFE00007FFD81BFFE00002FFB00DFF4000037F6186FEC00001FFC183FF800000FF0240FF0000000003C0000000000003C0000000000003C0000000000002400000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFC00000001FFFFFF80000001FFFFFF00000000FFFFFF00000000000000000000000000000000000000000000000000400002000000000FFFE000000000000000000000000000000000000000000000000003FFFFFFC00000003FFFFC0000000000000000000000000000000000000000000000000E0000003000000C1C3C38300000081818181000000008181000000010001800000000001018080000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00001000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "0000000000000000000000000000000000000001FF80000000000000000000000000000000000000000000000000000000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000007FFE0000000000FFFF0000000001FBDF8000000001FC3E8000000001FC3E8000000001DC3A8000000001E0078000000001E0058000000000E0070000000000D00B00000000006C320000000000342C00000000001E7800000000000FF0000000000003C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N36
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout ) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout  & 
// ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout  & \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout ))) ) ) ) # 
// ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout ))) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .lut_mask = 64'h55335533000FFF0F;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000800001000000001000080000000001C18000000000000000000000008000010000000020000400000000060060000000000000000000000000000000000001C000038000000008001040000008007E001000001000000008000020000000040000400000000200000000000000000080001800010000000000000000000000240000000000004200000000800081000100000001008000000040020040020000200800100400000C400006300000000000000000000000000000000000000000000000000000000000000000000000000100000000008001000000000080000000000000000000000000000000004000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "0200000000401802000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000180018000000010000008000000000000000000000000000000000000C003000000000800001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000080000000180008000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000180000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N6
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout )))) ) ) ) 
// # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout ))))) ) ) 
// ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout ))))) ) ) 
// ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout ))))) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|pieces_rom|altsyncram_component|auto_generated|rden_decode|w_anode434w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|piece_rom_addr[12]~19_combout ,\tpg|piece_rom_addr[11]~17_combout ,\tpg|piece_rom_addr[10]~16_combout ,\tpg|piece_rom_addr[9]~15_combout ,\tpg|piece_rom_addr[8]~14_combout ,\tpg|piece_rom_addr[7]~13_combout ,\tpg|piece_rom_addr[6]~12_combout ,
\tpg|piece_rom_addr[5]~11_combout ,\tpg|piece_rom_addr[4]~10_combout ,\tpg|piece_rom_addr[3]~9_combout ,\tpg|piece_rom_addr[2]~8_combout ,\tpg|piece_rom_addr[1]~7_combout ,\tpg|piece_rom_addr[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../scripts/chess_pieces_rom2.mif";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "test_pattern_gen:tpg|chess_piece_rom2:pieces_rom|altsyncram:altsyncram_component|altsyncram_emh1:auto_generated|ALTSYNCRAM";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFE00000001FFFFFE00000001FFFFF600000001FFFFEC00000001FFFFD800000001FFFFB000000001FFFF6000000001FFFEC000000001FFFF8000000001FFFD0000000001FFFB0000000001FFFE0000C00001FFFE0010C00001FFFC003E000000FFFC006E000000FFFC00DC000000FFF803FA000000BFF806FDC000007FF80DFF8000005FF81BFF0000007FF83FF";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "F0000002FF87FFA0000003FF8DFFE00000017F0BE740000001FF0FF8C0000000BE8FF000000000DF77F0000000006FFFE0000000003FFFE0000000000FFFE00000000007FFD0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "0000000000000000000000000000000000000000007FFFFE00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000001FFFF8000000001FFFF8000000001FFFF8000000001FFFF8000000001FFFF8000000001FFFF8000000001FFFF8000000001FFFF8000000001FFFF8000000001FFFF8000000001FFFF8000000001FFFF8000000001000180000000000000000000000000000000000003FFFFC00000000000000000000000000000000000000000000000000007E0000000000007E0000000000003C000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout ))) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] 
// & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout ))) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] 
// & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout ) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout 
//  & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  & \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .lut_mask = 64'h0303F3F3505F505F;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N18
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout  & ( (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  & \tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) ) ) ) # ( !\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout  & ( 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ))) ) ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ),
	.datae(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .lut_mask = 64'h505F0303505FF3F3;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N30
cyclonev_lcell_comb \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12 (
// Equation(s):
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout  = ( \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout  & ( 
// (!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout  & (((\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [5]))) ) ) # ( 
// !\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout  & 
// (((!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [4]) # (!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout )) # (\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [5]))) 
// ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.datad(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout ),
	.datae(gnd),
	.dataf(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12 .extended_lut = "off";
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12 .lut_mask = 64'hFD00FD0075007500;
defparam \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N0
cyclonev_lcell_comb \tpg|Add1~25 (
// Equation(s):
// \tpg|Add1~25_sumout  = SUM(( !\vga_ctrl|vcount [0] $ (!\vga_ctrl|hcount [7]) ) + ( !VCC ) + ( !VCC ))
// \tpg|Add1~26  = CARRY(( !\vga_ctrl|vcount [0] $ (!\vga_ctrl|hcount [7]) ) + ( !VCC ) + ( !VCC ))
// \tpg|Add1~27  = SHARE((\vga_ctrl|vcount [0] & \vga_ctrl|hcount [7]))

	.dataa(!\vga_ctrl|vcount [0]),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add1~25_sumout ),
	.cout(\tpg|Add1~26 ),
	.shareout(\tpg|Add1~27 ));
// synopsys translate_off
defparam \tpg|Add1~25 .extended_lut = "off";
defparam \tpg|Add1~25 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N3
cyclonev_lcell_comb \tpg|Add1~29 (
// Equation(s):
// \tpg|Add1~29_sumout  = SUM(( !\vga_ctrl|hcount [8] $ (!\vga_ctrl|vcount [1]) ) + ( \tpg|Add1~27  ) + ( \tpg|Add1~26  ))
// \tpg|Add1~30  = CARRY(( !\vga_ctrl|hcount [8] $ (!\vga_ctrl|vcount [1]) ) + ( \tpg|Add1~27  ) + ( \tpg|Add1~26  ))
// \tpg|Add1~31  = SHARE((\vga_ctrl|hcount [8] & \vga_ctrl|vcount [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [8]),
	.datad(!\vga_ctrl|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~26 ),
	.sharein(\tpg|Add1~27 ),
	.combout(),
	.sumout(\tpg|Add1~29_sumout ),
	.cout(\tpg|Add1~30 ),
	.shareout(\tpg|Add1~31 ));
// synopsys translate_off
defparam \tpg|Add1~29 .extended_lut = "off";
defparam \tpg|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \tpg|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N6
cyclonev_lcell_comb \tpg|Add1~33 (
// Equation(s):
// \tpg|Add1~33_sumout  = SUM(( !\vga_ctrl|hcount [9] $ (!\vga_ctrl|vcount [0] $ (\vga_ctrl|vcount [2])) ) + ( \tpg|Add1~31  ) + ( \tpg|Add1~30  ))
// \tpg|Add1~34  = CARRY(( !\vga_ctrl|hcount [9] $ (!\vga_ctrl|vcount [0] $ (\vga_ctrl|vcount [2])) ) + ( \tpg|Add1~31  ) + ( \tpg|Add1~30  ))
// \tpg|Add1~35  = SHARE((!\vga_ctrl|hcount [9] & (\vga_ctrl|vcount [0] & \vga_ctrl|vcount [2])) # (\vga_ctrl|hcount [9] & ((\vga_ctrl|vcount [2]) # (\vga_ctrl|vcount [0]))))

	.dataa(gnd),
	.datab(!\vga_ctrl|hcount [9]),
	.datac(!\vga_ctrl|vcount [0]),
	.datad(!\vga_ctrl|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~30 ),
	.sharein(\tpg|Add1~31 ),
	.combout(),
	.sumout(\tpg|Add1~33_sumout ),
	.cout(\tpg|Add1~34 ),
	.shareout(\tpg|Add1~35 ));
// synopsys translate_off
defparam \tpg|Add1~33 .extended_lut = "off";
defparam \tpg|Add1~33 .lut_mask = 64'h0000033F00003CC3;
defparam \tpg|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N9
cyclonev_lcell_comb \tpg|Add1~37 (
// Equation(s):
// \tpg|Add1~37_sumout  = SUM(( !\vga_ctrl|vcount [3] $ (!\vga_ctrl|vcount [1]) ) + ( \tpg|Add1~35  ) + ( \tpg|Add1~34  ))
// \tpg|Add1~38  = CARRY(( !\vga_ctrl|vcount [3] $ (!\vga_ctrl|vcount [1]) ) + ( \tpg|Add1~35  ) + ( \tpg|Add1~34  ))
// \tpg|Add1~39  = SHARE((\vga_ctrl|vcount [3] & \vga_ctrl|vcount [1]))

	.dataa(!\vga_ctrl|vcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~34 ),
	.sharein(\tpg|Add1~35 ),
	.combout(),
	.sumout(\tpg|Add1~37_sumout ),
	.cout(\tpg|Add1~38 ),
	.shareout(\tpg|Add1~39 ));
// synopsys translate_off
defparam \tpg|Add1~37 .extended_lut = "off";
defparam \tpg|Add1~37 .lut_mask = 64'h00000055000055AA;
defparam \tpg|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N12
cyclonev_lcell_comb \tpg|Add1~41 (
// Equation(s):
// \tpg|Add1~41_sumout  = SUM(( !\vga_ctrl|vcount [4] $ (!\vga_ctrl|vcount [2]) ) + ( \tpg|Add1~39  ) + ( \tpg|Add1~38  ))
// \tpg|Add1~42  = CARRY(( !\vga_ctrl|vcount [4] $ (!\vga_ctrl|vcount [2]) ) + ( \tpg|Add1~39  ) + ( \tpg|Add1~38  ))
// \tpg|Add1~43  = SHARE((\vga_ctrl|vcount [4] & \vga_ctrl|vcount [2]))

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [4]),
	.datac(!\vga_ctrl|vcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~38 ),
	.sharein(\tpg|Add1~39 ),
	.combout(),
	.sumout(\tpg|Add1~41_sumout ),
	.cout(\tpg|Add1~42 ),
	.shareout(\tpg|Add1~43 ));
// synopsys translate_off
defparam \tpg|Add1~41 .extended_lut = "off";
defparam \tpg|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \tpg|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N15
cyclonev_lcell_comb \tpg|Add1~45 (
// Equation(s):
// \tpg|Add1~45_sumout  = SUM(( !\vga_ctrl|vcount [3] $ (!\vga_ctrl|vcount [5]) ) + ( \tpg|Add1~43  ) + ( \tpg|Add1~42  ))
// \tpg|Add1~46  = CARRY(( !\vga_ctrl|vcount [3] $ (!\vga_ctrl|vcount [5]) ) + ( \tpg|Add1~43  ) + ( \tpg|Add1~42  ))
// \tpg|Add1~47  = SHARE((\vga_ctrl|vcount [3] & \vga_ctrl|vcount [5]))

	.dataa(!\vga_ctrl|vcount [3]),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~42 ),
	.sharein(\tpg|Add1~43 ),
	.combout(),
	.sumout(\tpg|Add1~45_sumout ),
	.cout(\tpg|Add1~46 ),
	.shareout(\tpg|Add1~47 ));
// synopsys translate_off
defparam \tpg|Add1~45 .extended_lut = "off";
defparam \tpg|Add1~45 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N18
cyclonev_lcell_comb \tpg|Add1~1 (
// Equation(s):
// \tpg|Add1~1_sumout  = SUM(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|vcount [4]) ) + ( \tpg|Add1~47  ) + ( \tpg|Add1~46  ))
// \tpg|Add1~2  = CARRY(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|vcount [4]) ) + ( \tpg|Add1~47  ) + ( \tpg|Add1~46  ))
// \tpg|Add1~3  = SHARE((\vga_ctrl|vcount [6] & \vga_ctrl|vcount [4]))

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [6]),
	.datac(!\vga_ctrl|vcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~46 ),
	.sharein(\tpg|Add1~47 ),
	.combout(),
	.sumout(\tpg|Add1~1_sumout ),
	.cout(\tpg|Add1~2 ),
	.shareout(\tpg|Add1~3 ));
// synopsys translate_off
defparam \tpg|Add1~1 .extended_lut = "off";
defparam \tpg|Add1~1 .lut_mask = 64'h0000030300003C3C;
defparam \tpg|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N21
cyclonev_lcell_comb \tpg|Add1~17 (
// Equation(s):
// \tpg|Add1~17_sumout  = SUM(( !\vga_ctrl|vcount [7] $ (!\vga_ctrl|vcount [5]) ) + ( \tpg|Add1~3  ) + ( \tpg|Add1~2  ))
// \tpg|Add1~18  = CARRY(( !\vga_ctrl|vcount [7] $ (!\vga_ctrl|vcount [5]) ) + ( \tpg|Add1~3  ) + ( \tpg|Add1~2  ))
// \tpg|Add1~19  = SHARE((\vga_ctrl|vcount [7] & \vga_ctrl|vcount [5]))

	.dataa(!\vga_ctrl|vcount [7]),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~2 ),
	.sharein(\tpg|Add1~3 ),
	.combout(),
	.sumout(\tpg|Add1~17_sumout ),
	.cout(\tpg|Add1~18 ),
	.shareout(\tpg|Add1~19 ));
// synopsys translate_off
defparam \tpg|Add1~17 .extended_lut = "off";
defparam \tpg|Add1~17 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N24
cyclonev_lcell_comb \tpg|Add1~21 (
// Equation(s):
// \tpg|Add1~21_sumout  = SUM(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|vcount [8]) ) + ( \tpg|Add1~19  ) + ( \tpg|Add1~18  ))
// \tpg|Add1~22  = CARRY(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|vcount [8]) ) + ( \tpg|Add1~19  ) + ( \tpg|Add1~18  ))
// \tpg|Add1~23  = SHARE((\vga_ctrl|vcount [6] & \vga_ctrl|vcount [8]))

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [6]),
	.datac(!\vga_ctrl|vcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~18 ),
	.sharein(\tpg|Add1~19 ),
	.combout(),
	.sumout(\tpg|Add1~21_sumout ),
	.cout(\tpg|Add1~22 ),
	.shareout(\tpg|Add1~23 ));
// synopsys translate_off
defparam \tpg|Add1~21 .extended_lut = "off";
defparam \tpg|Add1~21 .lut_mask = 64'h0000030300003C3C;
defparam \tpg|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N27
cyclonev_lcell_comb \tpg|Add1~9 (
// Equation(s):
// \tpg|Add1~9_sumout  = SUM(( !\vga_ctrl|vcount [7] $ (!\vga_ctrl|vcount [9]) ) + ( \tpg|Add1~23  ) + ( \tpg|Add1~22  ))
// \tpg|Add1~10  = CARRY(( !\vga_ctrl|vcount [7] $ (!\vga_ctrl|vcount [9]) ) + ( \tpg|Add1~23  ) + ( \tpg|Add1~22  ))
// \tpg|Add1~11  = SHARE((\vga_ctrl|vcount [7] & \vga_ctrl|vcount [9]))

	.dataa(!\vga_ctrl|vcount [7]),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~22 ),
	.sharein(\tpg|Add1~23 ),
	.combout(),
	.sumout(\tpg|Add1~9_sumout ),
	.cout(\tpg|Add1~10 ),
	.shareout(\tpg|Add1~11 ));
// synopsys translate_off
defparam \tpg|Add1~9 .extended_lut = "off";
defparam \tpg|Add1~9 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N30
cyclonev_lcell_comb \tpg|Add1~5 (
// Equation(s):
// \tpg|Add1~5_sumout  = SUM(( \vga_ctrl|vcount [8] ) + ( \tpg|Add1~11  ) + ( \tpg|Add1~10  ))
// \tpg|Add1~6  = CARRY(( \vga_ctrl|vcount [8] ) + ( \tpg|Add1~11  ) + ( \tpg|Add1~10  ))
// \tpg|Add1~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~10 ),
	.sharein(\tpg|Add1~11 ),
	.combout(),
	.sumout(\tpg|Add1~5_sumout ),
	.cout(\tpg|Add1~6 ),
	.shareout(\tpg|Add1~7 ));
// synopsys translate_off
defparam \tpg|Add1~5 .extended_lut = "off";
defparam \tpg|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \tpg|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N33
cyclonev_lcell_comb \tpg|Add1~13 (
// Equation(s):
// \tpg|Add1~13_sumout  = SUM(( \vga_ctrl|vcount [9] ) + ( \tpg|Add1~7  ) + ( \tpg|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~6 ),
	.sharein(\tpg|Add1~7 ),
	.combout(),
	.sumout(\tpg|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add1~13 .extended_lut = "off";
defparam \tpg|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \tpg|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N42
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout  = ( \tpg|Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N44
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N12
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout  = \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [5]

	.dataa(gnd),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N14
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N33
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[4]~feeder (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout  = ( \tpg|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[4]~feeder .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N34
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N33
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N34
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N48
cyclonev_lcell_comb \tpg|Mux0~0 (
// Equation(s):
// \tpg|Mux0~0_combout  = ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] ) )

	.dataa(gnd),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~0 .extended_lut = "off";
defparam \tpg|Mux0~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \tpg|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N18
cyclonev_lcell_comb \tpg|Mux0~1 (
// Equation(s):
// \tpg|Mux0~1_combout  = ( \tpg|piece_rom_addr[12]~2_combout  & ( !\tpg|Mux0~0_combout  & ( (((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout  & 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout )) # (\tpg|LessThan4~0_combout )) # (\tpg|LessThan5~0_combout ) ) ) ) # ( !\tpg|piece_rom_addr[12]~2_combout  & ( !\tpg|Mux0~0_combout  ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout ),
	.datac(!\tpg|LessThan5~0_combout ),
	.datad(!\tpg|LessThan4~0_combout ),
	.datae(!\tpg|piece_rom_addr[12]~2_combout ),
	.dataf(!\tpg|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~1 .extended_lut = "off";
defparam \tpg|Mux0~1 .lut_mask = 64'hFFFF1FFF00000000;
defparam \tpg|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y29_N25
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N38
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N45
cyclonev_lcell_comb \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2 (
// Equation(s):
// \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout  = ( \tpg|Add1~9_sumout  & ( (!\tpg|Add1~13_sumout  & \tpg|Add1~5_sumout ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2 .extended_lut = "off";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2 .lut_mask = 64'h0000000022222222;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N45
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3] = ( \tpg|Add1~21_sumout  & ( (\tpg|Add1~1_sumout  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout  & \tpg|Add1~17_sumout )) 
// ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .lut_mask = 64'h0000000000050005;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N46
dffeas \vga_ctrl|hcount[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl|Add0~9_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[4] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .mem_init1 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N27
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3] = ( !\tpg|Add1~21_sumout  & ( (\tpg|Add1~1_sumout  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout  & \tpg|Add1~17_sumout 
// )) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout ),
	.datac(gnd),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .lut_mask = 64'h0011001100000000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE7E7FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .mem_init2 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF73E3FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF8FFEFFFFFFF3FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFDFFFDFFFEFF9F8FEF18FEF3F7EDFFFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFDFFFDFFFEFF7FF7EEFF7EFFFDEDF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913 .mem_init0 = "FFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFDFFFDFFFEFF70FBEFFFBEFE3FEDFFFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFE007BFFFEFF9F9DEF33FEF3EEEDFFFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFCF7FFFEFFFFEEEEFDDEEFFEEDFFFF77FFFFFFF00000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N57
cyclonev_lcell_comb \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1 (
// Equation(s):
// \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout  = ( \tpg|Add1~5_sumout  & ( (!\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(gnd),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1 .extended_lut = "off";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N15
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3] = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout  & ( (\tpg|Add1~1_sumout  & (\tpg|Add1~21_sumout  & \tpg|Add1~17_sumout )) 
// ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(gnd),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .lut_mask = 64'h0000000000110011;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .mem_init3 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .mem_init1 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y29_N29
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N40
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N48
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3] = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout  & ( (!\tpg|Add1~21_sumout  & (\tpg|Add1~1_sumout  & \tpg|Add1~17_sumout 
// )) ) )

	.dataa(gnd),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .lut_mask = 64'h00000000000C000C;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .mem_init2 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N24
cyclonev_lcell_comb \tpg|Mux0~12 (
// Equation(s):
// \tpg|Mux0~12_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937~portadataout )) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889~portadataout ) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937~portadataout )) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889~portadataout ) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7937~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6913~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5889~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4865~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~12 .extended_lut = "off";
defparam \tpg|Mux0~12 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \tpg|Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N51
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = ( \tpg|Add1~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y29_N53
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N14
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N46
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N20
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N12
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3] = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout  & ( (\tpg|Add1~21_sumout  & (!\tpg|Add1~1_sumout  & \tpg|Add1~17_sumout 
// )) ) )

	.dataa(gnd),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .lut_mask = 64'h0000000000300030;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .mem_init2 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633 .mem_init0 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N51
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3] = (!\tpg|Add1~1_sumout  & (!\tpg|Add1~21_sumout  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout  & \tpg|Add1~17_sumout )))

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .lut_mask = 64'h0008000800080008;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFBCFFFFEFE000EEFFFDEE7EEEDFCFFF7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF7BFFFFEFDFFFEEFFEDEFF7DEDFBFFF7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFDF7FFFFEFFFFFEEFFEDEFFFBEDFFFFF7FFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFBDFFFFFEFFC00EEFFEDEE007EDEF7F77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF7BFFFFFDFEFFEFEFFEDFEFFFEDFDFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF7FFFFE7FFE7BDEFFEDF73E3EDDDFF77FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .mem_init1 = "0000000000000000000000000000FFFFFFFFEEFFFFFBFFF7FFBEFFEDFFEFFEDDDFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFEEFFFFFFCFF9FF7EFFEDFDFFFEDDDFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFEEFFFFFD61FE78FE1FE1FE7C7EDDDFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657 .mem_init0 = "FFFFEF7CBFFFFFFFFFFFFFFFFFFFFEDFE7F77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF7C7DFFFFFFFFFFFFFFFFFFFFEDEFC0F7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFEDF7FFF7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFDFE7FFFFFFFFFFFFFFFFFFFFEDF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N6
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3] = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout  & ( (!\tpg|Add1~21_sumout  & (!\tpg|Add1~1_sumout  & \tpg|Add1~17_sumout 
// )) ) )

	.dataa(gnd),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .lut_mask = 64'h0000000000C000C0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .mem_init3 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .mem_init1 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N24
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3] = ( \tpg|Add1~21_sumout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout  & (!\tpg|Add1~1_sumout  & \tpg|Add1~17_sumout 
// )) ) )

	.dataa(gnd),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .lut_mask = 64'h0000000000300030;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .mem_init3 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681 .mem_init0 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF3FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDDE7E7FFBF7CFCF9FE3F1FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N18
cyclonev_lcell_comb \tpg|Mux0~11 (
// Equation(s):
// \tpg|Mux0~11_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633~portadataout ) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633~portadataout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657~portadataout )) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657~portadataout )) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5633~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6657~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4609~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7681~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~11 .extended_lut = "off";
defparam \tpg|Mux0~11 .lut_mask = 64'h03F303F350505F5F;
defparam \tpg|Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N42
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3] = (\tpg|Add1~1_sumout  & (!\tpg|Add1~21_sumout  & (!\tpg|Add1~17_sumout  & \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout )))

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .lut_mask = 64'h0040004000400040;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .mem_init3 = "DFFF7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFEDFF800FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401 .mem_init0 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N3
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3] = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout  & ( (\tpg|Add1~1_sumout  & (\tpg|Add1~21_sumout  & !\tpg|Add1~17_sumout 
// )) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(gnd),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .lut_mask = 64'h0000000011001100;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .mem_init1 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N39
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3] = ( \tpg|Add1~1_sumout  & ( (!\tpg|Add1~17_sumout  & (\tpg|Add1~21_sumout  & \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout 
// )) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .lut_mask = 64'h0000000002020202;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .mem_init3 = "FFFFFFFFFFFFFFFDDEFFBFFBDFF7BFEFDFFF7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDDF01FFFBB83BD077B80FBFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE3FFF6FFBB7EDFFFB77F97FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC007FFB6FEDFFDB";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .mem_init2 = "6FFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFDFFF7FB6FFFFFFB6FFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFD807FFB6FFFFFDB7001FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFDBF6FDBF7EDFFDBFFFEFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE9FDEEF3BB3DDEFBF9FFF7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDDEF3DDFBDE7BDCF7E033FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDDF3FBD9BEFF7DFEFFFFBFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE3FC0FC63F81FE03FEFFB7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8077FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFEFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N0
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3] = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout  & ( (\tpg|Add1~1_sumout  & (!\tpg|Add1~21_sumout  & !\tpg|Add1~17_sumout 
// )) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .lut_mask = 64'h0000000040404040;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .mem_init2 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353 .mem_init0 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N15
cyclonev_lcell_comb \tpg|Mux0~10 (
// Equation(s):
// \tpg|Mux0~10_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425~portadataout ))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425~portadataout ))) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401~portadataout ) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401~portadataout ) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6401~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5377~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7425~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4353~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~10 .extended_lut = "off";
defparam \tpg|Mux0~10 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \tpg|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N18
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3] = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout  & ( (!\tpg|Add1~1_sumout  & (!\tpg|Add1~21_sumout  & !\tpg|Add1~17_sumout 
// )) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .lut_mask = 64'h0000000080808080;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .mem_init1 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N21
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3] = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout  & ( (!\tpg|Add1~1_sumout  & (\tpg|Add1~21_sumout  & !\tpg|Add1~17_sumout 
// )) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(gnd),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .lut_mask = 64'h0000000022002200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .mem_init3 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121 .mem_init0 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N57
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3] = ( !\tpg|Add1~21_sumout  & ( (!\tpg|Add1~1_sumout  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout  & !\tpg|Add1~17_sumout 
// )) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout ),
	.datac(gnd),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .lut_mask = 64'h2200220000000000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .mem_init2 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N54
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3] = ( \tpg|Add1~21_sumout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout  & (!\tpg|Add1~1_sumout  & !\tpg|Add1~17_sumout 
// )) ) )

	.dataa(gnd),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~2_combout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .lut_mask = 64'h0000000030003000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .mem_init3 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F9FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .mem_init1 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \tpg|Mux0~9 (
// Equation(s):
// \tpg|Mux0~9_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169~portadataout  & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145~portadataout ) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121~portadataout ))) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145~portadataout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2]) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121~portadataout ))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4097~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5121~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6145~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7169~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~9 .extended_lut = "off";
defparam \tpg|Mux0~9 .lut_mask = 64'h55330F0055330FFF;
defparam \tpg|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \tpg|Mux0~13 (
// Equation(s):
// \tpg|Mux0~13_combout  = ( \tpg|Mux0~10_combout  & ( \tpg|Mux0~9_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|Mux0~11_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux0~12_combout ))) ) ) ) # ( !\tpg|Mux0~10_combout  & ( \tpg|Mux0~9_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux0~11_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux0~12_combout )))) ) ) ) # ( \tpg|Mux0~10_combout  & ( 
// !\tpg|Mux0~9_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux0~11_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux0~12_combout )))) ) ) ) # ( !\tpg|Mux0~10_combout  & ( !\tpg|Mux0~9_combout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux0~11_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux0~12_combout )))) ) ) )

	.dataa(!\tpg|Mux0~12_combout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|Mux0~11_combout ),
	.datae(!\tpg|Mux0~10_combout ),
	.dataf(!\tpg|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~13 .extended_lut = "off";
defparam \tpg|Mux0~13 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \tpg|Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N21
cyclonev_lcell_comb \tpg|Mux0~2 (
// Equation(s):
// \tpg|Mux0~2_combout  = ( \tpg|piece_rom_addr[12]~2_combout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ( (((\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout  & 
// \tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout )) # (\tpg|LessThan5~0_combout )) # (\tpg|LessThan4~0_combout ) ) ) ) # ( !\tpg|piece_rom_addr[12]~2_combout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] ) )

	.dataa(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout ),
	.datac(!\tpg|LessThan4~0_combout ),
	.datad(!\tpg|LessThan5~0_combout ),
	.datae(!\tpg|piece_rom_addr[12]~2_combout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~2 .extended_lut = "off";
defparam \tpg|Mux0~2 .lut_mask = 64'hFFFF1FFF00000000;
defparam \tpg|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N3
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout  = ( !\tpg|Add1~13_sumout  & ( (!\tpg|Add1~5_sumout  & (!\tpg|Add1~9_sumout  & !\tpg|Add1~1_sumout )) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(gnd),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .lut_mask = 64'h8800880000000000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N42
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout  = (\tpg|Add1~21_sumout  & (!\tpg|Add1~17_sumout  & \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ))

	.dataa(!\tpg|Add1~21_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1 .lut_mask = 64'h0404040404040404;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .mem_init2 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N42
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0_combout  = ( !\tpg|Add1~9_sumout  & ( (!\tpg|Add1~13_sumout  & (!\tpg|Add1~5_sumout  & \tpg|Add1~1_sumout )) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0 .lut_mask = 64'h0808080800000000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N54
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3] = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0_combout  & ( (\tpg|Add1~17_sumout  & \tpg|Add1~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .lut_mask = 64'h0000000003030303;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .mem_init2 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793 .mem_init0 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N45
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout  = (\tpg|Add1~21_sumout  & (\tpg|Add1~17_sumout  & \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ))

	.dataa(!\tpg|Add1~21_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(gnd),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .lut_mask = 64'h0011001100110011;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .mem_init1 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N30
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3] = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0_combout  & ( (!\tpg|Add1~17_sumout  & \tpg|Add1~21_sumout ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .lut_mask = 64'h0000000022222222;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .mem_init3 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281 .mem_init0 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N6
cyclonev_lcell_comb \tpg|Mux0~5 (
// Equation(s):
// \tpg|Mux0~5_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025~portadataout 
// ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793~portadataout )))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025~portadataout  & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793~portadataout )))) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025~portadataout 
// ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793~portadataout 
// )))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025~portadataout  & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793~portadataout )))) ) 
// ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1025~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1793~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1537~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1281~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~5 .extended_lut = "off";
defparam \tpg|Mux0~5 .lut_mask = 64'h40434C4F70737C7F;
defparam \tpg|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N33
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3] = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0_combout  & ( (!\tpg|Add1~17_sumout  & !\tpg|Add1~21_sumout ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .lut_mask = 64'h0000000088888888;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init1 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N36
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3] = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0_combout  & ( (\tpg|Add1~17_sumout  & !\tpg|Add1~21_sumout ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .lut_mask = 64'h0000000044444444;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init3 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init1 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N6
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout  = (!\tpg|Add1~21_sumout  & (\tpg|Add1~17_sumout  & \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ))

	.dataa(!\tpg|Add1~21_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 .lut_mask = 64'h0202020202020202;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .mem_init2 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513 .mem_init0 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N9
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3] = (!\tpg|Add1~21_sumout  & (!\tpg|Add1~17_sumout  & \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ))

	.dataa(!\tpg|Add1~21_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(gnd),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] .lut_mask = 64'h0088008800880088;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N12
cyclonev_lcell_comb \tpg|Mux0~4 (
// Equation(s):
// \tpg|Mux0~4_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513~portadataout 
// ) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513~portadataout ) 
// ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a513~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~4 .extended_lut = "off";
defparam \tpg|Mux0~4 .lut_mask = 64'h000F5353F0FF5353;
defparam \tpg|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N0
cyclonev_lcell_comb \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0 (
// Equation(s):
// \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout  = ( !\tpg|Add1~13_sumout  & ( (!\tpg|Add1~5_sumout  & \tpg|Add1~9_sumout ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0 .extended_lut = "off";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N18
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3] = (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout  & (\tpg|Add1~17_sumout  & (!\tpg|Add1~1_sumout  & \tpg|Add1~21_sumout )))

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .lut_mask = 64'h0010001000100010;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .mem_init2 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N15
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3] = ( \tpg|Add1~21_sumout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout  & (\tpg|Add1~17_sumout  & \tpg|Add1~1_sumout )) 
// ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout ),
	.datab(gnd),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .lut_mask = 64'h0000000000050005;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y52_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .mem_init3 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841 .mem_init0 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N30
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3] = (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout  & (!\tpg|Add1~17_sumout  & (\tpg|Add1~1_sumout  & \tpg|Add1~21_sumout )))

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .lut_mask = 64'h0004000400040004;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .mem_init3 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF3FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDDE7E7FFBF7CFCF9FE3F1FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDDEFFBFFBDFF7BFEF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .mem_init1 = "DFFF7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDDF01FFFBB83BD077B80FBFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE3FFF6FFBB7EDFFFB77F97FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC007FFB6FEDFFDB6FFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFDFFF7FB6FFFFFFB6FFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFD807FFB6FFFFFDB7001FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFDBF6FDBF7EDFFDBFFFEFFFFFFFF0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N36
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3] = (!\tpg|Add1~1_sumout  & (!\tpg|Add1~17_sumout  & (\tpg|Add1~21_sumout  & \tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout )))

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .lut_mask = 64'h0008000800080008;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE9FDEEF3BB3DDEFBF9FFF7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDDEF3DDFBDE7BDCF7E033FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDDF3FBD9BEFF7DFEFFFFBFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .mem_init2 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFE3FC0FC63F81FE03FEFFB7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8077FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFEFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F9FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073 .mem_init0 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N24
cyclonev_lcell_comb \tpg|Mux0~7 (
// Equation(s):
// \tpg|Mux0~7_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585~portadataout )) 
// # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841~portadataout )))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841~portadataout ))))) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841~portadataout ))))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841~portadataout ))))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3585~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3841~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3329~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3073~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~7 .extended_lut = "off";
defparam \tpg|Mux0~7 .lut_mask = 64'h110511AFBB05BBAF;
defparam \tpg|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N24
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3] = ( \tpg|Add1~1_sumout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout  & (!\tpg|Add1~17_sumout  & !\tpg|Add1~21_sumout 
// )) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .lut_mask = 64'h0000000040404040;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .mem_init3 = "FFFFFFEFFFFBFFF7FFBEFFEDFFEFFEDDDFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEFFFFFCFF9FF7EFFEDFDFFFEDDDFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEFBFFD61FE78FE1FE1FE7C7EDDDFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEE5FFFFFFFFFFFFFFFFFFFFEDF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .mem_init2 = "E7F77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFEDEFC0F7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEFCFFFFFFFFFFFFFFFFFFFFEDF7FFF7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEE3FFFFFFFFFFFFFFFFFFFFEDFDFFF7FFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFEDFF800FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N21
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = ( !\tpg|Add1~1_sumout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout  & (!\tpg|Add1~17_sumout  & !\tpg|Add1~21_sumout 
// )) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(gnd),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 64'h4400440000000000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .mem_init3 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .mem_init1 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N33
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3] = ( !\tpg|Add1~1_sumout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout  & (\tpg|Add1~17_sumout  & !\tpg|Add1~21_sumout 
// )) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(gnd),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .lut_mask = 64'h1100110000000000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .mem_init3 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF8FFEFFFFFFF3FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFEFFEFFFEFF9F8FEF18FEF3F7EDFFFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFEFFEFFFEFF7FF7EEFF7EFFFDEDFFFF77FFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFEFFEFFFEFF70FBEFFFBEFE3FEDFFFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF0E1FFFEFF9F9DEF33FEF3EEEDFFFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEFFFFFEFFFFEEEEFDDEEFFEEDFFFF77FFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEFFFFFEFE000EEFFFDEE7EEEDFCFFF7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEFFFFFEFDFFFEEFFEDEFF7DEDFBFFF7FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEFFFFFEFFFFFEEFFEDEFFFBEDFFFFF7FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561 .mem_init0 = "0000000000000000000000000000FFFFFFFFFFEFFFFFEFFC00EEFFEDEE007EDEF7F77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEFFFFFDFEFFEFEFFEDFEFFFEDFDFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEFFFFE7FFE7BDEFFEDF73E3EDDDFF77FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N27
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3] = ( \tpg|Add1~1_sumout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout  & (\tpg|Add1~17_sumout  & !\tpg|Add1~21_sumout 
// )) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode590w[2]~0_combout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(gnd),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .lut_mask = 64'h0000000011001100;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .mem_init1 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE7E7FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF73E3FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N18
cyclonev_lcell_comb \tpg|Mux0~6 (
// Equation(s):
// \tpg|Mux0~6_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817~portadataout  & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305~portadataout )) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561~portadataout ) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305~portadataout )) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2305~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2049~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2561~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2817~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~6 .extended_lut = "off";
defparam \tpg|Mux0~6 .lut_mask = 64'h353500F035350FFF;
defparam \tpg|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N30
cyclonev_lcell_comb \tpg|Mux0~8 (
// Equation(s):
// \tpg|Mux0~8_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \tpg|Mux0~7_combout  ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \tpg|Mux0~6_combout  ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \tpg|Mux0~5_combout  ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \tpg|Mux0~4_combout  ) ) )

	.dataa(!\tpg|Mux0~5_combout ),
	.datab(!\tpg|Mux0~4_combout ),
	.datac(!\tpg|Mux0~7_combout ),
	.datad(!\tpg|Mux0~6_combout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~8 .extended_lut = "off";
defparam \tpg|Mux0~8 .lut_mask = 64'h3333555500FF0F0F;
defparam \tpg|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N12
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout  = ( !\tpg|Add1~5_sumout  & ( (\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0 .lut_mask = 64'h0F000F0000000000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N9
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3] = ( !\tpg|Add1~17_sumout  & ( (\tpg|Add1~1_sumout  & (\tpg|Add1~21_sumout  & \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout 
// )) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(gnd),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .lut_mask = 64'h0011001100000000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_address_width = 12;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_data_width = 2;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_last_address = 4095;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_b_address_width = 12;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .port_b_data_width = 2;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .mem_init3 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .mem_init2 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .mem_init1 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473 .mem_init0 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N48
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3] = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout  & ( (!\tpg|Add1~1_sumout  & (!\tpg|Add1~17_sumout  & \tpg|Add1~21_sumout 
// )) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .lut_mask = 64'h0000000008080808;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N18
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473~portadataout ))) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473~portadataout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) )

	.dataa(gnd),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9473~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9217~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0 .lut_mask = 64'h000003000000CF00;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N51
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3] = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout  & ( (\tpg|Add1~1_sumout  & (\tpg|Add1~17_sumout  & !\tpg|Add1~21_sumout 
// )) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(gnd),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .lut_mask = 64'h0000000011001100;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .mem_init3 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961 .mem_init0 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N57
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3] = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout  & ( (!\tpg|Add1~1_sumout  & (\tpg|Add1~17_sumout  & !\tpg|Add1~21_sumout 
// )) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(gnd),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .lut_mask = 64'h0000000022002200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y42_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .mem_init2 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N39
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3] = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout  & ( (\tpg|Add1~1_sumout  & (!\tpg|Add1~17_sumout  & !\tpg|Add1~21_sumout 
// )) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(gnd),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .lut_mask = 64'h0000000044004400;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .mem_init3 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .mem_init1 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N54
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3] = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout  & ( (!\tpg|Add1~17_sumout  & (!\tpg|Add1~1_sumout  & !\tpg|Add1~21_sumout 
// )) ) )

	.dataa(gnd),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .lut_mask = 64'h00000000C000C000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_first_bit_number = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .mem_init2 = "0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193 .mem_init0 = "FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N0
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961~portadataout )))) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961~portadataout )))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961~portadataout )))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8961~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8705~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8449~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8193~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N24
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [4] & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1_combout ) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2 .lut_mask = 64'h4C4C444400000000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N42
cyclonev_lcell_comb \tpg|Mux0~14 (
// Equation(s):
// \tpg|Mux0~14_combout  = ( \tpg|Mux0~8_combout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout  & ( (!\tpg|Mux0~1_combout  & 
// ((!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ) # ((\tpg|Mux0~2_combout )))) # (\tpg|Mux0~1_combout  & (((!\tpg|Mux0~2_combout ) # (\tpg|Mux0~13_combout )))) ) ) ) # ( !\tpg|Mux0~8_combout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout  & ( (!\tpg|Mux0~1_combout  & (!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout  & ((!\tpg|Mux0~2_combout )))) # 
// (\tpg|Mux0~1_combout  & (((!\tpg|Mux0~2_combout ) # (\tpg|Mux0~13_combout )))) ) ) ) # ( \tpg|Mux0~8_combout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout  & ( (!\tpg|Mux0~1_combout  & 
// ((!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ) # ((\tpg|Mux0~2_combout )))) # (\tpg|Mux0~1_combout  & (((\tpg|Mux0~13_combout  & \tpg|Mux0~2_combout )))) ) ) ) # ( !\tpg|Mux0~8_combout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout  & ( (!\tpg|Mux0~1_combout  & (!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout  & ((!\tpg|Mux0~2_combout )))) # 
// (\tpg|Mux0~1_combout  & (((\tpg|Mux0~13_combout  & \tpg|Mux0~2_combout )))) ) ) )

	.dataa(!\tpg|Mux0~1_combout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.datac(!\tpg|Mux0~13_combout ),
	.datad(!\tpg|Mux0~2_combout ),
	.datae(!\tpg|Mux0~8_combout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~14 .extended_lut = "off";
defparam \tpg|Mux0~14 .lut_mask = 64'h880588AFDD05DDAF;
defparam \tpg|Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N54
cyclonev_lcell_comb \tpg|Mux0~3 (
// Equation(s):
// \tpg|Mux0~3_combout  = ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~3 .extended_lut = "off";
defparam \tpg|Mux0~3 .lut_mask = 64'hC0C0C0C000000000;
defparam \tpg|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y39_N30
cyclonev_lcell_comb \tpg|Mux0~16 (
// Equation(s):
// \tpg|Mux0~16_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout )) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout )) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout 
// ) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~16 .extended_lut = "off";
defparam \tpg|Mux0~16 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \tpg|Mux0~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .mem_init3 = "00000000000000000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .mem_init2 = "000000000000007FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E00000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y39_N6
cyclonev_lcell_comb \tpg|Mux0~18 (
// Equation(s):
// \tpg|Mux0~18_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~18 .extended_lut = "off";
defparam \tpg|Mux0~18 .lut_mask = 64'h0C3F44440C3F7777;
defparam \tpg|Mux0~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N54
cyclonev_lcell_comb \tpg|Mux0~17 (
// Equation(s):
// \tpg|Mux0~17_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ))) 
// # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout )) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout )) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~17 .extended_lut = "off";
defparam \tpg|Mux0~17 .lut_mask = 64'h35353535000FF0FF;
defparam \tpg|Mux0~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N18
cyclonev_lcell_comb \tpg|Mux0~15 (
// Equation(s):
// \tpg|Mux0~15_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout 
// )) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout 
// )) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~15 .extended_lut = "off";
defparam \tpg|Mux0~15 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \tpg|Mux0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y39_N15
cyclonev_lcell_comb \tpg|Mux0~19 (
// Equation(s):
// \tpg|Mux0~19_combout  = ( \tpg|Mux0~17_combout  & ( \tpg|Mux0~15_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (\tpg|Mux0~16_combout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|Mux0~18_combout )))) ) ) ) # ( !\tpg|Mux0~17_combout  & ( \tpg|Mux0~15_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|Mux0~16_combout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|Mux0~18_combout ))))) ) ) ) # ( \tpg|Mux0~17_combout  & ( !\tpg|Mux0~15_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|Mux0~16_combout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|Mux0~18_combout ))))) ) ) ) 
// # ( !\tpg|Mux0~17_combout  & ( !\tpg|Mux0~15_combout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|Mux0~16_combout 
// )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|Mux0~18_combout ))))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|Mux0~16_combout ),
	.datac(!\tpg|Mux0~18_combout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datae(!\tpg|Mux0~17_combout ),
	.dataf(!\tpg|Mux0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~19 .extended_lut = "off";
defparam \tpg|Mux0~19 .lut_mask = 64'h110511AFBB05BBAF;
defparam \tpg|Mux0~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000001FC1FFF800001FFFFFF8000003FFFFC00000000003FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC3FFF800001FFFFFF8000003FFFFC00000000000FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F83FFF000003FFFFFFC000003FFFFC000000000003F800000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .mem_init2 = "000000000000000000000000000000000787FFE000003FFFFFFC000003FFFFC0000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000707FFE000003FFFFFFC000003FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000307FFC000007FFFFFFE000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .mem_init1 = "000FFF8000007FFFFFFE000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000FFFFFFFF000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000000FFFFFFFF00000FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8000001FFFFFFFF80000FFFFFF0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF0000001FFFFFFFF80000FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E0000001FFFFFFFF80001FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000003FFFFFFFFC0003FFFFFFC00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFFFFFE0000007FFE00000003FFFFC0000001FFFF80007FFFFFFFFF000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFFFFFC000000FFFF00000003FFFFC0000001FFFF800078FFFFFFFE000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFFFFFC000000FFFF00000003FFFFC0000001FFFF800000FFFFFFFE000007FF00000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .mem_init2 = "00000000000000000000000000000000000000000000FFE000000FFFFFFC000000FFFF00000003FFFFC0000001FFFF800003FFFFFFFC000007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE000000FFFFFFC000000FFFF00000003FFFFC0000001FFFF800007FFFFFFF8000007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE000000FFFFFFC000000FFFF00000003FFFFC0000001FFFF80000FFFFFFFF0000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .mem_init1 = "0000000000007FE000000FFFFFFC000000FFFF00000003FFFFC0000001FFFF80001FFFFFFFF0000007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE000000FFFFFFC000001FFFF00000003FFFFC0000001FFFF80003FFFFFFFE0000007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF00000FFFFFFC000001FFFF80000003FFFFC0000001FFFF80007FFFFFFFC00000FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF80000FFFFFFC0000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .mem_init0 = "01FFFF80000003FFFFC0000001FFFF80007FFFFFFF800001FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0000FFFFFFC000001FFFF80000003FFFFC0000001FFFF8000FFFFFFFF000003FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF00000FFFFFFC000001FFFF80000003FFFFC0000001FFFF8000FFFFFFFF000000FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFC00000FFFFFFC000003FFFFC0000003FFFFC0000001FFFF80";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .mem_init3 = "FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFC0FFFFFFFFFFFF03FFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFE0FFFFFFFFFFFF07FFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF07FFFFFFFFFFE0FFFFFFFFFFFFC0000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF07FFFFFFFFFFE0FFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF83FFFFFFFFFFC1FFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFC3FFFFFFFFFFC3FFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .mem_init1 = "000000000000000000000000000000000000000000000000003FFFFFFFFFC1FFFFFFFFFFFC1FFFFFFFFFF83FFFFFFFFFFFF83FFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFE0FFFFFFFFFFFC1FFFFFFFFFF83FFFFFFFFFFFF07FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF07FFFFFFFFFFC1FFFFFFFFFF83FFFFFFFFFFFE07FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .mem_init0 = "0000000000000000007FFFFFFFFFF83FFFFFFFFFFC07FFFFFFFFE03FFFFFFFFFFFC0FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF81FFFFFFFFFF803FFFFFFFFC07FFFFFFFFFFF81FFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFC0FFFFFFFFFF001FFFFFFFF80FFFFFFFFFFFF03FFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE07";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N12
cyclonev_lcell_comb \tpg|Mux0~23 (
// Equation(s):
// \tpg|Mux0~23_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout  & ( 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout )))) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout  & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout  & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout ) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout  & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout ))))) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~23 .extended_lut = "off";
defparam \tpg|Mux0~23 .lut_mask = 64'h407043734C7C4F7F;
defparam \tpg|Mux0~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .mem_init3 = "01FFFF8000000FFFFFF0000003FFFFC0000FFFFFFFFFFFF0FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF80000FFFFFFC000001FFFF8000000FFFFFF0000003FFFFC0000FFFFFFFFFFFF0FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF800007FFFFFC000003FFFFC000000FFFFFF0000003FFFFC0000FFFFFFFFFFFF0FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF80000FFFFFFC000003FFFFC000000FFFFFF0000003FFFFC0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .mem_init2 = "001FBFFFFFFFFFE0FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF80007FFFFFFF800003FFFFC000000FFFFFF8000007FFFFE0001F3FFFFFFFFFC1FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF00007FFFFFFFC00003FFFFC00003FFFFFFFFE00007FFFFE0001F3FFFFFFFFF80FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF0003FFFFFFFFF00007FFFFE0000FFFFFFFFFF00007FFFFE0001E7FFFFFFFFF00FFFFF00000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE0003FFFFFFFFF00007FFFFE0000FFFFFFFFFF00007FFFFE0001E7FFFFFFFFE007FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0003FFFFFFFFF0000FFFFFF0000FFFFFFFFFF00007FFFFE0000E7FFFFFFFFC003FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC0003FFFFFFFFF0000FFFFFF00007FFFFFFFFE0000FFFFFF0000C7FFFFFFFF8003FFFC0000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .mem_init0 = "00000000000000000000000000000000000000000001FFF00003FFFFFFFFF0001FFFFFF80000FFFFFFFF0003FFFFFFFFC0047FFFFFFFF8000FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00003FFFFFFFFF0001FFFFFF80000FFFFFFFF0003FFFFFFFFC0007FFFFFFFF00003FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000003FFFFFFFFF0001FFFFFF80000FFFFFFFF0003FFFFFFFFC0007FFFFFFFE00000700000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .mem_init2 = "0000000000000000000000000000000000000000FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .mem_init1 = "000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF00000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF8000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0000000007E00000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000003C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC0000000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0000000007E0000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0000000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0000000003C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .mem_init0 = "00000000000000000000000000000000000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081FF81800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .mem_init3 = "000000003FFFFFFFFF03FFFFFFFFF0000FFFFFE000001FFFFFF800007FFFFFFE000FFFFFFFFFE07FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF83FFFFFFFFF00007FFFFE000001FFFFFF800007FFFFFFE000FFFFFFFFFE0FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF81FFFFFFFFE00007FFFFE000001FFFFFF800007FFFFFFE0007FFFFFFFFC1FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF81FFFFFFFFE000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .mem_init2 = "07FFFFC000001FFFFFF800003FFFFFFC0007FFFFFFFFC1FFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF00FFFFFFFFC00003FFFFC000000FFFFFF000003FFFFFFC0003FFFFFFFF80FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE007FFFFFFF800003FFFFC000000FFFFFF000003FFFFFFC0003FFFFFFFF807FFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFF8003FFFFFFF000003FFFF8000000FFFFFF000001FFFFFF8";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .mem_init1 = "0003FFFFFFFF803FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF0007FFFFFFF800001FFFF8000000FFFFFF000001FFFFFF80003FFFFFFFF800FFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE000FFFFFFFFC00001FFFF8000000FFFFFF000001FFFFFF80000FFFFFFFE0007FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE0007FFFFFFFC00001FFFF8000000FFFFFF000001FFFFFF800003FFFFFFC0007FFFFFE0000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFC0007FFFFFFF800001FFFF80000007FFFFE000000FFFFFF000003FFFFFF80003FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0003FFFFFFF000000FFFF00000007FFFFE000000FFFFFF000003FFFFFF80003FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0003FFFFFFF000000FFFF00000007FFFFE000000FFFFFF00003FFFFFFFF8003FFFFFC000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \tpg|Mux0~21 (
// Equation(s):
// \tpg|Mux0~21_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697~portadataout ))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout  & ( 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697~portadataout ))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout ) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a505~portadataout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a697~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~21 .extended_lut = "off";
defparam \tpg|Mux0~21 .lut_mask = 64'h00F053530FFF5353;
defparam \tpg|Mux0~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .mem_init3 = "00000000000000000003FFFFFFFFF0003FFFFFFC00007FFFFFFE0001FFFFFFFF80003CFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF0003FFFFFFC00000FFFFFF000007FFFFFFE00003CFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF07F0003FFFFFFC000007FFFFF000007FFFFFFE00003CFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF07F000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .mem_init2 = "3FFE3FFE000007FFFFF000003FFFFFFE00003CFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF07F0007FFC3FFE000007FFFFF0000007FFFFE000003CFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF07F0007FFC3FFE000007FFFFF0000007FFFFE000001C7FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF07F0007FF83FFE00000FFFFFF0000007FFFFE0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .mem_init1 = "00000C7FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF07F0007FF87FFE00000FFFFFF0000007FFFFE00000007FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF07FFE00000FFFFFF8000007FFFFE00000003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF0FFFE00001FFFFFF8000007FFFFE00000003FFFF000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE0FFFE00000FFFFFF0000007FFFFE00000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE1FFFC00000FFFFFF000000FFFFFF000000003FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE1FFFC00000FFFFFF8000007FFFFE0000000001FFE0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .mem_init3 = "0000000000000F9FF9F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F1FF8F80000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000081FF81800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .mem_init3 = "0000000000000000000000000000000000000000001FFFFF80003FFFFFFF000000FFFF00000007FFFFE000000FFFFFE00003FFFFFFFFC001FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE00003FFFFFFF000000FFFF00000007FFFFE0000007FFFFE00007FFFFFFFFC0007FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFC00001FFFFFFF000000FFFF00000007FFFFE0000007FFFFE00007FFFFFFFFE0003FFFE000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .mem_init2 = "000000000003FFFC00001FFFFFFE000000FFFF00000007FFFFE0000007FFFFE000007FFFFFFFE0003FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF800001FFFFFFE000000FFFE00000007FFFFE0000007FFFFE00001FFFFFFFFF0001FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF800001FFFFFFE0000007FFE00000003FFFFC0000007FFFFE00007FFFFFFFFF0001FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF800001FFFFFFE0000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .mem_init1 = "007FFE00000003FFFFC0000003FFFFC0000FFFFFFFFFE0001FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF000001FFFFFFE0000007FFE00000003FFFFC0000003FFFFC0001FFFFFFFFFE0000FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF000001FFFFFFE0000007FFE00000003FFFFC0000003FFFFC0001FFFFFFFFFC0000FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFFFFFE0000007FFE00000003FFFFC0000003FFFFC0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .mem_init0 = "003FFFFFFFFFC0000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFFFFFE0000007FFE00000003FFFFC0000003FFFFC0003FFFFFFFFFC0000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000001FFFFFFE0000007FFE00000003FFFFC0000003FFFFC0003FFFFFFFFF800007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFFFFFE0000007FFE00000003FFFFC0000003FFFF80003FFFFFFFFF000007FF000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000007FFFFFFFE1FFFFFFFFFFFFFFFF87FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE0FFFFFFFFFFFFFFFF07FFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFE0FFFFFFFFFFFFFFFF07FFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .mem_init1 = "000000000000000000000000000003FFFFFFFFF07FFFFFFFFFFFFFFE0FFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF83FFFFFFFFFFFFFFC1FFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF81FFFFFFFFFFFFFF81FFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .mem_init0 = "FFFFFFFC0FFFFFFFFFFFFFF03FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFE07FFFFFFFFFFFFE07FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF03FFFFFFFFFFFFC0FFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFF81FFFFFFFFFFFF81FFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N12
cyclonev_lcell_comb \tpg|Mux0~20 (
// Equation(s):
// \tpg|Mux0~20_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481~portadataout ) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481~portadataout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout ))) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout ))) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a481~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a385~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~20 .extended_lut = "off";
defparam \tpg|Mux0~20 .lut_mask = 64'h0C3F0C3F44447777;
defparam \tpg|Mux0~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000003FFFFFFFFC0003FFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E0000007FFFFFFFFE0007FFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000007FFFFFFFFE000FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000018000000FFFFFFFFFF001FFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF003FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF00FBFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .mem_init1 = "0000000000000000000000000000000000000000001FFFFFFFFFF8000FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFF80007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFC0007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .mem_init0 = "00000000003FFFFFFFFFFC0003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFC0003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF80001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000FFFF00";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .mem_init3 = "00FFFFFFFE0000003FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF000000FFFFFFC0000FFFFFFFF000003FFFFC0000001FFFF8000FF9FFFFC0000000FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC000000FFFFFFC0000FFFFFFFF000003FFFFC0000001FFFF8000FF3FFFF800000003FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC000000FFFFFFC0000FFFFFFFF000003FFFFE0000001FFFF8000FE7FFFF000380003FE000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000FFFFFFC00007FFFFFFE000003FFFFE0000001FFFF8000F8FFFFE000FC000FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF800000FFFFFFC00001FFFFFF8000003FFFFE0000001FFFF8000F0FFFFE000FC001FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFC000007FFFFFC00001FFFFFF8000007FFFFE0000001FFFF8000E1FFFFC001FC003FFFE0000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .mem_init1 = "0000000000000000000000000000000000000000000FFFFE000007FFFFFC00000FFFFFF8000007FFFFE0000001FFFF8000C1FFFFC003F8E07FFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000007FFFFFC000001FFFF80000007FFFFE0000001FFFF800083FFFFC007FFE0FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF000007FFFFFC000001FFFF80000007FFFFE0000001FFFF800003FFFFE01FFFE0FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .mem_init0 = "00000000001FFFFF800007FFFFFC000001FFFF80000007FFFFE0000003FFFFC00007FFFFFFFFFFE0FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF80000FFFFFFC000001FFFF80000007FFFFE0000003FFFFC00007FFFFFFFFFFE0FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF80000FFFFFFE000001FFFF80000007FFFFE0000003FFFFC0000FFFFFFFFFFFF0FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF80001FFFFFFE0000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .mem_init3 = "FFFFFFFFE001FFFFFFFF807FFFFFFFFFFE07FFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF07FFFFFFFFE001FFFFFFFF807FFFFFFFFFFE0FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFF83FFFFFFFFC000FFFFFFFF003FFFFFFFFFFC1FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFC1FFFFFFFFC000FFFFFFFF001FFFFFFFFF";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .mem_init2 = "F83FFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFC1FFFFFFFF8000FFFFFFFF001FFFFFFFFFF83FFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFF0FFFFFFFFFFFFC1FFFFFFFF80007FFFFFFE000FFFFFFFFFF07FFFFFFFFFFF07FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF0FFFFFFFFFFFFC1FFFFFFFF80007FFFFFFE000FFFFFFFFFF0FFFFFFFFFFFF0FFFFFFFFC00000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF07FFFFFFFFFFFC07FFFFFFE00007FFFFFFE0007FFFFFFFFE0FFFFFFFFFFFF0FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF07FFFFFFFFFFF803FFFFFFC00007FFFFFFE0007FFFFFFFFE0FFFFFFFFFFFE0FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF83FFFFFFFFFFF001FFFFFF800003FFFFFFC0007FFFFFFFFE0FFFFFFFFFFFE0FFFFFFFF00000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .mem_init0 = "000000000000000000000000000000000000000007FFFFFFF81FFFFFFFFFFE001FFFFFF800003FFFFFFC0001FFFFFFFF807FFFFFFFFFFC1FFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFC0FFFFFFFFFFC001FFFFFF000003FFFFFFC0000FFFFFFFF003FFFFFFFFFF83FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE07FFFFFFFFF8000FFFFFF000003FFFFFFC0000FFFFFFFF001FFFFFFFFFF03FFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N6
cyclonev_lcell_comb \tpg|Mux0~22 (
// Equation(s):
// \tpg|Mux0~22_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout  & ( 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout  & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout ) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout  & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout )))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout  & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout ))))) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~22 .extended_lut = "off";
defparam \tpg|Mux0~22 .lut_mask = 64'h40704C7C43734F7F;
defparam \tpg|Mux0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \tpg|Mux0~24 (
// Equation(s):
// \tpg|Mux0~24_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|Mux0~22_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|Mux0~23_combout ) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|Mux0~22_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux0~20_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux0~21_combout )) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\tpg|Mux0~22_combout  & ( (\tpg|Mux0~23_combout  & 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\tpg|Mux0~22_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux0~20_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux0~21_combout )) ) ) )

	.dataa(!\tpg|Mux0~23_combout ),
	.datab(!\tpg|Mux0~21_combout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|Mux0~20_combout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|Mux0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~24 .extended_lut = "off";
defparam \tpg|Mux0~24 .lut_mask = 64'h03F3050503F3F5F5;
defparam \tpg|Mux0~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .mem_init2 = "00000000000000000000000000000000000000000000000000000000012000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000240000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .mem_init1 = "0000000000000000000000000640000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000068000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D800000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001300000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N15
cyclonev_lcell_comb \tpg|Mux0~37 (
// Equation(s):
// \tpg|Mux0~37_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout  & ( 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout ))))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout ))))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout ))))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a577~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a625~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a601~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a649~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~37 .extended_lut = "off";
defparam \tpg|Mux0~37 .lut_mask = 64'h202A707A252F757F;
defparam \tpg|Mux0~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N18
cyclonev_lcell_comb \tpg|Mux0~38 (
// Equation(s):
// \tpg|Mux0~38_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout ))) ) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout ) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout ) ) ) 
// )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a697~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a745~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a721~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a673~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~38 .extended_lut = "off";
defparam \tpg|Mux0~38 .lut_mask = 64'h0033CCFF47474747;
defparam \tpg|Mux0~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .mem_init3 = "0000C0C9FFE07FFFFFF800FFFFFFFFFCC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000189DBFF801FFFFFF801FFFFFFFFFCC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001819BFF001FFFFFF001FFFFFFFFF9C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000311B7FE001FFFFFF001FFFFFFFFFB";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .mem_init2 = "C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000243B7FE003FFFFFF003FFFFFFFFF3C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E37FFE003FFFFFE003FFFFFFFFF7C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007876FFC003FFFFFE007FFFFFFFFE7C0000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C7FFFC007FFFFFC007FFFFFFFFEF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F4EFFFC007FFFFFC00FFFFFFFFFEF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F1FFFF8007FFFFFC00FFFFFFFFFDF8000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000001E9FFFF800FFFFFF800FFFFFFFFFFF40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3FFFF800FFFFFF801FFFFFFFFFFF40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003D3FFFF001FFFFFF001FFFFFFFFFFEC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .mem_init3 = "00000000000000000000000000000000003E7FFFF001FFFFFF003FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007A7FFFE001FFFFFF003FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007EFFFFE003FFFFFE003FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .mem_init2 = "0074FFFFE003FFFFFE007FFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FCFFFFC007FFFFFC007FFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F9FFFFC007FFFFFC00FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F9FFFFC007FFFFFC00FFFFFFFFFFFF";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .mem_init1 = "C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3FFFFE00FFFFFF801FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F3FFFFE00FFFFFF801FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F7FFFFF00FFFFFF001FFFFFFFFFFFFC0000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E7FFFFF01FFFFFF003FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EFFFFFF81FFFFFF003FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003CFFFFFF81FFFFFE007FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000360040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E0080000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .mem_init1 = "00000000000000000000000000000000000000000000000000000000FC03000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F802000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F802000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553 .mem_init0 = "000000000000000000000001F806000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007DCCC00000003F01C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021079DDFE0000007F01C0000";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000404FB99FEE000007E03800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000420F2BBFEF80000FE03800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008809F733FFFC0000FC078000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000819FF37FFFE0000FC0700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011D813FF77FFFF0001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000819037FE7FFFFF0001FC00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000121B027FEFFFFFF8003F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000303236FFDFFFFFF8003F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000243666FFDFFFFFF8003F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529 .mem_init0 = "0000000000000000000000000000000000006464ECFFBFFFFFF8007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C64DDFFFFFFFFF8007FFFBC9E88000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C8EDDDFFFFFFFFF800FFFFFFFFFE40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N36
cyclonev_lcell_comb \tpg|Mux0~36 (
// Equation(s):
// \tpg|Mux0~36_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481~portadataout ) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a505~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a481~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a553~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a529~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~36 .extended_lut = "off";
defparam \tpg|Mux0~36 .lut_mask = 64'h0C0C44773F3F4477;
defparam \tpg|Mux0~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .mem_init3 = "000000000000FFF800000000000000000000000000000000000000000000000000000000001F018000000000000000000001FFFFFFFFC00001FFFFFFC0FFFFFFC0000000000000000000000000000000000000000001F01800000000000000000000000000000000000000000000000000000000001E000000000000000000000001FFFFFFFFE00001FFFFFFC0FFFFFFC0000000000000000000000000000000000000000001E00000000000000000000000000000000000000000000000000000000000001C0000000000000000000000007FFFFFFFF00003FFFFFF80FFFFFFC0000000000000000000000000000000000000000001C0000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .mem_init2 = "0001F01C0FF0073FC0F01FFF8003FFF80001C07FC01CFC01CFF03C0000E0000000003FFFFFFFF80003FFFFFF80FFFFFFC000007FC00701C3801C00F03C0003FFC0001C07FC01CFC01CFF03C0000E00000000F81C3FFC07FFE0F07FFF8003FFF80001C1FFF01FFF01FFF83C0000E0000000001FFFFFFFF80003FFFFFF00FFFFFFC00001FFF00701C3801C00F87C0003FFC0001C1FFF01FFF01FFF83C0000E000000007C1C3FFE07FFF0F0FFFF8003FFF80001C0FFF81FFF01FFFC3C0000E0000000001FFFFFFFFC0007FFFFFF00FFFFFFC00000FFF80701C3801C01F87E0003FFC0001C0FFF81FFF01FFFC3C0000E000000003E3C101F07C0F0F0F003800001F8";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .mem_init1 = "0001C0007C1F0F81F03C3C0000E0000000000FFFFFFFFE0007FFFFFE00FFFFFFE00000007C0701C3801C01FC7E00003C00001C0007C1F0F81F03C3C0000E000000001F7C000F070070F1E003800003F00001C0003C1C0781C01C3C0000E00000000003FFFFFFFE000FFFFFFE00FFFFFFE00000003C0701C3801C01DCEF00003C00001C0003C1C0781C01C3C0000E000000000FFC00078780F0F1E00380000FC00001C0003E1C03C1E03C3C03FFE00000000001FFFFFFFF000FFFFFFE00FFFFFFE00000003E0701C3801C03DCE700003C00001C0003E1C03C1E03C3C03FFE0000000007FC000787FFF0F1E00380001F800001C3FFFE1C03C1FFFC3C0FFFE00000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433 .mem_init0 = "000000FFFFFFFF001FFFFFFC00FFFFFFE00003FFFE0701C3801C038FE780003C00001C3FFFE1C03C1FFFC3C0FFFE0000000003FC000787FFE0F0F00380003E000001C3FFFE1C03C1FFF83C1FFFE00000000000FFFFFFFF001FFFFFFC00FFFFFFE00003FFFE0701C3801C078FC780003C00001C3FFFE1C03C1FFF83C1FFFE0000000007DC0007873F80F0FFFF80007C000003C3C01C1C03C1CFE03C3E00E000000000007FFFFFFF003FFFFFF800FFFFFFE00003C01E0701C3C01C078FC380003C00003C3C01C1C03C1CFE03C3E00E000000000F9C000F078000F07FFF8000F0000007C3C03C1C03C1E0003C3C00E000000002003FFFFFFF003FFFFFF800FFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .mem_init3 = "FFFF003FFFFFF00FFFFFFE00007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006FFFFF003FFFFFE00FFFFFFE00007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CFFFFF007FFFFFE00FFFFFFE00007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DFFFFE007FFFFFC01FFFFFFC00007FFFFF";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .mem_init2 = "E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009DFFFE00FFFFFFC01FFFFFFC00007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B9FFFE01FFFFFF803FFFFFF800007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013BFFFE03FFFFFF803FFFFFF800007FFFFEE0000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000173FFFF8FFFFFFF807FFFFFF800007FFFFEE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000377FFFFFFFFFFFF007FFFFFF000007FFFFCC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000277FFFFFFFFFFFF00FFFFFFF000007FFFFC4000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000EDFFFFFFFFFFFE00FFFFFFE000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EBFFFFFFFFFFFE00FFFFFFE000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CBFFFFFFFFFFFE01FFBFFFC000007FFBF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000003DFFFFFFC0000000007FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DFFFFFFE000000000FFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BFFFFFFF000000000FFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .mem_init2 = "0000000000000000000000000000000001BFFFFFFF800000000FFFFFFDFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013FFFFFFFC00000001FFFFFFCFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE00000001FFFFFF8FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .mem_init1 = "007FFFFFFFF00000003FFFFFF8FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF80000003FFFFFF0FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFC0000007FFFFFF0FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFC0000007FFFFFF0FFFFFF";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457 .mem_init0 = "C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE000000000000000000000FFFFFFFFE000000FFFFFFE0FFFFFFC00000000000000000000000000000000000000000001FE0000000000000000000000000000000000000000000000000000000000007FF8000000000000000000007FFFFFFFF000000FFFFFFE0FFFFFFC00000000000000000000000000000000000000000007FF800000000000000000000000000000000000000000000000000000000000FFF8000000000000000000003FFFFFFFF800000FFFFFFC0FFFFFFC0000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .mem_init3 = "E00003C03C0701C3C03C0F07C3C0003C00007C3C03C1C03C1E0003C3C00E000000001F1C081F07C040F07FFF8001E000001FC1E07C1C03C1F0103C3C00E00005FFFFF83FFFFFFF003FFFFFF800FFFFFFE00001E07C0701C1F07C0F0781C0003C0001FC1E07C1C03C1F0103C3C00E000000007E1C1FFE03FFE0F078038001E000007FC0FFF81C03C0FFF83C3800E0000DFFFFF81FFFFFFF007FFFFFF000FFFFFFE00000FFF87FE1C1FFFC1E0781E0003C0007FC0FFF81C03C0FFF83C3800E00000000F81C3FFC01FFE0F078038001C0000079C07FF01C03C07FF83C3C00E0000BFFFFF01FFFFFFF007FFFFFF000FFFFFFE000007FF07FE1C0FFFC1E07C1E0003C";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .mem_init2 = "00079C07FF01C03C07FF83C3C00E00000001F01C0FF0007F80F078038001C0000061C01FC01C03C01FE03C3C00E0001BFFFFF00FFFFFFE00FFFFFFE000FFFFFFE000001FC07FE1C03F9C1C0FC0F0003C00061C01FC01C03C01FE03C3C00E00000000001C0000000000F078038001E038000000000000000000003C3E00E00016FFFFE00FFFFFFE00FFFFFFE000FFFFFFE000000000070000001C3C0FE0F0003DC000000000000000000003C3E00E00000000001C0000000000F07FFF8001FFF8000000000000000000003C1FFFE00016FFFFE00FFFFFFC01FFFFFFC000FFFFFFE000000000070000001C3C1FE078003FC000000000000000000003C1FFFE0000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .mem_init1 = "0000001C0000000000F03FFF8000FFF8000000000000000000003C0FFFE0000DFFFFE00FFFFFFC01FFFFFFC000FFFFFFE0000000000703C0001C781CE078003FC000000000000000000003C0FFFE00000000001C0000000000F01FFF80007FE0000000000000000000003C07FFE0000DFFFFC00FFFFFFC01FFFFFFC000FFFFFFE0000000000703C0001C783CF038003F0000000000000000000003C07FFE00000000001C0000000000F0000000000000000000000000000000003C000000001BFFFFC01FFFFFF803FFFFFF8000FFFFFFE0000000000003C0001C0000000000000000000000000000000003C00000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409 .mem_init0 = "0000000000000000000000000000001BFFFFC01FFFFFF803FFFFFF80007FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033FFFF801FFFFFF007FFFFFF00007FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037FFFF803FFFFFF007FFFFFF00007FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000067";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N30
cyclonev_lcell_comb \tpg|Mux0~35 (
// Equation(s):
// \tpg|Mux0~35_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout ) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout )) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout ) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout )) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a433~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a385~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a457~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a409~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~35 .extended_lut = "off";
defparam \tpg|Mux0~35 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \tpg|Mux0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N27
cyclonev_lcell_comb \tpg|Mux0~39 (
// Equation(s):
// \tpg|Mux0~39_combout  = ( \tpg|Mux0~36_combout  & ( \tpg|Mux0~35_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|Mux0~37_combout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|Mux0~38_combout )))) ) ) ) # ( !\tpg|Mux0~36_combout  & ( \tpg|Mux0~35_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) # (\tpg|Mux0~37_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \tpg|Mux0~38_combout )))) ) ) ) # ( \tpg|Mux0~36_combout  & ( 
// !\tpg|Mux0~35_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|Mux0~37_combout  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\tpg|Mux0~38_combout )))) ) ) ) # ( !\tpg|Mux0~36_combout  & ( 
// !\tpg|Mux0~35_combout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|Mux0~37_combout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|Mux0~38_combout ))))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|Mux0~37_combout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|Mux0~38_combout ),
	.datae(!\tpg|Mux0~36_combout ),
	.dataf(!\tpg|Mux0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~39 .extended_lut = "off";
defparam \tpg|Mux0~39 .lut_mask = 64'h02075257A2A7F2F7;
defparam \tpg|Mux0~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y41_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N36
cyclonev_lcell_comb \tpg|Mux0~25 (
// Equation(s):
// \tpg|Mux0~25_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout ))) ) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout ) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) 
// )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~25 .extended_lut = "off";
defparam \tpg|Mux0~25 .lut_mask = 64'h444477770C3F0C3F;
defparam \tpg|Mux0~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_address_width = 12;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_data_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_last_address = 4095;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_b_address_width = 12;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .port_b_data_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N42
cyclonev_lcell_comb \tpg|Mux0~26 (
// Equation(s):
// \tpg|Mux0~26_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|Mux0~25_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|Mux0~25_combout ) ) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|Mux0~25_combout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout  & 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|Mux0~25_combout )))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout  & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) 
// ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|Mux0~25_combout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a889~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~26 .extended_lut = "off";
defparam \tpg|Mux0~26 .lut_mask = 64'h04F404F400F00CFC;
defparam \tpg|Mux0~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N48
cyclonev_lcell_comb \tpg|Mux0~27 (
// Equation(s):
// \tpg|Mux0~27_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout )))) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout )))) ) ) ) # ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout )))) ) 
// ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout  & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout ))))) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a793~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a841~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a769~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a817~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~27 .extended_lut = "off";
defparam \tpg|Mux0~27 .lut_mask = 64'h0407C4C73437F4F7;
defparam \tpg|Mux0~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N24
cyclonev_lcell_comb \tpg|Mux0~28 (
// Equation(s):
// \tpg|Mux0~28_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a889 ))) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a889 )) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|Mux0~27_combout  ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|Mux0~27_combout  ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|Mux0~27_combout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a889 ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a865~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~28 .extended_lut = "off";
defparam \tpg|Mux0~28 .lut_mask = 64'h0F0F0F0F004488CC;
defparam \tpg|Mux0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N33
cyclonev_lcell_comb \tpg|Mux0~29 (
// Equation(s):
// \tpg|Mux0~29_combout  = ( \tpg|Mux0~26_combout  & ( \tpg|Mux0~28_combout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) ) ) ) # ( !\tpg|Mux0~26_combout  & ( \tpg|Mux0~28_combout  & ( (!\SW[0]~input_o  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] 
// & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ))) ) ) ) # ( \tpg|Mux0~26_combout  & ( !\tpg|Mux0~28_combout  & ( 
// (\SW[0]~input_o  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datae(!\tpg|Mux0~26_combout ),
	.dataf(!\tpg|Mux0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~29 .extended_lut = "off";
defparam \tpg|Mux0~29 .lut_mask = 64'h0000100020003000;
defparam \tpg|Mux0~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N6
cyclonev_lcell_comb \tpg|Mux0~30 (
// Equation(s):
// \tpg|Mux0~30_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~30 .extended_lut = "off";
defparam \tpg|Mux0~30 .lut_mask = 64'h0A225F220A775F77;
defparam \tpg|Mux0~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init1 = "00000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init0 = "00000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y39_N18
cyclonev_lcell_comb \tpg|Mux0~31 (
// Equation(s):
// \tpg|Mux0~31_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~31 .extended_lut = "off";
defparam \tpg|Mux0~31 .lut_mask = 64'h02A207A752F257F7;
defparam \tpg|Mux0~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .mem_init3 = "00000000000000000000000000000096FFFFFFFFFFFC01FF7FFFC000007FF7F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014FBEFFFFFFFFC03FF7FFFC000007FF7E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024F7FFFFFFFFF803FEFFFF8000007FAFE02000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .mem_init2 = "E6DFFFFFFFF807FEFEFF800000778FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C4BFFFFC1FF007FDFFFF000000771BC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005BFFF001FF007FDFDFF00000067138000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF00FFDFDFF0000006E1680";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FFBFBFE0000004E268000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE01FFBF3FE0000005C250000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC01FF7F7FC0000001C440000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC03FF767FC00000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000807F803FEFEFF800000038080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003807F803FCECFD80000002800000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y29_N41
dffeas \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|board_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N36
cyclonev_lcell_comb \tpg|Mux0~33 (
// Equation(s):
// \tpg|Mux0~33_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [3]) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a361~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~33 .extended_lut = "off";
defparam \tpg|Mux0~33 .lut_mask = 64'h3300550F33FF550F;
defparam \tpg|Mux0~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000007807F807FDE8F9800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007007F007F9D9FB000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007007F00FB991D30000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init2 = "00000000000000000000000000000000000006007E00F3B339600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E00FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init1 = "00000E00EC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C01DC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C015800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001801D80000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002001E0000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N30
cyclonev_lcell_comb \tpg|Mux0~32 (
// Equation(s):
// \tpg|Mux0~32_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  & 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~32 .extended_lut = "off";
defparam \tpg|Mux0~32 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \tpg|Mux0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N0
cyclonev_lcell_comb \tpg|Mux0~34 (
// Equation(s):
// \tpg|Mux0~34_combout  = ( \tpg|Mux0~33_combout  & ( \tpg|Mux0~32_combout  & ( ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux0~30_combout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux0~31_combout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\tpg|Mux0~33_combout  & ( \tpg|Mux0~32_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux0~30_combout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux0~31_combout ))))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \tpg|Mux0~33_combout  & ( !\tpg|Mux0~32_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux0~30_combout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux0~31_combout ))))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\tpg|Mux0~33_combout  & ( !\tpg|Mux0~32_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux0~30_combout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux0~31_combout ))))) ) ) )

	.dataa(!\tpg|Mux0~30_combout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|Mux0~31_combout ),
	.datae(!\tpg|Mux0~33_combout ),
	.dataf(!\tpg|Mux0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~34 .extended_lut = "off";
defparam \tpg|Mux0~34 .lut_mask = 64'h404C434F707C737F;
defparam \tpg|Mux0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N0
cyclonev_lcell_comb \tpg|Mux0~42 (
// Equation(s):
// \tpg|Mux0~42_combout  = ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ((!\SW[0]~input_o  & (\tpg|Mux0~24_combout )) # (\SW[0]~input_o  
// & (((\tpg|Mux0~29_combout ) # (\tpg|Mux0~34_combout )))))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ((((\tpg|Mux0~29_combout ))))) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [4] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ((!\SW[0]~input_o  & (\tpg|Mux0~24_combout )) # (\SW[0]~input_o  & (((\tpg|Mux0~29_combout ) # (\tpg|Mux0~39_combout )))))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ((((\tpg|Mux0~29_combout ))))) ) )

	.dataa(!\tpg|Mux0~24_combout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\tpg|Mux0~39_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.dataf(!\tpg|Mux0~29_combout ),
	.datag(!\tpg|Mux0~34_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~42 .extended_lut = "on";
defparam \tpg|Mux0~42 .lut_mask = 64'h440C440C77FF77FF;
defparam \tpg|Mux0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N57
cyclonev_lcell_comb \tpg|Mux0~40 (
// Equation(s):
// \tpg|Mux0~40_combout  = ( !\SW[1]~input_o  & ( (!\tpg|Mux0~3_combout  & ((\tpg|Mux0~42_combout ))) # (\tpg|Mux0~3_combout  & (\tpg|Mux0~19_combout )) ) )

	.dataa(!\tpg|Mux0~3_combout ),
	.datab(gnd),
	.datac(!\tpg|Mux0~19_combout ),
	.datad(!\tpg|Mux0~42_combout ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~40 .extended_lut = "off";
defparam \tpg|Mux0~40 .lut_mask = 64'h05AF05AF00000000;
defparam \tpg|Mux0~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000004000000000B8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .mem_init2 = "00000000000000000000000000000000024000000000000000100000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000002000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000800000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .mem_init0 = "20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201000000000000000000000000000001000000000000100000002000000000000000000000000000000000000000000020100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000010000002000000020000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .mem_init0 = "000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000248400000000008080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0000380000004000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000001000000000200000";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \tpg|Mux1~34 (
// Equation(s):
// \tpg|Mux1~34_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout  & ( 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout )))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout ))))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout ))))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout ))))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~34 .extended_lut = "off";
defparam \tpg|Mux1~34 .lut_mask = 64'h440C443F770C773F;
defparam \tpg|Mux1~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .mem_init3 = "00013C3400188000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000000200000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000027860000000000008000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E208010000000000020000000004";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B04801000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000010040000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000609002004000000000000000001800000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000828000000000000200000000000104000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008100000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010C0000400800000000000000000200000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000041200000000000004010000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820000000000000080200000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .mem_init2 = "00000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .mem_init3 = "00000000000802002000000000000000000000000002000000000000001100000000202014200000A00000004000100000000010802000000028004001100008000000000000000040000000000000000000001080080200000000000220000000000001080200000002800400110000000000200000000000000404400200000080010000200000000000440110000200000000000000000000000000000000000001000000020000000100000000000008001000020000000000044011000000000420000000000000000040022000000600800020000000000040011000140000080000000000800000000000000000000000000002000000000800000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .mem_init2 = "00006008000200000000000400110000000008200000008040008000400220000012002000200000201000000110000400000010000000000000001000000000000000200000020000202200000000000001200200020000020100000011000000000020000000000000040040001000000000000000000000000000011000090000101000000001000000000000000000000000000800000020001000000002000000000000000000000000001100000000002000000000000000004000000400000000000000000000002000100029000000100000020000000020000000000000000000080000002040000080000020000000000000000000000200010000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .mem_init1 = "000000200000000000000000400000040000000000000000000000100010002200000000000000000000000000000000000000000008000000200002100000000000000000000000000000010001000000000020000000000000000040000010000000000000000000000000001000320000201000000002000000000000000000000000000800200020000000440000000000000000000000000000000100000000002000000000000001FF80001F800000000000000000000000007FE000200000000000000400000000400000000000000000000000000020703C703C000000000000000000000000000007FE00000000001C0000000000F0000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .mem_init0 = "000000000000000000003C0000000020000000000000000400000000008000000000000000000180001C0000000000000000000000000000000003C000000000000000000000000000000000000000000000000000000000000000000000004400004020000008000000008000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000008000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \tpg|Mux1~32 (
// Equation(s):
// \tpg|Mux1~32_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout )) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout ) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout )) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout ) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~32 .extended_lut = "off";
defparam \tpg|Mux1~32 .lut_mask = 64'h000F3535F0FF3535;
defparam \tpg|Mux1~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .mem_init3 = "00008000000000000000010000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000001000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000020000000020000800000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000142000000000000002000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000040000000040000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800001000000004000000000000080000100000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020C00007000000000000000000000800001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000080000320000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000008000018000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000020200000000000100000000100000000005C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000001000000000000000002800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001140000000000000000400020000000040A800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .mem_init3 = "00000000000000000000000000000000008100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001040000100200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000010040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .mem_init2 = "02880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000020000000020080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000200800000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000080200000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000200000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042000000420000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .mem_init2 = "00000000000000000000000000000000000000000000000000000000028000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .mem_init1 = "00000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00400000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N6
cyclonev_lcell_comb \tpg|Mux1~31 (
// Equation(s):
// \tpg|Mux1~31_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672~portadataout )) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672~portadataout )) ) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384~portadataout ) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384~portadataout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a384~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a672~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a480~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~31 .extended_lut = "off";
defparam \tpg|Mux1~31 .lut_mask = 64'h4444777703CF03CF;
defparam \tpg|Mux1~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A30000401000000010040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E80C0D00010000000004400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002420088C0000000002000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011F042004800000001020080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080016000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003062C00080000080020000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000008202D001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007090800200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005248180020000004004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .mem_init0 = "0000000000000000000000000000000000001A120300400000040000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003088200000000004008000436176000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000340022000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .mem_init3 = "00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000020000000000000000000000000000200000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000080000000000000000000000000002000000000000000000000000000000000000000000200000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .mem_init2 = "000000201008084000002000400000040002008000210002100000000110000000004000000000000000000000000000200000800008020040200008000000000000200800021000210000000011000000000020000008001000000040000004000200000020000200040000011000000000200000000400040000008000000020000000000802004020000002000000000020000002000020004000001100000000002000000800000000004000000400020000002000820000000001100000000000000000000000000000000000002000000000080200402000000000000000002000000200082000000000110000000000000800080008010C0440000200";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .mem_init1 = "0002008080208002000200000110000000000000000000000800000100000000000000C080080200402000008100000000002008080208002000200000110000000000000000880008001000400000000002000000220042000200000110000000000400000001000000000000000000000000000008020040200220100000000000200000022004200020000011000000000000000008400800000040000000000203FFC0200002100200040010000000000200000000001000000000000000000003FFC008020040200002080000000000203FFC02000021002000400100000000000000000800000000004000000000020000002000020000000000100000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .mem_init0 = "000001000000000000000000000000000000000000080200402004500000000000002000000200002000000000010000000000000000080000010000400041000002000000200002000000000010000000000000000000800000000000000000000000000008020040200000200000000000200000020000200000000001000000000820000000400000000040008000000000002220000210000001011000000000000000000080000000040000000000000000200802000020000000400000000000000222000021000000101100000000102000008000000000004001080000000000002000000000000001100004FFFDF840000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N3
cyclonev_lcell_comb \tpg|Mux1~33 (
// Equation(s):
// \tpg|Mux1~33_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout )) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624~portadataout ) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout )) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624~portadataout ) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a528~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a624~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~33 .extended_lut = "off";
defparam \tpg|Mux1~33 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \tpg|Mux1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \tpg|Mux1~35 (
// Equation(s):
// \tpg|Mux1~35_combout  = ( \tpg|Mux1~31_combout  & ( \tpg|Mux1~33_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|Mux1~32_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|Mux1~34_combout ))) ) ) ) # ( !\tpg|Mux1~31_combout  & ( \tpg|Mux1~33_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|Mux1~32_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|Mux1~34_combout )))) ) ) ) # ( \tpg|Mux1~31_combout  & ( 
// !\tpg|Mux1~33_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|Mux1~32_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|Mux1~34_combout )))) ) ) ) # ( !\tpg|Mux1~31_combout  & ( !\tpg|Mux1~33_combout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|Mux1~32_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|Mux1~34_combout )))) ) ) )

	.dataa(!\tpg|Mux1~34_combout ),
	.datab(!\tpg|Mux1~32_combout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|Mux1~31_combout ),
	.dataf(!\tpg|Mux1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~35 .extended_lut = "off";
defparam \tpg|Mux1~35 .lut_mask = 64'h0305F30503F5F3F5;
defparam \tpg|Mux1~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000080000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .mem_init1 = "00000000000000000000000000000000000000000000000000400000000020000000000000200000000004000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000220000000000440000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000004000000000001080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648 .mem_init0 = "00000000000000000080000000000000000000000000000000000040000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000020000000040000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000008";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000800100000000000000000002000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000200000000000000000000000000000200004000040000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000020000000000000000000000000000000000000041000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000001000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .mem_init1 = "00000000000080000000000000000000010000800000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552 .mem_init0 = "0000000000000000000000000000000000800000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000800000000000000002000040000000000000000000000000000000000000000100000400000000000000000000000000000000000000000000000000000000000000000000000000000000000008000200000000000000007400003C000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000002000400000000000000000000000000000000040100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .mem_init2 = "000000000000000000000000000000000800001000000000000000000000000000000000000D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000040000002000004000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .mem_init1 = "01000000000080000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001008000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \tpg|Mux1~19 (
// Equation(s):
// \tpg|Mux1~19_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout ) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout 
// ) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a648~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a552~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a744~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a456~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~19 .extended_lut = "off";
defparam \tpg|Mux1~19 .lut_mask = 64'h03034477CFCF4477;
defparam \tpg|Mux1~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .mem_init3 = "00000000000000000000000000000800000000000000800000010002000000004000430000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040008008004000000200000800000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .mem_init2 = "40004000000008000000000040000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008008000000000000000800000000000800001000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000080000000000000000000000008000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000044000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000010000000000000000000000000400010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000100000000060000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000800000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000400000000000000002000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672 .mem_init0 = "00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000020000000000004000000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .mem_init3 = "00000000000010400600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010A005000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000001020042000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .mem_init3 = "00000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000001000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000080000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .mem_init2 = "00000000000400000000200000010000000000000000000000000000000000000000800000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000020000001000000000100000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000080010000000400002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .mem_init1 = "00800100000004000020000004000020000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000080010000000400002000000000002000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008001000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000800100000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576 .mem_init0 = "00000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000008001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000800100000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001000000000000080010000000000000000000000004000400000000080000800000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N3
cyclonev_lcell_comb \tpg|Mux1~16 (
// Equation(s):
// \tpg|Mux1~16_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672~portadataout ))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout  & ( 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672~portadataout ))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384~portadataout ) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a480~portadataout ),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a672~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a384~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a576~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~16 .extended_lut = "off";
defparam \tpg|Mux1~16 .lut_mask = 64'h00AA272755FF2727;
defparam \tpg|Mux1~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .mem_init3 = "00000000100000000000008000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000008000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006200001E000000000000000000000000000000000000000000000000040000000000007FFFFF9A00000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000080000001000000000000000000000000008800000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000080000001000000000000000800000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000010000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000040000000000000200000040000400000020000000000000000000000000010000000080000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624 .mem_init0 = "00000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000080000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084000000004000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200040000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000002400000000000000000020000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000080040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .mem_init1 = "0000000000000000000000000000000000000000000000000000000E10000008F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432 .mem_init0 = "00000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000080";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .mem_init3 = "00000000000000004000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000200000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000800004000020000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000400000000000000000000000000000044000400000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000001000004000000000000000000000400001000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000400000000000000000000000000000100002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .mem_init1 = "00000000000000000000000000000000000000000000000000000800000000001000000000000000000000000000000000020000000005000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000020000400040000000080000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800008000000000000000000000000000000000002000040000400000060000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528 .mem_init0 = "00000000000000000000080000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000008000010000000000000000800000000001100000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000800001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N6
cyclonev_lcell_comb \tpg|Mux1~18 (
// Equation(s):
// \tpg|Mux1~18_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout  & ( 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624~portadataout )) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528~portadataout ) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624~portadataout )) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a624~portadataout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a432~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a528~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a720~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~18 .extended_lut = "off";
defparam \tpg|Mux1~18 .lut_mask = 64'h353500F035350FFF;
defparam \tpg|Mux1~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .mem_init1 = "00000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000200000200004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000040000200010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000002000000000000000000000000000004000020";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .mem_init2 = "00000000000000010000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000004000020000400000000000000000000002040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000010000000000000000080000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000800001000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000001000900000090002000000000400000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504 .mem_init0 = "00000000000000000000000000000000000000000000000800000000000008000000000000010000000080000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080200000000000000800000000000000000000000000000000000004000000000000040100000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000080020000004000000000000000000000000000000000000000000880000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .mem_init3 = "00000000000000000080000000000800000000100000200000040000800000000010000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .mem_init2 = "00000020000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000400000000001000000800000000000000040000000040000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000800000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040040000000800000000040000000000000000020000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000020000400000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000100000001000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000008000000000000000000000000000000000000000000000004000000000000000010000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000010000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000100008000000800001000000000000000004000000400000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008100000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000080010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001620042000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N30
cyclonev_lcell_comb \tpg|Mux1~17 (
// Equation(s):
// \tpg|Mux1~17_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout ))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout  & ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout )))) ) ) ) # ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout )))) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout )))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a696~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a504~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a600~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a408~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~17 .extended_lut = "off";
defparam \tpg|Mux1~17 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \tpg|Mux1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \tpg|Mux1~20 (
// Equation(s):
// \tpg|Mux1~20_combout  = ( \tpg|Mux1~17_combout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux1~18_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux1~19_combout )) ) ) ) # ( !\tpg|Mux1~17_combout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux1~18_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux1~19_combout )) ) ) ) # ( \tpg|Mux1~17_combout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|Mux1~16_combout ) ) ) ) # ( !\tpg|Mux1~17_combout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\tpg|Mux1~16_combout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\tpg|Mux1~19_combout ),
	.datab(!\tpg|Mux1~16_combout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|Mux1~18_combout ),
	.datae(!\tpg|Mux1~17_combout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~20 .extended_lut = "off";
defparam \tpg|Mux1~20 .lut_mask = 64'h30303F3F05F505F5;
defparam \tpg|Mux1~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N6
cyclonev_lcell_comb \tpg|Mux1~21 (
// Equation(s):
// \tpg|Mux1~21_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout  & ( 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout  & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) 
// ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout 
// ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout 
// )))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout ))))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~21 .extended_lut = "off";
defparam \tpg|Mux1~21 .lut_mask = 64'h40704C7C43734F7F;
defparam \tpg|Mux1~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_address_width = 12;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_data_width = 2;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_last_address = 4095;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_b_address_width = 12;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .port_b_data_width = 2;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N12
cyclonev_lcell_comb \tpg|Mux1~22 (
// Equation(s):
// \tpg|Mux1~22_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a888  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|Mux1~21_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a888  
// & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|Mux1~21_combout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a888  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|Mux1~21_combout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a888  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|Mux1~21_combout ) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|Mux1~21_combout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a888 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~22 .extended_lut = "off";
defparam \tpg|Mux1~22 .lut_mask = 64'h00F008F804F40CFC;
defparam \tpg|Mux1~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N18
cyclonev_lcell_comb \tpg|Mux1~23 (
// Equation(s):
// \tpg|Mux1~23_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout )) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout )) ) ) ) # ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout ) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a840~portadataout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a816~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a792~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~23 .extended_lut = "off";
defparam \tpg|Mux1~23 .lut_mask = 64'h00F00FFF35353535;
defparam \tpg|Mux1~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N54
cyclonev_lcell_comb \tpg|Mux1~24 (
// Equation(s):
// \tpg|Mux1~24_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a888  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) 
// ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a888  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout )) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a888  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|Mux1~23_combout  ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a888  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|Mux1~23_combout  ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|Mux1~23_combout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a864~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a888 ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~24 .extended_lut = "off";
defparam \tpg|Mux1~24 .lut_mask = 64'h0F0F0F0F008844CC;
defparam \tpg|Mux1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N30
cyclonev_lcell_comb \tpg|Mux1~25 (
// Equation(s):
// \tpg|Mux1~25_combout  = ( \tpg|Mux1~22_combout  & ( \tpg|Mux1~24_combout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4])) ) ) ) # ( !\tpg|Mux1~22_combout  & ( \tpg|Mux1~24_combout  & ( (!\SW[0]~input_o  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]))) ) ) ) # ( \tpg|Mux1~22_combout  & ( !\tpg|Mux1~24_combout  & ( (\SW[0]~input_o  
// & (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [4]))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datae(!\tpg|Mux1~22_combout ),
	.dataf(!\tpg|Mux1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~25 .extended_lut = "off";
defparam \tpg|Mux1~25 .lut_mask = 64'h0000100020003000;
defparam \tpg|Mux1~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init1 = "00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init0 = "0000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N18
cyclonev_lcell_comb \tpg|Mux1~27 (
// Equation(s):
// \tpg|Mux1~27_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~27 .extended_lut = "off";
defparam \tpg|Mux1~27 .lut_mask = 64'h02A252F207A757F7;
defparam \tpg|Mux1~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = "00000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N30
cyclonev_lcell_comb \tpg|Mux1~26 (
// Equation(s):
// \tpg|Mux1~26_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout )))) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  & \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout )))) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  & \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~26 .extended_lut = "off";
defparam \tpg|Mux1~26 .lut_mask = 64'h2205770522AF77AF;
defparam \tpg|Mux1~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000015060000000721000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000008042004800000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042602C0000000201000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init2 = "000000000000000000000000000000000000090081000C0C02900000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000900000004002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init1 = "0000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000402200000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008024000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001004500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y40_N0
cyclonev_lcell_comb \tpg|Mux1~28 (
// Equation(s):
// \tpg|Mux1~28_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout )) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout )) ) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~28 .extended_lut = "off";
defparam \tpg|Mux1~28 .lut_mask = 64'h0303F3F305F505F5;
defparam \tpg|Mux1~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .mem_init3 = "00000000000000000000000000000048000000000000020080002000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A04100000000000008000000000000810300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000190000000000040001000040000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .mem_init2 = "01200000000000010100000000087020400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A40000200080002000080000008E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000484000E0000008020200000000184C4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC000000000020200000000016100";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002010100404000000003041000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040C0000000002C200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200008000200000040A10000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000008900000000025CC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000400010000400000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000403120200000001308000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file = "../scripts/player_screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom2:player_rom_inst|altsyncram:altsyncram_component|altsyncram_dbh1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 24;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N30
cyclonev_lcell_comb \tpg|Mux1~29 (
// Equation(s):
// \tpg|Mux1~29_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2])) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout ))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout  & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout  & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~29 .extended_lut = "off";
defparam \tpg|Mux1~29 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \tpg|Mux1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N24
cyclonev_lcell_comb \tpg|Mux1~30 (
// Equation(s):
// \tpg|Mux1~30_combout  = ( \tpg|Mux1~28_combout  & ( \tpg|Mux1~29_combout  & ( ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux1~26_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux1~27_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\tpg|Mux1~28_combout  & ( \tpg|Mux1~29_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux1~26_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux1~27_combout )))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \tpg|Mux1~28_combout  & ( !\tpg|Mux1~29_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux1~26_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux1~27_combout )))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\tpg|Mux1~28_combout  & ( !\tpg|Mux1~29_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|Mux1~26_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|Mux1~27_combout )))) ) ) )

	.dataa(!\tpg|Mux1~27_combout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|Mux1~26_combout ),
	.datae(!\tpg|Mux1~28_combout ),
	.dataf(!\tpg|Mux1~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~30 .extended_lut = "off";
defparam \tpg|Mux1~30 .lut_mask = 64'h04C434F407C737F7;
defparam \tpg|Mux1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N6
cyclonev_lcell_comb \tpg|Mux1~38 (
// Equation(s):
// \tpg|Mux1~38_combout  = ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ((!\SW[0]~input_o  & (((\tpg|Mux1~20_combout )))) # 
// (\SW[0]~input_o  & (((\tpg|Mux1~25_combout )) # (\tpg|Mux1~30_combout ))))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ((((\tpg|Mux1~25_combout ))))) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ((!\SW[0]~input_o  & (((\tpg|Mux1~20_combout )))) # (\SW[0]~input_o  & 
// (((\tpg|Mux1~25_combout )) # (\tpg|Mux1~35_combout ))))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ((((\tpg|Mux1~25_combout ))))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\tpg|Mux1~35_combout ),
	.datad(!\tpg|Mux1~20_combout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.dataf(!\tpg|Mux1~25_combout ),
	.datag(!\tpg|Mux1~30_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~38 .extended_lut = "on";
defparam \tpg|Mux1~38 .lut_mask = 64'h048C048C77FF77FF;
defparam \tpg|Mux1~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .mem_init2 = "00000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000420000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071DFC0EFE07FE0071C380E7800E00EFE0E01C3BF8007038071DFE1C0381FC00FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071FFF0FFF07FF8071C380E3801C00FFF0E01C3FFC007038071FFF1C0383FF03FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071F8F0FCF87C7807";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N6
cyclonev_lcell_comb \tpg|Mux1~14 (
// Equation(s):
// \tpg|Mux1~14_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout )))) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout ))))) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout ))))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout ))))) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a360~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~14 .extended_lut = "off";
defparam \tpg|Mux1~14 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \tpg|Mux1~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "000000000000000000000000000000000000000000000000000000000001E0F1E03801E0780078701C781E38E0000078780E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C071C03801C0380038701C700E38F3C00038F00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C071C03801C039FFFC701C700E38FFF1FFFCE00E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "0000000000000000000000000001C071C03801C038FFFC701C700E387FF1FFFCE00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C071E03801C038E038701C700E380078E038E00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C070F07801E078F078783C781E380070F078E00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C070";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "FFF801FFF07FF03FFC7FFC383FF07FF0E00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0707FF801FFE03FE01FFC7FF8387FE03FE0F00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0300F3801CF000F80079833E0180F800F80780E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003801C0000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "7F0E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003801C00000000000000018000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003801C0000000000000003C000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003801C000000000000000380000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = "1C380E3C03C00F8F8E01C3E1E007038071F879C0387CF87FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071E078E03C703C071C380E1FFFC00E038E01C380E007038071E039C038F03C7803800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071C038E01C701C071C380E1FFF800E03CE01C381E007038071E079C038E01CF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071C038E01C701C071C380E0E07800E01CE01C3FFC0070380";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = "71FFF1C038E01CF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071C038E01C701C071C380E0F07000E01CF01C3FF800703C071FFE1C038E01C787C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C071C038E03C701C0F1C3C0E070F000E03C701C380000703C070E000E038E03C7FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E0F1E078F078701C1F1C1C1E078E000F078783C3C0800783E1F0E020F078F0783FFF80000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000001FFF1FFF0FFF8701CFF1C1FFE039E000FFF83FFC1FFC003FFFFF07FE07FF87FF80F0780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF1FFE0FFE0701CF71C0FFE03DC000FFE03FFC0FFC001FEFFF07FF07FF83FE00003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C71CF00E7806018460C03C601DC000E780079803E0000781C600F000F38078000038000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = "00000000000000000000000000000000000000000000000071C000E00000000000000001F8000E000000000000000000000000003800001E0F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000071C000E0000000000C000000F8000E000000000000000000000000003800003FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000071C000E0000000001E000000F0000E000000000000000000000000003800000FFE000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "000000000000000071C000E0000000001E00000000000E0000000000000000000000000038000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE000000000000000000007F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00000000000000000001FF80000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8E00000000000000000003E3800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000007000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CF803FB801DFC07FC0701C73F0383FE07FC007FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE07FF801FFF07FF0701C7FF8387FF87FF01FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE0F8F801F8F071F8701C7FFC38F07071F03FFE000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N42
cyclonev_lcell_comb \tpg|Mux1~13 (
// Equation(s):
// \tpg|Mux1~13_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~13 .extended_lut = "off";
defparam \tpg|Mux1~13 .lut_mask = 64'h474747470033CCFF;
defparam \tpg|Mux1~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "F8007F007F80000001F80FC0001F80000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE007FFFFFE000FFFFF80FC0001F80000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF803FFFFFF801FFFFF80FC0001F80000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC03FFFFFFC01FFFFF80FC0001F8000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "0007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC00FFFFFFC01FFFFF80FFFFFFF80000007E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFE003FFFFFE01FFFFF80FFFFFFF80000007E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE0000000FE000001F80FFFFFFF80000007E000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000007E000001F80FFFFFFF8000000FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000007E000001F80FFFFFFF8000001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000007E000001F80FC0001F8000003FC00000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000078000FC0078000FC000001F80FC0001F8020007F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F807FC007F807FC000001F80FC0001F807E03FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF800FFFFFF807FFFFF80FC0001F807FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF000007FFF0007FFFFF80FC0001F800FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF0003FFFFF007FFFFF80FC0001F807FFFF00000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFC007FFFFFC07FFFFF80FC0001F81FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF01FFFFFFF07FFFFF80FC0001F81FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFF03FFFFFFF07FFFFF80FC0001F80FFFFFF000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "000000000000000000000000000000000000000000000000000000000003F8001FE03F8001FE000001F80FC0001F80F801FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F00003C07F00003C000001F80FC0001F8040007F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000C07E00000C000001F80FC0001F8000001FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "0000000000000000000000000007E00000007E000000000001F80FC0001F8000000FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000007E000000000001F80FC0001F8000000FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000007E000000000001F80FC0001F80000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F007";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "0000000000000000000000000000FFFFFF800FFFFFF807FFFFF80FC0001F80FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE0007FFFFE007FFFFF80FC0001F80FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF80000FFFF8007FFFFF80FC0001F801FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "C000000FFC0003FFFFF00780001F0001FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N0
cyclonev_lcell_comb \tpg|Mux1~12 (
// Equation(s):
// \tpg|Mux1~12_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout )) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout )) ) ) ) # ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  & \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~12 .extended_lut = "off";
defparam \tpg|Mux1~12 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \tpg|Mux1~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../scripts/title_screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom2:title_rom_inst|altsyncram:altsyncram_component|altsyncram_28h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N36
cyclonev_lcell_comb \tpg|Mux1~11 (
// Equation(s):
// \tpg|Mux1~11_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) 
// ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) 
// ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) ) ) 
// ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) ) ) 
// )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~11 .extended_lut = "off";
defparam \tpg|Mux1~11 .lut_mask = 64'h20252A2F70757A7F;
defparam \tpg|Mux1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N42
cyclonev_lcell_comb \tpg|Mux1~15 (
// Equation(s):
// \tpg|Mux1~15_combout  = ( \tpg|Mux1~12_combout  & ( \tpg|Mux1~11_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|Mux1~13_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|Mux1~14_combout ))) ) ) ) # ( !\tpg|Mux1~12_combout  & ( \tpg|Mux1~11_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|Mux1~13_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|Mux1~14_combout )))) ) ) ) # ( \tpg|Mux1~12_combout  & ( !\tpg|Mux1~11_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|Mux1~13_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|Mux1~14_combout )))) ) ) ) # ( !\tpg|Mux1~12_combout  & ( !\tpg|Mux1~11_combout  & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|Mux1~13_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|Mux1~14_combout )))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\tpg|Mux1~14_combout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|Mux1~13_combout ),
	.datae(!\tpg|Mux1~12_combout ),
	.dataf(!\tpg|Mux1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~15 .extended_lut = "off";
defparam \tpg|Mux1~15 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \tpg|Mux1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N36
cyclonev_lcell_comb \tpg|Mux1~36 (
// Equation(s):
// \tpg|Mux1~36_combout  = ( \tpg|Mux0~3_combout  & ( \tpg|Mux1~15_combout  & ( !\SW[1]~input_o  ) ) ) # ( !\tpg|Mux0~3_combout  & ( \tpg|Mux1~15_combout  & ( (\tpg|Mux1~38_combout  & !\SW[1]~input_o ) ) ) ) # ( !\tpg|Mux0~3_combout  & ( 
// !\tpg|Mux1~15_combout  & ( (\tpg|Mux1~38_combout  & !\SW[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\tpg|Mux1~38_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\tpg|Mux0~3_combout ),
	.dataf(!\tpg|Mux1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~36 .extended_lut = "off";
defparam \tpg|Mux1~36 .lut_mask = 64'h303000003030F0F0;
defparam \tpg|Mux1~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .mem_init3 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .mem_init2 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .mem_init1 = "00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .mem_init2 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .mem_init1 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144 .mem_init0 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .mem_init3 = "000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .mem_init2 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .mem_init1 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120 .mem_init0 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .mem_init3 = "FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FA00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000003F000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .mem_init2 = "00000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .mem_init1 = "000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168 .mem_init0 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N0
cyclonev_lcell_comb \tpg|Mux1~5 (
// Equation(s):
// \tpg|Mux1~5_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120~portadataout ) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144~portadataout ))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144~portadataout ))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4096~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6144~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5120~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7168~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~5 .extended_lut = "off";
defparam \tpg|Mux1~5 .lut_mask = 64'h4747474700CC33FF;
defparam \tpg|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .mem_init3 = "00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .mem_init1 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888 .mem_init0 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .mem_init3 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000000000017E800000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .mem_init2 = "FFFFFFFFFFFFFF000000000000000000000000000000000000001FFE00000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000003E7C00000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000741000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .mem_init1 = "00000000000000000000E0000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000007001E000000C000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000003FFFE0001E05F901E9901EBF00C0000F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000003FFFE0001E07FF01EFF01FFFE0C0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912 .mem_init0 = "000F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000003FFFE0001E0F0F81FFFC1FE3E0C0000F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000001FF780001E0605C1F4BC1F40F0C0000F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000002F00001E0000F1F01E1F00F0C0000F8000000000000000000000FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .mem_init3 = "00000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .mem_init2 = "000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .mem_init1 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864 .mem_init0 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .mem_init3 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .mem_init2 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .mem_init1 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936 .mem_init0 = "00000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N3
cyclonev_lcell_comb \tpg|Mux1~8 (
// Equation(s):
// \tpg|Mux1~8_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888~portadataout  & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912~portadataout )))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888~portadataout  & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912~portadataout )))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5888~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6912~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4864~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7936~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~8 .extended_lut = "off";
defparam \tpg|Mux1~8 .lut_mask = 64'h0252A2F20757A7F7;
defparam \tpg|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .mem_init3 = "000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .mem_init2 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .mem_init1 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680 .mem_init0 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000000000800000000000000C000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000003E17E801807D02FA013F200000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .mem_init3 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000003D00001E1FFEE1E01C1E80F0C02FFF8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000007800001E3FFFE1E00C1FF7C0C03FFF8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000003F800001E1FFFE1E00C1FFF80C0FFFF8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .mem_init2 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000007C000000E1DFFF1E00C1F8080C0F80F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000FC000001E0E00E1E00C0E0000C1C00F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000F8000017E0E87C1E00C074140C3C00F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .mem_init1 = "00000000000000FFFFFFFFFFFFFF000000001E000007FE0FFF81E00C07EFC0C3E00F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000001F000003FE05FF01E00C01FFC0C3C00F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000001F000001900179010000017C80C3C00F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656 .mem_init0 = "00001F828000000000000000000000C1E80F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000007C7E000000000000000000000C1FC0F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000003FFE000000000000000000000C0FFFF8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000001FE8000000000000000000000C0";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .mem_init3 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .mem_init2 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .mem_init1 = "00000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632 .mem_init0 = "000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF000000";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .mem_init3 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .mem_init1 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608 .mem_init0 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N3
cyclonev_lcell_comb \tpg|Mux1~7 (
// Equation(s):
// \tpg|Mux1~7_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680~portadataout )) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656~portadataout ) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632~portadataout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680~portadataout )) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608~portadataout  & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656~portadataout ) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7680~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6656~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5632~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4608~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~7 .extended_lut = "off";
defparam \tpg|Mux1~7 .lut_mask = 64'h050511BBAFAF11BB;
defparam \tpg|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .mem_init3 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .mem_init2 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .mem_init1 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376 .mem_init0 = "00000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .mem_init3 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .mem_init2 = "00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352 .mem_init0 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .mem_init3 = "0000000000000001C1FF80183FF07FE01FFF00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000003C03DE0187BB81770388FC0000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000140006018300E003CF80500000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000003FFF018E01C0038";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .mem_init2 = "600000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000001FFF818E00E0018600000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000001807018E00E0038778200000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000003C0E018780C00187FFE00000000FFFFFFFFFFFFFF000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .mem_init1 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000000A1E1F0B8341E10385FFF80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000001C1F3C1F81E7C1CF819CB80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000003C0BF81B80FF81FF0000780000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424 .mem_init0 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000021029C04201840100700000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000039F780000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000001FFE00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .mem_init3 = "1FFF8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000FC0000000000000000000000C007FF0000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000001E000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .mem_init2 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .mem_init1 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400 .mem_init0 = "00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N30
cyclonev_lcell_comb \tpg|Mux1~6 (
// Equation(s):
// \tpg|Mux1~6_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424~portadataout ))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400~portadataout  & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352~portadataout ) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376~portadataout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424~portadataout ))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400~portadataout  & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352~portadataout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a5376~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a4352~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a7424~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a6400~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~6 .extended_lut = "off";
defparam \tpg|Mux1~6 .lut_mask = 64'h3030505F3F3F505F;
defparam \tpg|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N30
cyclonev_lcell_comb \tpg|Mux1~9 (
// Equation(s):
// \tpg|Mux1~9_combout  = ( \tpg|Mux1~7_combout  & ( \tpg|Mux1~6_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\tpg|Mux1~5_combout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|Mux1~8_combout )))) ) ) ) # ( !\tpg|Mux1~7_combout  & ( 
// \tpg|Mux1~6_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|Mux1~5_combout ))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|Mux1~8_combout )))) ) ) ) # ( \tpg|Mux1~7_combout  & ( !\tpg|Mux1~6_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|Mux1~5_combout  & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|Mux1~8_combout )))) ) ) ) # ( !\tpg|Mux1~7_combout  & ( !\tpg|Mux1~6_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|Mux1~5_combout  & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|Mux1~8_combout )))) ) ) )

	.dataa(!\tpg|Mux1~5_combout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|Mux1~8_combout ),
	.datae(!\tpg|Mux1~7_combout ),
	.dataf(!\tpg|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~9 .extended_lut = "off";
defparam \tpg|Mux1~9 .lut_mask = 64'h404370734C4F7C7F;
defparam \tpg|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .mem_init3 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .mem_init2 = "00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792 .mem_init0 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .mem_init3 = "00000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .mem_init2 = "000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .mem_init1 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024 .mem_init0 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .mem_init3 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .mem_init2 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .mem_init1 = "00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .mem_init3 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .mem_init2 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .mem_init1 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280 .mem_init0 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N0
cyclonev_lcell_comb \tpg|Mux1~1 (
// Equation(s):
// \tpg|Mux1~1_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792~portadataout  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024~portadataout )))) 
// # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792~portadataout 
// ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024~portadataout )))) 
// # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792~portadataout  & (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) 
// ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1792~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1024~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1536~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a1280~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~1 .extended_lut = "off";
defparam \tpg|Mux1~1 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \tpg|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .mem_init3 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000000A1E1F0B8341E10385FFF80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000001C1F3C1F81E7C1CF819CB80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000003C0BF81B80FF81FF0000780000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .mem_init2 = "FFFFFFFFFFFFFF00000000000000000000000000000000000021029C04201840100700000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000039F780000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000001FFE00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .mem_init1 = "0000000000000000000000000000000007FA00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000003F000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072 .mem_init0 = "000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF000000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .mem_init2 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .mem_init1 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584 .mem_init0 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .mem_init3 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .mem_init2 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .mem_init1 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840 .mem_init0 = "00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .mem_init3 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .mem_init2 = "00000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000000000800000000000000C000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000003E17E801807D02FA013F200000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000001C1FF80183FF07FE0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .mem_init1 = "1FFF00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000003C03DE0187BB81770388FC0000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000140006018300E003CF80500000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000003FFF018E01C0038600000000000FFFFFFFFFFFFFF000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328 .mem_init0 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000001FFF818E00E0018600000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000001807018E00E0038778200000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000003C0E018780C00187FFE00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N6
cyclonev_lcell_comb \tpg|Mux1~3 (
// Equation(s):
// \tpg|Mux1~3_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072~portadataout ) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072~portadataout  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3072~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3584~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3840~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a3328~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~3 .extended_lut = "off";
defparam \tpg|Mux1~3 .lut_mask = 64'h5050303F5F5F303F;
defparam \tpg|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .mem_init3 = "0000000E0007FE0FFF81E00C07EFC0C3E00F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000E0003FE05FF01E00C01FFC0C3C00F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000E4001900179010000017C80C3C00F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000F4000000000000000000000C1";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .mem_init2 = "E80F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000FF000000000000000000000C1FC0F8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000FD000000000000000000000C0FFFF8000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000E4000000000000000000000C01FFF8000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .mem_init1 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000180000000000000000000000C007FF0000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000001E000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304 .mem_init0 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .mem_init3 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .mem_init2 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .mem_init1 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000000000000000017E800000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816 .mem_init0 = "000000000000000000001FFE00000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000003E7C00000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000741000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000E00000000000";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .mem_init3 = "00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .mem_init1 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048 .mem_init0 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .mem_init3 = "000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000007001E000000C0000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000FFF0001E05F901E9901EBF00C0000F80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000FFF0001E07FF01EFF01FFFE0C0000F80000000FFFFFFFFFFFFFF000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .mem_init2 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000FFF0001E0F0F81FFFC1FE3E0C0000F80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000EFE0001E0605C1F4BC1F40F0C0000F80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000E00001E0000F1F01E1F00F0C0000F80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .mem_init1 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000E00001E1FFEE1E01C1E80F0C02FFF80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000E00001E3FFFE1E00C1FF7C0C03FFF80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000E00001E1FFFE1E00C1FFF80C0FFFF80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560 .mem_init0 = "FFFFFFFFFFFFFF0000000000000000000000000E00000E1DFFF1E00C1F8080C0F80F80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000E00001E0E00E1E00C0E0000C1C00F80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000000000000000000E00017E0E87C1E00C074140C3C00F80000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N30
cyclonev_lcell_comb \tpg|Mux1~2 (
// Equation(s):
// \tpg|Mux1~2_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048~portadataout ) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816~portadataout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048~portadataout ) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2304~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2816~portadataout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2048~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a2560~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~2 .extended_lut = "off";
defparam \tpg|Mux1~2 .lut_mask = 64'h00F053530FFF5353;
defparam \tpg|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init3 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init2 = "00000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init1 = "000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768 .mem_init0 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .mem_init3 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .mem_init2 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .mem_init1 = "00000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512 .mem_init0 = "000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF000000";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount[4]~DUPLICATE_q ,\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init3 = "00000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init2 = "0000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init1 = "FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N30
cyclonev_lcell_comb \tpg|Mux1~0 (
// Equation(s):
// \tpg|Mux1~0_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout )) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512~portadataout 
// ) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout )) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512~portadataout ) 
// ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a768~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a512~portadataout ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~0 .extended_lut = "off";
defparam \tpg|Mux1~0 .lut_mask = 64'h030311DDCFCF11DD;
defparam \tpg|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N12
cyclonev_lcell_comb \tpg|Mux1~4 (
// Equation(s):
// \tpg|Mux1~4_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|Mux1~0_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|Mux1~1_combout )) # 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|Mux1~3_combout ))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|Mux1~0_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\tpg|Mux1~2_combout ) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|Mux1~0_combout  & ( 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\tpg|Mux1~1_combout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\tpg|Mux1~3_combout ))) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|Mux1~0_combout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \tpg|Mux1~2_combout ) ) ) )

	.dataa(!\tpg|Mux1~1_combout ),
	.datab(!\tpg|Mux1~3_combout ),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|Mux1~2_combout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~4 .extended_lut = "off";
defparam \tpg|Mux1~4 .lut_mask = 64'h000F5353F0FF5353;
defparam \tpg|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .mem_init2 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .mem_init1 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704 .mem_init0 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .mem_init3 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .mem_init2 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .mem_init1 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960 .mem_init0 = "00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .mem_init3 = "00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .mem_init1 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448 .mem_init0 = "FFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .mem_init3 = "FFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .mem_init2 = "00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192 .mem_init0 = "00000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N30
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960~portadataout )))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960~portadataout ))))) ) ) ) # ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192~portadataout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960~portadataout ))))) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448~portadataout  & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704~portadataout )) # (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960~portadataout ))))) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8704~portadataout ),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8960~portadataout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8448~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a8192~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|board_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount [1],\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .clk0_core_clock_enable = "ena0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .data_interleave_offset_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .data_interleave_width_in_bits = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .init_file = "../scripts/chess_board.mif";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .init_file_layout = "port_a";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .logical_ram_name = "test_pattern_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .operation_mode = "rom";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_address_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_byte_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_data_out_clear = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_data_out_clock = "clock0";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_first_address = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_first_bit_number = 0;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_last_address = 8191;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_logical_ram_depth = 307200;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_logical_ram_width = 256;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_a_write_enable_clock = "none";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_b_address_width = 13;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .port_b_data_width = 1;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .ram_block_type = "M20K";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N3
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472~portadataout  & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) 
// ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472~portadataout  & ( \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216~portadataout  & ( 
// (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472~portadataout  & ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216~portadataout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9472~portadataout ),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|ram_block1a9216~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0 .lut_mask = 64'h0000040440404444;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N9
cyclonev_lcell_comb \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2 (
// Equation(s):
// \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout  & ( (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]) ) ) ) # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout  & ( (\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1_combout  & 
// (!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & !\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4])) ) ) )

	.dataa(!\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2 .extended_lut = "off";
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2 .lut_mask = 64'h50000000F000F000;
defparam \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N30
cyclonev_lcell_comb \tpg|Mux1~10 (
// Equation(s):
// \tpg|Mux1~10_combout  = ( \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2_combout  & ( \tpg|Mux0~2_combout  & ( (!\tpg|Mux0~1_combout  & ((\tpg|Mux1~4_combout ))) # (\tpg|Mux0~1_combout  & (\tpg|Mux1~9_combout )) ) ) ) 
// # ( !\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2_combout  & ( \tpg|Mux0~2_combout  & ( (!\tpg|Mux0~1_combout  & ((\tpg|Mux1~4_combout ))) # (\tpg|Mux0~1_combout  & (\tpg|Mux1~9_combout )) ) ) ) # ( 
// \tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2_combout  & ( !\tpg|Mux0~2_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout ) # (\tpg|Mux0~1_combout ) ) ) ) # ( 
// !\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2_combout  & ( !\tpg|Mux0~2_combout  & ( (!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout  & !\tpg|Mux0~1_combout ) ) ) )

	.dataa(!\tpg|Mux1~9_combout ),
	.datab(!\tpg|pieces_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout ),
	.datac(!\tpg|Mux0~1_combout ),
	.datad(!\tpg|Mux1~4_combout ),
	.datae(!\tpg|board_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~2_combout ),
	.dataf(!\tpg|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~10 .extended_lut = "off";
defparam \tpg|Mux1~10 .lut_mask = 64'hC0C0CFCF05F505F5;
defparam \tpg|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N30
cyclonev_lcell_comb \tpg|Mux7~0 (
// Equation(s):
// \tpg|Mux7~0_combout  = ( \SW[1]~input_o  & ( \tpg|Mux1~10_combout  ) ) # ( !\SW[1]~input_o  & ( \tpg|Mux1~10_combout  & ( (\tpg|Mux1~36_combout ) # (\tpg|Mux0~40_combout ) ) ) ) # ( \SW[1]~input_o  & ( !\tpg|Mux1~10_combout  & ( ((\tpg|Mux1~36_combout ) # 
// (\tpg|Mux0~40_combout )) # (\tpg|Mux0~14_combout ) ) ) ) # ( !\SW[1]~input_o  & ( !\tpg|Mux1~10_combout  & ( (\tpg|Mux1~36_combout ) # (\tpg|Mux0~40_combout ) ) ) )

	.dataa(!\tpg|Mux0~14_combout ),
	.datab(!\tpg|Mux0~40_combout ),
	.datac(!\tpg|Mux1~36_combout ),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\tpg|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux7~0 .extended_lut = "off";
defparam \tpg|Mux7~0 .lut_mask = 64'h3F3F7F7F3F3FFFFF;
defparam \tpg|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N39
cyclonev_lcell_comb \tpg|Mux6~0 (
// Equation(s):
// \tpg|Mux6~0_combout  = ( \SW[1]~input_o  & ( \tpg|Mux1~10_combout  & ( (\tpg|Mux0~14_combout ) # (\tpg|Mux0~40_combout ) ) ) ) # ( !\SW[1]~input_o  & ( \tpg|Mux1~10_combout  & ( (!\tpg|Mux1~36_combout ) # (\tpg|Mux0~40_combout ) ) ) ) # ( \SW[1]~input_o  
// & ( !\tpg|Mux1~10_combout  & ( (!\tpg|Mux1~36_combout ) # ((\tpg|Mux0~14_combout ) # (\tpg|Mux0~40_combout )) ) ) ) # ( !\SW[1]~input_o  & ( !\tpg|Mux1~10_combout  & ( (!\tpg|Mux1~36_combout ) # (\tpg|Mux0~40_combout ) ) ) )

	.dataa(!\tpg|Mux1~36_combout ),
	.datab(gnd),
	.datac(!\tpg|Mux0~40_combout ),
	.datad(!\tpg|Mux0~14_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\tpg|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux6~0 .extended_lut = "off";
defparam \tpg|Mux6~0 .lut_mask = 64'hAFAFAFFFAFAF0FFF;
defparam \tpg|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N12
cyclonev_lcell_comb \tpg|Mux5~0 (
// Equation(s):
// \tpg|Mux5~0_combout  = ( \tpg|Mux1~10_combout  & ( (!\SW[1]~input_o  & ((!\tpg|Mux0~40_combout  $ (!\tpg|Mux1~36_combout )))) # (\SW[1]~input_o  & (!\tpg|Mux0~14_combout  & (!\tpg|Mux0~40_combout ))) ) ) # ( !\tpg|Mux1~10_combout  & ( 
// !\tpg|Mux1~36_combout  $ (((!\tpg|Mux0~40_combout  & ((!\tpg|Mux0~14_combout ) # (!\SW[1]~input_o ))))) ) )

	.dataa(!\tpg|Mux0~14_combout ),
	.datab(!\tpg|Mux0~40_combout ),
	.datac(!\tpg|Mux1~36_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\tpg|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux5~0 .extended_lut = "off";
defparam \tpg|Mux5~0 .lut_mask = 64'h3C783C783C883C88;
defparam \tpg|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N15
cyclonev_lcell_comb \tpg|Mux14~0 (
// Equation(s):
// \tpg|Mux14~0_combout  = ( \tpg|Mux1~10_combout  & ( (!\tpg|Mux0~40_combout  & (\tpg|Mux0~14_combout  & (\SW[1]~input_o ))) # (\tpg|Mux0~40_combout  & (((\tpg|Mux1~36_combout ) # (\SW[1]~input_o )))) ) ) # ( !\tpg|Mux1~10_combout  & ( (\tpg|Mux1~36_combout 
//  & (((\tpg|Mux0~14_combout  & \SW[1]~input_o )) # (\tpg|Mux0~40_combout ))) ) )

	.dataa(!\tpg|Mux0~14_combout ),
	.datab(!\tpg|Mux0~40_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\tpg|Mux1~36_combout ),
	.datae(gnd),
	.dataf(!\tpg|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux14~0 .extended_lut = "off";
defparam \tpg|Mux14~0 .lut_mask = 64'h0037003707370737;
defparam \tpg|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N48
cyclonev_lcell_comb \tpg|Mux3~0 (
// Equation(s):
// \tpg|Mux3~0_combout  = ( \tpg|Mux1~10_combout  & ( ((!\tpg|Mux0~40_combout ) # (\SW[1]~input_o )) # (\tpg|Mux1~36_combout ) ) ) # ( !\tpg|Mux1~10_combout  & ( ((!\tpg|Mux0~40_combout  & ((!\SW[1]~input_o ) # (!\tpg|Mux0~14_combout )))) # 
// (\tpg|Mux1~36_combout ) ) )

	.dataa(!\tpg|Mux1~36_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\tpg|Mux0~14_combout ),
	.datad(!\tpg|Mux0~40_combout ),
	.datae(gnd),
	.dataf(!\tpg|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux3~0 .extended_lut = "off";
defparam \tpg|Mux3~0 .lut_mask = 64'hFD55FD55FF77FF77;
defparam \tpg|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N51
cyclonev_lcell_comb \tpg|Mux1~37 (
// Equation(s):
// \tpg|Mux1~37_combout  = ( \tpg|Mux1~10_combout  & ( (\SW[1]~input_o ) # (\tpg|Mux1~36_combout ) ) ) # ( !\tpg|Mux1~10_combout  & ( \tpg|Mux1~36_combout  ) )

	.dataa(!\tpg|Mux1~36_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux1~37 .extended_lut = "off";
defparam \tpg|Mux1~37 .lut_mask = 64'h5555555577777777;
defparam \tpg|Mux1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N54
cyclonev_lcell_comb \tpg|Mux0~41 (
// Equation(s):
// \tpg|Mux0~41_combout  = ( \SW[1]~input_o  & ( \tpg|Mux0~14_combout  ) ) # ( !\SW[1]~input_o  & ( \tpg|Mux0~14_combout  & ( \tpg|Mux0~40_combout  ) ) ) # ( \SW[1]~input_o  & ( !\tpg|Mux0~14_combout  & ( \tpg|Mux0~40_combout  ) ) ) # ( !\SW[1]~input_o  & ( 
// !\tpg|Mux0~14_combout  & ( \tpg|Mux0~40_combout  ) ) )

	.dataa(gnd),
	.datab(!\tpg|Mux0~40_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\tpg|Mux0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux0~41 .extended_lut = "off";
defparam \tpg|Mux0~41 .lut_mask = 64'h333333333333FFFF;
defparam \tpg|Mux0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N33
cyclonev_lcell_comb \vga_ctrl|vga_hs~0 (
// Equation(s):
// \vga_ctrl|vga_hs~0_combout  = ( !\vga_ctrl|hcount[4]~DUPLICATE_q  & ( (!\vga_ctrl|hcount [3]) # ((!\vga_ctrl|hcount [2]) # ((!\vga_ctrl|hcount [0]) # (!\vga_ctrl|hcount [1]))) ) )

	.dataa(!\vga_ctrl|hcount [3]),
	.datab(!\vga_ctrl|hcount [2]),
	.datac(!\vga_ctrl|hcount [0]),
	.datad(!\vga_ctrl|hcount [1]),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_hs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_hs~0 .extended_lut = "off";
defparam \vga_ctrl|vga_hs~0 .lut_mask = 64'hFFFEFFFE00000000;
defparam \vga_ctrl|vga_hs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N36
cyclonev_lcell_comb \vga_ctrl|vga_hs~1 (
// Equation(s):
// \vga_ctrl|vga_hs~1_combout  = ( \vga_ctrl|hcount [8] & ( \vga_ctrl|hcount [7] ) ) # ( !\vga_ctrl|hcount [8] & ( \vga_ctrl|hcount [7] & ( (!\vga_ctrl|hcount [9]) # ((!\vga_ctrl|vga_hs~0_combout  & (\vga_ctrl|hcount [6] & \vga_ctrl|hcount [5])) # 
// (\vga_ctrl|vga_hs~0_combout  & (!\vga_ctrl|hcount [6] & !\vga_ctrl|hcount [5]))) ) ) ) # ( \vga_ctrl|hcount [8] & ( !\vga_ctrl|hcount [7] ) ) # ( !\vga_ctrl|hcount [8] & ( !\vga_ctrl|hcount [7] ) )

	.dataa(!\vga_ctrl|vga_hs~0_combout ),
	.datab(!\vga_ctrl|hcount [6]),
	.datac(!\vga_ctrl|hcount [5]),
	.datad(!\vga_ctrl|hcount [9]),
	.datae(!\vga_ctrl|hcount [8]),
	.dataf(!\vga_ctrl|hcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_hs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_hs~1 .extended_lut = "off";
defparam \vga_ctrl|vga_hs~1 .lut_mask = 64'hFFFFFFFFFF42FFFF;
defparam \vga_ctrl|vga_hs~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N39
cyclonev_lcell_comb \vga_ctrl|vga_vs~0 (
// Equation(s):
// \vga_ctrl|vga_vs~0_combout  = ( \vga_ctrl|vcount [8] & ( (\vga_ctrl|vcount [6] & (\vga_ctrl|vcount [5] & \vga_ctrl|vcount [7])) ) )

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [6]),
	.datac(!\vga_ctrl|vcount [5]),
	.datad(!\vga_ctrl|vcount [7]),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_vs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_vs~0 .extended_lut = "off";
defparam \vga_ctrl|vga_vs~0 .lut_mask = 64'h0000000000030003;
defparam \vga_ctrl|vga_vs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N30
cyclonev_lcell_comb \vga_ctrl|vga_vs~1 (
// Equation(s):
// \vga_ctrl|vga_vs~1_combout  = ( !\vga_ctrl|vcount[9]~DUPLICATE_q  & ( (\vga_ctrl|vcount [3] & (!\vga_ctrl|vcount [2] & !\vga_ctrl|vcount [4])) ) )

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [3]),
	.datac(!\vga_ctrl|vcount [2]),
	.datad(!\vga_ctrl|vcount [4]),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_vs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_vs~1 .extended_lut = "off";
defparam \vga_ctrl|vga_vs~1 .lut_mask = 64'h3000300000000000;
defparam \vga_ctrl|vga_vs~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N12
cyclonev_lcell_comb \vga_ctrl|vga_vs~2 (
// Equation(s):
// \vga_ctrl|vga_vs~2_combout  = ( \vga_ctrl|vga_vs~1_combout  & ( (!\vga_ctrl|vga_vs~0_combout ) # (!\vga_ctrl|vcount [0] $ (\vga_ctrl|vcount [1])) ) ) # ( !\vga_ctrl|vga_vs~1_combout  )

	.dataa(gnd),
	.datab(!\vga_ctrl|vga_vs~0_combout ),
	.datac(!\vga_ctrl|vcount [0]),
	.datad(!\vga_ctrl|vcount [1]),
	.datae(gnd),
	.dataf(!\vga_ctrl|vga_vs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_vs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_vs~2 .extended_lut = "off";
defparam \vga_ctrl|vga_vs~2 .lut_mask = 64'hFFFFFFFFFCCFFCCF;
defparam \vga_ctrl|vga_vs~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N27
cyclonev_lcell_comb \vga_ctrl|vga_blank_n~0 (
// Equation(s):
// \vga_ctrl|vga_blank_n~0_combout  = ( !\vga_ctrl|vcount [9] & ( (!\vga_ctrl|vga_vs~0_combout  & ((!\vga_ctrl|hcount[9]~DUPLICATE_q ) # ((!\vga_ctrl|hcount [7] & !\vga_ctrl|hcount [8])))) ) )

	.dataa(!\vga_ctrl|hcount [7]),
	.datab(!\vga_ctrl|hcount[9]~DUPLICATE_q ),
	.datac(!\vga_ctrl|vga_vs~0_combout ),
	.datad(!\vga_ctrl|hcount [8]),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_blank_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_blank_n~0 .extended_lut = "off";
defparam \vga_ctrl|vga_blank_n~0 .lut_mask = 64'hE0C0E0C000000000;
defparam \vga_ctrl|vga_blank_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N0
cyclonev_lcell_comb \vga_ctrl|vga_sync_n (
// Equation(s):
// \vga_ctrl|vga_sync_n~combout  = ( \vga_ctrl|vga_hs~1_combout  & ( \vga_ctrl|vga_vs~2_combout  ) ) # ( !\vga_ctrl|vga_hs~1_combout  & ( \vga_ctrl|vga_vs~2_combout  ) ) # ( \vga_ctrl|vga_hs~1_combout  & ( !\vga_ctrl|vga_vs~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_ctrl|vga_hs~1_combout ),
	.dataf(!\vga_ctrl|vga_vs~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_sync_n~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_sync_n .extended_lut = "off";
defparam \vga_ctrl|vga_sync_n .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \vga_ctrl|vga_sync_n .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
