# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do simple_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA/proj/simple/src {C:/intelFPGA/proj/simple/src/INV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:47 on Sep 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/proj/simple/src" C:/intelFPGA/proj/simple/src/INV.sv 
# -- Compiling module INV
# 
# Top level modules:
# 	INV
# End time: 12:36:47 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/proj/simple/src {C:/intelFPGA/proj/simple/src/simple.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:47 on Sep 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/proj/simple/src" C:/intelFPGA/proj/simple/src/simple.sv 
# -- Compiling module simple
# 
# Top level modules:
# 	simple
# End time: 12:36:47 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA/proj/simple/src/../tb {C:/intelFPGA/proj/simple/src/../tb/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:47 on Sep 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/proj/simple/src/../tb" C:/intelFPGA/proj/simple/src/../tb/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:36:47 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 12:36:47 on Sep 19,2023
# Loading sv_std.std
# Loading work.tb
# Loading work.simple
# Loading work.INV
# ** Error: (vsim-3389) C:/intelFPGA/proj/simple/src/../tb/tb.sv(10): Port 'SW' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb/testbench File: C:/intelFPGA/proj/simple/src/simple.sv
# ** Error: (vsim-3389) C:/intelFPGA/proj/simple/src/../tb/tb.sv(10): Port 'INV' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb/testbench File: C:/intelFPGA/proj/simple/src/simple.sv
# ** Fatal: (vsim-3365) C:/intelFPGA/proj/simple/src/../tb/tb.sv(10): Too many port connections. Expected 1, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb/testbench File: C:/intelFPGA/proj/simple/src/simple.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simple_run_msim_rtl_verilog.do PAUSED at line 13
# End time: 12:38:17 on Sep 19,2023, Elapsed time: 0:01:30
# Errors: 3, Warnings: 0
