Simulator report for course-project
Thu Apr 20 00:50:53 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 159 nodes    ;
; Simulation Coverage         ;       2.63 % ;
; Total Number of Transitions ; 151          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       2.63 % ;
; Total nodes checked                                 ; 159          ;
; Total output ports checked                          ; 152          ;
; Total output ports with complete 1/0-value coverage ; 4            ;
; Total output ports with no 1/0-value coverage       ; 131          ;
; Total output ports with no 1-value coverage         ; 144          ;
; Total output ports with no 0-value coverage         ; 135          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |course-project|CLC                                                                                                      ; |course-project|CLC                                                                                                      ; out              ;
; |course-project|ABUS[3]                                                                                                  ; |course-project|ABUS[3]                                                                                                  ; out              ;
; |course-project|Registers:inst|inst7                                                                                     ; |course-project|Registers:inst|inst7                                                                                     ; out0             ;
; |course-project|Registers:inst|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] ; |course-project|Registers:inst|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |course-project|DBUS_OUT[3]                                                                                              ; |course-project|DBUS_OUT[3]                                                                                              ; pin_out          ;
; |course-project|DBUS_OUT[1]                                                                                              ; |course-project|DBUS_OUT[1]                                                                                              ; pin_out          ;
; |course-project|DBUS_OUT[0]                                                                                              ; |course-project|DBUS_OUT[0]                                                                                              ; pin_out          ;
; |course-project|ABUS[4]                                                                                                  ; |course-project|ABUS[4]                                                                                                  ; out              ;
; |course-project|ABUS[2]                                                                                                  ; |course-project|ABUS[2]                                                                                                  ; out              ;
; |course-project|ABUS[1]                                                                                                  ; |course-project|ABUS[1]                                                                                                  ; out              ;
; |course-project|ABUS[0]                                                                                                  ; |course-project|ABUS[0]                                                                                                  ; out              ;
; |course-project|DBUS[3]                                                                                                  ; |course-project|DBUS[3]                                                                                                  ; out              ;
; |course-project|DBUS[2]                                                                                                  ; |course-project|DBUS[2]                                                                                                  ; out              ;
; |course-project|DBUS[1]                                                                                                  ; |course-project|DBUS[1]                                                                                                  ; out              ;
; |course-project|DBUS[0]                                                                                                  ; |course-project|DBUS[0]                                                                                                  ; out              ;
; |course-project|Registers:inst|gdfx_temp0[3]                                                                             ; |course-project|Registers:inst|gdfx_temp0[3]                                                                             ; out0             ;
; |course-project|Registers:inst|gdfx_temp0[1]                                                                             ; |course-project|Registers:inst|gdfx_temp0[1]                                                                             ; out0             ;
; |course-project|Registers:inst|gdfx_temp0[0]                                                                             ; |course-project|Registers:inst|gdfx_temp0[0]                                                                             ; out0             ;
; |course-project|Registers:inst|inst36                                                                                    ; |course-project|Registers:inst|inst36                                                                                    ; out0             ;
; |course-project|Registers:inst|inst35                                                                                    ; |course-project|Registers:inst|inst35                                                                                    ; out0             ;
; |course-project|Registers:inst|inst32                                                                                    ; |course-project|Registers:inst|inst32                                                                                    ; out0             ;
; |course-project|Registers:inst|inst31                                                                                    ; |course-project|Registers:inst|inst31                                                                                    ; out0             ;
; |course-project|Registers:inst|inst28                                                                                    ; |course-project|Registers:inst|inst28                                                                                    ; out0             ;
; |course-project|Registers:inst|inst27                                                                                    ; |course-project|Registers:inst|inst27                                                                                    ; out0             ;
; |course-project|Registers:inst|inst24                                                                                    ; |course-project|Registers:inst|inst24                                                                                    ; out0             ;
; |course-project|Registers:inst|inst23                                                                                    ; |course-project|Registers:inst|inst23                                                                                    ; out0             ;
; |course-project|Registers:inst|inst20                                                                                    ; |course-project|Registers:inst|inst20                                                                                    ; out0             ;
; |course-project|Registers:inst|inst19                                                                                    ; |course-project|Registers:inst|inst19                                                                                    ; out0             ;
; |course-project|Registers:inst|inst16                                                                                    ; |course-project|Registers:inst|inst16                                                                                    ; out0             ;
; |course-project|Registers:inst|inst15                                                                                    ; |course-project|Registers:inst|inst15                                                                                    ; out0             ;
; |course-project|Registers:inst|inst9                                                                                     ; |course-project|Registers:inst|inst9                                                                                     ; out0             ;
; |course-project|Registers:inst|inst8                                                                                     ; |course-project|Registers:inst|inst8                                                                                     ; out0             ;
; |course-project|Registers:inst|inst6                                                                                     ; |course-project|Registers:inst|inst6                                                                                     ; out0             ;
; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]  ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]  ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]  ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]  ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2] ; |course-project|Registers:inst|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2] ; out0             ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |course-project|DBUS_OUT[2]                                                                                              ; |course-project|DBUS_OUT[2]                                                                                              ; pin_out          ;
; |course-project|ABUS[2]                                                                                                  ; |course-project|ABUS[2]                                                                                                  ; out              ;
; |course-project|ABUS[1]                                                                                                  ; |course-project|ABUS[1]                                                                                                  ; out              ;
; |course-project|ABUS[0]                                                                                                  ; |course-project|ABUS[0]                                                                                                  ; out              ;
; |course-project|DBUS[3]                                                                                                  ; |course-project|DBUS[3]                                                                                                  ; out              ;
; |course-project|DBUS[1]                                                                                                  ; |course-project|DBUS[1]                                                                                                  ; out              ;
; |course-project|DBUS[0]                                                                                                  ; |course-project|DBUS[0]                                                                                                  ; out              ;
; |course-project|Registers:inst|gdfx_temp0[2]                                                                             ; |course-project|Registers:inst|gdfx_temp0[2]                                                                             ; out0             ;
; |course-project|Registers:inst|inst36                                                                                    ; |course-project|Registers:inst|inst36                                                                                    ; out0             ;
; |course-project|Registers:inst|inst35                                                                                    ; |course-project|Registers:inst|inst35                                                                                    ; out0             ;
; |course-project|Registers:inst|inst32                                                                                    ; |course-project|Registers:inst|inst32                                                                                    ; out0             ;
; |course-project|Registers:inst|inst31                                                                                    ; |course-project|Registers:inst|inst31                                                                                    ; out0             ;
; |course-project|Registers:inst|inst28                                                                                    ; |course-project|Registers:inst|inst28                                                                                    ; out0             ;
; |course-project|Registers:inst|inst27                                                                                    ; |course-project|Registers:inst|inst27                                                                                    ; out0             ;
; |course-project|Registers:inst|inst24                                                                                    ; |course-project|Registers:inst|inst24                                                                                    ; out0             ;
; |course-project|Registers:inst|inst23                                                                                    ; |course-project|Registers:inst|inst23                                                                                    ; out0             ;
; |course-project|Registers:inst|inst20                                                                                    ; |course-project|Registers:inst|inst20                                                                                    ; out0             ;
; |course-project|Registers:inst|inst19                                                                                    ; |course-project|Registers:inst|inst19                                                                                    ; out0             ;
; |course-project|Registers:inst|inst16                                                                                    ; |course-project|Registers:inst|inst16                                                                                    ; out0             ;
; |course-project|Registers:inst|inst15                                                                                    ; |course-project|Registers:inst|inst15                                                                                    ; out0             ;
; |course-project|Registers:inst|inst9                                                                                     ; |course-project|Registers:inst|inst9                                                                                     ; out0             ;
; |course-project|Registers:inst|inst8                                                                                     ; |course-project|Registers:inst|inst8                                                                                     ; out0             ;
; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; |course-project|Registers:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3]                                           ; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2]                                           ; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1]                                           ; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0]                                           ; |course-project|Registers:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]  ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]  ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]  ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]  ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3] ; out0             ;
; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2] ; |course-project|Registers:inst|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2] ; out0             ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]                                ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[2]                                ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[1]                                ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[0]                                ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[3]                                 ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[2]                                 ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[1]                                 ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[0]                                 ; |course-project|Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Apr 20 00:50:53 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off course-project -c course-project
Info: Using vector source file "D://6 //course-project.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       2.63 %
Info: Number of transitions in simulation is 151
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Thu Apr 20 00:50:53 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


