/*
 * amsung EXYNOS FIMC-IS2 (Imaging Subsystem) driver
 *
 *  Copyright (C) 2015 Samsung Electronics Co., Ltd.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License version 2 as
 *  published by the Free Software Foundation.
 */

#ifndef FIMC_IS_SFR_SCALER_V401_H
#define FIMC_IS_SFR_SCALER_V401_H

#include "fimc-is-hw-api-common.h"

enum fimc_is_scp_reg_name {
	ISP_SC_GCTRL,
	ISP_SC_CLK_GATE,
	ISP_SC_BC,
	ISP_SC_HS1,
	ISP_SC_HS2,
	ISP_SC_DITHER,
	ISP_SC_PRE_RATIO,
	ISP_SC_PRE_SIZE,
	ISP_SC_IMG_SIZE,
	ISP_SC_SRC_POS,
	ISP_SC_SRC_SIZE,
	ISP_SC_DST_SIZE,
	ISP_SC_H_RATIO,
	ISP_SC_V_RATIO,
	ISP_SC_Y_VCOEF_0A,
	ISP_SC_Y_VCOEF_0B,
	ISP_SC_Y_VCOEF_0C,
	ISP_SC_Y_VCOEF_0D,
	ISP_SC_Y_VCOEF_1A,
	ISP_SC_Y_VCOEF_1B,
	ISP_SC_Y_VCOEF_1C,
	ISP_SC_Y_VCOEF_1D,
	ISP_SC_Y_VCOEF_2A,
	ISP_SC_Y_VCOEF_2B,
	ISP_SC_Y_VCOEF_2C,
	ISP_SC_Y_VCOEF_2D,
	ISP_SC_Y_VCOEF_3A,
	ISP_SC_Y_VCOEF_3B,
	ISP_SC_Y_VCOEF_3C,
	ISP_SC_Y_VCOEF_3D,
	ISP_SC_Y_VCOEF_4A,
	ISP_SC_Y_VCOEF_4B,
	ISP_SC_Y_VCOEF_4C,
	ISP_SC_Y_VCOEF_4D,
	ISP_SC_Y_VCOEF_5A,
	ISP_SC_Y_VCOEF_5B,
	ISP_SC_Y_VCOEF_5C,
	ISP_SC_Y_VCOEF_5D,
	ISP_SC_Y_VCOEF_6A,
	ISP_SC_Y_VCOEF_6B,
	ISP_SC_Y_VCOEF_6C,
	ISP_SC_Y_VCOEF_6D,
	ISP_SC_Y_VCOEF_7A,
	ISP_SC_Y_VCOEF_7B,
	ISP_SC_Y_VCOEF_7C,
	ISP_SC_Y_VCOEF_7D,
	ISP_SC_Y_VCOEF_8A,
	ISP_SC_Y_VCOEF_8B,
	ISP_SC_Y_VCOEF_8C,
	ISP_SC_Y_VCOEF_8D,
	ISP_SC_Y_HCOEF_0A,
	ISP_SC_Y_HCOEF_0B,
	ISP_SC_Y_HCOEF_0C,
	ISP_SC_Y_HCOEF_0D,
	ISP_SC_Y_HCOEF_0E,
	ISP_SC_Y_HCOEF_0F,
	ISP_SC_Y_HCOEF_0G,
	ISP_SC_Y_HCOEF_0H,
	ISP_SC_Y_HCOEF_1A,
	ISP_SC_Y_HCOEF_1B,
	ISP_SC_Y_HCOEF_1C,
	ISP_SC_Y_HCOEF_1D,
	ISP_SC_Y_HCOEF_1E,
	ISP_SC_Y_HCOEF_1F,
	ISP_SC_Y_HCOEF_1G,
	ISP_SC_Y_HCOEF_1H,
	ISP_SC_Y_HCOEF_2A,
	ISP_SC_Y_HCOEF_2B,
	ISP_SC_Y_HCOEF_2C,
	ISP_SC_Y_HCOEF_2D,
	ISP_SC_Y_HCOEF_2E,
	ISP_SC_Y_HCOEF_2F,
	ISP_SC_Y_HCOEF_2G,
	ISP_SC_Y_HCOEF_2H,
	ISP_SC_Y_HCOEF_3A,
	ISP_SC_Y_HCOEF_3B,
	ISP_SC_Y_HCOEF_3C,
	ISP_SC_Y_HCOEF_3D,
	ISP_SC_Y_HCOEF_3E,
	ISP_SC_Y_HCOEF_3F,
	ISP_SC_Y_HCOEF_3G,
	ISP_SC_Y_HCOEF_3H,
	ISP_SC_Y_HCOEF_4A,
	ISP_SC_Y_HCOEF_4B,
	ISP_SC_Y_HCOEF_4C,
	ISP_SC_Y_HCOEF_4D,
	ISP_SC_Y_HCOEF_4E,
	ISP_SC_Y_HCOEF_4F,
	ISP_SC_Y_HCOEF_4G,
	ISP_SC_Y_HCOEF_4H,
	ISP_SC_Y_HCOEF_5A,
	ISP_SC_Y_HCOEF_5B,
	ISP_SC_Y_HCOEF_5C,
	ISP_SC_Y_HCOEF_5D,
	ISP_SC_Y_HCOEF_5E,
	ISP_SC_Y_HCOEF_5F,
	ISP_SC_Y_HCOEF_5G,
	ISP_SC_Y_HCOEF_5H,
	ISP_SC_Y_HCOEF_6A,
	ISP_SC_Y_HCOEF_6B,
	ISP_SC_Y_HCOEF_6C,
	ISP_SC_Y_HCOEF_6D,
	ISP_SC_Y_HCOEF_6E,
	ISP_SC_Y_HCOEF_6F,
	ISP_SC_Y_HCOEF_6G,
	ISP_SC_Y_HCOEF_6H,
	ISP_SC_Y_HCOEF_7A,
	ISP_SC_Y_HCOEF_7B,
	ISP_SC_Y_HCOEF_7C,
	ISP_SC_Y_HCOEF_7D,
	ISP_SC_Y_HCOEF_7E,
	ISP_SC_Y_HCOEF_7F,
	ISP_SC_Y_HCOEF_7G,
	ISP_SC_Y_HCOEF_7H,
	ISP_SC_Y_HCOEF_8A,
	ISP_SC_Y_HCOEF_8B,
	ISP_SC_Y_HCOEF_8C,
	ISP_SC_Y_HCOEF_8D,
	ISP_SC_Y_HCOEF_8E,
	ISP_SC_Y_HCOEF_8F,
	ISP_SC_Y_HCOEF_8G,
	ISP_SC_Y_HCOEF_8H,
	ISP_SC_CB_VCOEF_0A,
	ISP_SC_CB_VCOEF_0B,
	ISP_SC_CB_VCOEF_0C,
	ISP_SC_CB_VCOEF_0D,
	ISP_SC_CB_VCOEF_1A,
	ISP_SC_CB_VCOEF_1B,
	ISP_SC_CB_VCOEF_1C,
	ISP_SC_CB_VCOEF_1D,
	ISP_SC_CB_VCOEF_2A,
	ISP_SC_CB_VCOEF_2B,
	ISP_SC_CB_VCOEF_2C,
	ISP_SC_CB_VCOEF_2D,
	ISP_SC_CB_VCOEF_3A,
	ISP_SC_CB_VCOEF_3B,
	ISP_SC_CB_VCOEF_3C,
	ISP_SC_CB_VCOEF_3D,
	ISP_SC_CB_VCOEF_4A,
	ISP_SC_CB_VCOEF_4B,
	ISP_SC_CB_VCOEF_4C,
	ISP_SC_CB_VCOEF_4D,
	ISP_SC_CB_VCOEF_5A,
	ISP_SC_CB_VCOEF_5B,
	ISP_SC_CB_VCOEF_5C,
	ISP_SC_CB_VCOEF_5D,
	ISP_SC_CB_VCOEF_6A,
	ISP_SC_CB_VCOEF_6B,
	ISP_SC_CB_VCOEF_6C,
	ISP_SC_CB_VCOEF_6D,
	ISP_SC_CB_VCOEF_7A,
	ISP_SC_CB_VCOEF_7B,
	ISP_SC_CB_VCOEF_7C,
	ISP_SC_CB_VCOEF_7D,
	ISP_SC_CB_VCOEF_8A,
	ISP_SC_CB_VCOEF_8B,
	ISP_SC_CB_VCOEF_8C,
	ISP_SC_CB_VCOEF_8D,
	ISP_SC_CB_HCOEF_0A,
	ISP_SC_CB_HCOEF_0B,
	ISP_SC_CB_HCOEF_0C,
	ISP_SC_CB_HCOEF_0D,
	ISP_SC_CB_HCOEF_0E,
	ISP_SC_CB_HCOEF_0F,
	ISP_SC_CB_HCOEF_0G,
	ISP_SC_CB_HCOEF_0H,
	ISP_SC_CB_HCOEF_1A,
	ISP_SC_CB_HCOEF_1B,
	ISP_SC_CB_HCOEF_1C,
	ISP_SC_CB_HCOEF_1D,
	ISP_SC_CB_HCOEF_1E,
	ISP_SC_CB_HCOEF_1F,
	ISP_SC_CB_HCOEF_1G,
	ISP_SC_CB_HCOEF_1H,
	ISP_SC_CB_HCOEF_2A,
	ISP_SC_CB_HCOEF_2B,
	ISP_SC_CB_HCOEF_2C,
	ISP_SC_CB_HCOEF_2D,
	ISP_SC_CB_HCOEF_2E,
	ISP_SC_CB_HCOEF_2F,
	ISP_SC_CB_HCOEF_2G,
	ISP_SC_CB_HCOEF_2H,
	ISP_SC_CB_HCOEF_3A,
	ISP_SC_CB_HCOEF_3B,
	ISP_SC_CB_HCOEF_3C,
	ISP_SC_CB_HCOEF_3D,
	ISP_SC_CB_HCOEF_3E,
	ISP_SC_CB_HCOEF_3F,
	ISP_SC_CB_HCOEF_3G,
	ISP_SC_CB_HCOEF_3H,
	ISP_SC_CB_HCOEF_4A,
	ISP_SC_CB_HCOEF_4B,
	ISP_SC_CB_HCOEF_4C,
	ISP_SC_CB_HCOEF_4D,
	ISP_SC_CB_HCOEF_4E,
	ISP_SC_CB_HCOEF_4F,
	ISP_SC_CB_HCOEF_4G,
	ISP_SC_CB_HCOEF_4H,
	ISP_SC_CB_HCOEF_5A,
	ISP_SC_CB_HCOEF_5B,
	ISP_SC_CB_HCOEF_5C,
	ISP_SC_CB_HCOEF_5D,
	ISP_SC_CB_HCOEF_5E,
	ISP_SC_CB_HCOEF_5F,
	ISP_SC_CB_HCOEF_5G,
	ISP_SC_CB_HCOEF_5H,
	ISP_SC_CB_HCOEF_6A,
	ISP_SC_CB_HCOEF_6B,
	ISP_SC_CB_HCOEF_6C,
	ISP_SC_CB_HCOEF_6D,
	ISP_SC_CB_HCOEF_6E,
	ISP_SC_CB_HCOEF_6F,
	ISP_SC_CB_HCOEF_6G,
	ISP_SC_CB_HCOEF_6H,
	ISP_SC_CB_HCOEF_7A,
	ISP_SC_CB_HCOEF_7B,
	ISP_SC_CB_HCOEF_7C,
	ISP_SC_CB_HCOEF_7D,
	ISP_SC_CB_HCOEF_7E,
	ISP_SC_CB_HCOEF_7F,
	ISP_SC_CB_HCOEF_7G,
	ISP_SC_CB_HCOEF_7H,
	ISP_SC_CB_HCOEF_8A,
	ISP_SC_CB_HCOEF_8B,
	ISP_SC_CB_HCOEF_8C,
	ISP_SC_CB_HCOEF_8D,
	ISP_SC_CB_HCOEF_8E,
	ISP_SC_CB_HCOEF_8F,
	ISP_SC_CB_HCOEF_8G,
	ISP_SC_CB_HCOEF_8H,
	ISP_SC_CR_VCOEF_0A,
	ISP_SC_CR_VCOEF_0B,
	ISP_SC_CR_VCOEF_0C,
	ISP_SC_CR_VCOEF_0D,
	ISP_SC_CR_VCOEF_1A,
	ISP_SC_CR_VCOEF_1B,
	ISP_SC_CR_VCOEF_1C,
	ISP_SC_CR_VCOEF_1D,
	ISP_SC_CR_VCOEF_2A,
	ISP_SC_CR_VCOEF_2B,
	ISP_SC_CR_VCOEF_2C,
	ISP_SC_CR_VCOEF_2D,
	ISP_SC_CR_VCOEF_3A,
	ISP_SC_CR_VCOEF_3B,
	ISP_SC_CR_VCOEF_3C,
	ISP_SC_CR_VCOEF_3D,
	ISP_SC_CR_VCOEF_4A,
	ISP_SC_CR_VCOEF_4B,
	ISP_SC_CR_VCOEF_4C,
	ISP_SC_CR_VCOEF_4D,
	ISP_SC_CR_VCOEF_5A,
	ISP_SC_CR_VCOEF_5B,
	ISP_SC_CR_VCOEF_5C,
	ISP_SC_CR_VCOEF_5D,
	ISP_SC_CR_VCOEF_6A,
	ISP_SC_CR_VCOEF_6B,
	ISP_SC_CR_VCOEF_6C,
	ISP_SC_CR_VCOEF_6D,
	ISP_SC_CR_VCOEF_7A,
	ISP_SC_CR_VCOEF_7B,
	ISP_SC_CR_VCOEF_7C,
	ISP_SC_CR_VCOEF_7D,
	ISP_SC_CR_VCOEF_8A,
	ISP_SC_CR_VCOEF_8B,
	ISP_SC_CR_VCOEF_8C,
	ISP_SC_CR_VCOEF_8D,
	ISP_SC_CR_HCOEF_0A,
	ISP_SC_CR_HCOEF_0B,
	ISP_SC_CR_HCOEF_0C,
	ISP_SC_CR_HCOEF_0D,
	ISP_SC_CR_HCOEF_0E,
	ISP_SC_CR_HCOEF_0F,
	ISP_SC_CR_HCOEF_0G,
	ISP_SC_CR_HCOEF_0H,
	ISP_SC_CR_HCOEF_1A,
	ISP_SC_CR_HCOEF_1B,
	ISP_SC_CR_HCOEF_1C,
	ISP_SC_CR_HCOEF_1D,
	ISP_SC_CR_HCOEF_1E,
	ISP_SC_CR_HCOEF_1F,
	ISP_SC_CR_HCOEF_1G,
	ISP_SC_CR_HCOEF_1H,
	ISP_SC_CR_HCOEF_2A,
	ISP_SC_CR_HCOEF_2B,
	ISP_SC_CR_HCOEF_2C,
	ISP_SC_CR_HCOEF_2D,
	ISP_SC_CR_HCOEF_2E,
	ISP_SC_CR_HCOEF_2F,
	ISP_SC_CR_HCOEF_2G,
	ISP_SC_CR_HCOEF_2H,
	ISP_SC_CR_HCOEF_3A,
	ISP_SC_CR_HCOEF_3B,
	ISP_SC_CR_HCOEF_3C,
	ISP_SC_CR_HCOEF_3D,
	ISP_SC_CR_HCOEF_3E,
	ISP_SC_CR_HCOEF_3F,
	ISP_SC_CR_HCOEF_3G,
	ISP_SC_CR_HCOEF_3H,
	ISP_SC_CR_HCOEF_4A,
	ISP_SC_CR_HCOEF_4B,
	ISP_SC_CR_HCOEF_4C,
	ISP_SC_CR_HCOEF_4D,
	ISP_SC_CR_HCOEF_4E,
	ISP_SC_CR_HCOEF_4F,
	ISP_SC_CR_HCOEF_4G,
	ISP_SC_CR_HCOEF_4H,
	ISP_SC_CR_HCOEF_5A,
	ISP_SC_CR_HCOEF_5B,
	ISP_SC_CR_HCOEF_5C,
	ISP_SC_CR_HCOEF_5D,
	ISP_SC_CR_HCOEF_5E,
	ISP_SC_CR_HCOEF_5F,
	ISP_SC_CR_HCOEF_5G,
	ISP_SC_CR_HCOEF_5H,
	ISP_SC_CR_HCOEF_6A,
	ISP_SC_CR_HCOEF_6B,
	ISP_SC_CR_HCOEF_6C,
	ISP_SC_CR_HCOEF_6D,
	ISP_SC_CR_HCOEF_6E,
	ISP_SC_CR_HCOEF_6F,
	ISP_SC_CR_HCOEF_6G,
	ISP_SC_CR_HCOEF_6H,
	ISP_SC_CR_HCOEF_7A,
	ISP_SC_CR_HCOEF_7B,
	ISP_SC_CR_HCOEF_7C,
	ISP_SC_CR_HCOEF_7D,
	ISP_SC_CR_HCOEF_7E,
	ISP_SC_CR_HCOEF_7F,
	ISP_SC_CR_HCOEF_7G,
	ISP_SC_CR_HCOEF_7H,
	ISP_SC_CR_HCOEF_8A,
	ISP_SC_CR_HCOEF_8B,
	ISP_SC_CR_HCOEF_8C,
	ISP_SC_CR_HCOEF_8D,
	ISP_SC_CR_HCOEF_8E,
	ISP_SC_CR_HCOEF_8F,
	ISP_SC_CR_HCOEF_8G,
	ISP_SC_CR_HCOEF_8H,
	ISP_SC_CONV422,
	ISP_SC_CONV420,
	ISP_SC_IMGEFF,
	ISP_SC_DIRECT_CON,
	ISP_SC_STATUS,
	ISP_SC_DMA_CON,
	ISP_SC_DMA_MAX_MO_CON,
	ISP_SC_DMA_CANV_YHSIZE,
	ISP_SC_DMA_CANV_YVSIZE,
	ISP_SC_DMA_CANV_CHSIZE,
	ISP_SC_DMA_CANV_CVSIZE,
	ISP_SC_DMA_YHOFFSET,
	ISP_SC_DMA_YVOFFSET,
	ISP_SC_DMA_CBHOFFSET,
	ISP_SC_DMA_CBVOFFSET,
	ISP_SC_DMA_CRHOFFSET,
	ISP_SC_DMA_CRVOFFSET,
	ISP_SC_DMA_LINESKIP,
	ISP_SC_DMA_CNTSEQ,
	ISP_SC_DMA_QOS_LUT_P1_0,
	ISP_SC_DMA_QOS_LUT_P1_1,
	ISP_SC_DMA_QOS_LUT_P2,
	ISP_SC_DMA_QOS_LUT_P3,
	ISP_SC_DMA_CRC_Y,
	ISP_SC_DMA_CRC_CB,
	ISP_SC_DMA_CRC_CR,
	ISP_SC_DMA_YADDR1,
	ISP_SC_DMA_YADDR2,
	ISP_SC_DMA_YADDR3,
	ISP_SC_DMA_YADDR4,
	ISP_SC_DMA_YADDR5,
	ISP_SC_DMA_YADDR6,
	ISP_SC_DMA_YADDR7,
	ISP_SC_DMA_YADDR8,
	ISP_SC_DMA_YADDR9,
	ISP_SC_DMA_YADDR10,
	ISP_SC_DMA_YADDR11,
	ISP_SC_DMA_YADDR12,
	ISP_SC_DMA_YADDR13,
	ISP_SC_DMA_YADDR14,
	ISP_SC_DMA_YADDR15,
	ISP_SC_DMA_YADDR16,
	ISP_SC_DMA_YADDR17,
	ISP_SC_DMA_YADDR18,
	ISP_SC_DMA_YADDR19,
	ISP_SC_DMA_YADDR20,
	ISP_SC_DMA_YADDR21,
	ISP_SC_DMA_YADDR22,
	ISP_SC_DMA_YADDR23,
	ISP_SC_DMA_YADDR24,
	ISP_SC_DMA_YADDR25,
	ISP_SC_DMA_YADDR26,
	ISP_SC_DMA_YADDR27,
	ISP_SC_DMA_YADDR28,
	ISP_SC_DMA_YADDR29,
	ISP_SC_DMA_YADDR30,
	ISP_SC_DMA_YADDR31,
	ISP_SC_DMA_YADDR32,
	ISP_SC_DMA_CBADDR1,
	ISP_SC_DMA_CBADDR2,
	ISP_SC_DMA_CBADDR3,
	ISP_SC_DMA_CBADDR4,
	ISP_SC_DMA_CBADDR5,
	ISP_SC_DMA_CBADDR6,
	ISP_SC_DMA_CBADDR7,
	ISP_SC_DMA_CBADDR8,
	ISP_SC_DMA_CBADDR9,
	ISP_SC_DMA_CBADDR10,
	ISP_SC_DMA_CBADDR11,
	ISP_SC_DMA_CBADDR12,
	ISP_SC_DMA_CBADDR13,
	ISP_SC_DMA_CBADDR14,
	ISP_SC_DMA_CBADDR15,
	ISP_SC_DMA_CBADDR16,
	ISP_SC_DMA_CBADDR17,
	ISP_SC_DMA_CBADDR18,
	ISP_SC_DMA_CBADDR19,
	ISP_SC_DMA_CBADDR20,
	ISP_SC_DMA_CBADDR21,
	ISP_SC_DMA_CBADDR22,
	ISP_SC_DMA_CBADDR23,
	ISP_SC_DMA_CBADDR24,
	ISP_SC_DMA_CBADDR25,
	ISP_SC_DMA_CBADDR26,
	ISP_SC_DMA_CBADDR27,
	ISP_SC_DMA_CBADDR28,
	ISP_SC_DMA_CBADDR29,
	ISP_SC_DMA_CBADDR30,
	ISP_SC_DMA_CBADDR31,
	ISP_SC_DMA_CBADDR32,
	ISP_SC_DMA_CRADDR1,
	ISP_SC_DMA_CRADDR2,
	ISP_SC_DMA_CRADDR3,
	ISP_SC_DMA_CRADDR4,
	ISP_SC_DMA_CRADDR5,
	ISP_SC_DMA_CRADDR6,
	ISP_SC_DMA_CRADDR7,
	ISP_SC_DMA_CRADDR8,
	ISP_SC_DMA_CRADDR9,
	ISP_SC_DMA_CRADDR10,
	ISP_SC_DMA_CRADDR11,
	ISP_SC_DMA_CRADDR12,
	ISP_SC_DMA_CRADDR13,
	ISP_SC_DMA_CRADDR14,
	ISP_SC_DMA_CRADDR15,
	ISP_SC_DMA_CRADDR16,
	ISP_SC_DMA_CRADDR17,
	ISP_SC_DMA_CRADDR18,
	ISP_SC_DMA_CRADDR19,
	ISP_SC_DMA_CRADDR20,
	ISP_SC_DMA_CRADDR21,
	ISP_SC_DMA_CRADDR22,
	ISP_SC_DMA_CRADDR23,
	ISP_SC_DMA_CRADDR24,
	ISP_SC_DMA_CRADDR25,
	ISP_SC_DMA_CRADDR26,
	ISP_SC_DMA_CRADDR27,
	ISP_SC_DMA_CRADDR28,
	ISP_SC_DMA_CRADDR29,
	ISP_SC_DMA_CRADDR30,
	ISP_SC_DMA_CRADDR31,
	ISP_SC_DMA_CRADDR32,
	ISP_SC_INTR_MASK,
	ISP_SC_INTR_STATUS,
	ISP_SC_VERSION,
	ISP_SC_MAX
};

struct const fimc_is_reg scp_regs[ISP_SC_MAX] = {
	{0x0000, "ISP_SC_GCTRL"},
	{0x0008, "ISP_SC_CLK_GATE"},
	{0x0010, "ISP_SC_BC"},
	{0x0014, "ISP_SC_HS1"},
	{0x0018, "ISP_SC_HS2"},
	{0x001C, "ISP_SC_DITHER"},
	{0x0030, "ISP_SC_PRE_RATIO"},
	{0x0034, "ISP_SC_PRE_SIZE"},
	{0x0040, "ISP_SC_IMG_SIZE"},
	{0x0044, "ISP_SC_SRC_POS"},
	{0x0048, "ISP_SC_SRC_SIZE"},
	{0x004C, "ISP_SC_DST_SIZE"},
	{0x0050, "ISP_SC_H_RATIO"},
	{0x0054, "ISP_SC_V_RATIO"},
	{0x0100, "ISP_SC_Y_VCOEF_0A"},
	{0x0104, "ISP_SC_Y_VCOEF_0B"},
	{0x0108, "ISP_SC_Y_VCOEF_0C"},
	{0x010C, "ISP_SC_Y_VCOEF_0D"},
	{0x0110, "ISP_SC_Y_VCOEF_1A"},
	{0x0114, "ISP_SC_Y_VCOEF_1B"},
	{0x0118, "ISP_SC_Y_VCOEF_1C"},
	{0x011C, "ISP_SC_Y_VCOEF_1D"},
	{0x0120, "ISP_SC_Y_VCOEF_2A"},
	{0x0124, "ISP_SC_Y_VCOEF_2B"},
	{0x0128, "ISP_SC_Y_VCOEF_2C"},
	{0x012C, "ISP_SC_Y_VCOEF_2D"},
	{0x0130, "ISP_SC_Y_VCOEF_3A"},
	{0x0134, "ISP_SC_Y_VCOEF_3B"},
	{0x0138, "ISP_SC_Y_VCOEF_3C"},
	{0x013C, "ISP_SC_Y_VCOEF_3D"},
	{0x0140, "ISP_SC_Y_VCOEF_4A"},
	{0x0144, "ISP_SC_Y_VCOEF_4B"},
	{0x0148, "ISP_SC_Y_VCOEF_4C"},
	{0x014C, "ISP_SC_Y_VCOEF_4D"},
	{0x0150, "ISP_SC_Y_VCOEF_5A"},
	{0x0154, "ISP_SC_Y_VCOEF_5B"},
	{0x0158, "ISP_SC_Y_VCOEF_5C"},
	{0x015C, "ISP_SC_Y_VCOEF_5D"},
	{0x0160, "ISP_SC_Y_VCOEF_6A"},
	{0x0164, "ISP_SC_Y_VCOEF_6B"},
	{0x0168, "ISP_SC_Y_VCOEF_6C"},
	{0x016C, "ISP_SC_Y_VCOEF_6D"},
	{0x0170, "ISP_SC_Y_VCOEF_7A"},
	{0x0174, "ISP_SC_Y_VCOEF_7B"},
	{0x0178, "ISP_SC_Y_VCOEF_7C"},
	{0x017C, "ISP_SC_Y_VCOEF_7D"},
	{0x0180, "ISP_SC_Y_VCOEF_8A"},
	{0x0184, "ISP_SC_Y_VCOEF_8B"},
	{0x0188, "ISP_SC_Y_VCOEF_8C"},
	{0x018C, "ISP_SC_Y_VCOEF_8D"},
	{0x0200, "ISP_SC_Y_HCOEF_0A"},
	{0x0204, "ISP_SC_Y_HCOEF_0B"},
	{0x0208, "ISP_SC_Y_HCOEF_0C"},
	{0x020C, "ISP_SC_Y_HCOEF_0D"},
	{0x0210, "ISP_SC_Y_HCOEF_0E"},
	{0x0214, "ISP_SC_Y_HCOEF_0F"},
	{0x0218, "ISP_SC_Y_HCOEF_0G"},
	{0x021C, "ISP_SC_Y_HCOEF_0H"},
	{0x0220, "ISP_SC_Y_HCOEF_1A"},
	{0x0224, "ISP_SC_Y_HCOEF_1B"},
	{0x0228, "ISP_SC_Y_HCOEF_1C"},
	{0x022C, "ISP_SC_Y_HCOEF_1D"},
	{0x0230, "ISP_SC_Y_HCOEF_1E"},
	{0x0234, "ISP_SC_Y_HCOEF_1F"},
	{0x0238, "ISP_SC_Y_HCOEF_1G"},
	{0x023C, "ISP_SC_Y_HCOEF_1H"},
	{0x0240, "ISP_SC_Y_HCOEF_2A"},
	{0x0244, "ISP_SC_Y_HCOEF_2B"},
	{0x0248, "ISP_SC_Y_HCOEF_2C"},
	{0x024C, "ISP_SC_Y_HCOEF_2D"},
	{0x0250, "ISP_SC_Y_HCOEF_2E"},
	{0x0254, "ISP_SC_Y_HCOEF_2F"},
	{0x0258, "ISP_SC_Y_HCOEF_2G"},
	{0x025C, "ISP_SC_Y_HCOEF_2H"},
	{0x0260, "ISP_SC_Y_HCOEF_3A"},
	{0x0264, "ISP_SC_Y_HCOEF_3B"},
	{0x0268, "ISP_SC_Y_HCOEF_3C"},
	{0x026C, "ISP_SC_Y_HCOEF_3D"},
	{0x0270, "ISP_SC_Y_HCOEF_3E"},
	{0x0274, "ISP_SC_Y_HCOEF_3F"},
	{0x0278, "ISP_SC_Y_HCOEF_3G"},
	{0x027C, "ISP_SC_Y_HCOEF_3H"},
	{0x0280, "ISP_SC_Y_HCOEF_4A"},
	{0x0284, "ISP_SC_Y_HCOEF_4B"},
	{0x0288, "ISP_SC_Y_HCOEF_4C"},
	{0x028C, "ISP_SC_Y_HCOEF_4D"},
	{0x0290, "ISP_SC_Y_HCOEF_4E"},
	{0x0294, "ISP_SC_Y_HCOEF_4F"},
	{0x0298, "ISP_SC_Y_HCOEF_4G"},
	{0x029C, "ISP_SC_Y_HCOEF_4H"},
	{0x02A0, "ISP_SC_Y_HCOEF_5A"},
	{0x02A4, "ISP_SC_Y_HCOEF_5B"},
	{0x02A8, "ISP_SC_Y_HCOEF_5C"},
	{0x02AC, "ISP_SC_Y_HCOEF_5D"},
	{0x02B0, "ISP_SC_Y_HCOEF_5E"},
	{0x02B4, "ISP_SC_Y_HCOEF_5F"},
	{0x02B8, "ISP_SC_Y_HCOEF_5G"},
	{0x02BC, "ISP_SC_Y_HCOEF_5H"},
	{0x02C0, "ISP_SC_Y_HCOEF_6A"},
	{0x02C4, "ISP_SC_Y_HCOEF_6B"},
	{0x02C8, "ISP_SC_Y_HCOEF_6C"},
	{0x02CC, "ISP_SC_Y_HCOEF_6D"},
	{0x02D0, "ISP_SC_Y_HCOEF_6E"},
	{0x02D4, "ISP_SC_Y_HCOEF_6F"},
	{0x02D8, "ISP_SC_Y_HCOEF_6G"},
	{0x02DC, "ISP_SC_Y_HCOEF_6H"},
	{0x02E0, "ISP_SC_Y_HCOEF_7A"},
	{0x02E4, "ISP_SC_Y_HCOEF_7B"},
	{0x02E8, "ISP_SC_Y_HCOEF_7C"},
	{0x02EC, "ISP_SC_Y_HCOEF_7D"},
	{0x02F0, "ISP_SC_Y_HCOEF_7E"},
	{0x02F4, "ISP_SC_Y_HCOEF_7F"},
	{0x02F8, "ISP_SC_Y_HCOEF_7G"},
	{0x02FC, "ISP_SC_Y_HCOEF_7H"},
	{0x0300, "ISP_SC_Y_HCOEF_8A"},
	{0x0304, "ISP_SC_Y_HCOEF_8B"},
	{0x0308, "ISP_SC_Y_HCOEF_8C"},
	{0x030C, "ISP_SC_Y_HCOEF_8D"},
	{0x0310, "ISP_SC_Y_HCOEF_8E"},
	{0x0314, "ISP_SC_Y_HCOEF_8F"},
	{0x0318, "ISP_SC_Y_HCOEF_8G"},
	{0x031C, "ISP_SC_Y_HCOEF_8H"},
	{0x0400, "ISP_SC_CB_VCOEF_0A"},
	{0x0404, "ISP_SC_CB_VCOEF_0B"},
	{0x0408, "ISP_SC_CB_VCOEF_0C"},
	{0x040C, "ISP_SC_CB_VCOEF_0D"},
	{0x0410, "ISP_SC_CB_VCOEF_1A"},
	{0x0414, "ISP_SC_CB_VCOEF_1B"},
	{0x0418, "ISP_SC_CB_VCOEF_1C"},
	{0x041C, "ISP_SC_CB_VCOEF_1D"},
	{0x0420, "ISP_SC_CB_VCOEF_2A"},
	{0x0424, "ISP_SC_CB_VCOEF_2B"},
	{0x0428, "ISP_SC_CB_VCOEF_2C"},
	{0x042C, "ISP_SC_CB_VCOEF_2D"},
	{0x0430, "ISP_SC_CB_VCOEF_3A"},
	{0x0434, "ISP_SC_CB_VCOEF_3B"},
	{0x0438, "ISP_SC_CB_VCOEF_3C"},
	{0x043C, "ISP_SC_CB_VCOEF_3D"},
	{0x0440, "ISP_SC_CB_VCOEF_4A"},
	{0x0444, "ISP_SC_CB_VCOEF_4B"},
	{0x0448, "ISP_SC_CB_VCOEF_4C"},
	{0x044C, "ISP_SC_CB_VCOEF_4D"},
	{0x0450, "ISP_SC_CB_VCOEF_5A"},
	{0x0454, "ISP_SC_CB_VCOEF_5B"},
	{0x0458, "ISP_SC_CB_VCOEF_5C"},
	{0x045C, "ISP_SC_CB_VCOEF_5D"},
	{0x0460, "ISP_SC_CB_VCOEF_6A"},
	{0x0464, "ISP_SC_CB_VCOEF_6B"},
	{0x0468, "ISP_SC_CB_VCOEF_6C"},
	{0x046C, "ISP_SC_CB_VCOEF_6D"},
	{0x0470, "ISP_SC_CB_VCOEF_7A"},
	{0x0474, "ISP_SC_CB_VCOEF_7B"},
	{0x0478, "ISP_SC_CB_VCOEF_7C"},
	{0x047C, "ISP_SC_CB_VCOEF_7D"},
	{0x0480, "ISP_SC_CB_VCOEF_8A"},
	{0x0484, "ISP_SC_CB_VCOEF_8B"},
	{0x0488, "ISP_SC_CB_VCOEF_8C"},
	{0x048C, "ISP_SC_CB_VCOEF_8D"},
	{0x0500, "ISP_SC_CB_HCOEF_0A"},
	{0x0504, "ISP_SC_CB_HCOEF_0B"},
	{0x0508, "ISP_SC_CB_HCOEF_0C"},
	{0x050C, "ISP_SC_CB_HCOEF_0D"},
	{0x0510, "ISP_SC_CB_HCOEF_0E"},
	{0x0514, "ISP_SC_CB_HCOEF_0F"},
	{0x0518, "ISP_SC_CB_HCOEF_0G"},
	{0x051C, "ISP_SC_CB_HCOEF_0H"},
	{0x0520, "ISP_SC_CB_HCOEF_1A"},
	{0x0524, "ISP_SC_CB_HCOEF_1B"},
	{0x0528, "ISP_SC_CB_HCOEF_1C"},
	{0x052C, "ISP_SC_CB_HCOEF_1D"},
	{0x0530, "ISP_SC_CB_HCOEF_1E"},
	{0x0534, "ISP_SC_CB_HCOEF_1F"},
	{0x0538, "ISP_SC_CB_HCOEF_1G"},
	{0x053C, "ISP_SC_CB_HCOEF_1H"},
	{0x0540, "ISP_SC_CB_HCOEF_2A"},
	{0x0544, "ISP_SC_CB_HCOEF_2B"},
	{0x0548, "ISP_SC_CB_HCOEF_2C"},
	{0x054C, "ISP_SC_CB_HCOEF_2D"},
	{0x0550, "ISP_SC_CB_HCOEF_2E"},
	{0x0554, "ISP_SC_CB_HCOEF_2F"},
	{0x0558, "ISP_SC_CB_HCOEF_2G"},
	{0x055C, "ISP_SC_CB_HCOEF_2H"},
	{0x0560, "ISP_SC_CB_HCOEF_3A"},
	{0x0564, "ISP_SC_CB_HCOEF_3B"},
	{0x0568, "ISP_SC_CB_HCOEF_3C"},
	{0x056C, "ISP_SC_CB_HCOEF_3D"},
	{0x0570, "ISP_SC_CB_HCOEF_3E"},
	{0x0574, "ISP_SC_CB_HCOEF_3F"},
	{0x0578, "ISP_SC_CB_HCOEF_3G"},
	{0x057C, "ISP_SC_CB_HCOEF_3H"},
	{0x0580, "ISP_SC_CB_HCOEF_4A"},
	{0x0584, "ISP_SC_CB_HCOEF_4B"},
	{0x0588, "ISP_SC_CB_HCOEF_4C"},
	{0x058C, "ISP_SC_CB_HCOEF_4D"},
	{0x0590, "ISP_SC_CB_HCOEF_4E"},
	{0x0594, "ISP_SC_CB_HCOEF_4F"},
	{0x0598, "ISP_SC_CB_HCOEF_4G"},
	{0x059C, "ISP_SC_CB_HCOEF_4H"},
	{0x05A0, "ISP_SC_CB_HCOEF_5A"},
	{0x05A4, "ISP_SC_CB_HCOEF_5B"},
	{0x05A8, "ISP_SC_CB_HCOEF_5C"},
	{0x05AC, "ISP_SC_CB_HCOEF_5D"},
	{0x05B0, "ISP_SC_CB_HCOEF_5E"},
	{0x05B4, "ISP_SC_CB_HCOEF_5F"},
	{0x05B8, "ISP_SC_CB_HCOEF_5G"},
	{0x05BC, "ISP_SC_CB_HCOEF_5H"},
	{0x05C0, "ISP_SC_CB_HCOEF_6A"},
	{0x05C4, "ISP_SC_CB_HCOEF_6B"},
	{0x05C8, "ISP_SC_CB_HCOEF_6C"},
	{0x05CC, "ISP_SC_CB_HCOEF_6D"},
	{0x05D0, "ISP_SC_CB_HCOEF_6E"},
	{0x05D4, "ISP_SC_CB_HCOEF_6F"},
	{0x05D8, "ISP_SC_CB_HCOEF_6G"},
	{0x05DC, "ISP_SC_CB_HCOEF_6H"},
	{0x05E0, "ISP_SC_CB_HCOEF_7A"},
	{0x05E4, "ISP_SC_CB_HCOEF_7B"},
	{0x05E8, "ISP_SC_CB_HCOEF_7C"},
	{0x05EC, "ISP_SC_CB_HCOEF_7D"},
	{0x05F0, "ISP_SC_CB_HCOEF_7E"},
	{0x05F4, "ISP_SC_CB_HCOEF_7F"},
	{0x05F8, "ISP_SC_CB_HCOEF_7G"},
	{0x05FC, "ISP_SC_CB_HCOEF_7H"},
	{0x0600, "ISP_SC_CB_HCOEF_8A"},
	{0x0604, "ISP_SC_CB_HCOEF_8B"},
	{0x0608, "ISP_SC_CB_HCOEF_8C"},
	{0x060C, "ISP_SC_CB_HCOEF_8D"},
	{0x0610, "ISP_SC_CB_HCOEF_8E"},
	{0x0614, "ISP_SC_CB_HCOEF_8F"},
	{0x0618, "ISP_SC_CB_HCOEF_8G"},
	{0x061C, "ISP_SC_CB_HCOEF_8H"},
	{0x0700, "ISP_SC_CR_VCOEF_0A"},
	{0x0704, "ISP_SC_CR_VCOEF_0B"},
	{0x0708, "ISP_SC_CR_VCOEF_0C"},
	{0x070C, "ISP_SC_CR_VCOEF_0D"},
	{0x0710, "ISP_SC_CR_VCOEF_1A"},
	{0x0714, "ISP_SC_CR_VCOEF_1B"},
	{0x0718, "ISP_SC_CR_VCOEF_1C"},
	{0x071C, "ISP_SC_CR_VCOEF_1D"},
	{0x0720, "ISP_SC_CR_VCOEF_2A"},
	{0x0724, "ISP_SC_CR_VCOEF_2B"},
	{0x0728, "ISP_SC_CR_VCOEF_2C"},
	{0x072C, "ISP_SC_CR_VCOEF_2D"},
	{0x0730, "ISP_SC_CR_VCOEF_3A"},
	{0x0734, "ISP_SC_CR_VCOEF_3B"},
	{0x0738, "ISP_SC_CR_VCOEF_3C"},
	{0x073C, "ISP_SC_CR_VCOEF_3D"},
	{0x0740, "ISP_SC_CR_VCOEF_4A"},
	{0x0744, "ISP_SC_CR_VCOEF_4B"},
	{0x0748, "ISP_SC_CR_VCOEF_4C"},
	{0x074C, "ISP_SC_CR_VCOEF_4D"},
	{0x0750, "ISP_SC_CR_VCOEF_5A"},
	{0x0754, "ISP_SC_CR_VCOEF_5B"},
	{0x0758, "ISP_SC_CR_VCOEF_5C"},
	{0x075C, "ISP_SC_CR_VCOEF_5D"},
	{0x0760, "ISP_SC_CR_VCOEF_6A"},
	{0x0764, "ISP_SC_CR_VCOEF_6B"},
	{0x0768, "ISP_SC_CR_VCOEF_6C"},
	{0x076C, "ISP_SC_CR_VCOEF_6D"},
	{0x0770, "ISP_SC_CR_VCOEF_7A"},
	{0x0774, "ISP_SC_CR_VCOEF_7B"},
	{0x0778, "ISP_SC_CR_VCOEF_7C"},
	{0x077C, "ISP_SC_CR_VCOEF_7D"},
	{0x0780, "ISP_SC_CR_VCOEF_8A"},
	{0x0784, "ISP_SC_CR_VCOEF_8B"},
	{0x0788, "ISP_SC_CR_VCOEF_8C"},
	{0x078C, "ISP_SC_CR_VCOEF_8D"},
	{0x0800, "ISP_SC_CR_HCOEF_0A"},
	{0x0804, "ISP_SC_CR_HCOEF_0B"},
	{0x0808, "ISP_SC_CR_HCOEF_0C"},
	{0x080C, "ISP_SC_CR_HCOEF_0D"},
	{0x0810, "ISP_SC_CR_HCOEF_0E"},
	{0x0814, "ISP_SC_CR_HCOEF_0F"},
	{0x0818, "ISP_SC_CR_HCOEF_0G"},
	{0x081C, "ISP_SC_CR_HCOEF_0H"},
	{0x0820, "ISP_SC_CR_HCOEF_1A"},
	{0x0824, "ISP_SC_CR_HCOEF_1B"},
	{0x0828, "ISP_SC_CR_HCOEF_1C"},
	{0x082C, "ISP_SC_CR_HCOEF_1D"},
	{0x0830, "ISP_SC_CR_HCOEF_1E"},
	{0x0834, "ISP_SC_CR_HCOEF_1F"},
	{0x0838, "ISP_SC_CR_HCOEF_1G"},
	{0x083C, "ISP_SC_CR_HCOEF_1H"},
	{0x0840, "ISP_SC_CR_HCOEF_2A"},
	{0x0844, "ISP_SC_CR_HCOEF_2B"},
	{0x0848, "ISP_SC_CR_HCOEF_2C"},
	{0x084C, "ISP_SC_CR_HCOEF_2D"},
	{0x0850, "ISP_SC_CR_HCOEF_2E"},
	{0x0854, "ISP_SC_CR_HCOEF_2F"},
	{0x0858, "ISP_SC_CR_HCOEF_2G"},
	{0x085C, "ISP_SC_CR_HCOEF_2H"},
	{0x0860, "ISP_SC_CR_HCOEF_3A"},
	{0x0864, "ISP_SC_CR_HCOEF_3B"},
	{0x0868, "ISP_SC_CR_HCOEF_3C"},
	{0x086C, "ISP_SC_CR_HCOEF_3D"},
	{0x0870, "ISP_SC_CR_HCOEF_3E"},
	{0x0874, "ISP_SC_CR_HCOEF_3F"},
	{0x0878, "ISP_SC_CR_HCOEF_3G"},
	{0x087C, "ISP_SC_CR_HCOEF_3H"},
	{0x0880, "ISP_SC_CR_HCOEF_4A"},
	{0x0884, "ISP_SC_CR_HCOEF_4B"},
	{0x0888, "ISP_SC_CR_HCOEF_4C"},
	{0x088C, "ISP_SC_CR_HCOEF_4D"},
	{0x0890, "ISP_SC_CR_HCOEF_4E"},
	{0x0894, "ISP_SC_CR_HCOEF_4F"},
	{0x0898, "ISP_SC_CR_HCOEF_4G"},
	{0x089C, "ISP_SC_CR_HCOEF_4H"},
	{0x08A0, "ISP_SC_CR_HCOEF_5A"},
	{0x08A4, "ISP_SC_CR_HCOEF_5B"},
	{0x08A8, "ISP_SC_CR_HCOEF_5C"},
	{0x08AC, "ISP_SC_CR_HCOEF_5D"},
	{0x08B0, "ISP_SC_CR_HCOEF_5E"},
	{0x08B4, "ISP_SC_CR_HCOEF_5F"},
	{0x08B8, "ISP_SC_CR_HCOEF_5G"},
	{0x08BC, "ISP_SC_CR_HCOEF_5H"},
	{0x08C0, "ISP_SC_CR_HCOEF_6A"},
	{0x08C4, "ISP_SC_CR_HCOEF_6B"},
	{0x08C8, "ISP_SC_CR_HCOEF_6C"},
	{0x08CC, "ISP_SC_CR_HCOEF_6D"},
	{0x08D0, "ISP_SC_CR_HCOEF_6E"},
	{0x08D4, "ISP_SC_CR_HCOEF_6F"},
	{0x08D8, "ISP_SC_CR_HCOEF_6G"},
	{0x08DC, "ISP_SC_CR_HCOEF_6H"},
	{0x08E0, "ISP_SC_CR_HCOEF_7A"},
	{0x08E4, "ISP_SC_CR_HCOEF_7B"},
	{0x08E8, "ISP_SC_CR_HCOEF_7C"},
	{0x08EC, "ISP_SC_CR_HCOEF_7D"},
	{0x08F0, "ISP_SC_CR_HCOEF_7E"},
	{0x08F4, "ISP_SC_CR_HCOEF_7F"},
	{0x08F8, "ISP_SC_CR_HCOEF_7G"},
	{0x08FC, "ISP_SC_CR_HCOEF_7H"},
	{0x0900, "ISP_SC_CR_HCOEF_8A"},
	{0x0904, "ISP_SC_CR_HCOEF_8B"},
	{0x0908, "ISP_SC_CR_HCOEF_8C"},
	{0x090C, "ISP_SC_CR_HCOEF_8D"},
	{0x0910, "ISP_SC_CR_HCOEF_8E"},
	{0x0914, "ISP_SC_CR_HCOEF_8F"},
	{0x0918, "ISP_SC_CR_HCOEF_8G"},
	{0x091C, "ISP_SC_CR_HCOEF_8H"},
	{0x0A00, "ISP_SC_CONV422"},
	{0x0A04, "ISP_SC_CONV420"},
	{0x0A08, "ISP_SC_IMGEFF"},
	{0x0A0C, "ISP_SC_DIRECT_CON"},
	{0x0A10, "ISP_SC_STATUS"},
	{0x1000, "ISP_SC_DMA_CON"},
	{0x1004, "ISP_SC_DMA_MAX_MO_CON"},
	{0x1010, "ISP_SC_DMA_CANV_YHSIZE"},
	{0x1014, "ISP_SC_DMA_CANV_YVSIZE"},
	{0x1020, "ISP_SC_DMA_CANV_CHSIZE"},
	{0x1024, "ISP_SC_DMA_CANV_CVSIZE"},
	{0x1030, "ISP_SC_DMA_YHOFFSET"},
	{0x1034, "ISP_SC_DMA_YVOFFSET"},
	{0x1040, "ISP_SC_DMA_CBHOFFSET"},
	{0x1044, "ISP_SC_DMA_CBVOFFSET"},
	{0x1050, "ISP_SC_DMA_CRHOFFSET"},
	{0x1054, "ISP_SC_DMA_CRVOFFSET"},
	{0x1060, "ISP_SC_DMA_LINESKIP"},
	{0x1064, "ISP_SC_DMA_CNTSEQ"},
	{0x1070, "ISP_SC_DMA_QOS_LUT_P1_0"},
	{0x1074, "ISP_SC_DMA_QOS_LUT_P1_1"},
	{0x1078, "ISP_SC_DMA_QOS_LUT_P2"},
	{0x107C, "ISP_SC_DMA_QOS_LUT_P3"},
	{0x1080, "ISP_SC_DMA_CRC_Y"},
	{0x1084, "ISP_SC_DMA_CRC_CB"},
	{0x1088, "ISP_SC_DMA_CRC_CR"},
	{0x1100, "ISP_SC_DMA_YADDR1"},
	{0x1104, "ISP_SC_DMA_YADDR2"},
	{0x1108, "ISP_SC_DMA_YADDR3"},
	{0x110C, "ISP_SC_DMA_YADDR4"},
	{0x1110, "ISP_SC_DMA_YADDR5"},
	{0x1114, "ISP_SC_DMA_YADDR6"},
	{0x1118, "ISP_SC_DMA_YADDR7"},
	{0x111C, "ISP_SC_DMA_YADDR8"},
	{0x1120, "ISP_SC_DMA_YADDR9"},
	{0x1124, "ISP_SC_DMA_YADDR10"},
	{0x1128, "ISP_SC_DMA_YADDR11"},
	{0x112C, "ISP_SC_DMA_YADDR12"},
	{0x1130, "ISP_SC_DMA_YADDR13"},
	{0x1134, "ISP_SC_DMA_YADDR14"},
	{0x1138, "ISP_SC_DMA_YADDR15"},
	{0x113C, "ISP_SC_DMA_YADDR16"},
	{0x1140, "ISP_SC_DMA_YADDR17"},
	{0x1144, "ISP_SC_DMA_YADDR18"},
	{0x1148, "ISP_SC_DMA_YADDR19"},
	{0x114C, "ISP_SC_DMA_YADDR20"},
	{0x1150, "ISP_SC_DMA_YADDR21"},
	{0x1154, "ISP_SC_DMA_YADDR22"},
	{0x1158, "ISP_SC_DMA_YADDR23"},
	{0x115C, "ISP_SC_DMA_YADDR24"},
	{0x1160, "ISP_SC_DMA_YADDR25"},
	{0x1164, "ISP_SC_DMA_YADDR26"},
	{0x1168, "ISP_SC_DMA_YADDR27"},
	{0x116C, "ISP_SC_DMA_YADDR28"},
	{0x1170, "ISP_SC_DMA_YADDR29"},
	{0x1174, "ISP_SC_DMA_YADDR30"},
	{0x1178, "ISP_SC_DMA_YADDR31"},
	{0x117C, "ISP_SC_DMA_YADDR32"},
	{0x1200, "ISP_SC_DMA_CBADDR1"},
	{0x1204, "ISP_SC_DMA_CBADDR2"},
	{0x1208, "ISP_SC_DMA_CBADDR3"},
	{0x120C, "ISP_SC_DMA_CBADDR4"},
	{0x1210, "ISP_SC_DMA_CBADDR5"},
	{0x1214, "ISP_SC_DMA_CBADDR6"},
	{0x1218, "ISP_SC_DMA_CBADDR7"},
	{0x121C, "ISP_SC_DMA_CBADDR8"},
	{0x1220, "ISP_SC_DMA_CBADDR9"},
	{0x1224, "ISP_SC_DMA_CBADDR10"},
	{0x1228, "ISP_SC_DMA_CBADDR11"},
	{0x122C, "ISP_SC_DMA_CBADDR12"},
	{0x1230, "ISP_SC_DMA_CBADDR13"},
	{0x1234, "ISP_SC_DMA_CBADDR14"},
	{0x1238, "ISP_SC_DMA_CBADDR15"},
	{0x123C, "ISP_SC_DMA_CBADDR16"},
	{0x1240, "ISP_SC_DMA_CBADDR17"},
	{0x1244, "ISP_SC_DMA_CBADDR18"},
	{0x1248, "ISP_SC_DMA_CBADDR19"},
	{0x124C, "ISP_SC_DMA_CBADDR20"},
	{0x1250, "ISP_SC_DMA_CBADDR21"},
	{0x1254, "ISP_SC_DMA_CBADDR22"},
	{0x1258, "ISP_SC_DMA_CBADDR23"},
	{0x125C, "ISP_SC_DMA_CBADDR24"},
	{0x1260, "ISP_SC_DMA_CBADDR25"},
	{0x1264, "ISP_SC_DMA_CBADDR26"},
	{0x1268, "ISP_SC_DMA_CBADDR27"},
	{0x126C, "ISP_SC_DMA_CBADDR28"},
	{0x1270, "ISP_SC_DMA_CBADDR29"},
	{0x1274, "ISP_SC_DMA_CBADDR30"},
	{0x1278, "ISP_SC_DMA_CBADDR31"},
	{0x127C, "ISP_SC_DMA_CBADDR32"},
	{0x1300, "ISP_SC_DMA_CRADDR1"},
	{0x1304, "ISP_SC_DMA_CRADDR2"},
	{0x1308, "ISP_SC_DMA_CRADDR3"},
	{0x130C, "ISP_SC_DMA_CRADDR4"},
	{0x1310, "ISP_SC_DMA_CRADDR5"},
	{0x1314, "ISP_SC_DMA_CRADDR6"},
	{0x1318, "ISP_SC_DMA_CRADDR7"},
	{0x131C, "ISP_SC_DMA_CRADDR8"},
	{0x1320, "ISP_SC_DMA_CRADDR9"},
	{0x1324, "ISP_SC_DMA_CRADDR10"},
	{0x1328, "ISP_SC_DMA_CRADDR11"},
	{0x132C, "ISP_SC_DMA_CRADDR12"},
	{0x1330, "ISP_SC_DMA_CRADDR13"},
	{0x1334, "ISP_SC_DMA_CRADDR14"},
	{0x1338, "ISP_SC_DMA_CRADDR15"},
	{0x133C, "ISP_SC_DMA_CRADDR16"},
	{0x1340, "ISP_SC_DMA_CRADDR17"},
	{0x1344, "ISP_SC_DMA_CRADDR18"},
	{0x1348, "ISP_SC_DMA_CRADDR19"},
	{0x134C, "ISP_SC_DMA_CRADDR20"},
	{0x1350, "ISP_SC_DMA_CRADDR21"},
	{0x1354, "ISP_SC_DMA_CRADDR22"},
	{0x1358, "ISP_SC_DMA_CRADDR23"},
	{0x135C, "ISP_SC_DMA_CRADDR24"},
	{0x1360, "ISP_SC_DMA_CRADDR25"},
	{0x1364, "ISP_SC_DMA_CRADDR26"},
	{0x1368, "ISP_SC_DMA_CRADDR27"},
	{0x136C, "ISP_SC_DMA_CRADDR28"},
	{0x1370, "ISP_SC_DMA_CRADDR29"},
	{0x1374, "ISP_SC_DMA_CRADDR30"},
	{0x1378, "ISP_SC_DMA_CRADDR31"},
	{0x137C, "ISP_SC_DMA_CRADDR32"},
	{0x1800, "ISP_SC_INTR_MASK"},
	{0x1804, "ISP_SC_INTR_STATUS"},
	{0x1FFC, "ISP_SC_VERSION"}
};

enum fimc_is_scp_reg_field {
	SCP_F_READ_SHADOW_REG, /* Global control */
	SCP_F_SCALER_ENABLE,
	SCP_F_FRAME_START_TRIG_EN,
	SCP_F_SHADOW_TRIGGER_MODE,
	SCP_F_SHADOW_SW,
	SCP_F_SHADOW_ENABLE_MODE,
	SCP_F_SHADOW_DISABLE,
	SCP_F_SOFTRST_REQ,
	SCP_F_CLK_GATE_DMA_DISABLE, /* Clock Gating Control */
	SCP_F_CLK_GATE_IMG_EFFECT_DISABLE,
	SCP_F_CLK_GATE_CONV420_DISABLE,
	SCP_F_CLK_GATE_CONV422_DISABLE,
	SCP_F_CLK_GATE_FIFO_DISABLE,
	SCP_F_CLK_GATE_SCALER_DISABLE,
	SCP_F_CLK_GATE_DITHER_DISABLE,
	SCP_F_CLK_GATE_BCHS_DISABLE,
	SCP_F_BCHS_Y_OFFSET, /* Brightness/Contrast control */
	SCP_F_BCHS_Y_GAIN,
	SCP_F_BCHS_C_GAIN_01, /* Hue/Saturation control */
	SCP_F_BCHS_C_GAIN_00,
	SCP_F_BCHS_C_GAIN_11,
	SCP_F_BCHS_C_GAIN_10,
	SCP_F_DITHER_ON, /* Dithering control */
	SCP_F_PRE_SHFACTOR, /* Pre-scaler ratio */
	SCP_F_PRE_HRATIO,
	SCP_F_PRE_VRATIO,
	SCP_F_PRE_HSIZE, /* Pre-scaler size */
	SCP_F_PRE_VSIZE,
	SCP_F_IMG_HSIZE, /* Input image size */
	SCP_F_IMG_VSIZE,
	SCP_F_SRC_HPOS, /* Start position to crop */
	SCP_F_SRC_VPOS,
	SCP_F_SRC_HSIZE, /* Cropped image size */
	SCP_F_SRC_VSIZE,
	SCP_F_DST_HSIZE, /* Scaled image size */
	SCP_F_DST_VSIZE,
	SCP_F_H_RATIO, /* Horizontal scaling ratio */
	SCP_F_V_RATIO, /* Vertical scaling ratio */
	SCP_F_Y_VCOEF_0A, /* Y Coefficient for vertical/horizontal scaling filter (4 tap, 16 Poly-phase) */
	SCP_F_Y_VCOEF_0B,
	SCP_F_Y_VCOEF_0C,
	SCP_F_Y_VCOEF_0D,
	SCP_F_Y_VCOEF_1A,
	SCP_F_Y_VCOEF_1B,
	SCP_F_Y_VCOEF_1C,
	SCP_F_Y_VCOEF_1D,
	SCP_F_Y_VCOEF_2A,
	SCP_F_Y_VCOEF_2B,
	SCP_F_Y_VCOEF_2C,
	SCP_F_Y_VCOEF_2D,
	SCP_F_Y_VCOEF_3A,
	SCP_F_Y_VCOEF_3B,
	SCP_F_Y_VCOEF_3C,
	SCP_F_Y_VCOEF_3D,
	SCP_F_Y_VCOEF_4A,
	SCP_F_Y_VCOEF_4B,
	SCP_F_Y_VCOEF_4C,
	SCP_F_Y_VCOEF_4D,
	SCP_F_Y_VCOEF_5A,
	SCP_F_Y_VCOEF_5B,
	SCP_F_Y_VCOEF_5C,
	SCP_F_Y_VCOEF_5D,
	SCP_F_Y_VCOEF_6A,
	SCP_F_Y_VCOEF_6B,
	SCP_F_Y_VCOEF_6C,
	SCP_F_Y_VCOEF_6D,
	SCP_F_Y_VCOEF_7A,
	SCP_F_Y_VCOEF_7B,
	SCP_F_Y_VCOEF_7C,
	SCP_F_Y_VCOEF_7D,
	SCP_F_Y_VCOEF_8A,
	SCP_F_Y_VCOEF_8B,
	SCP_F_Y_VCOEF_8C,
	SCP_F_Y_VCOEF_8D,
	SCP_F_Y_HCOEF_0A,
	SCP_F_Y_HCOEF_0B,
	SCP_F_Y_HCOEF_0C,
	SCP_F_Y_HCOEF_0D,
	SCP_F_Y_HCOEF_0E,
	SCP_F_Y_HCOEF_0F,
	SCP_F_Y_HCOEF_0G,
	SCP_F_Y_HCOEF_0H,
	SCP_F_Y_HCOEF_1A,
	SCP_F_Y_HCOEF_1B,
	SCP_F_Y_HCOEF_1C,
	SCP_F_Y_HCOEF_1D,
	SCP_F_Y_HCOEF_1E,
	SCP_F_Y_HCOEF_1F,
	SCP_F_Y_HCOEF_1G,
	SCP_F_Y_HCOEF_1H,
	SCP_F_Y_HCOEF_2A,
	SCP_F_Y_HCOEF_2B,
	SCP_F_Y_HCOEF_2C,
	SCP_F_Y_HCOEF_2D,
	SCP_F_Y_HCOEF_2E,
	SCP_F_Y_HCOEF_2F,
	SCP_F_Y_HCOEF_2G,
	SCP_F_Y_HCOEF_2H,
	SCP_F_Y_HCOEF_3A,
	SCP_F_Y_HCOEF_3B,
	SCP_F_Y_HCOEF_3C,
	SCP_F_Y_HCOEF_3D,
	SCP_F_Y_HCOEF_3E,
	SCP_F_Y_HCOEF_3F,
	SCP_F_Y_HCOEF_3G,
	SCP_F_Y_HCOEF_3H,
	SCP_F_Y_HCOEF_4A,
	SCP_F_Y_HCOEF_4B,
	SCP_F_Y_HCOEF_4C,
	SCP_F_Y_HCOEF_4D,
	SCP_F_Y_HCOEF_4E,
	SCP_F_Y_HCOEF_4F,
	SCP_F_Y_HCOEF_4G,
	SCP_F_Y_HCOEF_4H,
	SCP_F_Y_HCOEF_5A,
	SCP_F_Y_HCOEF_5B,
	SCP_F_Y_HCOEF_5C,
	SCP_F_Y_HCOEF_5D,
	SCP_F_Y_HCOEF_5E,
	SCP_F_Y_HCOEF_5F,
	SCP_F_Y_HCOEF_5G,
	SCP_F_Y_HCOEF_5H,
	SCP_F_Y_HCOEF_6A,
	SCP_F_Y_HCOEF_6B,
	SCP_F_Y_HCOEF_6C,
	SCP_F_Y_HCOEF_6D,
	SCP_F_Y_HCOEF_6E,
	SCP_F_Y_HCOEF_6F,
	SCP_F_Y_HCOEF_6G,
	SCP_F_Y_HCOEF_6H,
	SCP_F_Y_HCOEF_7A,
	SCP_F_Y_HCOEF_7B,
	SCP_F_Y_HCOEF_7C,
	SCP_F_Y_HCOEF_7D,
	SCP_F_Y_HCOEF_7E,
	SCP_F_Y_HCOEF_7F,
	SCP_F_Y_HCOEF_7G,
	SCP_F_Y_HCOEF_7H,
	SCP_F_Y_HCOEF_8A,
	SCP_F_Y_HCOEF_8B,
	SCP_F_Y_HCOEF_8C,
	SCP_F_Y_HCOEF_8D,
	SCP_F_Y_HCOEF_8E,
	SCP_F_Y_HCOEF_8F,
	SCP_F_Y_HCOEF_8G,
	SCP_F_Y_HCOEF_8H,
	SCP_F_CB_VCOEF_0A, /* Cb Coefficient for vertical/horizontal scaling filter (4 tap, 16 Poly-phase) */
	SCP_F_CB_VCOEF_0B,
	SCP_F_CB_VCOEF_0C,
	SCP_F_CB_VCOEF_0D,
	SCP_F_CB_VCOEF_1A,
	SCP_F_CB_VCOEF_1B,
	SCP_F_CB_VCOEF_1C,
	SCP_F_CB_VCOEF_1D,
	SCP_F_CB_VCOEF_2A,
	SCP_F_CB_VCOEF_2B,
	SCP_F_CB_VCOEF_2C,
	SCP_F_CB_VCOEF_2D,
	SCP_F_CB_VCOEF_3A,
	SCP_F_CB_VCOEF_3B,
	SCP_F_CB_VCOEF_3C,
	SCP_F_CB_VCOEF_3D,
	SCP_F_CB_VCOEF_4A,
	SCP_F_CB_VCOEF_4B,
	SCP_F_CB_VCOEF_4C,
	SCP_F_CB_VCOEF_4D,
	SCP_F_CB_VCOEF_5A,
	SCP_F_CB_VCOEF_5B,
	SCP_F_CB_VCOEF_5C,
	SCP_F_CB_VCOEF_5D,
	SCP_F_CB_VCOEF_6A,
	SCP_F_CB_VCOEF_6B,
	SCP_F_CB_VCOEF_6C,
	SCP_F_CB_VCOEF_6D,
	SCP_F_CB_VCOEF_7A,
	SCP_F_CB_VCOEF_7B,
	SCP_F_CB_VCOEF_7C,
	SCP_F_CB_VCOEF_7D,
	SCP_F_CB_VCOEF_8A,
	SCP_F_CB_VCOEF_8B,
	SCP_F_CB_VCOEF_8C,
	SCP_F_CB_VCOEF_8D,
	SCP_F_CB_HCOEF_0A,
	SCP_F_CB_HCOEF_0B,
	SCP_F_CB_HCOEF_0C,
	SCP_F_CB_HCOEF_0D,
	SCP_F_CB_HCOEF_0E,
	SCP_F_CB_HCOEF_0F,
	SCP_F_CB_HCOEF_0G,
	SCP_F_CB_HCOEF_0H,
	SCP_F_CB_HCOEF_1A,
	SCP_F_CB_HCOEF_1B,
	SCP_F_CB_HCOEF_1C,
	SCP_F_CB_HCOEF_1D,
	SCP_F_CB_HCOEF_1E,
	SCP_F_CB_HCOEF_1F,
	SCP_F_CB_HCOEF_1G,
	SCP_F_CB_HCOEF_1H,
	SCP_F_CB_HCOEF_2A,
	SCP_F_CB_HCOEF_2B,
	SCP_F_CB_HCOEF_2C,
	SCP_F_CB_HCOEF_2D,
	SCP_F_CB_HCOEF_2E,
	SCP_F_CB_HCOEF_2F,
	SCP_F_CB_HCOEF_2G,
	SCP_F_CB_HCOEF_2H,
	SCP_F_CB_HCOEF_3A,
	SCP_F_CB_HCOEF_3B,
	SCP_F_CB_HCOEF_3C,
	SCP_F_CB_HCOEF_3D,
	SCP_F_CB_HCOEF_3E,
	SCP_F_CB_HCOEF_3F,
	SCP_F_CB_HCOEF_3G,
	SCP_F_CB_HCOEF_3H,
	SCP_F_CB_HCOEF_4A,
	SCP_F_CB_HCOEF_4B,
	SCP_F_CB_HCOEF_4C,
	SCP_F_CB_HCOEF_4D,
	SCP_F_CB_HCOEF_4E,
	SCP_F_CB_HCOEF_4F,
	SCP_F_CB_HCOEF_4G,
	SCP_F_CB_HCOEF_4H,
	SCP_F_CB_HCOEF_5A,
	SCP_F_CB_HCOEF_5B,
	SCP_F_CB_HCOEF_5C,
	SCP_F_CB_HCOEF_5D,
	SCP_F_CB_HCOEF_5E,
	SCP_F_CB_HCOEF_5F,
	SCP_F_CB_HCOEF_5G,
	SCP_F_CB_HCOEF_5H,
	SCP_F_CB_HCOEF_6A,
	SCP_F_CB_HCOEF_6B,
	SCP_F_CB_HCOEF_6C,
	SCP_F_CB_HCOEF_6D,
	SCP_F_CB_HCOEF_6E,
	SCP_F_CB_HCOEF_6F,
	SCP_F_CB_HCOEF_6G,
	SCP_F_CB_HCOEF_6H,
	SCP_F_CB_HCOEF_7A,
	SCP_F_CB_HCOEF_7B,
	SCP_F_CB_HCOEF_7C,
	SCP_F_CB_HCOEF_7D,
	SCP_F_CB_HCOEF_7E,
	SCP_F_CB_HCOEF_7F,
	SCP_F_CB_HCOEF_7G,
	SCP_F_CB_HCOEF_7H,
	SCP_F_CB_HCOEF_8A,
	SCP_F_CB_HCOEF_8B,
	SCP_F_CB_HCOEF_8C,
	SCP_F_CB_HCOEF_8D,
	SCP_F_CB_HCOEF_8E,
	SCP_F_CB_HCOEF_8F,
	SCP_F_CB_HCOEF_8G,
	SCP_F_CB_HCOEF_8H,
	SCP_F_CR_VCOEF_0A, /* Cr Coefficient for vertical/horizontal scaling filter (4 tap, 16 Poly-phase) */
	SCP_F_CR_VCOEF_0B,
	SCP_F_CR_VCOEF_0C,
	SCP_F_CR_VCOEF_0D,
	SCP_F_CR_VCOEF_1A,
	SCP_F_CR_VCOEF_1B,
	SCP_F_CR_VCOEF_1C,
	SCP_F_CR_VCOEF_1D,
	SCP_F_CR_VCOEF_2A,
	SCP_F_CR_VCOEF_2B,
	SCP_F_CR_VCOEF_2C,
	SCP_F_CR_VCOEF_2D,
	SCP_F_CR_VCOEF_3A,
	SCP_F_CR_VCOEF_3B,
	SCP_F_CR_VCOEF_3C,
	SCP_F_CR_VCOEF_3D,
	SCP_F_CR_VCOEF_4A,
	SCP_F_CR_VCOEF_4B,
	SCP_F_CR_VCOEF_4C,
	SCP_F_CR_VCOEF_4D,
	SCP_F_CR_VCOEF_5A,
	SCP_F_CR_VCOEF_5B,
	SCP_F_CR_VCOEF_5C,
	SCP_F_CR_VCOEF_5D,
	SCP_F_CR_VCOEF_6A,
	SCP_F_CR_VCOEF_6B,
	SCP_F_CR_VCOEF_6C,
	SCP_F_CR_VCOEF_6D,
	SCP_F_CR_VCOEF_7A,
	SCP_F_CR_VCOEF_7B,
	SCP_F_CR_VCOEF_7C,
	SCP_F_CR_VCOEF_7D,
	SCP_F_CR_VCOEF_8A,
	SCP_F_CR_VCOEF_8B,
	SCP_F_CR_VCOEF_8C,
	SCP_F_CR_VCOEF_8D,
	SCP_F_CR_HCOEF_0A,
	SCP_F_CR_HCOEF_0B,
	SCP_F_CR_HCOEF_0C,
	SCP_F_CR_HCOEF_0D,
	SCP_F_CR_HCOEF_0E,
	SCP_F_CR_HCOEF_0F,
	SCP_F_CR_HCOEF_0G,
	SCP_F_CR_HCOEF_0H,
	SCP_F_CR_HCOEF_1A,
	SCP_F_CR_HCOEF_1B,
	SCP_F_CR_HCOEF_1C,
	SCP_F_CR_HCOEF_1D,
	SCP_F_CR_HCOEF_1E,
	SCP_F_CR_HCOEF_1F,
	SCP_F_CR_HCOEF_1G,
	SCP_F_CR_HCOEF_1H,
	SCP_F_CR_HCOEF_2A,
	SCP_F_CR_HCOEF_2B,
	SCP_F_CR_HCOEF_2C,
	SCP_F_CR_HCOEF_2D,
	SCP_F_CR_HCOEF_2E,
	SCP_F_CR_HCOEF_2F,
	SCP_F_CR_HCOEF_2G,
	SCP_F_CR_HCOEF_2H,
	SCP_F_CR_HCOEF_3A,
	SCP_F_CR_HCOEF_3B,
	SCP_F_CR_HCOEF_3C,
	SCP_F_CR_HCOEF_3D,
	SCP_F_CR_HCOEF_3E,
	SCP_F_CR_HCOEF_3F,
	SCP_F_CR_HCOEF_3G,
	SCP_F_CR_HCOEF_3H,
	SCP_F_CR_HCOEF_4A,
	SCP_F_CR_HCOEF_4B,
	SCP_F_CR_HCOEF_4C,
	SCP_F_CR_HCOEF_4D,
	SCP_F_CR_HCOEF_4E,
	SCP_F_CR_HCOEF_4F,
	SCP_F_CR_HCOEF_4G,
	SCP_F_CR_HCOEF_4H,
	SCP_F_CR_HCOEF_5A,
	SCP_F_CR_HCOEF_5B,
	SCP_F_CR_HCOEF_5C,
	SCP_F_CR_HCOEF_5D,
	SCP_F_CR_HCOEF_5E,
	SCP_F_CR_HCOEF_5F,
	SCP_F_CR_HCOEF_5G,
	SCP_F_CR_HCOEF_5H,
	SCP_F_CR_HCOEF_6A,
	SCP_F_CR_HCOEF_6B,
	SCP_F_CR_HCOEF_6C,
	SCP_F_CR_HCOEF_6D,
	SCP_F_CR_HCOEF_6E,
	SCP_F_CR_HCOEF_6F,
	SCP_F_CR_HCOEF_6G,
	SCP_F_CR_HCOEF_6H,
	SCP_F_CR_HCOEF_7A,
	SCP_F_CR_HCOEF_7B,
	SCP_F_CR_HCOEF_7C,
	SCP_F_CR_HCOEF_7D,
	SCP_F_CR_HCOEF_7E,
	SCP_F_CR_HCOEF_7F,
	SCP_F_CR_HCOEF_7G,
	SCP_F_CR_HCOEF_7H,
	SCP_F_CR_HCOEF_8A,
	SCP_F_CR_HCOEF_8B,
	SCP_F_CR_HCOEF_8C,
	SCP_F_CR_HCOEF_8D,
	SCP_F_CR_HCOEF_8E,
	SCP_F_CR_HCOEF_8F,
	SCP_F_CR_HCOEF_8G,
	SCP_F_CR_HCOEF_8H,
	SCP_F_CONV422_COEF_EN_N_M2, /* YCbCr 422 conversion control */
	SCP_F_CONV422_COEF_EN_N_M1,
	SCP_F_CONV422_COEF_EN_N,
	SCP_F_CONV422_COEF_EN_N_P1,
	SCP_F_CONV422_COEF_EN_N_P2,
	SCP_F_CONV422_COEF_2,
	SCP_F_CONV422_COEF_1,
	SCP_F_CONV422_COEF_0,
	SCP_F_CONV420_WEIGHT, /* YCbCr 420 conversion control register */
	SCP_F_CONV420_ENABLE,
	SCP_F_IE_ON, /* Image Effect control register */
	SCP_F_FIN,
	SCP_F_PAT_CB,
	SCP_F_PAT_CR,
	SCP_F_DIRECT_SEL, /* Direct path signal control */
	SCP_F_DIRECTOUT_ENABLE,
	SCP_F_IDLENESS, /* Status register */
	SCP_F_VSYNC,
	SCP_F_WINDOW_OFFSET_EN,
	SCP_F_FLIP_MODE_STATUS,
	SCP_F_FRAME_COUNT_PREV,
	SCP_F_FRAME_COUNT_CURR,
	SCP_F_DMA_EN, /* DMA control */
	SCP_F_FLIP_MODE_CTRL,
	SCP_F_RR_EN,
	SCP_F_SC_DMA_SEL,
	SCP_F_ORDER2P_OUT,
	SCP_F_ORDER422_OUT,
	SCP_F_SWP_ENABLE,
	SCP_F_C_INT_OUT,
	SCP_F_DMA_MAX_MO_CONF_MANUAL, /* DMA Max mo control */
	SCP_F_DMA_MAX_MO_CONF_P3,
	SCP_F_DMA_MAX_MO_CONF_P2,
	SCP_F_DMA_MAX_MO_CONF_P1,
	SCP_F_DMA_YHSIZE, /* DMA Canvas horizontal/vertical size for Y plane */
	SCP_F_DMA_YVSIZE,
	SCP_F_DMA_CHSIZE, /* DMA Canvas horizontal/vertical size for H plane */
	SCP_F_DMA_CVSIZE,
	SCP_F_DMA_YHOFF, /* DMA Y horizontal/vertical offset */
	SCP_F_DMA_YVOFF,
	SCP_F_DMA_CBHOFF, /* DMA CB horizontal/vertical offset */
	SCP_F_DMA_CBVOFF,
	SCP_F_DMA_CRHOFF, /* DMA CR horizontal/vertical offset */
	SCP_F_DMA_CRVOFF,
	SCP_F_LINESKIP_CR, /* DMA line skip */
	SCP_F_LINESKIP_CB,
	SCP_F_LINESKIP_Y,
	SCP_F_FRAMECNT_SEQ, /* DMA Output frame buffer sequence register */
	SCP_F_P1_LUT_7, /* DMA QOS LUT_P1_0 */
	SCP_F_P1_LUT_6,
	SCP_F_P1_LUT_5,
	SCP_F_P1_LUT_4,
	SCP_F_P1_LUT_3,
	SCP_F_P1_LUT_2,
	SCP_F_P1_LUT_1,
	SCP_F_P1_LUT_0,
	SCP_F_P1_LUT_15, /* DMA QOS LUT_P1_1 */
	SCP_F_P1_LUT_14,
	SCP_F_P1_LUT_13,
	SCP_F_P1_LUT_12,
	SCP_F_P1_LUT_11,
	SCP_F_P1_LUT_10,
	SCP_F_P1_LUT_9,
	SCP_F_P1_LUT_8,
	SCP_F_P2_LUT_7, /* DMA QOS LUT_P2 */
	SCP_F_P2_LUT_6,
	SCP_F_P2_LUT_5,
	SCP_F_P2_LUT_4,
	SCP_F_P2_LUT_3,
	SCP_F_P2_LUT_2,
	SCP_F_P2_LUT_1,
	SCP_F_P2_LUT_0,
	SCP_F_P3_LUT_3, /* DMA QOS LUT_P3 */
	SCP_F_P3_LUT_2,
	SCP_F_P3_LUT_1,
	SCP_F_P3_LUT_0,
	SCP_F_DMA_CRC_SEED_Y, /* DMA CRC SEED Y */
	SCP_F_DMA_CRC_SEED_CB, /* DMA CRC SEED CB */
	SCP_F_DMA_CRC_SEED_CR, /* DMA CRC SEED CR */
	SCP_F_DMA_YADDR1, /* Y frame start address for DMA (1st ~32nd frame) */
	SCP_F_DMA_YADDR2,
	SCP_F_DMA_YADDR3,
	SCP_F_DMA_YADDR4,
	SCP_F_DMA_YADDR5,
	SCP_F_DMA_YADDR6,
	SCP_F_DMA_YADDR7,
	SCP_F_DMA_YADDR8,
	SCP_F_DMA_YADDR9,
	SCP_F_DMA_YADDR10,
	SCP_F_DMA_YADDR11,
	SCP_F_DMA_YADDR12,
	SCP_F_DMA_YADDR13,
	SCP_F_DMA_YADDR14,
	SCP_F_DMA_YADDR15,
	SCP_F_DMA_YADDR16,
	SCP_F_DMA_YADDR17,
	SCP_F_DMA_YADDR18,
	SCP_F_DMA_YADDR19,
	SCP_F_DMA_YADDR20,
	SCP_F_DMA_YADDR21,
	SCP_F_DMA_YADDR22,
	SCP_F_DMA_YADDR23,
	SCP_F_DMA_YADDR24,
	SCP_F_DMA_YADDR25,
	SCP_F_DMA_YADDR26,
	SCP_F_DMA_YADDR27,
	SCP_F_DMA_YADDR28,
	SCP_F_DMA_YADDR29,
	SCP_F_DMA_YADDR30,
	SCP_F_DMA_YADDR31,
	SCP_F_DMA_YADDR32,
	SCP_F_DMA_CBADDR1, /* Cb frame start address for DMA (1st ~32nd frame) */
	SCP_F_DMA_CBADDR2,
	SCP_F_DMA_CBADDR3,
	SCP_F_DMA_CBADDR4,
	SCP_F_DMA_CBADDR5,
	SCP_F_DMA_CBADDR6,
	SCP_F_DMA_CBADDR7,
	SCP_F_DMA_CBADDR8,
	SCP_F_DMA_CBADDR9,
	SCP_F_DMA_CBADDR10,
	SCP_F_DMA_CBADDR11,
	SCP_F_DMA_CBADDR12,
	SCP_F_DMA_CBADDR13,
	SCP_F_DMA_CBADDR14,
	SCP_F_DMA_CBADDR15,
	SCP_F_DMA_CBADDR16,
	SCP_F_DMA_CBADDR17,
	SCP_F_DMA_CBADDR18,
	SCP_F_DMA_CBADDR19,
	SCP_F_DMA_CBADDR20,
	SCP_F_DMA_CBADDR21,
	SCP_F_DMA_CBADDR22,
	SCP_F_DMA_CBADDR23,
	SCP_F_DMA_CBADDR24,
	SCP_F_DMA_CBADDR25,
	SCP_F_DMA_CBADDR26,
	SCP_F_DMA_CBADDR27,
	SCP_F_DMA_CBADDR28,
	SCP_F_DMA_CBADDR29,
	SCP_F_DMA_CBADDR30,
	SCP_F_DMA_CBADDR31,
	SCP_F_DMA_CBADDR32,
	SCP_F_DMA_CRADDR1, /* Cr frame start address for DMA (1st ~32nd frame) */
	SCP_F_DMA_CRADDR2,
	SCP_F_DMA_CRADDR3,
	SCP_F_DMA_CRADDR4,
	SCP_F_DMA_CRADDR5,
	SCP_F_DMA_CRADDR6,
	SCP_F_DMA_CRADDR7,
	SCP_F_DMA_CRADDR8,
	SCP_F_DMA_CRADDR9,
	SCP_F_DMA_CRADDR10,
	SCP_F_DMA_CRADDR11,
	SCP_F_DMA_CRADDR12,
	SCP_F_DMA_CRADDR13,
	SCP_F_DMA_CRADDR14,
	SCP_F_DMA_CRADDR15,
	SCP_F_DMA_CRADDR16,
	SCP_F_DMA_CRADDR17,
	SCP_F_DMA_CRADDR18,
	SCP_F_DMA_CRADDR19,
	SCP_F_DMA_CRADDR20,
	SCP_F_DMA_CRADDR21,
	SCP_F_DMA_CRADDR22,
	SCP_F_DMA_CRADDR23,
	SCP_F_DMA_CRADDR24,
	SCP_F_DMA_CRADDR25,
	SCP_F_DMA_CRADDR26,
	SCP_F_DMA_CRADDR27,
	SCP_F_DMA_CRADDR28,
	SCP_F_DMA_CRADDR29,
	SCP_F_DMA_CRADDR30,
	SCP_F_DMA_CRADDR31,
	SCP_F_DMA_CRADDR32,
	SCP_F_STALLBLOCKING_INTR_MASK, /* Interrupt mask control */
	SCP_F_OUTSTALLBLOCKING_INTR_MASK,
	SCP_F_CORE_START_INTR_MASK,
	SCP_F_CORE_END_INTR_MASK,
	SCP_F_SHADOWTRIGGER_INTR_MASK,
	SCP_F_SHADOWTRIGGERBYHW_INTR_MASK,
	SCP_F_SHADOWCONDITION_INTR_MASK,
	SCP_F_FRAME_START_INTR_MASK,
	SCP_F_FRAME_END_INTR_MASK,
	SCP_F_STALLBLOCKING_INTR, /* Interrupt status bit */
	SCP_F_OUTSTALLBLOCKING_INTR,
	SCP_F_CORE_START_INTR,
	SCP_F_CORE_END_INTR,
	SCP_F_SHADOWTRIGGER_INTR,
	SCP_F_SHADOWTRIGGERBYHW_INTR,
	SCP_F_SHADOWCONDITION_INTR,
	SCP_F_FRAME_START_INTR,
	SCP_F_FRAME_END_INTR,
	SCP_F_VERSION,
	SCP_F_MAX
};

static const struct fimc_is_field scp_fields[SCP_F_MAX] = {
	/* 1. sfr addr 2. register name 3. bit start 4. bit width 5. access type 6. reset */
	{"READ_SHADOW_REG",			28,	1,	RW,	0}, /* Global control */
	{"SCALER_ENABLE",			24,	1,	RW,	0},
	{"FRAME_START_TRIG_EN",			20,	1,	RW,	0x1},
	{"SHADOW_TRIGGER_MODE",			16,	1,	RW,	0x1},
	{"SHADOW_SW",				12,	1,	RW,	0},
	{"SHADOW_ENABLE_MODE",			8,	1,	RW,	0},
	{"SHADOW_DISABLE",			4,	1,	RW,	0},
	{"SOFTRST_REQ",				0,	1,	RW,	0},
	{"CLK_GATE_DMA_DISABLE",		7,	1,	RW,	0}, /* Clock Gating Control */
	{"CLK_GATE_IMG_EFFECT_DISABLE",		6,	1,	RW,	0},
	{"CLK_GATE_CONV420_DISABLE",		5,	1,	RW,	0},
	{"CLK_GATE_CONV422_DISABLE",		4,	1,	RW,	0},
	{"CLK_GATE_FIFO_DISABLE",		3,	1,	RW,	0},
	{"CLK_GATE_SCALER_DISABLE",		2,	1,	RW,	0},
	{"CLK_GATE_DITHER_DISABLE",		1,	1,	RW,	0},
	{"CLK_GATE_BCHS_DISABLE",		0,	1,	RW,	0},
	{"BCHS_Y_OFFSET",			16,	12,	RW,	0}, /* Brightness/Contrast control */
	{"BCHS_Y_GAIN",				0,	14,	RW,	0x400},
	{"BCHS_C_GAIN_01",			16,	15,	RW,	0}, /* Hue/Saturation control */
	{"BCHS_C_GAIN_00",			0,	15,	RW,	0x400},
	{"BCHS_C_GAIN_11",			16,	15,	RW,	0x400},
	{"BCHS_C_GAIN_10",			0,	15,	RW,	0},
	{"DITHER_ON",				0,	1,	RW,	0}, /* Dithering control */
	{"PRE_SHFACTOR",			28,	3,	RW,	0}, /* Pre-scaler ratio */
	{"PRE_HRATIO",				16,	3,	RW,	0},
	{"PRE_VRATIO",				0,	3,	RW,	0},
	{"PRE_HSIZE",				16,	14,	RW,	0x12c8}, /* Pre-scaler size */
	{"PRE_VSIZE",				0,	14,	RW,	0xd1c},
	{"IMG_HSIZE",				16,	14,	RW,	0x12c8}, /* Input image size */
	{"IMG_VSIZE",				0,	14,	RW,	0xd1c},
	{"SRC_HPOS",				16,	14,	RW,	0}, /* Start position to crop */
	{"SRC_VPOS",				0,	14,	RW,	0},
	{"SRC_HSIZE",				16,	14,	RW,	0x12c8}, /* Cropped image size */
	{"SRC_VSIZE",				0,	14,	RW,	0xd1c},
	{"DST_HSIZE",				16,	14,	RW,	0x12c8}, /* Scaled image size */
	{"DST_VSIZE",				0,	14,	RW,	0xd1c},
	{"H_RATIO",				0,	20,	RW,	0x10000}, /* Horizontal scaling ratio */
	{"V_RATIO",				0,	20,	RW,	0x10000}, /* Vertical scaling ratio */

	{"Y_VCOEF_0A",				0,	9,	RW,	0}, /* Y Coefficient for vertical/horizontal scaling filter (4 tap, 16 Poly-phase) */
	{"Y_VCOEF_0B",				0,	9,	RW,	128},
	{"Y_VCOEF_0C",				0,	9,	RW,	0},
	{"Y_VCOEF_0D",				0,	9,	RW,	0},
	{"Y_VCOEF_1A",				0,	9,	RW,	508},
	{"Y_VCOEF_1B",				0,	9,	RW,	127},
	{"Y_VCOEF_1C",				0,	9,	RW,	5},
	{"Y_VCOEF_1D",				0,	9,	RW,	0},
	{"Y_VCOEF_2A",				0,	9,	RW,	506},
	{"Y_VCOEF_2B",				0,	9,	RW,	124},
	{"Y_VCOEF_2C",				0,	9,	RW,	11},
	{"Y_VCOEF_2D",				0,	9,	RW,	511},
	{"Y_VCOEF_3A",				0,	9,	RW,	504},
	{"Y_VCOEF_3B",				0,	9,	RW,	118},
	{"Y_VCOEF_3C",				0,	9,	RW,	19},
	{"Y_VCOEF_3D",				0,	9,	RW,	511},
	{"Y_VCOEF_4A",				0,	9,	RW,	504},
	{"Y_VCOEF_4B",				0,	9,	RW,	111},
	{"Y_VCOEF_4C",				0,	9,	RW,	27},
	{"Y_VCOEF_4D",				0,	9,	RW,	510},
	{"Y_VCOEF_5A",				0,	9,	RW,	504},
	{"Y_VCOEF_5B",				0,	9,	RW,	102},
	{"Y_VCOEF_5C",				0,	9,	RW,	37},
	{"Y_VCOEF_5D",				0,	9,	RW,	509},
	{"Y_VCOEF_6A",				0,	9,	RW,	504},
	{"Y_VCOEF_6B",				0,	9,	RW,	92},
	{"Y_VCOEF_6C",				0,	9,	RW,	48},
	{"Y_VCOEF_6D",				0,	9,	RW,	508},
	{"Y_VCOEF_7A",				0,	9,	RW,	505},
	{"Y_VCOEF_7B",				0,	9,	RW,	81},
	{"Y_VCOEF_7C",				0,	9,	RW,	59},
	{"Y_VCOEF_7D",				0,	9,	RW,	507},
	{"Y_VCOEF_8A",				0,	9,	RW,	506},
	{"Y_VCOEF_8B",				0,	9,	RW,	70},
	{"Y_VCOEF_8C",				0,	9,	RW,	70},
	{"Y_VCOEF_8D",				0,	9,	RW,	506},
	{"Y_HCOEF_0A",				0,	9,	RW,	0},
	{"Y_HCOEF_0B",				0,	9,	RW,	0},
	{"Y_HCOEF_0C",				0,	9,	RW,	0},
	{"Y_HCOEF_0D",				0,	9,	RW,	128},
	{"Y_HCOEF_0E",				0,	9,	RW,	0},
	{"Y_HCOEF_0F",				0,	9,	RW,	0},
	{"Y_HCOEF_0G",				0,	9,	RW,	0},
	{"Y_HCOEF_0H",				0,	9,	RW,	0},
	{"Y_HCOEF_1A",				0,	9,	RW,	511},
	{"Y_HCOEF_1B",				0,	9,	RW,	2},
	{"Y_HCOEF_1C",				0,	9,	RW,	506},
	{"Y_HCOEF_1D",				0,	9,	RW,	127},
	{"Y_HCOEF_1E",				0,	9,	RW,	7},
	{"Y_HCOEF_1F",				0,	9,	RW,	510},
	{"Y_HCOEF_1G",				0,	9,	RW,	1},
	{"Y_HCOEF_1H",				0,	9,	RW,	0},
	{"Y_HCOEF_2A",				0,	9,	RW,	511},
	{"Y_HCOEF_2B",				0,	9,	RW,	4},
	{"Y_HCOEF_2C",				0,	9,	RW,	500},
	{"Y_HCOEF_2D",				0,	9,	RW,	125},
	{"Y_HCOEF_2E",				0,	9,	RW,	16},
	{"Y_HCOEF_2F",				0,	9,	RW,	507},
	{"Y_HCOEF_2G",				0,	9,	RW,	1},
	{"Y_HCOEF_2H",				0,	9,	RW,	0},
	{"Y_HCOEF_3A",				0,	9,	RW,	511},
	{"Y_HCOEF_3B",				0,	9,	RW,	5},
	{"Y_HCOEF_3C",				0,	9,	RW,	497},
	{"Y_HCOEF_3D",				0,	9,	RW,	120},
	{"Y_HCOEF_3E",				0,	9,	RW,	25},
	{"Y_HCOEF_3F",				0,	9,	RW,	504},
	{"Y_HCOEF_3G",				0,	9,	RW,	2},
	{"Y_HCOEF_3H",				0,	9,	RW,	0},
	{"Y_HCOEF_4A",				0,	9,	RW,	511},
	{"Y_HCOEF_4B",				0,	9,	RW,	6},
	{"Y_HCOEF_4C",				0,	9,	RW,	494},
	{"Y_HCOEF_4D",				0,	9,	RW,	114},
	{"Y_HCOEF_4E",				0,	9,	RW,	35},
	{"Y_HCOEF_4F",				0,	9,	RW,	502},
	{"Y_HCOEF_4G",				0,	9,	RW,	3},
	{"Y_HCOEF_4H",				0,	9,	RW,	511},
	{"Y_HCOEF_5A",				0,	9,	RW,	511},
	{"Y_HCOEF_5B",				0,	9,	RW,	6},
	{"Y_HCOEF_5C",				0,	9,	RW,	492},
	{"Y_HCOEF_5D",				0,	9,	RW,	107},
	{"Y_HCOEF_5E",				0,	9,	RW,	46},
	{"Y_HCOEF_5F",				0,	9,	RW,	499},
	{"Y_HCOEF_5G",				0,	9,	RW,	4},
	{"Y_HCOEF_5H",				0,	9,	RW,	511},
	{"Y_HCOEF_6A",				0,	9,	RW,	510},
	{"Y_HCOEF_6B",				0,	9,	RW,	7},
	{"Y_HCOEF_6C",				0,	9,	RW,	491},
	{"Y_HCOEF_6D",				0,	9,	RW,	99},
	{"Y_HCOEF_6E",				0,	9,	RW,	57},
	{"Y_HCOEF_6F",				0,	9,	RW,	496},
	{"Y_HCOEF_6G",				0,	9,	RW,	5},
	{"Y_HCOEF_6H",				0,	9,	RW,	511},
	{"Y_HCOEF_7A",				0,	9,	RW,	511},
	{"Y_HCOEF_7B",				0,	9,	RW,	6},
	{"Y_HCOEF_7C",				0,	9,	RW,	492},
	{"Y_HCOEF_7D",				0,	9,	RW,	89},
	{"Y_HCOEF_7E",				0,	9,	RW,	68},
	{"Y_HCOEF_7F",				0,	9,	RW,	494},
	{"Y_HCOEF_7G",				0,	9,	RW,	5},
	{"Y_HCOEF_7H",				0,	9,	RW,	511},
	{"Y_HCOEF_8A",				0,	9,	RW,	511},
	{"Y_HCOEF_8B",				0,	9,	RW,	6},
	{"Y_HCOEF_8C",				0,	9,	RW,	492},
	{"Y_HCOEF_8D",				0,	9,	RW,	79},
	{"Y_HCOEF_8E",				0,	9,	RW,	79},
	{"Y_HCOEF_8F",				0,	9,	RW,	492},
	{"Y_HCOEF_8G",				0,	9,	RW,	6},
	{"Y_HCOEF_8H",				0,	9,	RW,	511},

	{"CB_VCOEF_0A",				0,	9,	RW,	0}, /* Cb Coefficient for vertical/horizontal scaling filter (4 tap, 16 Poly-phase) */
	{"CB_VCOEF_0B",				0,	9,	RW,	128},
	{"CB_VCOEF_0C",				0,	9,	RW,	0},
	{"CB_VCOEF_0D",				0,	9,	RW,	0},
	{"CB_VCOEF_1A",				0,	9,	RW,	508},
	{"CB_VCOEF_1B",				0,	9,	RW,	127},
	{"CB_VCOEF_1C",				0,	9,	RW,	5},
	{"CB_VCOEF_1D",				0,	9,	RW,	0},
	{"CB_VCOEF_2A",				0,	9,	RW,	506},
	{"CB_VCOEF_2B",				0,	9,	RW,	124},
	{"CB_VCOEF_2C",				0,	9,	RW,	11},
	{"CB_VCOEF_2D",				0,	9,	RW,	511},
	{"CB_VCOEF_3A",				0,	9,	RW,	504},
	{"CB_VCOEF_3B",				0,	9,	RW,	118},
	{"CB_VCOEF_3C",				0,	9,	RW,	19},
	{"CB_VCOEF_3D",				0,	9,	RW,	511},
	{"CB_VCOEF_4A",				0,	9,	RW,	504},
	{"CB_VCOEF_4B",				0,	9,	RW,	111},
	{"CB_VCOEF_4C",				0,	9,	RW,	27},
	{"CB_VCOEF_4D",				0,	9,	RW,	510},
	{"CB_VCOEF_5A",				0,	9,	RW,	504},
	{"CB_VCOEF_5B",				0,	9,	RW,	102},
	{"CB_VCOEF_5C",				0,	9,	RW,	37},
	{"CB_VCOEF_5D",				0,	9,	RW,	509},
	{"CB_VCOEF_6A",				0,	9,	RW,	504},
	{"CB_VCOEF_6B",				0,	9,	RW,	92},
	{"CB_VCOEF_6C",				0,	9,	RW,	48},
	{"CB_VCOEF_6D",				0,	9,	RW,	508},
	{"CB_VCOEF_7A",				0,	9,	RW,	505},
	{"CB_VCOEF_7B",				0,	9,	RW,	81},
	{"CB_VCOEF_7C",				0,	9,	RW,	59},
	{"CB_VCOEF_7D",				0,	9,	RW,	507},
	{"CB_VCOEF_8A",				0,	9,	RW,	506},
	{"CB_VCOEF_8B",				0,	9,	RW,	70},
	{"CB_VCOEF_8C",				0,	9,	RW,	70},
	{"CB_VCOEF_8D",				0,	9,	RW,	506},
	{"CB_HCOEF_0A",				0,	9,	RW,	0},
	{"CB_HCOEF_0B",				0,	9,	RW,	0},
	{"CB_HCOEF_0C",				0,	9,	RW,	0},
	{"CB_HCOEF_0D",				0,	9,	RW,	128},
	{"CB_HCOEF_0E",				0,	9,	RW,	0},
	{"CB_HCOEF_0F",				0,	9,	RW,	0},
	{"CB_HCOEF_0G",				0,	9,	RW,	0},
	{"CB_HCOEF_0H",				0,	9,	RW,	0},
	{"CB_HCOEF_1A",				0,	9,	RW,	511},
	{"CB_HCOEF_1B",				0,	9,	RW,	2},
	{"CB_HCOEF_1C",				0,	9,	RW,	506},
	{"CB_HCOEF_1D",				0,	9,	RW,	127},
	{"CB_HCOEF_1E",				0,	9,	RW,	7},
	{"CB_HCOEF_1F",				0,	9,	RW,	510},
	{"CB_HCOEF_1G",				0,	9,	RW,	1},
	{"CB_HCOEF_1H",				0,	9,	RW,	0},
	{"CB_HCOEF_2A",				0,	9,	RW,	511},
	{"CB_HCOEF_2B",				0,	9,	RW,	4},
	{"CB_HCOEF_2C",				0,	9,	RW,	500},
	{"CB_HCOEF_2D",				0,	9,	RW,	125},
	{"CB_HCOEF_2E",				0,	9,	RW,	16},
	{"CB_HCOEF_2F",				0,	9,	RW,	507},
	{"CB_HCOEF_2G",				0,	9,	RW,	1},
	{"CB_HCOEF_2H",				0,	9,	RW,	0},
	{"CB_HCOEF_3A",				0,	9,	RW,	511},
	{"CB_HCOEF_3B",				0,	9,	RW,	5},
	{"CB_HCOEF_3C",				0,	9,	RW,	497},
	{"CB_HCOEF_3D",				0,	9,	RW,	120},
	{"CB_HCOEF_3E",				0,	9,	RW,	25},
	{"CB_HCOEF_3F",				0,	9,	RW,	504},
	{"CB_HCOEF_3G",				0,	9,	RW,	2},
	{"CB_HCOEF_3H",				0,	9,	RW,	0},
	{"CB_HCOEF_4A",				0,	9,	RW,	511},
	{"CB_HCOEF_4B",				0,	9,	RW,	6},
	{"CB_HCOEF_4C",				0,	9,	RW,	494},
	{"CB_HCOEF_4D",				0,	9,	RW,	114},
	{"CB_HCOEF_4E",				0,	9,	RW,	35},
	{"CB_HCOEF_4F",				0,	9,	RW,	502},
	{"CB_HCOEF_4G",				0,	9,	RW,	3},
	{"CB_HCOEF_4H",				0,	9,	RW,	511},
	{"CB_HCOEF_5A",				0,	9,	RW,	511},
	{"CB_HCOEF_5B",				0,	9,	RW,	6},
	{"CB_HCOEF_5C",				0,	9,	RW,	492},
	{"CB_HCOEF_5D",				0,	9,	RW,	107},
	{"CB_HCOEF_5E",				0,	9,	RW,	46},
	{"CB_HCOEF_5F",				0,	9,	RW,	499},
	{"CB_HCOEF_5G",				0,	9,	RW,	4},
	{"CB_HCOEF_5H",				0,	9,	RW,	511},
	{"CB_HCOEF_6A",				0,	9,	RW,	510},
	{"CB_HCOEF_6B",				0,	9,	RW,	7},
	{"CB_HCOEF_6C",				0,	9,	RW,	491},
	{"CB_HCOEF_6D",				0,	9,	RW,	99},
	{"CB_HCOEF_6E",				0,	9,	RW,	57},
	{"CB_HCOEF_6F",				0,	9,	RW,	496},
	{"CB_HCOEF_6G",				0,	9,	RW,	5},
	{"CB_HCOEF_6H",				0,	9,	RW,	511},
	{"CB_HCOEF_7A",				0,	9,	RW,	511},
	{"CB_HCOEF_7B",				0,	9,	RW,	6},
	{"CB_HCOEF_7C",				0,	9,	RW,	492},
	{"CB_HCOEF_7D",				0,	9,	RW,	89},
	{"CB_HCOEF_7E",				0,	9,	RW,	68},
	{"CB_HCOEF_7F",				0,	9,	RW,	494},
	{"CB_HCOEF_7G",				0,	9,	RW,	5},
	{"CB_HCOEF_7H",				0,	9,	RW,	511},
	{"CB_HCOEF_8A",				0,	9,	RW,	511},
	{"CB_HCOEF_8B",				0,	9,	RW,	6},
	{"CB_HCOEF_8C",				0,	9,	RW,	492},
	{"CB_HCOEF_8D",				0,	9,	RW,	79},
	{"CB_HCOEF_8E",				0,	9,	RW,	79},
	{"CB_HCOEF_8F",				0,	9,	RW,	492},
	{"CB_HCOEF_8G",				0,	9,	RW,	6},
	{"CB_HCOEF_8H",				0,	9,	RW,	511},

	{"CR_VCOEF_0A",				0,	9,	RW,	0},  /* Cr Coefficient for vertical/horizontal scaling filter (4 tap, 16 Poly-phase) */
	{"CR_VCOEF_0B",				0,	9,	RW,	128},
	{"CR_VCOEF_0C",				0,	9,	RW,	0},
	{"CR_VCOEF_0D",				0,	9,	RW,	0},
	{"CR_VCOEF_1A",				0,	9,	RW,	508},
	{"CR_VCOEF_1B",				0,	9,	RW,	127},
	{"CR_VCOEF_1C",				0,	9,	RW,	5},
	{"CR_VCOEF_1D",				0,	9,	RW,	0},
	{"CR_VCOEF_2A",				0,	9,	RW,	506},
	{"CR_VCOEF_2B",				0,	9,	RW,	124},
	{"CR_VCOEF_2C",				0,	9,	RW,	11},
	{"CR_VCOEF_2D",				0,	9,	RW,	511},
	{"CR_VCOEF_3A",				0,	9,	RW,	504},
	{"CR_VCOEF_3B",				0,	9,	RW,	118},
	{"CR_VCOEF_3C",				0,	9,	RW,	19},
	{"CR_VCOEF_3D",				0,	9,	RW,	511},
	{"CR_VCOEF_4A",				0,	9,	RW,	504},
	{"CR_VCOEF_4B",				0,	9,	RW,	111},
	{"CR_VCOEF_4C",				0,	9,	RW,	27},
	{"CR_VCOEF_4D",				0,	9,	RW,	510},
	{"CR_VCOEF_5A",				0,	9,	RW,	504},
	{"CR_VCOEF_5B",				0,	9,	RW,	102},
	{"CR_VCOEF_5C",				0,	9,	RW,	37},
	{"CR_VCOEF_5D",				0,	9,	RW,	509},
	{"CR_VCOEF_6A",				0,	9,	RW,	504},
	{"CR_VCOEF_6B",				0,	9,	RW,	92},
	{"CR_VCOEF_6C",				0,	9,	RW,	48},
	{"CR_VCOEF_6D",				0,	9,	RW,	508},
	{"CR_VCOEF_7A",				0,	9,	RW,	505},
	{"CR_VCOEF_7B",				0,	9,	RW,	81},
	{"CR_VCOEF_7C",				0,	9,	RW,	59},
	{"CR_VCOEF_7D",				0,	9,	RW,	507},
	{"CR_VCOEF_8A",				0,	9,	RW,	506},
	{"CR_VCOEF_8B",				0,	9,	RW,	70},
	{"CR_VCOEF_8C",				0,	9,	RW,	70},
	{"CR_VCOEF_8D",				0,	9,	RW,	506},
	{"CR_HCOEF_0A",				0,	9,	RW,	0},
	{"CR_HCOEF_0B",				0,	9,	RW,	0},
	{"CR_HCOEF_0C",				0,	9,	RW,	0},
	{"CR_HCOEF_0D",				0,	9,	RW,	128},
	{"CR_HCOEF_0E",				0,	9,	RW,	0},
	{"CR_HCOEF_0F",				0,	9,	RW,	0},
	{"CR_HCOEF_0G",				0,	9,	RW,	0},
	{"CR_HCOEF_0H",				0,	9,	RW,	0},
	{"CR_HCOEF_1A",				0,	9,	RW,	511},
	{"CR_HCOEF_1B",				0,	9,	RW,	2},
	{"CR_HCOEF_1C",				0,	9,	RW,	506},
	{"CR_HCOEF_1D",				0,	9,	RW,	127},
	{"CR_HCOEF_1E",				0,	9,	RW,	7},
	{"CR_HCOEF_1F",				0,	9,	RW,	510},
	{"CR_HCOEF_1G",				0,	9,	RW,	1},
	{"CR_HCOEF_1H",				0,	9,	RW,	0},
	{"CR_HCOEF_2A",				0,	9,	RW,	511},
	{"CR_HCOEF_2B",				0,	9,	RW,	4},
	{"CR_HCOEF_2C",				0,	9,	RW,	500},
	{"CR_HCOEF_2D",				0,	9,	RW,	125},
	{"CR_HCOEF_2E",				0,	9,	RW,	16},
	{"CR_HCOEF_2F",				0,	9,	RW,	507},
	{"CR_HCOEF_2G",				0,	9,	RW,	1},
	{"CR_HCOEF_2H",				0,	9,	RW,	0},
	{"CR_HCOEF_3A",				0,	9,	RW,	511},
	{"CR_HCOEF_3B",				0,	9,	RW,	5},
	{"CR_HCOEF_3C",				0,	9,	RW,	497},
	{"CR_HCOEF_3D",				0,	9,	RW,	120},
	{"CR_HCOEF_3E",				0,	9,	RW,	25},
	{"CR_HCOEF_3F",				0,	9,	RW,	504},
	{"CR_HCOEF_3G",				0,	9,	RW,	2},
	{"CR_HCOEF_3H",				0,	9,	RW,	0},
	{"CR_HCOEF_4A",				0,	9,	RW,	511},
	{"CR_HCOEF_4B",				0,	9,	RW,	6},
	{"CR_HCOEF_4C",				0,	9,	RW,	494},
	{"CR_HCOEF_4D",				0,	9,	RW,	114},
	{"CR_HCOEF_4E",				0,	9,	RW,	35},
	{"CR_HCOEF_4F",				0,	9,	RW,	502},
	{"CR_HCOEF_4G",				0,	9,	RW,	3},
	{"CR_HCOEF_4H",				0,	9,	RW,	511},
	{"CR_HCOEF_5A",				0,	9,	RW,	511},
	{"CR_HCOEF_5B",				0,	9,	RW,	6},
	{"CR_HCOEF_5C",				0,	9,	RW,	492},
	{"CR_HCOEF_5D",				0,	9,	RW,	107},
	{"CR_HCOEF_5E",				0,	9,	RW,	46},
	{"CR_HCOEF_5F",				0,	9,	RW,	499},
	{"CR_HCOEF_5G",				0,	9,	RW,	4},
	{"CR_HCOEF_5H",				0,	9,	RW,	511},
	{"CR_HCOEF_6A",				0,	9,	RW,	510},
	{"CR_HCOEF_6B",				0,	9,	RW,	7},
	{"CR_HCOEF_6C",				0,	9,	RW,	491},
	{"CR_HCOEF_6D",				0,	9,	RW,	99},
	{"CR_HCOEF_6E",				0,	9,	RW,	57},
	{"CR_HCOEF_6F",				0,	9,	RW,	496},
	{"CR_HCOEF_6G",				0,	9,	RW,	5},
	{"CR_HCOEF_6H",				0,	9,	RW,	511},
	{"CR_HCOEF_7A",				0,	9,	RW,	511},
	{"CR_HCOEF_7B",				0,	9,	RW,	6},
	{"CR_HCOEF_7C",				0,	9,	RW,	492},
	{"CR_HCOEF_7D",				0,	9,	RW,	89},
	{"CR_HCOEF_7E",				0,	9,	RW,	68},
	{"CR_HCOEF_7F",				0,	9,	RW,	494},
	{"CR_HCOEF_7G",				0,	9,	RW,	5},
	{"CR_HCOEF_7H",				0,	9,	RW,	511},
	{"CR_HCOEF_8A",				0,	9,	RW,	511},
	{"CR_HCOEF_8B",				0,	9,	RW,	6},
	{"CR_HCOEF_8C",				0,	9,	RW,	492},
	{"CR_HCOEF_8D",				0,	9,	RW,	79},
	{"CR_HCOEF_8E",				0,	9,	RW,	79},
	{"CR_HCOEF_8F",				0,	9,	RW,	492},
	{"CR_HCOEF_8G",				0,	9,	RW,	6},
	{"CR_HCOEF_8H",				0,	9,	RW,	511},

	{"CONV422_COEF_EN_N_M2",		31,	1,	RW,	0x1}, /* YCbCr 422 conversion control */
	{"CONV422_COEF_EN_N_M1",		30,	1,	RW,	0x1},
	{"CONV422_COEF_EN_N",			29,	1,	RW,	0x1},
	{"CONV422_COEF_EN_N_P1",		28,	1,	RW,	0x1},
	{"CONV422_COEF_EN_N_P2",		27,	1,	RW,	0x1},
	{"CONV422_COEF_2",			18,	9,	RW,	0},
	{"CONV422_COEF_1",			9,	9,	RW,	0},
	{"CONV422_COEF_0",			0,	9,	RW,	0x80},

	{"CONV420_WEIGHT",			1,	5,	RW,	0}, /* YCbCr 420 conversion control */
	{"CONV420_ENABLE",			0,	1,	RW,	1},

	{"IE_ON",				29,	1,	RW,	0}, /* Image Effect control */
	{"FIN",					26,	3,	RW,	0},
	{"PAT_CB",				8,	8,	RW,	0x80},
	{"PAT_CR",				0,	8,	RW,	0x80},

	{"DIRECT_SEL",				12,	2,	RW,	0}, /* Direct path signal control */
	{"DIRECTOUT_ENABLE",			0,	1,	RW,	0x1},

	{"IDLENESS",				28,	1,	RO,	0x1}, /* Status register */
	{"VSYNC",				24,	1,	RO,	0},
	{"WINDOW_OFFSET_EN",			20,	1,	RO,	0},
	{"FLIP_MODE_STATUS",			16,	2,	RO,	0},
	{"FRAME_COUNT_PREV",			8,	6,	RO,	0},
	{"FRAME_COUNT_CURR",			0,	6,	RO,	0},

	{"DMA_EN",				31,	1,	RW,	0}, /* DMA control */
	{"FLIP_MODE_CTRL",			29,	2,	RW,	0},
	{"RR_EN",				25,	1,	RW,	0},
	{"SC_DMA_SEL",				22,	2,	RW,	0},
	{"ORDER2P_OUT",				20,	2,	RW,	0},
	{"ORDER422_OUT",			18,	2,	RW,	0},
	{"SWP_ENABLE",				4,	4,	RW,	0},
	{"C_INT_OUT",				0,	2,	RW,	1},

	{"DMA_MAX_MO_CONF_MANUAL",		31,	1,	RW,	0}, /* DMA Max mo control */
	{"DMA_MAX_MO_CONF_P3",			16,	5,	RW,	0x4},
	{"DMA_MAX_MO_CONF_P2",			8,	5,	RW,	0x4},
	{"DMA_MAX_MO_CONF_P1",			0,	5,	RW,	0x4},

	{"DMA_YHSIZE",				0,	15,	RW,	0x2590}, /* DMA Canvas horizontal/vertical size for Y plane */

	{"DMA_YVSIZE",				0,	17,	RW,	0xd1c},

	{"DMA_CHSIZE",				0,	15,	RW,	0x2590}, /* DMA Canvas horizontal/vertical size for H plane */

	{"DMA_CVSIZE",				0,	17,	RW,	0xd1c},

	{"DMA_YHOFF",				0,	14,	RW,	0}, /* DMA Y horizontal/vertical offset */

	{"DMA_YVOFF",				0,	16,	RW,	0},

	{"DMA_CBHOFF",				0,	14,	RW,	0}, /* DMA CB horizontal/vertical offset */
	{"DMA_CBVOFF",				0,	16,	RW,	0},

	{"DMA_CRHOFF",				0,	14,	RW,	0}, /* DMA CR horizontal/vertical offset */
	{"DMA_CRVOFF",				0,	16,	RW,	0},

	{"LINESKIP_CR",				20,	4,	RW,	0}, /* DMA line skip */
	{"LINESKIP_CB",				10,	4,	RW,	0},
	{"LINESKIP_Y",				0,	4,	RW,	0},

	/* reset value : 0xFFFFFFFF */
	{"FRAMECNT_SEQ",			0,	32,	RW,	0}, /* DMA Output frame buffer sequence register */

	{"P1_LUT_7",				28,	4,	RW,	7}, /* DMA QOS LUT_P1_0 */
	{"P1_LUT_6",				24,	4,	RW,	6},
	{"P1_LUT_5",				20,	4,	RW,	5},
	{"P1_LUT_4",				16,	4,	RW,	4},
	{"P1_LUT_3",				12,	4,	RW,	3},
	{"P1_LUT_2",				8,	4,	RW,	2},
	{"P1_LUT_1",				4,	4,	RW,	1},
	{"P1_LUT_0",				0,	4,	RW,	0},

	{"P1_LUT_15",				28,	4,	RW,	0xf}, /* DMA QOS LUT_P1_0 */
	{"P1_LUT_14",				24,	4,	RW,	0xe},
	{"P1_LUT_13",				20,	4,	RW,	0xd},
	{"P1_LUT_12",				16,	4,	RW,	0xc},
	{"P1_LUT_11",				12,	4,	RW,	0xb},
	{"P1_LUT_10",				8,	4,	RW,	0xa},
	{"P1_LUT_9",				4,	4,	RW,	0x9},
	{"P1_LUT_8",				0,	4,	RW,	0x8},

	{"P2_LUT_7",				28,	4,	RW,	7}, /* DMA QOS LUT_P2 */
	{"P2_LUT_6",				24,	4,	RW,	6},
	{"P2_LUT_5",				20,	4,	RW,	5},
	{"P2_LUT_4",				16,	4,	RW,	4},
	{"P2_LUT_3",				12,	4,	RW,	3},
	{"P2_LUT_2",				8,	4,	RW,	2},
	{"P2_LUT_1",				4,	4,	RW,	1},
	{"P2_LUT_0",				0,	4,	RW,	0},

	{"P3_LUT_3",				12,	4,	RW,	3}, /* DMA QOS LUT_P3 */
	{"P3_LUT_2",				8,	4,	RW,	2},
	{"P3_LUT_1",				4,	4,	RW,	1},
	{"P3_LUT_0",				0,	4,	RW,	0},

	{"DMA_CRC_SEED_Y",			0,	16,	RW,	0}, /* DMA CRC SEED Y */

	{"DMA_CRC_SEED_CB",			0,	16,	RW,	0}, /* DMA CRC SEED CB */

	{"DMA_CRC_SEED_CR",			0,	16,	RW,	0}, /* DMA CRC SEED CR */

	{"DMA_YADDR1",				0,	32,	RW,	0}, /* Y frame start address for DMA (1st ~32nd frame) */
	{"DMA_YADDR2",				0,	32,	RW,	0},
	{"DMA_YADDR3",				0,	32,	RW,	0},
	{"DMA_YADDR4",				0,	32,	RW,	0},
	{"DMA_YADDR5",				0,	32,	RW,	0},
	{"DMA_YADDR6",				0,	32,	RW,	0},
	{"DMA_YADDR7",				0,	32,	RW,	0},
	{"DMA_YADDR8",				0,	32,	RW,	0},
	{"DMA_YADDR9",				0,	32,	RW,	0},
	{"DMA_YADDR10",				0,	32,	RW,	0},
	{"DMA_YADDR11",				0,	32,	RW,	0},
	{"DMA_YADDR12",				0,	32,	RW,	0},
	{"DMA_YADDR13",				0,	32,	RW,	0},
	{"DMA_YADDR14",				0,	32,	RW,	0},
	{"DMA_YADDR15",				0,	32,	RW,	0},
	{"DMA_YADDR16",				0,	32,	RW,	0},
	{"DMA_YADDR17",				0,	32,	RW,	0},
	{"DMA_YADDR18",				0,	32,	RW,	0},
	{"DMA_YADDR19",				0,	32,	RW,	0},
	{"DMA_YADDR20",				0,	32,	RW,	0},
	{"DMA_YADDR21",				0,	32,	RW,	0},
	{"DMA_YADDR22",				0,	32,	RW,	0},
	{"DMA_YADDR23",				0,	32,	RW,	0},
	{"DMA_YADDR24",				0,	32,	RW,	0},
	{"DMA_YADDR25",				0,	32,	RW,	0},
	{"DMA_YADDR26",				0,	32,	RW,	0},
	{"DMA_YADDR27",				0,	32,	RW,	0},
	{"DMA_YADDR28",				0,	32,	RW,	0},
	{"DMA_YADDR29",				0,	32,	RW,	0},
	{"DMA_YADDR30",				0,	32,	RW,	0},
	{"DMA_YADDR31",				0,	32,	RW,	0},
	{"DMA_YADDR32",				0,	32,	RW,	0},

	{"DMA_CBADDR1",				0,	32,	RW,	0}, /* Cb frame start address for DMA (1st ~32nd frame) */
	{"DMA_CBADDR2",				0,	32,	RW,	0},
	{"DMA_CBADDR3",				0,	32,	RW,	0},
	{"DMA_CBADDR4",				0,	32,	RW,	0},
	{"DMA_CBADDR5",				0,	32,	RW,	0},
	{"DMA_CBADDR6",				0,	32,	RW,	0},
	{"DMA_CBADDR7",				0,	32,	RW,	0},
	{"DMA_CBADDR8",				0,	32,	RW,	0},
	{"DMA_CBADDR9",				0,	32,	RW,	0},
	{"DMA_CBADDR10",			0,	32,	RW,	0},
	{"DMA_CBADDR11",			0,	32,	RW,	0},
	{"DMA_CBADDR12",			0,	32,	RW,	0},
	{"DMA_CBADDR13",			0,	32,	RW,	0},
	{"DMA_CBADDR14",			0,	32,	RW,	0},
	{"DMA_CBADDR15",			0,	32,	RW,	0},
	{"DMA_CBADDR16",			0,	32,	RW,	0},
	{"DMA_CBADDR17",			0,	32,	RW,	0},
	{"DMA_CBADDR18",			0,	32,	RW,	0},
	{"DMA_CBADDR19",			0,	32,	RW,	0},
	{"DMA_CBADDR20",			0,	32,	RW,	0},
	{"DMA_CBADDR21",			0,	32,	RW,	0},
	{"DMA_CBADDR22",			0,	32,	RW,	0},
	{"DMA_CBADDR23",			0,	32,	RW,	0},
	{"DMA_CBADDR24",			0,	32,	RW,	0},
	{"DMA_CBADDR25",			0,	32,	RW,	0},
	{"DMA_CBADDR26",			0,	32,	RW,	0},
	{"DMA_CBADDR27",			0,	32,	RW,	0},
	{"DMA_CBADDR28",			0,	32,	RW,	0},
	{"DMA_CBADDR29",			0,	32,	RW,	0},
	{"DMA_CBADDR30",			0,	32,	RW,	0},
	{"DMA_CBADDR31",			0,	32,	RW,	0},
	{"DMA_CBADDR32",			0,	32,	RW,	0},

	{"DMA_CRADDR1",				0,	32,	RW,	0}, /* Cr frame start address for DMA (1st ~32nd frame) */
	{"DMA_CRADDR2",				0,	32,	RW,	0},
	{"DMA_CRADDR3",				0,	32,	RW,	0},
	{"DMA_CRADDR4",				0,	32,	RW,	0},
	{"DMA_CRADDR5",				0,	32,	RW,	0},
	{"DMA_CRADDR6",				0,	32,	RW,	0},
	{"DMA_CRADDR7",				0,	32,	RW,	0},
	{"DMA_CRADDR8",				0,	32,	RW,	0},
	{"DMA_CRADDR9",				0,	32,	RW,	0},
	{"DMA_CRADDR10",			0,	32,	RW,	0},
	{"DMA_CRADDR11",			0,	32,	RW,	0},
	{"DMA_CRADDR12",			0,	32,	RW,	0},
	{"DMA_CRADDR13",			0,	32,	RW,	0},
	{"DMA_CRADDR14",			0,	32,	RW,	0},
	{"DMA_CRADDR15",			0,	32,	RW,	0},
	{"DMA_CRADDR16",			0,	32,	RW,	0},
	{"DMA_CRADDR17",			0,	32,	RW,	0},
	{"DMA_CRADDR18",			0,	32,	RW,	0},
	{"DMA_CRADDR19",			0,	32,	RW,	0},
	{"DMA_CRADDR20",			0,	32,	RW,	0},
	{"DMA_CRADDR21",			0,	32,	RW,	0},
	{"DMA_CRADDR22",			0,	32,	RW,	0},
	{"DMA_CRADDR23",			0,	32,	RW,	0},
	{"DMA_CRADDR24",			0,	32,	RW,	0},
	{"DMA_CRADDR25",			0,	32,	RW,	0},
	{"DMA_CRADDR26",			0,	32,	RW,	0},
	{"DMA_CRADDR27",			0,	32,	RW,	0},
	{"DMA_CRADDR28",			0,	32,	RW,	0},
	{"DMA_CRADDR29",			0,	32,	RW,	0},
	{"DMA_CRADDR30",			0,	32,	RW,	0},
	{"DMA_CRADDR31",			0,	32,	RW,	0},
	{"DMA_CRADDR32",			0,	32,	RW,	0},

	{"STALLBLOCKING_INTR_MASK",		31,	1,	RW,	1}, /* Interrupt mask control */
	{"OUTSTALLBLOCKING_INTR_MASK",		30,	1,	RW,	1},
	{"CORE_START_INTR_MASK",		24,	1,	RW,	1},
	{"CORE_END_INTR_MASK",			20,	1,	RW,	1},
	{"SHADOWTRIGGER_INTR_MASK",		16,	1,	RW,	1},
	{"SHADOWTRIGGERBYHW_INTR_MASK",		12,	1,	RW,	1},
	{"SHADOWCONDITION_INTR_MASK",		8,	1,	RW,	1},
	{"FRAME_START_INTR_MASK",		4,	1,	RW,	1},
	{"FRAME_END_INTR_MASK",			0,	1,	RW,	1},

	{"STALLBLOCKING_INTR",			31,	1,	RW,	0}, /* Interrupt status bit */
	{"OUTSTALLBLOCKING_INTR",		30,	1,	RW,	0},
	{"CORE_START_INTR",			24,	1,	RW,	0},
	{"CORE_END_INTR",			20,	1,	RW,	0},
	{"SHADOWTRIGGER_INTR",			16,	1,	RW,	0},
	{"SHADOWTRIGGERBYHW_INTR",		12,	1,	RW,	0},
	{"SHADOWCONDITION_INTR",		8,	1,	RW,	0},
	{"FRAME_START_INTR",			4,	1,	RW,	0},
	{"FRAME_END_INTR",			0,	1,	RW,	0},

	{"VERSION",				0,	32,	RW,	0x40000100}
};
#endif
