Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Wed Dec 20 23:36:15 2023
| Host              : ug3linux running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : main_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
CLKC-40  Advisory  Substitute PLLE4 for MMCME4 check           2           
CLKC-56  Advisory  MMCME4 with global clock driver has no LOC  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (32)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.304        0.000                      0                56826        0.010        0.000                      0                56376        0.500        0.000                       0                 20477  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
  clk_dma_250M_main_clk_wiz_1_0  {0.000 2.000}        4.000           250.000         
  clk_rhd_main_clk_wiz_0_0       {0.000 71.429}       142.857         7.000           
  clk_rhs_main_clk_wiz_0_0       {0.000 8.929}        17.857          56.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                               5.611        0.000                      0                 6674        0.020        0.000                      0                 6674        2.000        0.000                       0                  2977  
  clk_dma_250M_main_clk_wiz_1_0        0.304        0.000                      0                38772        0.011        0.000                      0                38772        0.500        0.000                       0                 12323  
  clk_rhd_main_clk_wiz_0_0           136.072        0.000                      0                 9119        0.010        0.000                      0                 9119       70.667        0.000                       0                  4443  
  clk_rhs_main_clk_wiz_0_0            14.424        0.000                      0                 1811        0.025        0.000                      0                 1811        8.167        0.000                       0                   734  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_dma_250M_main_clk_wiz_1_0  clk_pl_0                             3.403        0.000                      0                  147                                                                        
clk_rhd_main_clk_wiz_0_0       clk_pl_0                            29.257        0.000                      0                   36                                                                        
clk_pl_0                       clk_dma_250M_main_clk_wiz_1_0        3.276        0.000                      0                  141                                                                        
clk_pl_0                       clk_rhd_main_clk_wiz_0_0             9.456        0.000                      0                   48                                                                        
clk_rhs_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0           427.737        0.000                      0                   36                                                                        
clk_rhd_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0            17.335        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_dma_250M_main_clk_wiz_1_0  clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_pl_0                       clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_rhd_main_clk_wiz_0_0       clk_dma_250M_main_clk_wiz_1_0  
(none)                                                        clk_pl_0                       
(none)                         clk_dma_250M_main_clk_wiz_1_0  clk_pl_0                       
(none)                         clk_pl_0                       clk_pl_0                       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_pl_0                       
(none)                                                        clk_rhd_main_clk_wiz_0_0       
(none)                         clk_pl_0                       clk_rhd_main_clk_wiz_0_0       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0       
(none)                         clk_rhs_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0       
(none)                                                        clk_rhs_main_clk_wiz_0_0       
(none)                         clk_pl_0                       clk_rhs_main_clk_wiz_0_0       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0       
(none)                         clk_rhs_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_rhd_main_clk_wiz_0_0                            
(none)                    clk_rhs_main_clk_wiz_0_0                            
(none)                                              clk_pl_0                  
(none)                                              clk_rhd_main_clk_wiz_0_0  
(none)                                              clk_rhs_main_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.098ns (27.025%)  route 2.965ns (72.975%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 11.906 - 10.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.768ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.702ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.908     2.175    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y198         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.288 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.055     3.343    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y199        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.529 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5/O
                         net (fo=4, routed)           0.171     3.700    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5_n_0
    SLICE_X11Y198        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     3.890 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.270     4.160    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X11Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.226     4.386 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.279     4.665    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3_n_0
    SLICE_X13Y199        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     4.894 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_2/O
                         net (fo=3, routed)           0.171     5.065    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0]
    SLICE_X13Y200        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     5.219 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[17][31]_i_1/O
                         net (fo=32, routed)          1.019     6.238    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][31]_0[0]
    SLICE_X10Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.690    11.906    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][28]/C
                         clock pessimism              0.152    12.058    
                         clock uncertainty           -0.130    11.928    
    SLICE_X10Y192        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    11.848    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][28]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.989ns (24.364%)  route 3.070ns (75.636%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 11.902 - 10.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.768ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.702ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.908     2.175    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y198         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.288 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.055     3.343    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y199        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.529 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5/O
                         net (fo=4, routed)           0.171     3.700    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5_n_0
    SLICE_X11Y198        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     3.890 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.270     4.160    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X11Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.226     4.386 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.247     4.633    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X14Y196        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.088     4.721 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.147     4.869    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X13Y195        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.055 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[26][31]_i_1/O
                         net (fo=32, routed)          1.179     6.234    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][31]_0[0]
    SLICE_X11Y209        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.686    11.902    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y209        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][20]/C
                         clock pessimism              0.152    12.054    
                         clock uncertainty           -0.130    11.924    
    SLICE_X11Y209        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    11.845    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][20]
  -------------------------------------------------------------------
                         required time                         11.845    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.098ns (27.380%)  route 2.912ns (72.620%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 11.946 - 10.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.768ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.702ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.908     2.175    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y198         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.288 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.055     3.343    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y199        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.529 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5/O
                         net (fo=4, routed)           0.171     3.700    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5_n_0
    SLICE_X11Y198        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     3.890 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.270     4.160    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X11Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.226     4.386 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.279     4.665    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3_n_0
    SLICE_X13Y199        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     4.894 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_2/O
                         net (fo=3, routed)           0.171     5.065    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0]
    SLICE_X13Y200        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     5.219 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[17][31]_i_1/O
                         net (fo=32, routed)          0.966     6.185    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][31]_0[0]
    SLICE_X15Y191        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.730    11.946    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y191        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][11]/C
                         clock pessimism              0.152    12.097    
                         clock uncertainty           -0.130    11.968    
    SLICE_X15Y191        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    11.890    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][11]
  -------------------------------------------------------------------
                         required time                         11.890    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.042ns (26.040%)  route 2.960ns (73.960%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.768ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.702ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.908     2.175    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y198         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.288 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.055     3.343    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y199        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.529 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5/O
                         net (fo=4, routed)           0.171     3.700    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5_n_0
    SLICE_X11Y198        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     3.890 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.270     4.160    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X11Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.226     4.386 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.185     4.571    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y199        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.761 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.323     5.084    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X11Y202        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137     5.221 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_1/O
                         net (fo=32, routed)          0.955     6.176    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X18Y187        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.747    11.963    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X18Y187        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][16]/C
                         clock pessimism              0.152    12.114    
                         clock uncertainty           -0.130    11.985    
    SLICE_X18Y187        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    11.905    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][16]
  -------------------------------------------------------------------
                         required time                         11.905    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.042ns (26.132%)  route 2.945ns (73.868%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 11.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.768ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.702ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.908     2.175    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y198         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.288 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.055     3.343    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y199        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.529 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5/O
                         net (fo=4, routed)           0.171     3.700    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5_n_0
    SLICE_X11Y198        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     3.890 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.270     4.160    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X11Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.226     4.386 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.185     4.571    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y199        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.761 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.323     5.084    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X11Y202        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137     5.221 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_1/O
                         net (fo=32, routed)          0.941     6.162    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X19Y185        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.741    11.957    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X19Y185        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][13]/C
                         clock pessimism              0.152    12.108    
                         clock uncertainty           -0.130    11.979    
    SLICE_X19Y185        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    11.900    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][13]
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.042ns (26.132%)  route 2.945ns (73.868%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 11.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.768ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.702ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.908     2.175    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y198         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.288 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.055     3.343    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y199        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.529 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5/O
                         net (fo=4, routed)           0.171     3.700    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5_n_0
    SLICE_X11Y198        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     3.890 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.270     4.160    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X11Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.226     4.386 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.185     4.571    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y199        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.761 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.323     5.084    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X11Y202        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137     5.221 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_1/O
                         net (fo=32, routed)          0.941     6.162    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X19Y185        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.741    11.957    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X19Y185        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][8]/C
                         clock pessimism              0.152    12.108    
                         clock uncertainty           -0.130    11.979    
    SLICE_X19Y185        FDSE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.079    11.900    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][8]
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.002ns (25.488%)  route 2.929ns (74.512%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 11.906 - 10.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.768ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.702ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.908     2.175    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y198         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.288 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.055     3.343    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y199        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.529 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5/O
                         net (fo=4, routed)           0.171     3.700    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5_n_0
    SLICE_X11Y198        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     3.890 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.270     4.160    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X11Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.226     4.386 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.185     4.571    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y199        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.761 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.274     5.035    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X11Y202        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.097     5.132 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          0.973     6.106    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]_0[0]
    SLICE_X10Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.690    11.906    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][28]/C
                         clock pessimism              0.152    12.058    
                         clock uncertainty           -0.130    11.928    
    SLICE_X10Y192        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.080    11.848    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][28]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.002ns (25.559%)  route 2.918ns (74.441%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 11.901 - 10.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.768ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.702ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.908     2.175    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y198         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.288 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.055     3.343    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y199        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.529 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5/O
                         net (fo=4, routed)           0.171     3.700    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5_n_0
    SLICE_X11Y198        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     3.890 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.270     4.160    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X11Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.226     4.386 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.185     4.571    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y199        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.761 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.274     5.035    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X11Y202        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.097     5.132 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          0.962     6.095    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]_0[0]
    SLICE_X10Y190        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.685    11.901    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y190        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]/C
                         clock pessimism              0.152    12.053    
                         clock uncertainty           -0.130    11.923    
    SLICE_X10Y190        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    11.842    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 1.042ns (26.456%)  route 2.897ns (73.544%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 11.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.768ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.702ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.908     2.175    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y198         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.288 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.055     3.343    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y199        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.529 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5/O
                         net (fo=4, routed)           0.171     3.700    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5_n_0
    SLICE_X11Y198        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     3.890 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.270     4.160    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X11Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.226     4.386 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.185     4.571    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y199        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.761 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.323     5.084    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X11Y202        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137     5.221 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_1/O
                         net (fo=32, routed)          0.892     6.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X19Y184        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.741    11.957    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X19Y184        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][15]/C
                         clock pessimism              0.152    12.108    
                         clock uncertainty           -0.130    11.979    
    SLICE_X19Y184        FDSE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    11.900    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][15]
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.098ns (27.963%)  route 2.829ns (72.037%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 11.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.768ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.702ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.908     2.175    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y198         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.288 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.055     3.343    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y199        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.529 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5/O
                         net (fo=4, routed)           0.171     3.700    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_5_n_0
    SLICE_X11Y198        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     3.890 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.270     4.160    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X11Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.226     4.386 f  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.279     4.665    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3_n_0
    SLICE_X13Y199        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     4.894 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_2/O
                         net (fo=3, routed)           0.171     5.065    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0]
    SLICE_X13Y200        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     5.219 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[17][31]_i_1/O
                         net (fo=32, routed)          0.882     6.101    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][31]_0[0]
    SLICE_X19Y184        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.741    11.957    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X19Y184        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][15]/C
                         clock pessimism              0.152    12.108    
                         clock uncertainty           -0.130    11.979    
    SLICE_X19Y184        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    11.900    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][15]
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  5.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1028]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_size_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.112ns (44.800%)  route 0.138ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.675ns (routing 0.702ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.768ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.675     1.891    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X0Y191         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1028]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.003 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1028]/Q
                         net (fo=1, routed)           0.138     2.141    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arsize[2]
    SLICE_X3Y190         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_size_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.904     2.171    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X3Y190         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_size_d_reg[2]/C
                         clock pessimism             -0.152     2.019    
    SLICE_X3Y190         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.122    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_size_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1044]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.114ns (49.873%)  route 0.115ns (50.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.666ns (routing 0.702ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.768ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.666     1.882    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X0Y202         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1044]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     1.996 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1044]/Q
                         net (fo=2, routed)           0.115     2.111    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awid[15]
    SLICE_X1Y202         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.870     2.137    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X1Y202         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[15]/C
                         clock pessimism             -0.152     1.985    
    SLICE_X1Y202         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.087    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.112ns (53.051%)  route 0.099ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.672ns (routing 0.702ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.768ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.672     1.888    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X1Y204         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.000 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/Q
                         net (fo=2, routed)           0.099     2.099    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awid[0]
    SLICE_X0Y204         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.855     2.122    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/aclk
    SLICE_X0Y204         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[0]/C
                         clock pessimism             -0.152     1.970    
    SLICE_X0Y204         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.072    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.113ns (48.023%)  route 0.122ns (51.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.666ns (routing 0.702ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.768ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.666     1.882    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X0Y202         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     1.995 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/Q
                         net (fo=2, routed)           0.122     2.118    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awid[7]
    SLICE_X1Y202         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.870     2.137    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X1Y202         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[7]/C
                         clock pessimism             -0.152     1.985    
    SLICE_X1Y202         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.087    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1043]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (46.961%)  route 0.126ns (53.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.666ns (routing 0.702ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.768ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.666     1.882    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X0Y202         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1043]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     1.994 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1043]/Q
                         net (fo=2, routed)           0.126     2.121    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awid[14]
    SLICE_X1Y202         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.870     2.137    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X1Y202         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[14]/C
                         clock pessimism             -0.152     1.985    
    SLICE_X1Y202         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     2.086    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.752%)  route 0.113ns (50.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.672ns (routing 0.702ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.768ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.672     1.888    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X1Y204         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.000 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/Q
                         net (fo=2, routed)           0.113     2.113    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awid[0]
    SLICE_X0Y204         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.861     2.128    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X0Y204         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[0]/C
                         clock pessimism             -0.152     1.976    
    SLICE_X0Y204         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     2.077    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.114ns (42.905%)  route 0.152ns (57.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.623ns (routing 0.702ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.768ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.623     1.839    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X0Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     1.953 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.152     2.105    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arlen[0]
    SLICE_X2Y175         FDRE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.844     2.111    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X2Y175         FDRE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[0]/C
                         clock pessimism             -0.149     1.962    
    SLICE_X2Y175         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.064    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.112ns (49.123%)  route 0.116ns (50.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.698ns (routing 0.702ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.768ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.698     1.914    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X2Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y185         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.026 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[30]/Q
                         net (fo=1, routed)           0.116     2.142    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[54]
    SLICE_X4Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.881     2.148    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
                         clock pessimism             -0.152     1.996    
    SLICE_X4Y185         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.098    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.115ns (45.586%)  route 0.137ns (54.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.641ns (routing 0.702ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.768ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.641     1.857    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     1.972 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.137     2.109    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X5Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.844     2.111    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                         clock pessimism             -0.149     1.962    
    SLICE_X5Y177         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.065    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.114ns (54.728%)  route 0.094ns (45.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.672ns (routing 0.702ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.768ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.672     1.888    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X3Y201         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y201         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     2.002 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/Q
                         net (fo=3, routed)           0.094     2.097    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[126]
    SLICE_X3Y200         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.880     2.147    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y200         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
                         clock pessimism             -0.205     1.942    
    SLICE_X3Y200         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     MMCME4_ADV/DCLK    n/a            4.000         10.000      6.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK    n/a            3.000         10.000      7.000      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X1Y176   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X1Y176   main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X8Y179   main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X10Y184  main_i/proc_sys_reset_100M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         10.000      9.450      SLICE_X10Y194  main_i/clk_wiz_0/inst/dummy_local_reg_rdack_d1_reg/C
Min Period        n/a     FDRE/C             n/a            0.550         10.000      9.450      SLICE_X10Y194  main_i/clk_wiz_0/inst/dummy_local_reg_rdack_reg/C
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y176   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y176   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y176   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y176   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.971ns (37.389%)  route 1.626ns (62.611%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 8.467 - 4.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.246ns, distribution 1.764ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.231ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       2.010     4.304    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y26         FIFO36E2                                     r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.536     4.840 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=2, routed)           0.631     5.471    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/fifo_inst_i_3
    SLICE_X39Y133        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.187     5.658 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/empty_INST_0/O
                         net (fo=1, routed)           0.100     5.758    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/empty
    SLICE_X39Y134        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     5.850 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst_i_3/O
                         net (fo=1, routed)           0.144     5.994    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/rd_en
    SLICE_X39Y133        LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.156     6.150 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2_i_1/O
                         net (fo=5, routed)           0.751     6.901    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/RD_EN
    RAMB36_X0Y27         FIFO36E2                                     r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.588     8.467    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y27         FIFO36E2                                     r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism             -0.491     7.976    
                         clock uncertainty           -0.066     7.910    
    RAMB36_X0Y27         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.705     7.205    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.205    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.971ns (35.071%)  route 1.798ns (64.929%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 8.594 - 4.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.246ns, distribution 1.764ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.231ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       2.010     4.304    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y26         FIFO36E2                                     r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.536     4.840 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=2, routed)           0.631     5.471    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/fifo_inst_i_3
    SLICE_X39Y133        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.187     5.658 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/empty_INST_0/O
                         net (fo=1, routed)           0.100     5.758    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/empty
    SLICE_X39Y134        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     5.850 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst_i_3/O
                         net (fo=1, routed)           0.144     5.994    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/rd_en
    SLICE_X39Y133        LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.156     6.150 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2_i_1/O
                         net (fo=5, routed)           0.923     7.073    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/RD_EN
    RAMB36_X1Y26         FIFO36E2                                     r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.715     8.594    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y26         FIFO36E2                                     r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism             -0.359     8.235    
                         clock uncertainty           -0.066     8.169    
    RAMB36_X1Y26         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.705     7.464    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.469ns (15.859%)  route 2.488ns (84.141%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 8.634 - 4.000 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.246ns, distribution 1.530ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.231ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.776     4.070    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X34Y124        FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     4.185 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.401     4.586    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X30Y115        LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.144     4.730 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.148     4.878    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y116        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.936 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.395     6.331    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X52Y171        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.483 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17_REGCEB_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.544     7.028    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17_REGCEB_cooolgate_en_sig_10
    RAMB36_X2Y35         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.755     8.634    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y35         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/CLKBWRCLK
                         clock pessimism             -0.494     8.140    
                         clock uncertainty           -0.066     8.074    
    RAMB36_X2Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.732    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_16/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.398ns (13.648%)  route 2.518ns (86.352%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 8.630 - 4.000 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.246ns, distribution 1.530ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.231ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.776     4.070    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X34Y124        FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     4.185 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.401     4.586    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X30Y115        LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.144     4.730 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.148     4.878    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y116        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.936 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.430     6.367    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X52Y161        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     6.448 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_16_REGCEB_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.539     6.986    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_16_REGCEB_cooolgate_en_sig_9
    RAMB36_X2Y33         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_16/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.751     8.630    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y33         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_16/CLKBWRCLK
                         clock pessimism             -0.494     8.136    
                         clock uncertainty           -0.066     8.070    
    RAMB36_X2Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.728    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_16
  -------------------------------------------------------------------
                         required time                          7.728    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_55/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.469ns (16.784%)  route 2.325ns (83.216%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 8.638 - 4.000 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.246ns, distribution 1.530ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.231ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.776     4.070    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X34Y124        FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     4.185 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.401     4.586    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X30Y115        LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.144     4.730 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.148     4.878    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y116        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.936 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.114     6.050    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X52Y88         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.202 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_55_REGCEB_cooolgate_en_gate_103/O
                         net (fo=1, routed)           0.662     6.864    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_55_REGCEB_cooolgate_en_sig_52
    RAMB36_X2Y14         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_55/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.759     8.638    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_55/CLKBWRCLK
                         clock pessimism             -0.570     8.068    
                         clock uncertainty           -0.066     8.003    
    RAMB36_X2Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.661    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_55
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 1.686ns (54.267%)  route 1.421ns (45.733%))
  Logic Levels:           10  (CARRY8=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 8.437 - 4.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.246ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.231ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.752     4.046    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X26Y93         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.159 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/Q
                         net (fo=4, routed)           0.266     4.425    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[3]
    SLICE_X23Y92         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.649 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_9/O
                         net (fo=1, routed)           0.013     4.662    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_9_n_0
    SLICE_X23Y92         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     4.923 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.953    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.136     5.089 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[4]
                         net (fo=32, routed)          0.314     5.403    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/CO[0]
    SLICE_X24Y92         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.083     5.486 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_8/O
                         net (fo=1, routed)           0.017     5.503    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_8_n_0
    SLICE_X24Y92         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     5.784 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[7]
                         net (fo=1, routed)           0.030     5.814    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X24Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.879 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.909    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X24Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.070 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[5]
                         net (fo=2, routed)           0.271     6.341    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[21]
    SLICE_X23Y95         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     6.399 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_12/O
                         net (fo=1, routed)           0.196     6.595    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_12_n_0
    SLICE_X24Y95         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.220     6.815 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5/O
                         net (fo=1, routed)           0.173     6.988    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg_3
    SLICE_X25Y94         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.084     7.072 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.080     7.152    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_3
    SLICE_X25Y94         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.558     8.437    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X25Y94         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism             -0.447     7.990    
                         clock uncertainty           -0.066     7.924    
    SLICE_X25Y94         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     7.968    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.504ns (18.233%)  route 2.260ns (81.767%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 8.629 - 4.000 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.246ns, distribution 1.530ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.231ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.776     4.070    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X34Y124        FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     4.185 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.401     4.586    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X30Y115        LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.144     4.730 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.148     4.878    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y116        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.936 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.018     5.954    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X51Y88         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     6.141 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57_REGCEB_cooolgate_en_gate_107/O
                         net (fo=1, routed)           0.693     6.834    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57_REGCEB_cooolgate_en_sig_54
    RAMB36_X2Y16         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.750     8.629    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y16         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57/CLKBWRCLK
                         clock pessimism             -0.570     8.059    
                         clock uncertainty           -0.066     7.994    
    RAMB36_X2Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.652    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_57
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_55/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.113ns (4.203%)  route 2.575ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 8.638 - 4.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.246ns, distribution 1.531ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.231ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.777     4.071    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X35Y125        FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.184 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[12]/Q
                         net (fo=69, routed)          2.575     6.760    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[12]
    RAMB36_X2Y14         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_55/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.759     8.638    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_55/CLKBWRCLK
                         clock pessimism             -0.570     8.068    
                         clock uncertainty           -0.066     8.003    
    RAMB36_X2Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.425     7.578    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_55
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_43/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.405ns (14.449%)  route 2.398ns (85.551%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 8.615 - 4.000 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.246ns, distribution 1.530ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.231ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.776     4.070    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X34Y124        FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     4.185 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.401     4.586    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X30Y115        LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.144     4.730 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.148     4.878    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y116        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.936 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.286     6.222    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X52Y146        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     6.310 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_43_REGCEB_cooolgate_en_gate_77/O
                         net (fo=1, routed)           0.563     6.873    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_43_REGCEB_cooolgate_en_sig_39
    RAMB36_X2Y30         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_43/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.736     8.615    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y30         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_43/CLKBWRCLK
                         clock pessimism             -0.494     8.121    
                         clock uncertainty           -0.066     8.055    
    RAMB36_X2Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.713    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_43
  -------------------------------------------------------------------
                         required time                          7.713    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_50/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.405ns (14.701%)  route 2.350ns (85.299%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns = ( 8.645 - 4.000 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.246ns, distribution 1.530ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.231ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.776     4.070    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X34Y124        FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     4.185 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.401     4.586    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X30Y115        LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.144     4.730 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.148     4.878    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y116        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.936 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.186     6.123    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X46Y178        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     6.211 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_50_REGCEB_cooolgate_en_gate_93/O
                         net (fo=1, routed)           0.614     6.825    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_50_REGCEB_cooolgate_en_sig_47
    RAMB36_X1Y36         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_50/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.766     8.645    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y36         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_50/CLKBWRCLK
                         clock pessimism             -0.570     8.075    
                         clock uncertainty           -0.066     8.010    
    RAMB36_X1Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.668    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_50
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  0.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1051]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.112ns (45.422%)  route 0.135ns (54.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.698ns (routing 0.231ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.246ns, distribution 1.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.698     4.577    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y75         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y75         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.689 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/Q
                         net (fo=2, routed)           0.135     4.824    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[27]
    SLICE_X19Y74         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1051]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.919     4.213    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X19Y74         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1051]/C
                         clock pessimism              0.497     4.709    
    SLICE_X19Y74         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.812    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1051]
  -------------------------------------------------------------------
                         required time                         -4.812    
                         arrival time                           4.824    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1039]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.112ns (45.344%)  route 0.135ns (54.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.695ns (routing 0.231ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.246ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.695     4.574    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y79         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y79         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     4.686 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/Q
                         net (fo=2, routed)           0.135     4.821    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[15]
    SLICE_X19Y77         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1039]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.916     4.210    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X19Y77         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1039]/C
                         clock pessimism              0.497     4.706    
    SLICE_X19Y77         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     4.809    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1039]
  -------------------------------------------------------------------
                         required time                         -4.809    
                         arrival time                           4.821    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_64.current_bd_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.111ns (45.895%)  route 0.131ns (54.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.245ns
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.735ns (routing 0.231ns, distribution 1.504ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.246ns, distribution 1.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.735     4.614    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/m_axi_sg_aclk
    SLICE_X4Y104         FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.725 r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[52]/Q
                         net (fo=4, routed)           0.131     4.856    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/D[46]
    SLICE_X3Y106         FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_64.current_bd_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.951     4.245    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X3Y106         FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_64.current_bd_reg[52]/C
                         clock pessimism              0.497     4.742    
    SLICE_X3Y106         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     4.844    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_64.current_bd_reg[52]
  -------------------------------------------------------------------
                         required time                         -4.844    
                         arrival time                           4.856    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.177%)  route 0.136ns (54.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.244ns
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.729ns (routing 0.231ns, distribution 1.498ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.246ns, distribution 1.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.729     4.608    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X10Y104        FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.720 r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[38]/Q
                         net (fo=2, routed)           0.136     4.856    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0[33]
    SLICE_X9Y103         FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.950     4.244    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X9Y103         FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]/C
                         clock pessimism              0.497     4.741    
    SLICE_X9Y103         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     4.844    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         -4.844    
                         arrival time                           4.856    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.111ns (46.639%)  route 0.127ns (53.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.605ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      1.726ns (routing 0.231ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.995ns (routing 0.246ns, distribution 1.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.726     4.605    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X13Y79         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.716 r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.127     4.843    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIG0
    SLICE_X13Y75         RAMD32                                       r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.995     4.289    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X13Y75         RAMD32                                       r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/CLK
                         clock pessimism              0.437     4.726    
    SLICE_X13Y75         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.104     4.830    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -4.830    
                         arrival time                           4.843    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1127]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.114ns (47.107%)  route 0.128ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.212ns
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.703ns (routing 0.231ns, distribution 1.472ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.246ns, distribution 1.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.703     4.582    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X17Y87         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.696 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[2]/Q
                         net (fo=2, routed)           0.128     4.824    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[71]
    SLICE_X15Y85         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.918     4.212    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X15Y85         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1127]/C
                         clock pessimism              0.497     4.708    
    SLICE_X15Y85         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     4.811    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1127]
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           4.824    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.111ns (53.365%)  route 0.097ns (46.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.748ns (routing 0.231ns, distribution 1.517ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.246ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.748     4.627    main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y79          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.738 r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/Q
                         net (fo=1, routed)           0.097     4.835    main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[80]
    SLICE_X0Y79          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.928     4.222    main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X0Y79          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/C
                         clock pessimism              0.497     4.719    
    SLICE_X0Y79          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     4.822    main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]
  -------------------------------------------------------------------
                         required time                         -4.822    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1029]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.114ns (45.747%)  route 0.135ns (54.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.707ns (routing 0.231ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.246ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.707     4.586    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X17Y78         FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.700 r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4]/Q
                         net (fo=2, routed)           0.135     4.835    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[5]
    SLICE_X15Y76         FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1029]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.928     4.222    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X15Y76         FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1029]/C
                         clock pessimism              0.497     4.718    
    SLICE_X15Y76         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     4.821    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1029]
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.145ns (52.417%)  route 0.132ns (47.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Net Delay (Source):      1.750ns (routing 0.231ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.246ns, distribution 1.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.750     4.629    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X4Y60          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.741 r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[0]/Q
                         net (fo=7, routed)           0.087     4.828    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg_n_0_[0]
    SLICE_X4Y58          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.033     4.861 r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[0]_i_1/O
                         net (fo=1, routed)           0.045     4.906    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[0]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.931     4.225    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X4Y58          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[0]/C
                         clock pessimism              0.566     4.791    
    SLICE_X4Y58          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     4.892    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.892    
                         arrival time                           4.906    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1112]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.612%)  route 0.134ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.243ns
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.729ns (routing 0.231ns, distribution 1.498ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.246ns, distribution 1.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.729     4.608    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X4Y98          FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     4.720 r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[51]/Q
                         net (fo=2, routed)           0.134     4.854    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[56]
    SLICE_X5Y98          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.949     4.243    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X5Y98          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1112]/C
                         clock pessimism              0.497     4.740    
    SLICE_X5Y98          FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     4.840    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1112]
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           4.854    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dma_250M_main_clk_wiz_1_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y29  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y30  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y28  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y24  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y32  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X2Y20  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y22  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y25  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y100  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      136.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       70.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             136.072ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.685ns (11.187%)  route 5.438ns (88.813%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 148.010 - 142.857 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.962ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.881ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.471     4.812    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y166        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.926 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/Q
                         net (fo=68, routed)          0.316     5.242    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9_n_0
    SLICE_X20Y163        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.430 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.480     6.910    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X19Y166        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     7.097 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_3/O
                         net (fo=1, routed)           0.271     7.368    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1
    SLICE_X19Y166        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.520 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1/O
                         net (fo=1, routed)           1.564     9.084    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     9.128 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.807    10.935    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0
    SLICE_X18Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.230   148.010    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X18Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M1_reg[10]/C
                         clock pessimism             -0.498   147.512    
                         clock uncertainty           -0.425   147.087    
    SLICE_X18Y117        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080   147.007    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M1_reg[10]
  -------------------------------------------------------------------
                         required time                        147.007    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                136.072    

Slack (MET) :             136.072ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.685ns (11.187%)  route 5.438ns (88.813%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 148.010 - 142.857 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.962ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.881ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.471     4.812    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y166        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.926 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/Q
                         net (fo=68, routed)          0.316     5.242    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9_n_0
    SLICE_X20Y163        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.430 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.480     6.910    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X19Y166        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     7.097 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_3/O
                         net (fo=1, routed)           0.271     7.368    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1
    SLICE_X19Y166        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.520 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1/O
                         net (fo=1, routed)           1.564     9.084    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     9.128 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.807    10.935    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0
    SLICE_X18Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.230   148.010    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X18Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[10]/C
                         clock pessimism             -0.498   147.512    
                         clock uncertainty           -0.425   147.087    
    SLICE_X18Y117        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.080   147.007    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[10]
  -------------------------------------------------------------------
                         required time                        147.007    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                136.072    

Slack (MET) :             136.072ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_N1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.685ns (11.187%)  route 5.438ns (88.813%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 148.010 - 142.857 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.962ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.881ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.471     4.812    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y166        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.926 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/Q
                         net (fo=68, routed)          0.316     5.242    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9_n_0
    SLICE_X20Y163        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.430 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.480     6.910    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X19Y166        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     7.097 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_3/O
                         net (fo=1, routed)           0.271     7.368    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1
    SLICE_X19Y166        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.520 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1/O
                         net (fo=1, routed)           1.564     9.084    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     9.128 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.807    10.935    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0
    SLICE_X18Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_N1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.230   148.010    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X18Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_N1_reg[10]/C
                         clock pessimism             -0.498   147.512    
                         clock uncertainty           -0.425   147.087    
    SLICE_X18Y117        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.080   147.007    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_N1_reg[10]
  -------------------------------------------------------------------
                         required time                        147.007    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                136.072    

Slack (MET) :             136.072ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_M2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.685ns (11.187%)  route 5.438ns (88.813%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 148.010 - 142.857 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.962ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.881ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.471     4.812    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y166        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.926 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/Q
                         net (fo=68, routed)          0.316     5.242    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9_n_0
    SLICE_X20Y163        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.430 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.480     6.910    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X19Y166        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     7.097 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_3/O
                         net (fo=1, routed)           0.271     7.368    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1
    SLICE_X19Y166        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.520 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1/O
                         net (fo=1, routed)           1.564     9.084    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     9.128 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.807    10.935    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0
    SLICE_X18Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_M2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.230   148.010    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X18Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_M2_reg[10]/C
                         clock pessimism             -0.498   147.512    
                         clock uncertainty           -0.425   147.087    
    SLICE_X18Y117        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080   147.007    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_M2_reg[10]
  -------------------------------------------------------------------
                         required time                        147.007    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                136.072    

Slack (MET) :             136.074ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_O1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.685ns (11.180%)  route 5.442ns (88.820%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 148.016 - 142.857 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.962ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.236ns (routing 0.881ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.471     4.812    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y166        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.926 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/Q
                         net (fo=68, routed)          0.316     5.242    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9_n_0
    SLICE_X20Y163        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.430 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.480     6.910    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X19Y166        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     7.097 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_3/O
                         net (fo=1, routed)           0.271     7.368    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1
    SLICE_X19Y166        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.520 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1/O
                         net (fo=1, routed)           1.564     9.084    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     9.128 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.811    10.939    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0
    SLICE_X12Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_O1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.236   148.016    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_O1_reg[15]/C
                         clock pessimism             -0.498   147.518    
                         clock uncertainty           -0.425   147.093    
    SLICE_X12Y117        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080   147.013    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_O1_reg[15]
  -------------------------------------------------------------------
                         required time                        147.013    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                136.074    

Slack (MET) :             136.074ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_P1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.685ns (11.180%)  route 5.442ns (88.820%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 148.016 - 142.857 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.962ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.236ns (routing 0.881ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.471     4.812    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y166        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.926 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/Q
                         net (fo=68, routed)          0.316     5.242    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9_n_0
    SLICE_X20Y163        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.430 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.480     6.910    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X19Y166        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     7.097 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_3/O
                         net (fo=1, routed)           0.271     7.368    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1
    SLICE_X19Y166        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.520 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1/O
                         net (fo=1, routed)           1.564     9.084    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     9.128 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.811    10.939    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0
    SLICE_X12Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_P1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.236   148.016    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_P1_reg[15]/C
                         clock pessimism             -0.498   147.518    
                         clock uncertainty           -0.425   147.093    
    SLICE_X12Y117        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.080   147.013    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_P1_reg[15]
  -------------------------------------------------------------------
                         required time                        147.013    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                136.074    

Slack (MET) :             136.074ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_P2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.685ns (11.180%)  route 5.442ns (88.820%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 148.016 - 142.857 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.962ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.236ns (routing 0.881ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.471     4.812    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y166        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.926 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/Q
                         net (fo=68, routed)          0.316     5.242    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9_n_0
    SLICE_X20Y163        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.430 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.480     6.910    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X19Y166        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     7.097 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_3/O
                         net (fo=1, routed)           0.271     7.368    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1
    SLICE_X19Y166        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.520 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1/O
                         net (fo=1, routed)           1.564     9.084    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     9.128 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.811    10.939    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0
    SLICE_X12Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_P2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.236   148.016    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_P2_reg[15]/C
                         clock pessimism             -0.498   147.518    
                         clock uncertainty           -0.425   147.093    
    SLICE_X12Y117        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.080   147.013    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_P2_reg[15]
  -------------------------------------------------------------------
                         required time                        147.013    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                136.074    

Slack (MET) :             136.074ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_P2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.685ns (11.180%)  route 5.442ns (88.820%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 148.016 - 142.857 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.962ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.236ns (routing 0.881ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.471     4.812    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y166        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.926 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/Q
                         net (fo=68, routed)          0.316     5.242    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9_n_0
    SLICE_X20Y163        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.430 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.480     6.910    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X19Y166        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     7.097 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_3/O
                         net (fo=1, routed)           0.271     7.368    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1
    SLICE_X19Y166        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.520 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1/O
                         net (fo=1, routed)           1.564     9.084    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     9.128 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.811    10.939    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0
    SLICE_X12Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_P2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.236   148.016    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_P2_reg[15]/C
                         clock pessimism             -0.498   147.518    
                         clock uncertainty           -0.425   147.093    
    SLICE_X12Y117        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080   147.013    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_P2_reg[15]
  -------------------------------------------------------------------
                         required time                        147.013    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                136.074    

Slack (MET) :             136.074ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.685ns (11.196%)  route 5.433ns (88.804%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 148.006 - 142.857 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.962ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.226ns (routing 0.881ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.471     4.812    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y166        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.926 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/Q
                         net (fo=68, routed)          0.316     5.242    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9_n_0
    SLICE_X20Y163        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.430 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.480     6.910    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X19Y166        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     7.097 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_3/O
                         net (fo=1, routed)           0.271     7.368    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1
    SLICE_X19Y166        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.520 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1/O
                         net (fo=1, routed)           1.564     9.084    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     9.128 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.802    10.930    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0
    SLICE_X19Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.226   148.006    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y117        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N2_reg[9]/C
                         clock pessimism             -0.498   147.508    
                         clock uncertainty           -0.425   147.083    
    SLICE_X19Y117        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079   147.004    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N2_reg[9]
  -------------------------------------------------------------------
                         required time                        147.004    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                136.074    

Slack (MET) :             136.075ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.685ns (11.180%)  route 5.442ns (88.820%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 148.016 - 142.857 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.962ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.236ns (routing 0.881ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.471     4.812    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y166        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.926 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9/Q
                         net (fo=68, routed)          0.316     5.242    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__9_n_0
    SLICE_X20Y163        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.430 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.480     6.910    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X19Y166        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     7.097 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_3/O
                         net (fo=1, routed)           0.271     7.368    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1
    SLICE_X19Y166        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     7.520 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1/O
                         net (fo=1, routed)           1.564     9.084    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     9.128 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.811    10.939    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0
    SLICE_X15Y112        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.236   148.016    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y112        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[14]/C
                         clock pessimism             -0.498   147.518    
                         clock uncertainty           -0.425   147.093    
    SLICE_X15Y112        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079   147.014    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[14]
  -------------------------------------------------------------------
                         required time                        147.014    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                136.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_B2_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_B2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.147ns (42.729%)  route 0.197ns (57.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Net Delay (Source):      2.232ns (routing 0.881ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.547ns (routing 0.962ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.232     5.155    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y178        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_B2_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     5.268 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_B2_reg[35]/Q
                         net (fo=3, routed)           0.165     5.433    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_4/Q[35]
    SLICE_X16Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034     5.467 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_4/result_B2[9]_i_1/O
                         net (fo=1, routed)           0.032     5.499    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_B2[9]
    SLICE_X16Y181        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_B2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.547     4.888    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y181        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_B2_reg[9]/C
                         clock pessimism              0.501     5.389    
    SLICE_X16Y181        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.490    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_B2_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.490    
                         arrival time                           5.499    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.145ns (47.708%)  route 0.159ns (52.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Net Delay (Source):      2.213ns (routing 0.881ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.479ns (routing 0.962ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.213     5.136    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X20Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     5.248 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[35]/Q
                         net (fo=3, routed)           0.130     5.378    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_27/Q[35]
    SLICE_X19Y116        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.033     5.411 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_27/result_N1[9]_i_1/O
                         net (fo=1, routed)           0.029     5.440    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_N1[9]
    SLICE_X19Y116        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.479     4.820    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y116        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N1_reg[9]/C
                         clock pessimism              0.498     5.318    
    SLICE_X19Y116        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     5.419    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N1_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.419    
                         arrival time                           5.440    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_H2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.146ns (58.313%)  route 0.104ns (41.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      2.201ns (routing 0.881ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.465ns (routing 0.962ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.201     5.124    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y150        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.236 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[55]/Q
                         net (fo=3, routed)           0.072     5.309    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_16/Q[55]
    SLICE_X19Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034     5.343 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_16/result_H2[4]_i_1/O
                         net (fo=1, routed)           0.032     5.375    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_H2[4]
    SLICE_X19Y149        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_H2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.465     4.806    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y149        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_H2_reg[4]/C
                         clock pessimism              0.445     5.250    
    SLICE_X19Y149        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.351    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_H2_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.351    
                         arrival time                           5.375    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.146ns (50.995%)  route 0.140ns (49.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Net Delay (Source):      2.212ns (routing 0.881ns, distribution 1.331ns)
  Clock Net Delay (Destination): 2.453ns (routing 0.962ns, distribution 1.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.212     5.135    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X21Y119        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     5.247 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[41]/Q
                         net (fo=3, routed)           0.111     5.358    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_26/Q[39]
    SLICE_X22Y120        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.034     5.392 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_26/result_DDR_M2[8]_i_1/O
                         net (fo=1, routed)           0.029     5.421    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_DDR_M2[8]
    SLICE_X22Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.453     4.794    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[8]/C
                         clock pessimism              0.498     5.292    
    SLICE_X22Y120        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.393    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.393    
                         arrival time                           5.421    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_B1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_B1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.627%)  route 0.167ns (44.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Net Delay (Source):      2.231ns (routing 0.881ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.558ns (routing 0.962ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.231     5.154    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y179        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_B1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y179        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     5.267 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_B1_reg[19]/Q
                         net (fo=3, routed)           0.122     5.389    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_3/Q[19]
    SLICE_X13Y180        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.096     5.485 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_3/result_B1[13]_i_1/O
                         net (fo=1, routed)           0.045     5.530    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_B1[13]
    SLICE_X13Y180        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_B1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.558     4.899    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X13Y180        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_B1_reg[13]/C
                         clock pessimism              0.501     5.400    
    SLICE_X13Y180        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     5.500    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_B1_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.500    
                         arrival time                           5.530    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.115ns (55.208%)  route 0.093ns (44.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Net Delay (Source):      2.232ns (routing 0.881ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.507ns (routing 0.962ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.232     5.155    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     5.270 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/Q
                         net (fo=5, routed)           0.093     5.363    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_wdata[5]
    SLICE_X9Y156         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.507     4.848    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_aclk
    SLICE_X9Y156         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2_reg[5]/C
                         clock pessimism              0.382     5.230    
    SLICE_X9Y156         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.333    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.333    
                         arrival time                           5.363    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.111ns (42.069%)  route 0.153ns (57.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      2.236ns (routing 0.881ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.503ns (routing 0.962ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.236     5.159    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.270 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/Q
                         net (fo=5, routed)           0.153     5.423    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_wdata[13]
    SLICE_X8Y153         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.503     4.844    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_aclk
    SLICE_X8Y153         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[13]/C
                         clock pessimism              0.445     5.288    
    SLICE_X8Y153         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.390    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.390    
                         arrival time                           5.423    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.167ns (57.925%)  route 0.121ns (42.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Net Delay (Source):      2.213ns (routing 0.881ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.451ns (routing 0.962ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.213     5.136    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X20Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.248 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[37]/Q
                         net (fo=3, routed)           0.083     5.331    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_26/Q[35]
    SLICE_X20Y118        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.055     5.386 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_26/result_DDR_M2[9]_i_1/O
                         net (fo=1, routed)           0.038     5.424    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_DDR_M2[9]
    SLICE_X20Y118        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.451     4.792    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X20Y118        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[9]/C
                         clock pessimism              0.498     5.290    
    SLICE_X20Y118        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.391    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_M2_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.391    
                         arrival time                           5.424    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.163ns (60.355%)  route 0.107ns (39.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      2.213ns (routing 0.881ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.486ns (routing 0.962ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.213     5.136    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X20Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.248 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[51]/Q
                         net (fo=3, routed)           0.076     5.324    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_27/Q[51]
    SLICE_X19Y123        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.051     5.375 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_falling_edge_27/result_N1[5]_i_1/O
                         net (fo=1, routed)           0.031     5.406    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_N1[5]
    SLICE_X19Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N1_reg[5]/C
                         clock pessimism              0.445     5.271    
    SLICE_X19Y123        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.372    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_N1_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.372    
                         arrival time                           5.406    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_I1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.146ns (57.623%)  route 0.107ns (42.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      2.225ns (routing 0.881ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.477ns (routing 0.962ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.225     5.148    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y145        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y145        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.260 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I1_reg[41]/Q
                         net (fo=3, routed)           0.078     5.339    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_17/Q[39]
    SLICE_X14Y146        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.034     5.373 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_17/result_DDR_I1[8]_i_1/O
                         net (fo=1, routed)           0.029     5.402    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_DDR_I1[8]
    SLICE_X14Y146        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_I1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.477     4.818    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X14Y146        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_I1_reg[8]/C
                         clock pessimism              0.445     5.262    
    SLICE_X14Y146        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.363    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_I1_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.363    
                         arrival time                           5.402    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rhd_main_clk_wiz_0_0
Waveform(ns):       { 0.000 71.429 }
Period(ns):         142.857
Sources:            { main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.709         142.857     141.148    RAMB36_X0Y27   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.709         142.857     141.148    RAMB36_X1Y26   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X10Y181  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X10Y178  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X10Y181  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         142.857     141.478    BUFGCE_X0Y76   main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         142.857     141.786    MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X10Y179  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X10Y182  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X10Y182  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y181  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y181  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y178  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y178  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y181  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y181  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y27   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y27   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X1Y26   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X1Y26   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y181  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y181  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y178  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y178  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y181  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X10Y181  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y27   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y27   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X1Y26   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X1Y26   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.424ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.679ns (22.198%)  route 2.380ns (77.802%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 22.900 - 17.857 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.310ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.204ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.355     4.703    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/aclk
    SLICE_X2Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.818 f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/Q
                         net (fo=10, routed)          0.485     5.302    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/areset
    SLICE_X1Y167         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     5.443 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.291     5.735    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X1Y164         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     5.929 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.806     6.734    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X4Y152         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     6.963 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[31]_i_1/O
                         net (fo=8, routed)           0.798     7.762    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[31]_i_1_n_0
    SLICE_X5Y149         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.115    22.900    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X5Y149         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[30]/C
                         clock pessimism             -0.443    22.457    
                         clock uncertainty           -0.191    22.266    
    SLICE_X5Y149         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    22.185    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[30]
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 14.424    

Slack (MET) :             14.503ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.675ns (22.644%)  route 2.306ns (77.356%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 22.900 - 17.857 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.310ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.204ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.355     4.703    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/aclk
    SLICE_X2Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.818 f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/Q
                         net (fo=10, routed)          0.485     5.302    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/areset
    SLICE_X1Y167         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     5.443 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.291     5.735    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X1Y164         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     5.929 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.806     6.734    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X4Y152         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225     6.959 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[31]_i_1/O
                         net (fo=8, routed)           0.724     7.684    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[31]_i_1_n_0
    SLICE_X2Y149         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.115    22.900    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X2Y149         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[27]/C
                         clock pessimism             -0.443    22.458    
                         clock uncertainty           -0.191    22.267    
    SLICE_X2Y149         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    22.187    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[27]
  -------------------------------------------------------------------
                         required time                         22.187    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 14.503    

Slack (MET) :             14.523ns  (required time - arrival time)
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.635ns (20.763%)  route 2.423ns (79.237%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 22.913 - 17.857 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 1.310ns, distribution 1.086ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.204ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.396     4.744    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X9Y159         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.859 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[0]/Q
                         net (fo=2, routed)           0.536     5.394    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_counter_reg[10]_0[0]
    SLICE_X9Y159         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.477 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_counter[10]_i_6/O
                         net (fo=1, routed)           0.275     5.752    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_counter[10]_i_6_n_0
    SLICE_X9Y159         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     5.976 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_counter[10]_i_3/O
                         net (fo=2, routed)           0.525     6.501    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_counter[10]_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.581 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/FSM_sequential_state_pulse[2]_i_6/O
                         net (fo=13, routed)          0.711     7.292    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/FSM_sequential_state_pulse[2]_i_6_n_0
    SLICE_X9Y159         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.425 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_counter[6]_i_1/O
                         net (fo=1, routed)           0.377     7.802    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/p_1_in[6]
    SLICE_X6Y159         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.128    22.913    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X6Y159         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_counter_reg[6]/C
                         clock pessimism             -0.443    22.470    
                         clock uncertainty           -0.191    22.279    
    SLICE_X6Y159         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    22.325    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         22.325    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 14.523    

Slack (MET) :             14.568ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.638ns (21.887%)  route 2.277ns (78.113%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 22.898 - 17.857 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.310ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.113ns (routing 1.204ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.355     4.703    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/aclk
    SLICE_X2Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.818 f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/Q
                         net (fo=10, routed)          0.485     5.302    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/areset
    SLICE_X1Y167         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     5.443 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.291     5.735    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X1Y164         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     5.929 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.931     6.859    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X2Y153         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     7.047 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[23]_i_1/O
                         net (fo=8, routed)           0.571     7.618    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[23]_i_1_n_0
    SLICE_X4Y154         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.113    22.898    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y154         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[17]/C
                         clock pessimism             -0.443    22.455    
                         clock uncertainty           -0.191    22.264    
    SLICE_X4Y154         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    22.185    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[17]
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 14.568    

Slack (MET) :             14.593ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.649ns (22.471%)  route 2.239ns (77.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 22.898 - 17.857 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.310ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.113ns (routing 1.204ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.355     4.703    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/aclk
    SLICE_X2Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.818 f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/Q
                         net (fo=10, routed)          0.485     5.302    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/areset
    SLICE_X1Y167         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     5.443 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.291     5.735    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X1Y164         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     5.929 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.931     6.859    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X2Y153         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     7.058 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.533     7.591    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[23]_i_1_n_0
    SLICE_X4Y154         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.113    22.898    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y154         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[17]/C
                         clock pessimism             -0.443    22.455    
                         clock uncertainty           -0.191    22.264    
    SLICE_X4Y154         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    22.184    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[17]
  -------------------------------------------------------------------
                         required time                         22.184    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                 14.593    

Slack (MET) :             14.593ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.649ns (22.471%)  route 2.239ns (77.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 22.898 - 17.857 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.310ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.113ns (routing 1.204ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.355     4.703    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/aclk
    SLICE_X2Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.818 f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/Q
                         net (fo=10, routed)          0.485     5.302    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/areset
    SLICE_X1Y167         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     5.443 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.291     5.735    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X1Y164         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     5.929 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.931     6.859    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X2Y153         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     7.058 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.533     7.591    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[23]_i_1_n_0
    SLICE_X4Y154         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.113    22.898    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y154         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[22]/C
                         clock pessimism             -0.443    22.455    
                         clock uncertainty           -0.191    22.264    
    SLICE_X4Y154         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.080    22.184    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[22]
  -------------------------------------------------------------------
                         required time                         22.184    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                 14.593    

Slack (MET) :             14.593ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.649ns (22.471%)  route 2.239ns (77.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 22.898 - 17.857 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.310ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.113ns (routing 1.204ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.355     4.703    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/aclk
    SLICE_X2Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.818 f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/Q
                         net (fo=10, routed)          0.485     5.302    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/areset
    SLICE_X1Y167         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     5.443 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.291     5.735    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X1Y164         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     5.929 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.931     6.859    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X2Y153         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     7.058 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.533     7.591    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[23]_i_1_n_0
    SLICE_X4Y154         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.113    22.898    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y154         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[23]/C
                         clock pessimism             -0.443    22.455    
                         clock uncertainty           -0.191    22.264    
    SLICE_X4Y154         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.080    22.184    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[23]
  -------------------------------------------------------------------
                         required time                         22.184    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                 14.593    

Slack (MET) :             14.604ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.679ns (23.623%)  route 2.195ns (76.377%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 22.896 - 17.857 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.310ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.111ns (routing 1.204ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.355     4.703    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/aclk
    SLICE_X2Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.818 f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/Q
                         net (fo=10, routed)          0.485     5.302    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/areset
    SLICE_X1Y167         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     5.443 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.291     5.735    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X1Y164         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     5.929 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.806     6.734    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X4Y152         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     6.963 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[31]_i_1/O
                         net (fo=8, routed)           0.614     7.577    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[31]_i_1_n_0
    SLICE_X4Y153         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.111    22.896    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y153         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[29]/C
                         clock pessimism             -0.443    22.453    
                         clock uncertainty           -0.191    22.262    
    SLICE_X4Y153         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    22.181    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[29]
  -------------------------------------------------------------------
                         required time                         22.181    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 14.604    

Slack (MET) :             14.605ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.642ns (22.074%)  route 2.266ns (77.926%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 22.929 - 17.857 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.310ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.204ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.355     4.703    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/aclk
    SLICE_X2Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.818 f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/Q
                         net (fo=10, routed)          0.485     5.302    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/areset
    SLICE_X1Y167         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     5.443 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.291     5.735    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X1Y164         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     5.929 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.635     6.564    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X6Y155         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192     6.756 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[15]_i_1/O
                         net (fo=8, routed)           0.855     7.611    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[15]_i_1_n_0
    SLICE_X8Y158         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.144    22.929    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X8Y158         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[8]/C
                         clock pessimism             -0.443    22.486    
                         clock uncertainty           -0.191    22.295    
    SLICE_X8Y158         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    22.216    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[8]
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 14.605    

Slack (MET) :             14.618ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.640ns (22.336%)  route 2.225ns (77.664%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 22.900 - 17.857 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.310ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.204ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.355     4.703    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/aclk
    SLICE_X2Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.818 f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset_reg/Q
                         net (fo=10, routed)          0.485     5.302    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/areset
    SLICE_X1Y167         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     5.443 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.291     5.735    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X1Y164         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     5.929 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.780     6.709    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X4Y152         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     6.899 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.670     7.568    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1_n_0
    SLICE_X5Y149         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.115    22.900    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X5Y149         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[30]/C
                         clock pessimism             -0.443    22.457    
                         clock uncertainty           -0.191    22.266    
    SLICE_X5Y149         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    22.186    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         22.186    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                 14.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.112ns (51.141%)  route 0.107ns (48.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.115ns (routing 1.204ns, distribution 0.911ns)
  Clock Net Delay (Destination): 2.344ns (routing 1.310ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.115     5.043    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y153         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.155 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.107     5.262    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[36]
    SLICE_X7Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.344     4.692    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
                         clock pessimism              0.443     5.135    
    SLICE_X7Y153         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.237    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]
  -------------------------------------------------------------------
                         required time                         -5.237    
                         arrival time                           5.262    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.111ns (45.859%)  route 0.131ns (54.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.121ns (routing 1.204ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.363ns (routing 1.310ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.121     5.049    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.160 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/Q
                         net (fo=8, routed)           0.131     5.291    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[11]
    SLICE_X6Y155         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.363     4.711    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y155         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[11]/C
                         clock pessimism              0.443     5.154    
    SLICE_X6Y155         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     5.257    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.257    
                         arrival time                           5.291    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.114ns (43.447%)  route 0.148ns (56.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.121ns (routing 1.204ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.310ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.121     5.049    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.163 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/Q
                         net (fo=8, routed)           0.148     5.311    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[9]
    SLICE_X6Y156         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.385     4.733    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y156         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[9]/C
                         clock pessimism              0.443     5.175    
    SLICE_X6Y156         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     5.276    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.276    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.113ns (48.508%)  route 0.120ns (51.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.112ns (routing 1.204ns, distribution 0.908ns)
  Clock Net Delay (Destination): 2.342ns (routing 1.310ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.112     5.040    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X2Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.153 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/Q
                         net (fo=7, routed)           0.120     5.273    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[29]
    SLICE_X4Y151         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.342     4.690    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y151         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[29]/C
                         clock pessimism              0.443     5.133    
    SLICE_X4Y151         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     5.235    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.235    
                         arrival time                           5.273    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.112ns (54.027%)  route 0.095ns (45.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.744ns
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      2.140ns (routing 1.204ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.310ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.140     5.068    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.180 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]/Q
                         net (fo=8, routed)           0.095     5.275    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[0]
    SLICE_X9Y159         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.396     4.744    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X9Y159         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[0]/C
                         clock pessimism              0.388     5.132    
    SLICE_X9Y159         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     5.234    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.234    
                         arrival time                           5.275    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.113ns (41.651%)  route 0.158ns (58.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.731ns
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.121ns (routing 1.204ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.383ns (routing 1.310ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.121     5.049    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     5.162 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/Q
                         net (fo=7, routed)           0.158     5.320    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[31]
    SLICE_X5Y154         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.383     4.731    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X5Y154         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]/C
                         clock pessimism              0.443     5.173    
    SLICE_X5Y154         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.275    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.275    
                         arrival time                           5.320    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.112ns (42.308%)  route 0.153ns (57.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.112ns (routing 1.204ns, distribution 0.908ns)
  Clock Net Delay (Destination): 2.368ns (routing 1.310ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.112     5.040    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y152         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.152 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/Q
                         net (fo=7, routed)           0.153     5.305    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[24]
    SLICE_X3Y152         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.368     4.716    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X3Y152         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[24]/C
                         clock pessimism              0.443     5.158    
    SLICE_X3Y152         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.259    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.259    
                         arrival time                           5.305    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.112ns (43.750%)  route 0.144ns (56.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    5.036ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.108ns (routing 1.204ns, distribution 0.904ns)
  Clock Net Delay (Destination): 2.354ns (routing 1.310ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.108     5.036    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X1Y153         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.148 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.144     5.292    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[43]
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.354     4.702    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
                         clock pessimism              0.443     5.144    
    SLICE_X3Y153         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.245    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]
  -------------------------------------------------------------------
                         required time                         -5.245    
                         arrival time                           5.292    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/FSM_sequential_state_pulse_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_pol_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.471%)  route 0.122ns (45.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.738ns
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.133ns (routing 1.204ns, distribution 0.929ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.310ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.133     5.061    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X7Y160         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/FSM_sequential_state_pulse_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y160         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.174 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/FSM_sequential_state_pulse_reg[1]/Q
                         net (fo=28, routed)          0.089     5.263    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/state_pulse[1]
    SLICE_X5Y160         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.033     5.296 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_pol[7]_i_1/O
                         net (fo=1, routed)           0.033     5.329    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_pol[7]
    SLICE_X5Y160         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_pol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.390     4.738    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X5Y160         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_pol_reg[7]/C
                         clock pessimism              0.443     5.181    
    SLICE_X5Y160         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     5.282    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_pol_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.282    
                         arrival time                           5.329    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.114ns (42.865%)  route 0.152ns (57.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.738ns
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.140ns (routing 1.204ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.310ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.140     5.068    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.182 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/Q
                         net (fo=8, routed)           0.152     5.334    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[4]
    SLICE_X6Y160         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.390     4.738    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y160         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[4]/C
                         clock pessimism              0.443     5.181    
    SLICE_X6Y160         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.284    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.284    
                         arrival time                           5.334    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rhs_main_clk_wiz_0_0
Waveform(ns):       { 0.000 8.929 }
Period(ns):         17.857
Sources:            { main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK          n/a            1.524         17.857      16.333     SLICE_X12Y175  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         17.857      16.333     SLICE_X12Y181  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         17.857      16.478     BUFGCE_X0Y75   main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         17.857      16.786     MMCM_X0Y3      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X9Y173   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y175  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y175  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y181  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y181  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y173   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y173   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y175  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y175  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y181  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y181  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y173   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X9Y173   main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y176  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.403ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.640ns  (logic 0.112ns (17.500%)  route 0.528ns (82.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
    SLICE_X5Y180         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/Q
                         net (fo=1, routed)           0.528     0.640    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[123]
    SLICE_X5Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y180         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.635ns  (logic 0.113ns (17.795%)  route 0.522ns (82.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y198                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
    SLICE_X6Y198         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/Q
                         net (fo=1, routed)           0.522     0.635    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[126]
    SLICE_X8Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X8Y198         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.589ns  (logic 0.116ns (19.694%)  route 0.473ns (80.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y199                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
    SLICE_X5Y199         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/Q
                         net (fo=1, routed)           0.473     0.589    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[119]
    SLICE_X9Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X9Y199         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.579ns  (logic 0.116ns (20.035%)  route 0.463ns (79.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/C
    SLICE_X7Y198         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/Q
                         net (fo=1, routed)           0.463     0.579    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[124]
    SLICE_X7Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X7Y198         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.565ns  (logic 0.116ns (20.531%)  route 0.449ns (79.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y199                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
    SLICE_X8Y199         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.449     0.565    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X8Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X8Y199         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.566ns  (logic 0.113ns (19.965%)  route 0.453ns (80.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
    SLICE_X7Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/Q
                         net (fo=1, routed)           0.453     0.566    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[129]
    SLICE_X9Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X9Y199         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.543ns  (logic 0.116ns (21.363%)  route 0.427ns (78.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y197                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/C
    SLICE_X5Y197         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/Q
                         net (fo=1, routed)           0.427     0.543    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[127]
    SLICE_X8Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X8Y198         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.532ns  (logic 0.112ns (21.053%)  route 0.420ns (78.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
    SLICE_X7Y198         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/Q
                         net (fo=1, routed)           0.420     0.532    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[125]
    SLICE_X7Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X7Y198         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.524ns  (logic 0.114ns (21.756%)  route 0.410ns (78.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y198                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
    SLICE_X6Y198         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/Q
                         net (fo=1, routed)           0.410     0.524    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[123]
    SLICE_X8Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X8Y198         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.523ns  (logic 0.114ns (21.797%)  route 0.409ns (78.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y197                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
    SLICE_X5Y197         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/Q
                         net (fo=1, routed)           0.409     0.523    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[126]
    SLICE_X8Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X8Y198         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  3.522    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       29.257ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.257ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.787ns  (logic 0.116ns (14.740%)  route 0.671ns (85.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
    SLICE_X5Y153         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/Q
                         net (fo=1, routed)           0.671     0.787    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[45]
    SLICE_X5Y174         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X5Y174         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                 29.257    

Slack (MET) :             29.266ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.777ns  (logic 0.114ns (14.672%)  route 0.663ns (85.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
    SLICE_X6Y152         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/Q
                         net (fo=1, routed)           0.663     0.777    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[54]
    SLICE_X5Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X5Y164         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 29.266    

Slack (MET) :             29.267ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.778ns  (logic 0.114ns (14.653%)  route 0.664ns (85.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
    SLICE_X5Y153         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.664     0.778    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[37]
    SLICE_X7Y175         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y175         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045    30.045    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                 29.267    

Slack (MET) :             29.288ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.756ns  (logic 0.115ns (15.212%)  route 0.641ns (84.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y156                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
    SLICE_X8Y156         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.641     0.756    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[39]
    SLICE_X5Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X5Y164         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 29.288    

Slack (MET) :             29.292ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.753ns  (logic 0.118ns (15.671%)  route 0.635ns (84.329%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
    SLICE_X5Y153         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.635     0.753    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[43]
    SLICE_X5Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X5Y164         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045    30.045    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 29.292    

Slack (MET) :             29.312ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.731ns  (logic 0.113ns (15.458%)  route 0.618ns (84.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
    SLICE_X5Y153         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.618     0.731    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X5Y174         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X5Y174         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 29.312    

Slack (MET) :             29.331ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.713ns  (logic 0.118ns (16.550%)  route 0.595ns (83.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
    SLICE_X5Y153         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.595     0.713    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X6Y175         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X6Y175         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 29.331    

Slack (MET) :             29.333ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.710ns  (logic 0.114ns (16.056%)  route 0.596ns (83.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
    SLICE_X6Y152         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/Q
                         net (fo=1, routed)           0.596     0.710    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[48]
    SLICE_X7Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y167         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 29.333    

Slack (MET) :             29.338ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.707ns  (logic 0.112ns (15.842%)  route 0.595ns (84.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y156                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
    SLICE_X8Y156         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.595     0.707    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[38]
    SLICE_X7Y175         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y175         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045    30.045    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 29.338    

Slack (MET) :             29.343ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.703ns  (logic 0.112ns (15.932%)  route 0.591ns (84.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
    SLICE_X5Y153         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.591     0.703    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[44]
    SLICE_X6Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X6Y165         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046    30.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]
  -------------------------------------------------------------------
                         required time                         30.046    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 29.343    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.276ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.769ns  (logic 0.113ns (14.694%)  route 0.656ns (85.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y200                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[172]/C
    SLICE_X3Y200         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[172]/Q
                         net (fo=1, routed)           0.656     0.769    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[172]
    SLICE_X5Y196         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y196         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[172]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.659ns  (logic 0.114ns (17.299%)  route 0.545ns (82.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y199                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
    SLICE_X4Y199         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.545     0.659    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[15]
    SLICE_X0Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X0Y175         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.578ns  (logic 0.118ns (20.415%)  route 0.460ns (79.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y199                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[174]/C
    SLICE_X4Y199         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[174]/Q
                         net (fo=1, routed)           0.460     0.578    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[174]
    SLICE_X5Y196         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y196         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[174]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.577ns  (logic 0.116ns (20.104%)  route 0.461ns (79.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y199                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[172]/C
    SLICE_X5Y199         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[172]/Q
                         net (fo=1, routed)           0.461     0.577    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[172]
    SLICE_X5Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y199         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[172]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.575ns  (logic 0.113ns (19.652%)  route 0.462ns (80.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
    SLICE_X7Y200         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.462     0.575    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[15]
    SLICE_X7Y197         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X7Y197         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.531ns  (logic 0.114ns (21.469%)  route 0.417ns (78.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y199                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
    SLICE_X5Y199         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/Q
                         net (fo=1, routed)           0.417     0.531    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[119]
    SLICE_X5Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y199         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.522ns  (logic 0.116ns (22.222%)  route 0.406ns (77.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y197                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
    SLICE_X5Y197         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/Q
                         net (fo=1, routed)           0.406     0.522    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[128]
    SLICE_X6Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X6Y198         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.522ns  (logic 0.116ns (22.222%)  route 0.406ns (77.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
    SLICE_X7Y198         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/Q
                         net (fo=1, routed)           0.406     0.522    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[125]
    SLICE_X7Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X7Y198         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.492ns  (logic 0.115ns (23.374%)  route 0.377ns (76.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y200                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/C
    SLICE_X3Y200         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/Q
                         net (fo=1, routed)           0.377     0.492    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[173]
    SLICE_X5Y196         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y196         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.488ns  (logic 0.115ns (23.566%)  route 0.373ns (76.434%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y197                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
    SLICE_X5Y197         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/Q
                         net (fo=1, routed)           0.373     0.488    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[126]
    SLICE_X5Y197         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y197         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  3.557    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.456ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.456ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.590ns  (logic 0.115ns (19.492%)  route 0.475ns (80.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X3Y170         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.475     0.590    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X3Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y170         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046    10.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  9.456    

Slack (MET) :             9.457ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.586ns  (logic 0.112ns (19.113%)  route 0.474ns (80.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
    SLICE_X4Y170         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.474     0.586    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X4Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y170         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    10.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  9.457    

Slack (MET) :             9.523ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.521ns  (logic 0.116ns (22.265%)  route 0.405ns (77.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X4Y170         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.405     0.521    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X4Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y170         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  9.523    

Slack (MET) :             9.559ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.484ns  (logic 0.116ns (23.967%)  route 0.368ns (76.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X4Y170         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.368     0.484    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X4Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y170         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    10.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  9.559    

Slack (MET) :             9.606ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.438ns  (logic 0.113ns (25.799%)  route 0.325ns (74.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
    SLICE_X4Y170         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.325     0.438    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X4Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y170         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  9.606    

Slack (MET) :             9.613ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.430ns  (logic 0.115ns (26.744%)  route 0.315ns (73.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
    SLICE_X3Y171         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.315     0.430    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y170         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    10.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  9.613    

Slack (MET) :             9.627ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.419ns  (logic 0.115ns (27.446%)  route 0.304ns (72.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X3Y170         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.304     0.419    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X3Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y170         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    10.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  9.627    

Slack (MET) :             9.659ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.387ns  (logic 0.115ns (29.716%)  route 0.272ns (70.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X3Y170         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.272     0.387    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X3Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y170         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    10.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  9.659    

Slack (MET) :             9.671ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.372ns  (logic 0.114ns (30.645%)  route 0.258ns (69.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X3Y170         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.258     0.372    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y170         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  9.671    

Slack (MET) :             9.683ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.361ns  (logic 0.116ns (32.133%)  route 0.245ns (67.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
    SLICE_X3Y170         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.245     0.361    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y170         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  9.683    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      427.737ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             427.737ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.880ns  (logic 0.113ns (12.841%)  route 0.767ns (87.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y163                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
    SLICE_X9Y163         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.767     0.880    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[29]
    SLICE_X9Y163         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X9Y163         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046   428.617    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                        428.617    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                427.737    

Slack (MET) :             427.923ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.691ns  (logic 0.112ns (16.208%)  route 0.579ns (83.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
    SLICE_X4Y152         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.579     0.691    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[52]
    SLICE_X4Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X4Y152         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                427.923    

Slack (MET) :             428.018ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.597ns  (logic 0.113ns (18.928%)  route 0.484ns (81.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
    SLICE_X3Y153         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.484     0.597    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[50]
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X3Y153         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044   428.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]
  -------------------------------------------------------------------
                         required time                        428.615    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                428.018    

Slack (MET) :             428.027ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.589ns  (logic 0.115ns (19.525%)  route 0.474ns (80.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
    SLICE_X7Y159         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.474     0.589    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X7Y159         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045   428.616    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                        428.616    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                428.027    

Slack (MET) :             428.031ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.583ns  (logic 0.115ns (19.726%)  route 0.468ns (80.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
    SLICE_X7Y153         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.468     0.583    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[38]
    SLICE_X7Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X7Y153         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                428.031    

Slack (MET) :             428.044ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.570ns  (logic 0.116ns (20.351%)  route 0.454ns (79.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
    SLICE_X7Y153         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/Q
                         net (fo=1, routed)           0.454     0.570    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[55]
    SLICE_X7Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X7Y153         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                428.044    

Slack (MET) :             428.046ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.570ns  (logic 0.116ns (20.351%)  route 0.454ns (79.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
    SLICE_X7Y153         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.454     0.570    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[39]
    SLICE_X8Y156         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y156         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045   428.616    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]
  -------------------------------------------------------------------
                         required time                        428.616    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                428.046    

Slack (MET) :             428.049ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.567ns  (logic 0.112ns (19.753%)  route 0.455ns (80.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
    SLICE_X7Y153         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.455     0.567    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[37]
    SLICE_X7Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X7Y153         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045   428.616    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]
  -------------------------------------------------------------------
                         required time                        428.616    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                428.049    

Slack (MET) :             428.062ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.553ns  (logic 0.114ns (20.615%)  route 0.439ns (79.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
    SLICE_X3Y153         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.439     0.553    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X3Y153         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044   428.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         required time                        428.615    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                428.062    

Slack (MET) :             428.073ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.541ns  (logic 0.112ns (20.702%)  route 0.429ns (79.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
    SLICE_X7Y159         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.429     0.541    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[27]
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X7Y159         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                428.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.335ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.335ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.568ns  (logic 0.113ns (19.894%)  route 0.455ns (80.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X3Y170         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.455     0.568    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X3Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X3Y162         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    17.903    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                 17.335    

Slack (MET) :             17.380ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.523ns  (logic 0.114ns (21.797%)  route 0.409ns (78.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X3Y170         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.409     0.523    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X3Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X3Y162         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    17.903    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 17.380    

Slack (MET) :             17.399ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.502ns  (logic 0.115ns (22.908%)  route 0.387ns (77.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X3Y167         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.387     0.502    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X3Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X3Y162         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    17.901    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                 17.399    

Slack (MET) :             17.431ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.472ns  (logic 0.113ns (23.941%)  route 0.359ns (76.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X3Y170         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.359     0.472    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X3Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X3Y162         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046    17.903    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                 17.431    

Slack (MET) :             17.477ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.424ns  (logic 0.115ns (27.123%)  route 0.309ns (72.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X3Y167         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.309     0.424    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X3Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X3Y162         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    17.901    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                 17.477    

Slack (MET) :             17.478ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.423ns  (logic 0.115ns (27.187%)  route 0.308ns (72.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X3Y167         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.308     0.423    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X3Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X3Y162         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    17.901    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                 17.478    

Slack (MET) :             52.739ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.875ns  (logic 0.112ns (12.800%)  route 0.763ns (87.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y160                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
    SLICE_X8Y160         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.763     0.875    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[23]
    SLICE_X8Y160         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X8Y160         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    53.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         53.614    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 52.739    

Slack (MET) :             52.958ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.656ns  (logic 0.114ns (17.378%)  route 0.542ns (82.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
    SLICE_X7Y154         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.542     0.656    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[32]
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X7Y154         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    53.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         53.614    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                 52.958    

Slack (MET) :             52.981ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.633ns  (logic 0.112ns (17.694%)  route 0.521ns (82.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
    SLICE_X2Y151         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.521     0.633    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[44]
    SLICE_X2Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X2Y151         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    53.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]
  -------------------------------------------------------------------
                         required time                         53.614    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                 52.981    

Slack (MET) :             52.985ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.630ns  (logic 0.114ns (18.095%)  route 0.516ns (81.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y160                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]/C
    SLICE_X8Y160         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.516     0.630    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[19]
    SLICE_X8Y160         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X8Y160         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    53.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         53.615    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                 52.985    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.690ns  (logic 0.136ns (8.049%)  route 1.554ns (91.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.752ns (routing 0.231ns, distribution 1.521ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.208     1.208    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y184        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     1.344 r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.346     1.690    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y184        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.752     4.631    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y184        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.067ns (9.672%)  route 0.626ns (90.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.151ns (routing 0.133ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.515     0.515    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y184        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067     0.582 r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.111     0.693    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y184        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.151     2.503    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y184        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay           215 Endpoints
Min Delay           215 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.291ns  (logic 0.337ns (10.239%)  route 2.954ns (89.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.246ns, distribution 1.726ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.231ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.972     4.266    main_i/proc_sys_reset_250M/U0/slowest_sync_clk
    SLICE_X14Y183        FDRE                                         r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y183        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.380 f  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.709     7.089    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X10Y99         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     7.312 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.245     7.557    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X10Y99         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.724     4.603    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X10Y99         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.852ns  (logic 0.114ns (3.998%)  route 2.738ns (96.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.246ns, distribution 1.726ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.231ns, distribution 1.525ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.972     4.266    main_i/proc_sys_reset_250M/U0/slowest_sync_clk
    SLICE_X14Y183        FDRE                                         r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y183        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.380 r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.738     7.117    main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X6Y120         FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.756     4.635    main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/m_axi_sg_aclk
    SLICE_X6Y120         FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.353ns  (logic 0.339ns (14.405%)  route 2.014ns (85.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.246ns, distribution 1.726ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.231ns, distribution 1.351ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.972     4.266    main_i/proc_sys_reset_250M/U0/slowest_sync_clk
    SLICE_X14Y183        FDRE                                         r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y183        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.380 f  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.836     6.216    main_i/recording_0/util_vector_logic_0/Op1[0]
    SLICE_X39Y134        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     6.441 r  main_i/recording_0/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1, routed)           0.178     6.619    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X39Y133        FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.582     4.461    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X39Y133        FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.021ns  (logic 0.113ns (5.592%)  route 1.908ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.889ns (routing 0.246ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.231ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.889     4.183    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y103        FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.296 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.908     6.204    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y81         FDCE                                         f  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.724     4.603    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y81         FDCE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.021ns  (logic 0.113ns (5.592%)  route 1.908ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.889ns (routing 0.246ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.231ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.889     4.183    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y103        FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.296 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.908     6.204    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y81         FDCE                                         f  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.724     4.603    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y81         FDCE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.021ns  (logic 0.113ns (5.592%)  route 1.908ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.889ns (routing 0.246ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.231ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.889     4.183    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y103        FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.296 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.908     6.204    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y81         FDCE                                         f  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.724     4.603    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y81         FDCE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.015ns  (logic 0.113ns (5.608%)  route 1.902ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.889ns (routing 0.246ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.231ns, distribution 1.498ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.889     4.183    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y103        FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.296 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.902     6.198    main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y71         FDCE                                         f  main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.729     4.608    main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y71         FDCE                                         r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.015ns  (logic 0.113ns (5.608%)  route 1.902ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.889ns (routing 0.246ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.231ns, distribution 1.498ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.889     4.183    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y103        FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.296 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.902     6.198    main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y71         FDCE                                         f  main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.729     4.608    main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y71         FDCE                                         r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.015ns  (logic 0.113ns (5.608%)  route 1.902ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.889ns (routing 0.246ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.231ns, distribution 1.498ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.889     4.183    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y103        FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.296 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.902     6.198    main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y71         FDCE                                         f  main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.729     4.608    main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y71         FDCE                                         r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.013ns  (logic 0.113ns (5.614%)  route 1.900ns (94.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.889ns (routing 0.246ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.231ns, distribution 1.490ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.889     4.183    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y103        FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.296 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.900     6.196    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y74         FDCE                                         f  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.721     4.600    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y74         FDCE                                         r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.082ns (55.782%)  route 0.065ns (44.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.014ns (routing 0.126ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.133ns, distribution 0.965ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.014     2.864    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X13Y100        FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.946 r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.065     3.011    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X13Y100        FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.098     2.450    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X13Y100        FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.036ns (routing 0.126ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.133ns, distribution 1.013ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.036     2.886    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y119         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.971 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/Q
                         net (fo=1, routed)           0.084     3.055    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[23]
    SLICE_X3Y120         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.146     2.498    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y120         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.044ns (routing 0.126ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.133ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.044     2.894    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y119         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.979 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/Q
                         net (fo=1, routed)           0.082     3.061    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[1]
    SLICE_X6Y120         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.151     2.503    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y120         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.043ns (routing 0.126ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.133ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.043     2.893    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y127         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.978 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/Q
                         net (fo=1, routed)           0.084     3.062    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[14]
    SLICE_X6Y128         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.134     2.486    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y128         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.044ns (routing 0.126ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.133ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.044     2.894    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y127         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.979 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/Q
                         net (fo=1, routed)           0.084     3.063    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[25]
    SLICE_X3Y128         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.135     2.487    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y128         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.044ns (routing 0.126ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.133ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.044     2.894    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y129         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.979 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/Q
                         net (fo=1, routed)           0.084     3.063    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[27]
    SLICE_X3Y130         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.134     2.486    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y130         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.084ns (47.727%)  route 0.092ns (52.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.038ns (routing 0.126ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.133ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.038     2.888    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X4Y119         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.972 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/Q
                         net (fo=1, routed)           0.092     3.064    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[29]
    SLICE_X4Y120         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.144     2.496    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X4Y120         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.045ns (routing 0.126ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.133ns, distribution 1.008ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.045     2.895    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y121         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.980 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/Q
                         net (fo=1, routed)           0.084     3.064    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[19]
    SLICE_X3Y122         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.141     2.493    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y122         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.045ns (routing 0.126ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.133ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.045     2.895    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y125         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.980 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/Q
                         net (fo=1, routed)           0.084     3.064    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[22]
    SLICE_X3Y126         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.135     2.487    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y126         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.084ns (47.458%)  route 0.093ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.038ns (routing 0.126ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.133ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.038     2.888    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X2Y119         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.972 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/Q
                         net (fo=1, routed)           0.093     3.065    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[17]
    SLICE_X2Y120         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.152     2.504    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X2Y120         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay            20 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.114ns (13.149%)  route 0.753ns (86.851%))
  Logic Levels:           0  
  Clock Path Skew:        2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.874ns (routing 0.768ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.231ns, distribution 1.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.874     2.141    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y197         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y197         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.255 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.753     3.008    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.779     4.658    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.113ns (16.051%)  route 0.591ns (83.949%))
  Logic Levels:           0  
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.875ns (routing 0.768ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.231ns, distribution 1.542ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.875     2.142    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y195         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.255 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.591     2.846    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y195         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.773     4.652    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y195         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.611ns  (logic 0.113ns (18.494%)  route 0.498ns (81.506%))
  Logic Levels:           0  
  Clock Path Skew:        2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.864ns (routing 0.768ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.231ns, distribution 1.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.864     2.131    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.244 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.498     2.742    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y182         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.776     4.655    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y182         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.552ns  (logic 0.113ns (20.471%)  route 0.439ns (79.529%))
  Logic Levels:           0  
  Clock Path Skew:        2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.870ns (routing 0.768ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.231ns, distribution 1.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.870     2.137    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.250 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.439     2.689    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y183         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.775     4.654    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y183         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.518ns  (logic 0.114ns (22.025%)  route 0.404ns (77.975%))
  Logic Levels:           0  
  Clock Path Skew:        2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.870ns (routing 0.768ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.231ns, distribution 1.551ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.870     2.137    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y201         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.251 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.404     2.655    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.782     4.661    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.504ns  (logic 0.114ns (22.624%)  route 0.390ns (77.376%))
  Logic Levels:           0  
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.882ns (routing 0.768ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.231ns, distribution 1.547ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.882     2.149    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y181         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.263 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.390     2.653    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X5Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.778     4.657    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X5Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.511ns  (logic 0.116ns (22.701%)  route 0.395ns (77.299%))
  Logic Levels:           0  
  Clock Path Skew:        2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.875ns (routing 0.768ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.231ns, distribution 1.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.875     2.142    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X10Y189        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.258 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.395     2.653    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.780     4.659    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.465ns  (logic 0.113ns (24.301%)  route 0.352ns (75.699%))
  Logic Levels:           0  
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.884ns (routing 0.768ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.231ns, distribution 1.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.884     2.151    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y199         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.264 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.352     2.616    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.761     4.640    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.446ns  (logic 0.114ns (25.561%)  route 0.332ns (74.439%))
  Logic Levels:           0  
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.896ns (routing 0.768ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.231ns, distribution 1.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.896     2.163    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y192         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y192         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.277 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.332     2.609    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X5Y191         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.788     4.667    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X5Y191         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.454ns  (logic 0.113ns (24.879%)  route 0.341ns (75.121%))
  Logic Levels:           0  
  Clock Path Skew:        2.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.877ns (routing 0.768ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.231ns, distribution 1.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.877     2.144    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y189         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.257 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.341     2.598    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.777     4.656    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.082ns (55.782%)  route 0.065ns (44.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.013ns (routing 0.418ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.133ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.013     1.164    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y199         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     1.246 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/Q
                         net (fo=1, routed)           0.065     1.311    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[173]
    SLICE_X5Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.170     2.522    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y199         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.299%)  route 0.083ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.995ns (routing 0.418ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.133ns, distribution 1.035ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.995     1.146    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y179         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     1.230 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.083     1.313    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[35]
    SLICE_X8Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.168     2.520    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.083ns (47.429%)  route 0.092ns (52.571%))
  Logic Levels:           0  
  Clock Path Skew:        1.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.992ns (routing 0.418ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.133ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.992     1.143    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.226 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.092     1.318    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.138     2.490    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.083ns (56.849%)  route 0.063ns (43.151%))
  Logic Levels:           0  
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.023ns (routing 0.418ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.133ns, distribution 1.046ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.023     1.174    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y185         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.257 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.063     1.320    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X5Y186         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.179     2.531    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X5Y186         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.994ns (routing 0.418ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.133ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.994     1.145    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y178         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.229 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.091     1.320    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[50]
    SLICE_X0Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.133     2.485    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X0Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.083ns (56.849%)  route 0.063ns (43.151%))
  Logic Levels:           0  
  Clock Path Skew:        1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.024ns (routing 0.418ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.133ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.024     1.175    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y185         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.258 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.063     1.321    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X4Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.170     2.522    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X4Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.084ns (56.000%)  route 0.066ns (44.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.020ns (routing 0.418ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.133ns, distribution 1.021ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.020     1.171    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y200         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y200         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.255 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/Q
                         net (fo=1, routed)           0.066     1.321    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[119]
    SLICE_X3Y200         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.154     2.506    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y200         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.086ns (55.484%)  route 0.069ns (44.516%))
  Logic Levels:           0  
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.017ns (routing 0.418ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.133ns, distribution 1.042ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.017     1.168    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y200         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y200         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.254 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/Q
                         net (fo=1, routed)           0.069     1.323    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[123]
    SLICE_X6Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.175     2.527    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y198         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.083ns (55.333%)  route 0.067ns (44.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.024ns (routing 0.418ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.133ns, distribution 1.026ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.024     1.175    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X10Y186        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.258 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/Q
                         net (fo=1, routed)           0.067     1.325    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[49]
    SLICE_X10Y186        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.159     2.511    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X10Y186        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.084ns (46.409%)  route 0.097ns (53.591%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.994ns (routing 0.418ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.133ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.994     1.145    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y178         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.229 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.097     1.326    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X0Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.133     2.485    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X0Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.771ns  (logic 0.114ns (14.786%)  route 0.657ns (85.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      2.263ns (routing 0.962ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.231ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.263     4.604    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X27Y135        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.718 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.657     5.375    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X39Y133        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.579     4.458    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X39Y133        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.445ns  (logic 0.116ns (26.067%)  route 0.329ns (73.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      2.263ns (routing 0.962ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.231ns, distribution 1.328ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.263     4.604    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X27Y135        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.720 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.329     5.049    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X27Y135        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.559     4.438    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X27Y135        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.420ns  (logic 0.114ns (27.143%)  route 0.306ns (72.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      2.271ns (routing 0.962ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.231ns, distribution 1.319ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.271     4.612    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X24Y136        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.726 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.306     5.032    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X24Y136        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.550     4.429    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X24Y136        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.225ns (routing 0.522ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.133ns, distribution 0.894ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.225     3.107    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X27Y135        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.192 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.082     3.274    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X27Y135        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.027     2.379    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X27Y135        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.083ns (47.159%)  route 0.093ns (52.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.228ns (routing 0.522ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.133ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.228     3.110    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X24Y136        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.193 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.093     3.286    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X24Y136        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.024     2.376    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X24Y136        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.084ns (27.097%)  route 0.226ns (72.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.225ns (routing 0.522ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.133ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.225     3.107    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X27Y135        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.191 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.226     3.417    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X39Y133        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.040     2.392    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X39Y133        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.365ns  (logic 0.133ns (9.746%)  route 1.232ns (90.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.702ns (routing 0.702ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.208     1.208    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y184        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.341 r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.024     1.365    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y184        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.702     1.918    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y184        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.037ns (6.622%)  route 0.522ns (93.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.129ns (routing 0.454ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.515     0.515    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y184        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.037     0.552 r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.007     0.559    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y184        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.129     1.316    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y184        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_pl_0

Max Delay            19 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.612ns  (logic 0.116ns (18.963%)  route 0.496ns (81.037%))
  Logic Levels:           0  
  Clock Path Skew:        -2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.977ns (routing 0.246ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.702ns, distribution 0.996ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.977     4.271    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y186         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y186         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.387 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.496     4.883    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.698     1.914    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.594ns  (logic 0.114ns (19.192%)  route 0.480ns (80.808%))
  Logic Levels:           0  
  Clock Path Skew:        -2.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.972ns (routing 0.246ns, distribution 1.726ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.702ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.972     4.266    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y195         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y195         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.380 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.480     4.860    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y195         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.679     1.895    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y195         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.571ns  (logic 0.114ns (19.948%)  route 0.457ns (80.052%))
  Logic Levels:           0  
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.970ns (routing 0.246ns, distribution 1.724ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.702ns, distribution 0.993ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.970     4.264    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y195         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.378 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.457     4.835    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y197         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.695     1.911    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y197         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.528ns  (logic 0.113ns (21.402%)  route 0.415ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        -2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.976ns (routing 0.246ns, distribution 1.730ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.702ns, distribution 0.990ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.976     4.270    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X7Y189         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.383 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.415     4.798    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.692     1.908    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.522ns  (logic 0.114ns (21.847%)  route 0.408ns (78.153%))
  Logic Levels:           0  
  Clock Path Skew:        -2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.979ns (routing 0.246ns, distribution 1.733ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.702ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.979     4.273    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y182         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y182         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.387 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.408     4.795    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.641     1.857    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.478ns  (logic 0.113ns (23.640%)  route 0.365ns (76.360%))
  Logic Levels:           0  
  Clock Path Skew:        -2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.008ns (routing 0.246ns, distribution 1.762ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.702ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       2.008     4.302    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y186         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y186         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.415 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.365     4.780    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X4Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.684     1.900    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X4Y185         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.475ns  (logic 0.113ns (23.797%)  route 0.362ns (76.203%))
  Logic Levels:           0  
  Clock Path Skew:        -2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.008ns (routing 0.246ns, distribution 1.762ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.702ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       2.008     4.302    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y186         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y186         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.415 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.362     4.776    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.644     1.860    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.493ns  (logic 0.112ns (22.718%)  route 0.381ns (77.282%))
  Logic Levels:           0  
  Clock Path Skew:        -2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.974ns (routing 0.246ns, distribution 1.728ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.702ns, distribution 0.980ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.974     4.268    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X10Y185        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y185        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.380 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.381     4.761    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y186         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.682     1.898    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y186         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.428ns  (logic 0.116ns (27.118%)  route 0.312ns (72.882%))
  Logic Levels:           0  
  Clock Path Skew:        -2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.005ns (routing 0.246ns, distribution 1.759ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.702ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       2.005     4.299    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y191         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.415 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.312     4.726    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X5Y194         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.680     1.896    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X5Y194         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.451ns  (logic 0.114ns (25.277%)  route 0.337ns (74.723%))
  Logic Levels:           0  
  Clock Path Skew:        -2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.976ns (routing 0.246ns, distribution 1.730ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.702ns, distribution 0.975ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.976     4.270    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X7Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.384 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.337     4.721    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.677     1.893    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.084ns (55.629%)  route 0.067ns (44.371%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.043ns (routing 0.126ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.454ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.043     2.893    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y174         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.977 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.067     3.044    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[30]
    SLICE_X6Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.081     1.268    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.084ns (54.545%)  route 0.070ns (45.455%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.043ns (routing 0.126ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.454ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.043     2.893    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y174         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.977 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/Q
                         net (fo=1, routed)           0.070     3.047    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[55]
    SLICE_X6Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.081     1.268    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.086ns (53.750%)  route 0.074ns (46.250%))
  Logic Levels:           0  
  Clock Path Skew:        -1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.043ns (routing 0.126ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.454ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.043     2.893    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     2.979 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.074     3.053    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X5Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.089     1.276    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.085ns (53.125%)  route 0.075ns (46.875%))
  Logic Levels:           0  
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.044ns (routing 0.126ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.454ns, distribution 0.619ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.044     2.894    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X0Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.979 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.075     3.054    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[9]
    SLICE_X0Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.073     1.260    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X0Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.084ns (50.909%)  route 0.081ns (49.091%))
  Logic Levels:           0  
  Clock Path Skew:        -1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.043ns (routing 0.126ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.454ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.043     2.893    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y177         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.977 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.081     3.058    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[11]
    SLICE_X1Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.091     1.278    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[11]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.084ns (50.602%)  route 0.082ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.044ns (routing 0.126ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.454ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.044     2.894    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.978 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/Q
                         net (fo=1, routed)           0.082     3.060    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[122]
    SLICE_X3Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.082     1.269    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.085ns (58.219%)  route 0.061ns (41.781%))
  Logic Levels:           0  
  Clock Path Skew:        -1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.065ns (routing 0.126ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.454ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.065     2.915    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y201         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y201         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.061     3.061    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y201         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.114     1.301    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y201         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.044ns (routing 0.126ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.454ns, distribution 0.619ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.044     2.894    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X0Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.979 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.082     3.061    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[5]
    SLICE_X0Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.073     1.260    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X0Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.043ns (routing 0.126ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.454ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.043     2.893    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y174         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     2.978 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.084     3.062    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[33]
    SLICE_X6Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.081     1.268    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.044ns (routing 0.126ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.454ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12321, routed)       1.044     2.894    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     2.979 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.084     3.063    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[7]
    SLICE_X3Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.082     1.269    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.417ns  (logic 1.273ns (23.501%)  route 4.144ns (76.499%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.768ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.702ns, distribution 1.014ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.928     2.195    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.310 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          1.159     3.469    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X19Y198        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.550 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.207     3.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X19Y200        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     3.980 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.269     4.249    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X18Y200        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.384 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.029     4.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X18Y200        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.651 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.681    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X18Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.759 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         1.078     5.836    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X20Y207        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     6.022 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_16/O
                         net (fo=3, routed)           0.331     6.353    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_16_n_0
    SLICE_X20Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     6.436 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_5/O
                         net (fo=4, routed)           0.946     7.382    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_5_n_0
    SLICE_X21Y207        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.134     7.516 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][1]_i_1/O
                         net (fo=1, routed)           0.096     7.612    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[1]
    SLICE_X21Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.716     1.932    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X21Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][1]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.221ns (22.824%)  route 4.129ns (77.176%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.768ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.702ns, distribution 1.014ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.928     2.195    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.310 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          1.159     3.469    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X19Y198        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.550 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.207     3.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X19Y200        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     3.980 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.269     4.249    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X18Y200        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.384 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.029     4.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X18Y200        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.651 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.681    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X18Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.759 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         1.078     5.836    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X20Y207        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     6.022 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_16/O
                         net (fo=3, routed)           0.331     6.353    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_16_n_0
    SLICE_X20Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     6.436 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_5/O
                         net (fo=4, routed)           0.946     7.382    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_5_n_0
    SLICE_X21Y207        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     7.464 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][3]_i_1/O
                         net (fo=1, routed)           0.081     7.545    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[3]
    SLICE_X21Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.716     1.932    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X21Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.195ns (22.452%)  route 4.127ns (77.548%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.768ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.702ns, distribution 1.014ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.928     2.195    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.310 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          1.159     3.469    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X19Y198        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.550 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.207     3.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X19Y200        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     3.980 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.269     4.249    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X18Y200        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.384 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.029     4.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X18Y200        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.651 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.681    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X18Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.759 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         1.078     5.836    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X20Y207        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     6.022 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_16/O
                         net (fo=3, routed)           0.331     6.353    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_16_n_0
    SLICE_X20Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     6.436 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_5/O
                         net (fo=4, routed)           0.930     7.367    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_5_n_0
    SLICE_X21Y207        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.056     7.423 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][9]_i_1/O
                         net (fo=1, routed)           0.095     7.518    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[9]
    SLICE_X21Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.716     1.932    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X21Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][9]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 1.413ns (26.748%)  route 3.870ns (73.252%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.768ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.702ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.928     2.195    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.310 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          1.159     3.469    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X19Y198        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.550 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.207     3.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X19Y200        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     3.980 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.269     4.249    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X18Y200        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.384 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.029     4.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X18Y200        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.651 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.681    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X18Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.759 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         1.309     6.067    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X17Y206        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     6.202 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][8]_i_11/O
                         net (fo=3, routed)           0.439     6.642    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][8]_i_11_n_0
    SLICE_X19Y205        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     6.830 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][8]_i_4/O
                         net (fo=4, routed)           0.333     7.163    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][8]_i_4_n_0
    SLICE_X18Y204        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.220     7.383 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][0]_i_1/O
                         net (fo=1, routed)           0.095     7.478    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[0]
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.721     1.937    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.270ns  (logic 1.464ns (27.778%)  route 3.806ns (72.222%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.768ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.702ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.928     2.195    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.310 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          1.159     3.469    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X19Y198        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.550 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.207     3.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X19Y200        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     3.980 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.269     4.249    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X18Y200        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.384 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.029     4.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X18Y200        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.651 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.681    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X18Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.759 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         1.386     6.144    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X16Y208        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     6.365 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_13/O
                         net (fo=3, routed)           0.325     6.690    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_13_n_0
    SLICE_X16Y208        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     6.878 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][12]_i_3/O
                         net (fo=2, routed)           0.306     7.185    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][12]_i_3_n_0
    SLICE_X17Y207        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     7.370 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][4]_i_1/O
                         net (fo=1, routed)           0.096     7.466    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[4]
    SLICE_X17Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.707     1.923    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X17Y207        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][4]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 1.451ns (27.956%)  route 3.739ns (72.044%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.768ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.702ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.928     2.195    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.310 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          1.159     3.469    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X19Y198        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.550 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.207     3.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X19Y200        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     3.980 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.269     4.249    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X18Y200        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.384 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.029     4.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X18Y200        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.651 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.681    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X18Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.759 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         1.522     6.281    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X16Y207        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     6.502 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_8/O
                         net (fo=2, routed)           0.089     6.591    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_8_n_0
    SLICE_X16Y207        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     6.817 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_3/O
                         net (fo=4, routed)           0.339     7.156    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_3_n_0
    SLICE_X18Y204        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.134     7.290 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][0]_i_1/O
                         net (fo=1, routed)           0.096     7.386    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[0]
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.721     1.937    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.401ns (27.303%)  route 3.730ns (72.697%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.768ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.702ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.928     2.195    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.310 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          1.159     3.469    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X19Y198        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.550 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.207     3.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X19Y200        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     3.980 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.269     4.249    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X18Y200        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.384 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.029     4.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X18Y200        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.651 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.681    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X18Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.759 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         1.522     6.281    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X16Y207        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     6.502 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_8/O
                         net (fo=2, routed)           0.089     6.591    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_8_n_0
    SLICE_X16Y207        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     6.817 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_3/O
                         net (fo=4, routed)           0.346     7.163    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_3_n_0
    SLICE_X18Y204        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.084     7.247 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][8]_i_1/O
                         net (fo=1, routed)           0.080     7.327    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[8]
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.721     1.937    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.130ns  (logic 1.345ns (26.220%)  route 3.785ns (73.780%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.768ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.702ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.928     2.195    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.310 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          1.159     3.469    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X19Y198        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.550 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.207     3.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X19Y200        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     3.980 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.269     4.249    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X18Y200        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.384 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.029     4.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X18Y200        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.651 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.681    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X18Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.759 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         1.309     6.067    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X17Y206        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     6.202 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][8]_i_11/O
                         net (fo=3, routed)           0.439     6.642    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][8]_i_11_n_0
    SLICE_X19Y205        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     6.830 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][8]_i_4/O
                         net (fo=4, routed)           0.263     7.093    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][8]_i_4_n_0
    SLICE_X18Y204        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     7.245 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][8]_i_1/O
                         net (fo=1, routed)           0.080     7.325    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[8]
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.721     1.937    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][8]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.377ns (26.964%)  route 3.730ns (73.036%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.768ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.702ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.928     2.195    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.310 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          1.159     3.469    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X19Y198        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.550 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.207     3.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X19Y200        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     3.980 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.269     4.249    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X18Y200        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.384 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.029     4.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X18Y200        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.651 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.681    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X18Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.759 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         1.526     6.285    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X16Y207        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     6.509 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_9/O
                         net (fo=2, routed)           0.131     6.640    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_9_n_0
    SLICE_X16Y207        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     6.867 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_2/O
                         net (fo=1, routed)           0.283     7.150    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_2_n_0
    SLICE_X17Y206        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     7.206 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_1/O
                         net (fo=1, routed)           0.096     7.302    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[11]
    SLICE_X17Y206        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.708     1.924    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X17Y206        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][11]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.090ns  (logic 1.397ns (27.444%)  route 3.693ns (72.556%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.768ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.702ns, distribution 1.015ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.928     2.195    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y192        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.310 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          1.159     3.469    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X19Y198        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.550 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.207     3.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X19Y200        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     3.980 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.269     4.249    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X18Y200        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.384 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.029     4.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X18Y200        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.651 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.681    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X18Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.759 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         1.522     6.281    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X16Y207        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     6.502 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_8/O
                         net (fo=2, routed)           0.089     6.591    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_8_n_0
    SLICE_X16Y207        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     6.817 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_3/O
                         net (fo=4, routed)           0.294     7.111    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_3_n_0
    SLICE_X17Y204        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     7.191 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_1/O
                         net (fo=1, routed)           0.095     7.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[2]
    SLICE_X17Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.717     1.933    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X17Y204        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.202%)  route 0.097ns (53.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.418ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.454ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.990     1.141    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y178         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.224 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.097     1.320    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y178         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.081     1.268    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y178         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.202%)  route 0.097ns (53.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.418ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.454ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.990     1.141    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y178         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.224 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.097     1.320    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y178         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.081     1.268    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y178         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.202%)  route 0.097ns (53.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.418ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.454ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.990     1.141    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y178         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.224 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.097     1.320    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y178         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.081     1.268    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y178         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.963%)  route 0.090ns (52.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.418ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.454ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.999     1.150    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.233 r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.090     1.323    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y179         FDCE                                         f  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.092     1.279    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y179         FDCE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.963%)  route 0.090ns (52.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.418ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.454ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.999     1.150    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.233 r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.090     1.323    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y179         FDCE                                         f  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.092     1.279    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y179         FDCE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.963%)  route 0.090ns (52.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.418ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.454ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.999     1.150    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.233 r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.090     1.323    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y179         FDCE                                         f  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.092     1.279    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y179         FDCE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.083ns (41.490%)  route 0.117ns (58.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.418ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.454ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.999     1.150    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.233 r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.117     1.350    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y177         FDCE                                         f  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.096     1.283    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y177         FDCE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.083ns (41.490%)  route 0.117ns (58.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.418ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.454ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.999     1.150    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.233 r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.117     1.350    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y177         FDCE                                         f  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.096     1.283    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y177         FDCE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.083ns (41.490%)  route 0.117ns (58.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.418ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.454ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.999     1.150    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.233 r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.117     1.350    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y177         FDCE                                         f  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.096     1.283    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y177         FDCE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.083ns (39.641%)  route 0.126ns (60.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.418ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.454ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.990     1.141    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y178         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.224 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.126     1.350    main_i/master_smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y176         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.085     1.272    main_i/master_smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y176         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.173ns (27.131%)  route 0.465ns (72.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.492ns (routing 0.962ns, distribution 1.530ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.702ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.492     4.833    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/aclk1
    SLICE_X10Y179        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y179        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.949 f  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.107     5.056    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X10Y178        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     5.113 r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=3, routed)           0.358     5.470    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X10Y178        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.645     1.861    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk
    SLICE_X10Y178        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.116ns (20.037%)  route 0.463ns (79.963%))
  Logic Levels:           0  
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.500ns (routing 0.962ns, distribution 1.538ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.702ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.500     4.841    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.957 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.463     5.420    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X7Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.634     1.850    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X7Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.470ns  (logic 0.114ns (24.255%)  route 0.356ns (75.745%))
  Logic Levels:           0  
  Clock Path Skew:        -3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.513ns (routing 0.962ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.702ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.513     4.854    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.968 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.356     5.324    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.628     1.844    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.452ns  (logic 0.118ns (26.106%)  route 0.334ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.515ns (routing 0.962ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.702ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.515     4.856    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.974 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.334     5.308    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X2Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.649     1.865    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X2Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.432ns  (logic 0.118ns (27.315%)  route 0.314ns (72.685%))
  Logic Levels:           0  
  Clock Path Skew:        -2.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.484ns (routing 0.962ns, distribution 1.522ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.702ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.484     4.825    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.943 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.314     5.257    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X4Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.628     1.844    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X4Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.402ns  (logic 0.116ns (28.823%)  route 0.286ns (71.177%))
  Logic Levels:           0  
  Clock Path Skew:        -2.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.482ns (routing 0.962ns, distribution 1.520ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.702ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.482     4.823    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y167         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.939 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.286     5.225    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X7Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.625     1.841    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X7Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.704%)  route 0.085ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        -1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.339ns (routing 0.522ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.454ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.339     3.221    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.305 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.085     3.390    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X6Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.072     1.259    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.083ns (49.112%)  route 0.086ns (50.888%))
  Logic Levels:           0  
  Clock Path Skew:        -1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.347ns (routing 0.522ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.454ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.347     3.229    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y177         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.312 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.086     3.398    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[8]
    SLICE_X7Y177         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.079     1.266    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y177         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.084ns (47.191%)  route 0.094ns (52.809%))
  Logic Levels:           0  
  Clock Path Skew:        -1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.341ns (routing 0.522ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.454ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.341     3.223    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y164         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.307 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.094     3.401    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[31]
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.078     1.265    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.083ns (47.663%)  route 0.091ns (52.337%))
  Logic Levels:           0  
  Clock Path Skew:        -1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.345ns (routing 0.522ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.454ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.345     3.227    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y167         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.310 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.091     3.401    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X7Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.076     1.263    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X7Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        -1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.347ns (routing 0.522ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.454ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.347     3.229    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.313 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.090     3.403    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X4Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.080     1.267    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X4Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.082ns (45.304%)  route 0.099ns (54.696%))
  Logic Levels:           0  
  Clock Path Skew:        -1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.341ns (routing 0.522ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.454ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.341     3.223    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y164         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.305 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.099     3.404    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[30]
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.078     1.265    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.086ns (45.745%)  route 0.102ns (54.255%))
  Logic Levels:           0  
  Clock Path Skew:        -1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.341ns (routing 0.522ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.454ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.341     3.223    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y164         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.309 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.102     3.411    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[25]
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.078     1.265    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.084ns (43.077%)  route 0.111ns (56.923%))
  Logic Levels:           0  
  Clock Path Skew:        -1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.339ns (routing 0.522ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.454ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.339     3.221    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.305 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.111     3.416    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[22]
    SLICE_X6Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.072     1.259    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.111%)  route 0.097ns (53.889%))
  Logic Levels:           0  
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.355ns (routing 0.522ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.454ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.355     3.237    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.320 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.097     3.417    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.078     1.265    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.085ns (42.289%)  route 0.116ns (57.711%))
  Logic Levels:           0  
  Clock Path Skew:        -1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.341ns (routing 0.522ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.454ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.341     3.223    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y164         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     3.308 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.116     3.424    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[29]
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.078     1.265    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.136ns (9.187%)  route 1.344ns (90.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.281ns (routing 0.881ns, distribution 1.400ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.103     1.103    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y181        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     1.239 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.241     1.480    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y181        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.281     5.204    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y181        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.067ns (10.972%)  route 0.544ns (89.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.495ns (routing 0.568ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.477     0.477    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y181        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067     0.544 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.067     0.611    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y181        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.495     2.881    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y181        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.183ns  (logic 0.266ns (22.485%)  route 0.917ns (77.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.871ns (routing 0.768ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.881ns, distribution 1.365ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.871     2.138    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X9Y187         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.252 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.235     2.487    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y193         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     2.639 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.682     3.321    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/prmry_in
    SLICE_X9Y178         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.246     5.169    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X9Y178         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.019ns  (logic 0.266ns (26.094%)  route 0.753ns (73.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.871ns (routing 0.768ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.304ns (routing 0.881ns, distribution 1.423ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.871     2.138    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X9Y187         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.252 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.235     2.487    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y193         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     2.639 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.519     3.158    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X10Y182        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.304     5.227    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X10Y182        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.484ns  (logic 0.112ns (23.140%)  route 0.372ns (76.860%))
  Logic Levels:           0  
  Clock Path Skew:        3.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.827ns (routing 0.768ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.256ns (routing 0.881ns, distribution 1.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.827     2.094    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X7Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     2.206 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.372     2.578    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X7Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.256     5.179    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X7Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.441ns  (logic 0.116ns (26.329%)  route 0.325ns (73.671%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.829ns (routing 0.768ns, distribution 1.061ns)
  Clock Net Delay (Destination): 2.269ns (routing 0.881ns, distribution 1.388ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.829     2.096    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y172         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.212 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.325     2.537    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X5Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.269     5.192    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X5Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.415ns  (logic 0.117ns (28.193%)  route 0.298ns (71.807%))
  Logic Levels:           0  
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.852ns (routing 0.768ns, distribution 1.084ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.881ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.852     2.119    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y171         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.236 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.298     2.534    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.247     5.170    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.367ns  (logic 0.116ns (31.608%)  route 0.251ns (68.392%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.860ns (routing 0.768ns, distribution 1.092ns)
  Clock Net Delay (Destination): 2.264ns (routing 0.881ns, distribution 1.383ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.860     2.127    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y172         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.243 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.251     2.494    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.264     5.187    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.351ns  (logic 0.114ns (32.479%)  route 0.237ns (67.521%))
  Logic Levels:           0  
  Clock Path Skew:        3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.858ns (routing 0.768ns, distribution 1.090ns)
  Clock Net Delay (Destination): 2.269ns (routing 0.881ns, distribution 1.388ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.858     2.125    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y172         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.239 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.237     2.476    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X5Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.269     5.192    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X5Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.085ns (55.556%)  route 0.068ns (44.444%))
  Logic Levels:           0  
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.979ns (routing 0.418ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.568ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.979     1.130    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.215 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.068     1.283    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.481     2.867    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.084ns (53.503%)  route 0.073ns (46.497%))
  Logic Levels:           0  
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.979ns (routing 0.418ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.568ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.979     1.130    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.214 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.073     1.287    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.482     2.868    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.085ns (50.595%)  route 0.083ns (49.405%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.977ns (routing 0.418ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.568ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.977     1.128    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.213 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.083     1.296    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[51]
    SLICE_X6Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.458     2.844    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.979ns (routing 0.418ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.568ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.979     1.130    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     1.215 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.082     1.297    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X3Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.477     2.863    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.977ns (routing 0.418ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.568ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.977     1.128    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     1.213 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.084     1.297    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[50]
    SLICE_X6Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.458     2.844    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y162         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.083ns (54.967%)  route 0.068ns (45.033%))
  Logic Levels:           0  
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.997ns (routing 0.418ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.568ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.997     1.148    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y172         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.231 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.068     1.299    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X5Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.486     2.872    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X5Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.083ns (52.201%)  route 0.076ns (47.799%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.990ns (routing 0.418ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.568ns, distribution 0.899ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.990     1.141    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y164         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.224 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.076     1.300    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[39]
    SLICE_X7Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.467     2.853    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.083ns (53.205%)  route 0.073ns (46.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.999ns (routing 0.418ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.568ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.999     1.150    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y172         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.233 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.073     1.306    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.482     2.868    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.086ns (48.315%)  route 0.092ns (51.685%))
  Logic Levels:           0  
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.979ns (routing 0.418ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.568ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.979     1.130    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.216 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.092     1.308    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X3Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.477     2.863    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.084ns (48.837%)  route 0.088ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.568ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y171         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     1.221 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.088     1.309    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.481     2.867    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X2Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.233ns  (logic 0.114ns (9.247%)  route 1.119ns (90.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.962ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.881ns, distribution 1.370ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.941 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          1.119     6.060    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y167         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.251     5.174    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y167         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.233ns  (logic 0.114ns (9.247%)  route 1.119ns (90.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.962ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.881ns, distribution 1.370ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.941 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          1.119     6.060    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y167         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.251     5.174    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y167         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.233ns  (logic 0.114ns (9.247%)  route 1.119ns (90.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.962ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.881ns, distribution 1.370ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.941 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          1.119     6.060    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y167         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.251     5.174    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y167         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.186ns  (logic 0.114ns (9.609%)  route 1.072ns (90.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.962ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.881ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.941 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          1.072     6.013    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y169         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.249     5.172    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y169         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.186ns  (logic 0.114ns (9.609%)  route 1.072ns (90.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.962ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.881ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.941 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          1.072     6.013    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y169         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.249     5.172    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y169         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.186ns  (logic 0.114ns (9.609%)  route 1.072ns (90.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.962ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.881ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.941 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          1.072     6.013    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y169         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.249     5.172    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y169         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.178ns  (logic 0.114ns (9.680%)  route 1.064ns (90.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.962ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.253ns (routing 0.881ns, distribution 1.372ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.941 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          1.064     6.005    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y165         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.253     5.176    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y165         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.178ns  (logic 0.114ns (9.680%)  route 1.064ns (90.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.962ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.253ns (routing 0.881ns, distribution 1.372ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.941 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          1.064     6.005    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y165         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.253     5.176    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y165         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.178ns  (logic 0.114ns (9.680%)  route 1.064ns (90.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.962ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.253ns (routing 0.881ns, distribution 1.372ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.941 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          1.064     6.005    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y165         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.253     5.176    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y165         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.145ns  (logic 0.114ns (9.955%)  route 1.031ns (90.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.962ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.256ns (routing 0.881ns, distribution 1.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.941 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          1.031     5.972    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y167         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.256     5.179    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y167         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.084ns (40.996%)  route 0.121ns (59.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.522ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.568ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.348     3.230    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.314 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.121     3.434    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y176         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.466     2.852    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y176         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.084ns (40.996%)  route 0.121ns (59.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.522ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.568ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.348     3.230    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.314 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.121     3.434    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y176         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.466     2.852    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y176         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.084ns (40.996%)  route 0.121ns (59.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.522ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.568ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.348     3.230    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.314 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.121     3.434    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y176         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.466     2.852    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y176         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.084ns (32.087%)  route 0.178ns (67.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.522ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.568ns, distribution 0.897ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.348     3.230    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.314 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.178     3.491    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.465     2.851    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.084ns (32.087%)  route 0.178ns (67.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.522ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.568ns, distribution 0.897ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.348     3.230    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.314 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.178     3.491    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.465     2.851    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.084ns (32.087%)  route 0.178ns (67.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.522ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.568ns, distribution 0.897ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.348     3.230    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.314 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.178     3.491    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.465     2.851    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.104ns (36.802%)  route 0.179ns (63.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.522ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.568ns, distribution 0.902ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.349     3.231    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/aclk1
    SLICE_X10Y179        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y179        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.314 f  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.050     3.364    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X10Y178        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     3.385 r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=3, routed)           0.129     3.513    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X9Y176         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.470     2.856    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk1
    SLICE_X9Y176         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.084ns (28.887%)  route 0.207ns (71.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.522ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.568ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.348     3.230    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.314 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.207     3.520    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.475     2.861    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.084ns (28.887%)  route 0.207ns (71.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.522ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.568ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.348     3.230    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.314 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.207     3.520    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.475     2.861    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.084ns (28.887%)  route 0.207ns (71.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.522ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.568ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.348     3.230    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X9Y179         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.314 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.207     3.520    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.475     2.861    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.114ns (19.668%)  route 0.466ns (80.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.379ns (routing 1.310ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.881ns, distribution 1.365ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.379     4.727    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y168         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.841 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.466     5.306    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y175         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.246     5.169    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y175         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.504ns  (logic 0.114ns (22.599%)  route 0.390ns (77.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    4.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.371ns (routing 1.310ns, distribution 1.061ns)
  Clock Net Delay (Destination): 2.243ns (routing 0.881ns, distribution 1.362ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.371     4.719    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y164         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.833 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.390     5.223    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X10Y165        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.243     5.166    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X10Y165        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.466ns  (logic 0.116ns (24.893%)  route 0.350ns (75.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.382ns (routing 1.310ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.243ns (routing 0.881ns, distribution 1.362ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.382     4.730    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y169         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.846 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.350     5.196    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y172         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.243     5.166    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y172         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.435ns  (logic 0.113ns (25.977%)  route 0.322ns (74.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.392ns (routing 1.310ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.235ns (routing 0.881ns, distribution 1.354ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.392     4.740    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y165         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.853 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.322     5.175    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.235     5.158    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.114ns (25.734%)  route 0.329ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.352ns (routing 1.310ns, distribution 1.042ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.881ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.352     4.700    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X0Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.814 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.329     5.143    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X0Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.242     5.165    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X0Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.404ns  (logic 0.114ns (28.218%)  route 0.290ns (71.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.339ns (routing 1.310ns, distribution 1.029ns)
  Clock Net Delay (Destination): 2.252ns (routing 0.881ns, distribution 1.371ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.339     4.687    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X0Y168         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.801 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.290     5.091    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X0Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.252     5.175    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X0Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.367ns  (logic 0.113ns (30.790%)  route 0.254ns (69.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.356ns (routing 1.310ns, distribution 1.046ns)
  Clock Net Delay (Destination): 2.256ns (routing 0.881ns, distribution 1.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.356     4.704    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y168         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y168         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.817 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.254     5.071    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X4Y168         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.256     5.179    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X4Y168         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.084ns (56.000%)  route 0.066ns (44.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.289ns (routing 0.730ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.568ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.289     3.174    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.258 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           0.066     3.324    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[40]
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.452     2.838    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.082ns (50.000%)  route 0.082ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.280ns (routing 0.730ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.568ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.280     3.165    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.247 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/Q
                         net (fo=1, routed)           0.082     3.329    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[53]
    SLICE_X4Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.460     2.846    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.082ns (54.305%)  route 0.069ns (45.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.294ns (routing 0.730ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.568ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.294     3.179    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y168         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y168         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.261 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.069     3.330    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X4Y168         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.476     2.862    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X4Y168         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.085ns (52.795%)  route 0.076ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.289ns (routing 0.730ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.568ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.289     3.174    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     3.259 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.076     3.335    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.452     2.838    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.084ns (54.902%)  route 0.069ns (45.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.302ns (routing 0.730ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.568ns, distribution 0.902ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.302     3.187    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y177         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.271 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.069     3.340    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[8]
    SLICE_X9Y176         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.470     2.856    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y176         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.084ns (50.602%)  route 0.082ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.289ns (routing 0.730ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.568ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.289     3.174    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.258 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.082     3.340    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[51]
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.452     2.838    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.085ns (50.595%)  route 0.083ns (49.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.289ns (routing 0.730ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.568ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.289     3.174    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.259 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/Q
                         net (fo=1, routed)           0.083     3.342    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[42]
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.452     2.838    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.289ns (routing 0.730ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.568ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.289     3.174    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     3.259 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/Q
                         net (fo=1, routed)           0.084     3.343    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[45]
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.452     2.838    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.704%)  route 0.085ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.293ns (routing 0.730ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.568ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.293     3.178    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.262 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.085     3.347    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[22]
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.463     2.849    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.977%)  route 0.090ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.293ns (routing 0.730ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.568ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.293     3.178    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.261 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           0.090     3.351    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[41]
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.463     2.849    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y159         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.541ns  (logic 0.133ns (8.629%)  route 1.408ns (91.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.220ns (routing 1.204ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.103     1.103    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y181        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.236 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.305     1.541    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y181        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.220     5.148    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y181        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.037ns (6.020%)  route 0.578ns (93.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.483ns (routing 0.796ns, distribution 0.687ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.477     0.477    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y181        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.037     0.514 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.101     0.615    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y181        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.483     2.873    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y181        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.191ns  (logic 0.266ns (22.336%)  route 0.925ns (77.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.871ns (routing 0.768ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.204ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.871     2.138    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X9Y187         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.252 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.235     2.487    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y193         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     2.639 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.690     3.329    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X10Y177        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.147     5.075    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk2
    SLICE_X10Y177        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.161ns (33.066%)  route 0.326ns (66.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.020ns (routing 0.418ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.796ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.020     1.171    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X9Y187         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.255 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.100     1.355    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y193         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.077     1.432 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.226     1.657    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X10Y177        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.429     2.819    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk2
    SLICE_X10Y177        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             8 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.173ns (23.358%)  route 0.568ns (76.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.492ns (routing 0.962ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.204ns, distribution 0.969ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.492     4.833    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/aclk1
    SLICE_X10Y179        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y179        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.949 f  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.107     5.056    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X10Y178        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     5.113 r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=3, routed)           0.461     5.573    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X11Y176        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.173     5.101    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk2
    SLICE_X11Y176        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.568ns  (logic 0.113ns (19.911%)  route 0.455ns (80.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.493ns (routing 0.962ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.204ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.493     4.834    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y168         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.947 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.455     5.402    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.121     5.049    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.475ns  (logic 0.114ns (24.004%)  route 0.361ns (75.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.500ns (routing 0.962ns, distribution 1.538ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.204ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.500     4.841    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y170         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.955 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.361     5.316    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.123     5.051    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.473ns  (logic 0.113ns (23.894%)  route 0.360ns (76.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.492ns (routing 0.962ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.116ns (routing 1.204ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.492     4.833    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.946 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.360     5.306    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X0Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.116     5.044    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X0Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.418ns  (logic 0.116ns (27.751%)  route 0.302ns (72.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.489ns (routing 0.962ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.204ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.489     4.830    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y170         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     4.946 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.302     5.248    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.147     5.075    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.421ns  (logic 0.113ns (26.841%)  route 0.308ns (73.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.475ns (routing 0.962ns, distribution 1.513ns)
  Clock Net Delay (Destination): 2.154ns (routing 1.204ns, distribution 0.950ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.475     4.816    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X8Y172         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.929 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.308     5.237    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y172         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.154     5.082    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y172         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.429ns  (logic 0.115ns (26.807%)  route 0.314ns (73.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.465ns (routing 0.962ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.204ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.465     4.806    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y165         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.921 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.314     5.235    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.149     5.077    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y165         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.336ns  (logic 0.114ns (33.929%)  route 0.222ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.512ns (routing 0.962ns, distribution 1.550ns)
  Clock Net Delay (Destination): 2.141ns (routing 1.204ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.512     4.853    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.967 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.222     5.189    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.141     5.069    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.083ns (55.333%)  route 0.067ns (44.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.343ns (routing 0.522ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.796ns, distribution 0.619ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.343     3.225    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.308 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.067     3.375    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[31]
    SLICE_X8Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.415     2.805    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.333%)  route 0.060ns (41.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.354ns (routing 0.522ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.796ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.354     3.236    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y167         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.320 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.060     3.380    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.424     2.814    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y166         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.336ns (routing 0.522ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.796ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.336     3.218    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     3.302 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.090     3.392    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[34]
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.412     2.802    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.084ns (47.727%)  route 0.092ns (52.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.337ns (routing 0.522ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.796ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.337     3.219    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.303 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.092     3.395    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X9Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.424     2.814    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y158         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.084ns (47.458%)  route 0.093ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.336ns (routing 0.522ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.796ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.336     3.218    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.302 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.093     3.395    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[33]
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.412     2.802    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.086ns (49.143%)  route 0.089ns (50.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.338ns (routing 0.522ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.796ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.338     3.220    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.306 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/Q
                         net (fo=1, routed)           0.089     3.395    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[45]
    SLICE_X4Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.401     2.791    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.085ns (51.205%)  route 0.081ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.348ns (routing 0.522ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.796ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.348     3.230    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y170         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y170         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     3.315 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.081     3.396    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.431     2.821    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y169         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.082ns (47.953%)  route 0.089ns (52.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.343ns (routing 0.522ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.796ns, distribution 0.619ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.343     3.225    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.307 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.089     3.396    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[29]
    SLICE_X8Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.415     2.805    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.084ns (46.927%)  route 0.095ns (53.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.336ns (routing 0.522ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.796ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.336     3.218    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.302 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/Q
                         net (fo=1, routed)           0.095     3.397    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[54]
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.412     2.802    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.083ns (46.893%)  route 0.094ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.338ns (routing 0.522ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.796ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.338     3.220    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y160         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y160         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.303 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.094     3.397    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X8Y160         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.432     2.822    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y160         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.940ns  (logic 0.113ns (12.017%)  route 0.827ns (87.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 1.310ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.204ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.382     4.730    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.843 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.827     5.670    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y169         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.123     5.051    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y169         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.940ns  (logic 0.113ns (12.017%)  route 0.827ns (87.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 1.310ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.204ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.382     4.730    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.843 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.827     5.670    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y169         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.123     5.051    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y169         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.940ns  (logic 0.113ns (12.017%)  route 0.827ns (87.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 1.310ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.204ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.382     4.730    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.843 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.827     5.670    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y169         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.123     5.051    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y169         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.840ns  (logic 0.113ns (13.457%)  route 0.727ns (86.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 1.310ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.204ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.382     4.730    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.843 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.727     5.570    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y168         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.122     5.050    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y168         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.840ns  (logic 0.113ns (13.457%)  route 0.727ns (86.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 1.310ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.204ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.382     4.730    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.843 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.727     5.570    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y168         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.122     5.050    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y168         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.840ns  (logic 0.113ns (13.457%)  route 0.727ns (86.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 1.310ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.204ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.382     4.730    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.843 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.727     5.570    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y168         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.122     5.050    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y168         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.113ns (15.644%)  route 0.609ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 1.310ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.204ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.382     4.730    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.843 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.609     5.452    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y166         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.121     5.049    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y166         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.113ns (15.644%)  route 0.609ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 1.310ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.204ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.382     4.730    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.843 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.609     5.452    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y166         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.121     5.049    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y166         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.113ns (15.644%)  route 0.609ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 1.310ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.204ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.382     4.730    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.843 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.609     5.452    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y166         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.121     5.049    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y166         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.648ns  (logic 0.113ns (17.429%)  route 0.535ns (82.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 1.310ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.204ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.382     4.730    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.843 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.535     5.378    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y166         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.117     5.045    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y166         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.084ns (42.959%)  route 0.112ns (57.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.730ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.796ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.307     3.192    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.276 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.112     3.387    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.430     2.820    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.084ns (42.959%)  route 0.112ns (57.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.730ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.796ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.307     3.192    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.276 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.112     3.387    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.430     2.820    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.084ns (42.959%)  route 0.112ns (57.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.730ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.796ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.307     3.192    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.276 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.112     3.387    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.430     2.820    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.084ns (42.740%)  route 0.113ns (57.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.730ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.796ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.307     3.192    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.276 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.113     3.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.432     2.822    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.084ns (42.740%)  route 0.113ns (57.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.730ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.796ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.307     3.192    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.276 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.113     3.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.432     2.822    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.084ns (42.740%)  route 0.113ns (57.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.730ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.796ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.307     3.192    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.276 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.113     3.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y170         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.432     2.822    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y170         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.084ns (28.752%)  route 0.208ns (71.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.730ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.796ns, distribution 0.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.307     3.192    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.276 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.208     3.484    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y166         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.411     2.801    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y166         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.084ns (28.752%)  route 0.208ns (71.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.730ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.796ns, distribution 0.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.307     3.192    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.276 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.208     3.484    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y166         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.411     2.801    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y166         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.084ns (28.752%)  route 0.208ns (71.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.730ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.796ns, distribution 0.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.307     3.192    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.276 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.208     3.484    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y166         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.411     2.801    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y166         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.084ns (26.156%)  route 0.237ns (73.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.730ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.796ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.307     3.192    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X9Y173         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.276 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.237     3.513    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y166         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.414     2.804    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y166         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.561ns  (logic 3.309ns (72.551%)  route 1.252ns (27.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.455ns (routing 0.962ns, distribution 1.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.455     4.796    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y149        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     4.912 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/Q
                         net (fo=2, routed)           1.252     6.164    RHD_MOSI_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.193     9.357 r  RHD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     9.357    RHD_MOSI
    J11                                                               r  RHD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.085ns  (logic 3.315ns (81.152%)  route 0.770ns (18.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.516ns (routing 0.962ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.516     4.857    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X9Y140         FDSE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.973 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg_lopt_replica/Q
                         net (fo=1, routed)           0.770     5.743    lopt
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.199     8.942 r  RHD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     8.942    RHD_CS
    G11                                                               r  RHD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.043ns  (logic 3.316ns (82.017%)  route 0.727ns (17.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.486ns (routing 0.962ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.486     4.827    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y140        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.943 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/Q
                         net (fo=1, routed)           0.727     5.670    RHD_SCLK_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.200     8.869 r  RHD_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     8.869    RHD_SCLK
    F10                                                               r  RHD_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.811ns (88.512%)  route 0.235ns (11.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.345ns (routing 0.522ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.345     3.227    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y140        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.310 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/Q
                         net (fo=1, routed)           0.235     3.545    RHD_SCLK_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.728     5.272 r  RHD_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.272    RHD_SCLK
    F10                                                               r  RHD_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.812ns (85.716%)  route 0.302ns (14.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.355ns (routing 0.522ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.355     3.237    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X9Y140         FDSE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.322 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg_lopt_replica/Q
                         net (fo=1, routed)           0.302     3.624    lopt
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.727     5.351 r  RHD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     5.351    RHD_CS
    G11                                                               r  RHD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.805ns (78.972%)  route 0.481ns (21.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.326ns (routing 0.522ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.326     3.208    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y149        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     3.292 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/Q
                         net (fo=2, routed)           0.481     3.772    RHD_MOSI_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.721     5.493 r  RHD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.493    RHD_MOSI
    J11                                                               r  RHD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.507ns  (logic 3.312ns (73.485%)  route 1.195ns (26.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.347ns (routing 1.310ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.347     4.695    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X5Y162         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.809 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/Q
                         net (fo=1, routed)           1.195     6.004    RHS_MOSI1_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.198     9.202 r  RHS_MOSI1_OBUF_inst/O
                         net (fo=0)                   0.000     9.202    RHS_MOSI1
    G10                                                               r  RHS_MOSI1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.452ns  (logic 3.311ns (74.369%)  route 1.141ns (25.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.347ns (routing 1.310ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.347     4.695    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X5Y162         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.811 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/Q
                         net (fo=1, routed)           1.141     5.952    RHS_MOSI2_OBUF
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.195     9.147 r  RHS_MOSI2_OBUF_inst/O
                         net (fo=0)                   0.000     9.147    RHS_MOSI2
    E12                                                               r  RHS_MOSI2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.396ns  (logic 3.313ns (75.361%)  route 1.083ns (24.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.378ns (routing 1.310ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.378     4.726    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X6Y163         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y163         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.839 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/Q
                         net (fo=1, routed)           1.083     5.922    RHS_SCLK_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.200     9.121 r  RHS_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.121    RHS_SCLK
    A12                                                               r  RHS_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.163ns  (logic 3.317ns (79.679%)  route 0.846ns (20.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.343ns (routing 1.310ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.343     4.691    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X6Y164         FDSE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.804 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/Q
                         net (fo=1, routed)           0.846     5.650    RHS_CS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.204     8.854 r  RHS_CS_OBUF_inst/O
                         net (fo=0)                   0.000     8.854    RHS_CS
    A10                                                               r  RHS_CS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.816ns (86.808%)  route 0.276ns (13.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.291ns (routing 0.730ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.291     3.176    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X6Y164         FDSE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.260 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/Q
                         net (fo=1, routed)           0.276     3.536    RHS_CS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.732     5.268 r  RHS_CS_OBUF_inst/O
                         net (fo=0)                   0.000     5.268    RHS_CS
    A10                                                               r  RHS_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.812ns (82.210%)  route 0.392ns (17.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.301ns (routing 0.730ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.301     3.186    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X6Y163         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y163         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.270 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/Q
                         net (fo=1, routed)           0.392     3.662    RHS_SCLK_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.728     5.390 r  RHS_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.390    RHS_SCLK
    A12                                                               r  RHS_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.809ns (79.867%)  route 0.456ns (20.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.291ns (routing 0.730ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.291     3.176    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X5Y162         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.259 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/Q
                         net (fo=1, routed)           0.456     3.715    RHS_MOSI1_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.726     5.441 r  RHS_MOSI1_OBUF_inst/O
                         net (fo=0)                   0.000     5.441    RHS_MOSI1
    G10                                                               r  RHS_MOSI1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.806ns (78.793%)  route 0.486ns (21.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.291ns (routing 0.730ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.291     3.176    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X5Y162         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.259 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/Q
                         net (fo=1, routed)           0.486     3.745    RHS_MOSI2_OBUF
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.723     5.468 r  RHS_MOSI2_OBUF_inst/O
                         net (fo=0)                   0.000     5.468    RHS_MOSI2
    E12                                                               r  RHS_MOSI2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.565ns  (logic 0.190ns (12.142%)  route 1.375ns (87.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.732ns (routing 0.702ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.043     1.043    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/locked
    SLICE_X13Y197        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190     1.233 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.332     1.565    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X13Y197        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.732     1.948    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X13Y197        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.518ns  (logic 0.058ns (3.822%)  route 1.460ns (96.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.724ns (routing 0.702ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.393     1.393    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/locked
    SLICE_X14Y195        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.058     1.451 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.067     1.518    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X14Y195        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.724     1.940    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y195        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.406ns  (logic 0.245ns (17.421%)  route 1.161ns (82.579%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.709ns (routing 0.702ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.984     0.984    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X22Y215        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.057     1.041 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.107     1.148    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X22Y215        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.336 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.070     1.406    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X22Y215        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.709     1.925    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X22Y215        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.266ns  (logic 0.153ns (12.082%)  route 1.113ns (87.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.712ns (routing 0.702ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.043     1.043    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X22Y213        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     1.196 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.070     1.266    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X22Y213        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.712     1.928    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X22Y213        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.077ns (14.102%)  route 0.469ns (85.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.139ns (routing 0.454ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.450     0.450    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X22Y213        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.077     0.527 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.019     0.546    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X22Y213        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.139     1.326    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X22Y213        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.058ns (9.785%)  route 0.535ns (90.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.153ns (routing 0.454ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.426     0.426    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/locked
    SLICE_X13Y197        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.058     0.484 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.109     0.593    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X13Y197        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.153     1.340    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X13Y197        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.022ns (3.672%)  route 0.577ns (96.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.146ns (routing 0.454ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.560     0.560    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/locked
    SLICE_X14Y195        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.022     0.582 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.017     0.599    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X14Y195        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.146     1.333    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y195        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.111ns (18.469%)  route 0.490ns (81.531%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.136ns (routing 0.454ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.421     0.421    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X22Y215        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.021     0.442 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.050     0.492    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X22Y215        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     0.582 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.019     0.601    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X22Y215        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.136     1.323    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X22Y215        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay          2369 Endpoints
Min Delay          2369 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHD_MISO2_H
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.946ns  (logic 1.801ns (30.290%)  route 4.145ns (69.710%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.223ns (routing 0.881ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 r  RHD_MISO2_H (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO2_H_IBUF_inst/I
    AD12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.243     1.243 r  RHD_MISO2_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    RHD_MISO2_H_IBUF_inst/OUT
    AD12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.243 r  RHD_MISO2_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.856     3.099    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H2/MISO2_H
    SLICE_X21Y115        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.298 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H2/in4x_H2[73]_i_2/O
                         net (fo=18, routed)          0.731     4.029    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_H_SW
    SLICE_X18Y148        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     4.252 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[58]_i_2/O
                         net (fo=15, routed)          1.491     5.743    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[58]_i_2_n_0
    SLICE_X16Y144        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     5.879 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[34]_i_1/O
                         net (fo=1, routed)           0.067     5.946    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[34]
    SLICE_X16Y144        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.223     5.146    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y144        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[34]/C

Slack:                    inf
  Source:                 RHD_MISO2_H
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.828ns  (logic 1.801ns (30.904%)  route 4.027ns (69.096%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.220ns (routing 0.881ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 r  RHD_MISO2_H (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO2_H_IBUF_inst/I
    AD12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.243     1.243 r  RHD_MISO2_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    RHD_MISO2_H_IBUF_inst/OUT
    AD12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.243 r  RHD_MISO2_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.856     3.099    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H2/MISO2_H
    SLICE_X21Y115        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.298 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H2/in4x_H2[73]_i_2/O
                         net (fo=18, routed)          0.731     4.029    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_H_SW
    SLICE_X18Y148        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     4.252 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[58]_i_2/O
                         net (fo=15, routed)          1.373     5.625    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[58]_i_2_n_0
    SLICE_X15Y146        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     5.761 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[38]_i_1/O
                         net (fo=1, routed)           0.067     5.828    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[38]
    SLICE_X15Y146        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.220     5.143    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y146        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[38]/C

Slack:                    inf
  Source:                 RHD_MISO1_H
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.799ns  (logic 1.585ns (27.330%)  route 4.214ns (72.670%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.196ns (routing 0.881ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  RHD_MISO1_H (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_H_IBUF_inst/I
    AC12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  RHD_MISO1_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    RHD_MISO1_H_IBUF_inst/OUT
    AC12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  RHD_MISO1_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.645     2.888    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H1/MISO1_H
    SLICE_X19Y112        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.192     3.080 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H1/in4x_H1[73]_i_2/O
                         net (fo=74, routed)          2.500     5.580    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_H_SW
    SLICE_X22Y147        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     5.730 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1[68]_i_1/O
                         net (fo=1, routed)           0.069     5.799    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1[68]
    SLICE_X22Y147        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.196     5.119    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y147        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[68]/C

Slack:                    inf
  Source:                 RHD_MISO2_H
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.725ns  (logic 1.890ns (33.014%)  route 3.835ns (66.986%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        5.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.226ns (routing 0.881ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 r  RHD_MISO2_H (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO2_H_IBUF_inst/I
    AD12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.243     1.243 r  RHD_MISO2_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    RHD_MISO2_H_IBUF_inst/OUT
    AD12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.243 r  RHD_MISO2_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.856     3.099    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H2/MISO2_H
    SLICE_X21Y115        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.298 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H2/in4x_H2[73]_i_2/O
                         net (fo=18, routed)          0.731     4.029    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_H_SW
    SLICE_X18Y148        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     4.252 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[58]_i_2/O
                         net (fo=15, routed)          1.167     5.419    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[58]_i_2_n_0
    SLICE_X13Y147        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     5.644 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[18]_i_1/O
                         net (fo=1, routed)           0.081     5.725    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[18]
    SLICE_X13Y147        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.226     5.149    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X13Y147        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[18]/C

Slack:                    inf
  Source:                 RHD_MISO2_H
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.723ns  (logic 1.801ns (31.472%)  route 3.922ns (68.528%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        5.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.219ns (routing 0.881ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 r  RHD_MISO2_H (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO2_H_IBUF_inst/I
    AD12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.243     1.243 r  RHD_MISO2_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    RHD_MISO2_H_IBUF_inst/OUT
    AD12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.243 r  RHD_MISO2_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.856     3.099    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H2/MISO2_H
    SLICE_X21Y115        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.298 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H2/in4x_H2[73]_i_2/O
                         net (fo=18, routed)          0.731     4.029    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_H_SW
    SLICE_X18Y148        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     4.252 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[58]_i_2/O
                         net (fo=15, routed)          1.268     5.520    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[58]_i_2_n_0
    SLICE_X15Y147        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     5.656 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[30]_i_1/O
                         net (fo=1, routed)           0.067     5.723    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[30]
    SLICE_X15Y147        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.219     5.142    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y147        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[30]/C

Slack:                    inf
  Source:                 RHD_MISO1_H
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.687ns  (logic 1.623ns (28.538%)  route 4.064ns (71.462%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.199ns (routing 0.881ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  RHD_MISO1_H (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_H_IBUF_inst/I
    AC12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  RHD_MISO1_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    RHD_MISO1_H_IBUF_inst/OUT
    AC12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  RHD_MISO1_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.645     2.888    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H1/MISO1_H
    SLICE_X19Y112        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.192     3.080 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H1/in4x_H1[73]_i_2/O
                         net (fo=74, routed)          2.349     5.429    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_H_SW
    SLICE_X22Y147        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     5.617 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1[65]_i_1/O
                         net (fo=1, routed)           0.070     5.687    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1[65]
    SLICE_X22Y147        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.199     5.122    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y147        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[65]/C

Slack:                    inf
  Source:                 RHD_MISO2_H
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.678ns  (logic 1.802ns (31.739%)  route 3.876ns (68.261%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        5.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.222ns (routing 0.881ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 r  RHD_MISO2_H (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO2_H_IBUF_inst/I
    AD12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.243     1.243 r  RHD_MISO2_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    RHD_MISO2_H_IBUF_inst/OUT
    AD12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.243 r  RHD_MISO2_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.856     3.099    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H2/MISO2_H
    SLICE_X21Y115        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.298 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H2/in4x_H2[73]_i_2/O
                         net (fo=18, routed)          0.731     4.029    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_H_SW
    SLICE_X18Y148        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     4.252 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[58]_i_2/O
                         net (fo=15, routed)          1.219     5.471    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[58]_i_2_n_0
    SLICE_X15Y147        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     5.608 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[26]_i_1/O
                         net (fo=1, routed)           0.070     5.678    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2[26]
    SLICE_X15Y147        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.222     5.145    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y147        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H2_reg[26]/C

Slack:                    inf
  Source:                 RHD_MISO1_K_N
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.634ns  (logic 1.073ns (19.038%)  route 4.561ns (80.962%))
  Logic Levels:           5  (DIFFINBUF=1 IBUFCTRL=1 LUT3=2 LUT6=1)
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.238ns (routing 0.881ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  RHD_MISO1_K_N (IN)
                         net (fo=0)                   0.100     0.100    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/IB
    HPIOBDIFFINBUF_X0Y80 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.664     0.764 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.814    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/OUT
    B3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.814 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.274     3.088    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/K1/MISO1_K
    SLICE_X23Y138        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     3.275 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/K1/in4x_K1[73]_i_2/O
                         net (fo=18, routed)          1.056     4.331    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_K_SW
    SLICE_X21Y139        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.138     4.469 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[59]_i_2/O
                         net (fo=15, routed)          1.001     5.470    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[59]_i_2_n_0
    SLICE_X13Y135        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.554 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[27]_i_1/O
                         net (fo=1, routed)           0.080     5.634    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[27]
    SLICE_X13Y135        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.238     5.161    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X13Y135        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[27]/C

Slack:                    inf
  Source:                 RHD_MISO1_H
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.634ns  (logic 1.492ns (26.482%)  route 4.142ns (73.518%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.201ns (routing 0.881ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  RHD_MISO1_H (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_H_IBUF_inst/I
    AC12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  RHD_MISO1_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    RHD_MISO1_H_IBUF_inst/OUT
    AC12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  RHD_MISO1_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.645     2.888    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H1/MISO1_H
    SLICE_X19Y112        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.192     3.080 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H1/in4x_H1[73]_i_2/O
                         net (fo=74, routed)          2.430     5.510    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_H_SW
    SLICE_X19Y150        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.057     5.567 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1[55]_i_1/O
                         net (fo=1, routed)           0.067     5.634    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1[55]
    SLICE_X19Y150        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.201     5.124    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y150        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[55]/C

Slack:                    inf
  Source:                 RHD_MISO1_H
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.632ns  (logic 1.572ns (27.911%)  route 4.060ns (72.089%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.198ns (routing 0.881ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  RHD_MISO1_H (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_H_IBUF_inst/I
    AC12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  RHD_MISO1_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    RHD_MISO1_H_IBUF_inst/OUT
    AC12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  RHD_MISO1_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.645     2.888    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H1/MISO1_H
    SLICE_X19Y112        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.192     3.080 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/H1/in4x_H1[73]_i_2/O
                         net (fo=74, routed)          2.345     5.425    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_H_SW
    SLICE_X22Y148        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     5.562 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1[70]_i_1/O
                         net (fo=1, routed)           0.070     5.632    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1[70]
    SLICE_X22Y148        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        2.198     5.121    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y148        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_H1_reg[70]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.021ns (3.114%)  route 0.653ns (96.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.500ns (routing 0.568ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.629     0.629    main_i/proc_sys_reset_rhd/U0/EXT_LPF/dcm_locked
    SLICE_X12Y182        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.021     0.650 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.024     0.674    main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int0__0
    SLICE_X12Y182        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.500     2.886    main_i/proc_sys_reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X12Y182        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 RHD_MISO1_O_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.343ns (27.789%)  route 0.892ns (72.211%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.464ns (routing 0.568ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L7                                                0.000     0.000 r  RHD_MISO1_O_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.363 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/OUT
    L7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.435     0.838    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/O1/MISO1_O
    SLICE_X23Y131        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     0.859 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/O1/in4x_O1[73]_i_2/O
                         net (fo=74, routed)          0.319     1.179    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_O_SW
    SLICE_X15Y130        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.038     1.217 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1[73]_i_1/O
                         net (fo=1, routed)           0.019     1.236    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1[73]
    SLICE_X15Y130        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.464     2.850    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y130        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[73]/C

Slack:                    inf
  Source:                 RHD_MISO1_O_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.326ns (26.190%)  route 0.920ns (73.810%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.465ns (routing 0.568ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L7                                                0.000     0.000 r  RHD_MISO1_O_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.363 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/OUT
    L7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.435     0.838    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/O1/MISO1_O
    SLICE_X23Y131        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     0.859 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/O1/in4x_O1[73]_i_2/O
                         net (fo=74, routed)          0.347     1.206    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_O_SW
    SLICE_X16Y127        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     1.227 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1[56]_i_1/O
                         net (fo=1, routed)           0.019     1.246    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1[56]
    SLICE_X16Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.465     2.851    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y127        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[56]/C

Slack:                    inf
  Source:                 RHD_MISO1_O_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.373ns (29.904%)  route 0.875ns (70.096%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.464ns (routing 0.568ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L7                                                0.000     0.000 r  RHD_MISO1_O_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.363 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/OUT
    L7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.435     0.838    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/O1/MISO1_O
    SLICE_X23Y131        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     0.859 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/O1/in4x_O1[73]_i_2/O
                         net (fo=74, routed)          0.302     1.162    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_O_SW
    SLICE_X16Y129        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.068     1.230 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1[65]_i_1/O
                         net (fo=1, routed)           0.019     1.249    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1[65]
    SLICE_X16Y129        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.464     2.850    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y129        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[65]/C

Slack:                    inf
  Source:                 RHD_MISO1_O_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.342ns (27.156%)  route 0.919ns (72.844%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.461ns (routing 0.568ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L7                                                0.000     0.000 r  RHD_MISO1_O_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.363 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/OUT
    L7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_O/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.435     0.838    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/O1/MISO1_O
    SLICE_X23Y131        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     0.859 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/O1/in4x_O1[73]_i_2/O
                         net (fo=74, routed)          0.347     1.206    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_O_SW
    SLICE_X16Y126        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.037     1.243 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1[55]_i_1/O
                         net (fo=1, routed)           0.018     1.261    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1[55]
    SLICE_X16Y126        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.461     2.847    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y126        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[55]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.375ns (29.679%)  route 0.888ns (70.321%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.450ns (routing 0.568ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.359     0.756    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/M1/MISO1_M
    SLICE_X23Y125        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.076     0.832 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/M1/in4x_M1[73]_i_2/O
                         net (fo=74, routed)          0.391     1.222    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M_SW
    SLICE_X22Y122        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     1.243 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[49]_i_1/O
                         net (fo=1, routed)           0.019     1.262    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[49]
    SLICE_X22Y122        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.450     2.836    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y122        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[49]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.421ns (33.263%)  route 0.844ns (66.737%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.445ns (routing 0.568ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.359     0.756    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/M1/MISO1_M
    SLICE_X23Y125        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.076     0.832 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/M1/in4x_M1[73]_i_2/O
                         net (fo=74, routed)          0.348     1.180    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M_SW
    SLICE_X22Y125        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.067     1.247 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[57]_i_1/O
                         net (fo=1, routed)           0.018     1.265    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[57]
    SLICE_X22Y125        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.445     2.831    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y125        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[57]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.375ns (29.618%)  route 0.890ns (70.382%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.444ns (routing 0.568ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.359     0.756    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/M1/MISO1_M
    SLICE_X23Y125        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.076     0.832 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/M1/in4x_M1[73]_i_2/O
                         net (fo=74, routed)          0.394     1.226    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M_SW
    SLICE_X22Y129        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.021     1.247 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[64]_i_1/O
                         net (fo=1, routed)           0.018     1.265    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[64]
    SLICE_X22Y129        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.444     2.830    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y129        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[64]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.375ns (29.559%)  route 0.893ns (70.441%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.451ns (routing 0.568ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.359     0.756    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/M1/MISO1_M
    SLICE_X23Y125        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.076     0.832 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/M1/in4x_M1[73]_i_2/O
                         net (fo=74, routed)          0.386     1.217    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M_SW
    SLICE_X21Y126        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.021     1.238 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[58]_i_1/O
                         net (fo=1, routed)           0.029     1.267    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[58]
    SLICE_X21Y126        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.451     2.837    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X21Y126        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[58]/C

Slack:                    inf
  Source:                 RHD_MISO2_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.376ns (29.482%)  route 0.898ns (70.518%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.447ns (routing 0.568ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  RHD_MISO2_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/I
    HPIOBDIFFINBUF_X0Y51 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.279     0.358 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.398    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/OUT
    R8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.398 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.435     0.833    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/M2/MISO2_M
    SLICE_X23Y119        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.076     0.909 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/RHD_LOOPBACK/M2/in4x_M2[73]_i_2/O
                         net (fo=74, routed)          0.317     1.226    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_M_SW
    SLICE_X21Y119        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.021     1.247 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2[41]_i_1/O
                         net (fo=1, routed)           0.027     1.274    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2[41]
    SLICE_X21Y119        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4441, routed)        1.447     2.833    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X21Y119        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[41]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.712ns  (logic 0.057ns (3.330%)  route 1.655ns (96.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.231ns (routing 1.204ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.574     1.574    main_i/proc_sys_reset_rhs/U0/EXT_LPF/dcm_locked
    SLICE_X12Y180        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     1.631 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.081     1.712    main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0__0
    SLICE_X12Y180        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.231     5.159    main_i/proc_sys_reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X12Y180        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.021ns (3.042%)  route 0.669ns (96.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.494ns (routing 0.796ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.645     0.645    main_i/proc_sys_reset_rhs/U0/EXT_LPF/dcm_locked
    SLICE_X12Y180        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.021     0.666 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.024     0.690    main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0__0
    SLICE_X12Y180        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.494     2.884    main_i/proc_sys_reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X12Y180        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/C





