
---------- Begin Simulation Statistics ----------
final_tick                               70892824465500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54595                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792432                       # Number of bytes of host memory used
host_op_rate                                    87507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   183.17                       # Real time elapsed on the host
host_tick_rate                               14277561                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002615                       # Number of seconds simulated
sim_ticks                                  2615189250                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           47                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3089                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       617453                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18780                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       858461                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       494837                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       617453                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       122616                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          937071                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           38925                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2112                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14092113                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7117963                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1278078                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1183448                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5063012                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.165775                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.142272                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       827540     16.34%     16.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1864721     36.83%     53.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       418078      8.26%     61.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       185347      3.66%     65.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       143405      2.83%     67.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       155466      3.07%     71.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       136772      2.70%     73.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        53605      1.06%     74.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1278078     25.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5063012                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.523036                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.523036                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2334592                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17542409                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           558034                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1520393                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          19029                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        789003                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3687461                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    73                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1408815                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    94                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              937071                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            843253                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4345867                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10906509                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           38058                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.179160                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       855970                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       533762                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.085232                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5221057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.402505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.552680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2423635     46.42%     46.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           139431      2.67%     49.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           105293      2.02%     51.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           149826      2.87%     53.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           182074      3.49%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           332157      6.36%     63.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           169215      3.24%     67.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           194601      3.73%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1524825     29.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5221057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2734835                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1362244                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9301                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32534                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           776061                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.196942                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5090869                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1408815                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          139909                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3712977                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          358                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1422910                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17211836                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3682054                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        29916                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16721150                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             94                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         45527                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19029                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         46370                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          170                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       390427                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          253                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       103388                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        23811                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          253                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        27860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26922477                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16705719                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497798                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13401954                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.193992                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16712148                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28976628                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13056080                       # number of integer regfile writes
system.switch_cpus.ipc                       1.911915                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.911915                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99756      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10366373     61.88%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85852      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34537      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341217      2.04%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128760      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159908      0.95%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63476      0.38%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138821      0.83%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           40      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175562      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23011      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12793      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3411083     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1409930      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278412      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          394      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16751067                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1578130                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3134846                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1539873                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1885314                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              197550                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011793                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          117096     59.27%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             54      0.03%     59.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3399      1.72%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            21      0.01%     61.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2527      1.28%     62.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9993      5.06%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          57652     29.18%     96.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1145      0.58%     97.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         5662      2.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15270731                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35863413                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15165846                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16510194                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17211821                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16751067                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           15                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1183421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77519                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1716562                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5221057                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.208367                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.256872                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       732982     14.04%     14.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       589623     11.29%     25.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       876320     16.78%     42.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       806693     15.45%     57.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       737110     14.12%     71.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       615164     11.78%     83.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       339563      6.50%     89.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       261729      5.01%     94.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       261873      5.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5221057                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.202662                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              843281                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       402888                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       300532                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3712977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1422910                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6711927                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5230358                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          215851                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         121297                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           868434                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         469603                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3129                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54788057                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17432313                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22405885                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1988748                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1274010                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          19029                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2128989                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1681241                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2998032                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29939001                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4112201                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             20996741                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34582292                       # The number of ROB writes
system.switch_cpus.timesIdled                     147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           81                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50278                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             81                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                706                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           38                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2336                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2336                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           706                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       197120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       197120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  197120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3042                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3042    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3042                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3891000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16178500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2615189250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5831                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          217                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19882                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           342                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5489                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2875520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2911296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             123                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25837                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003135                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055905                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25756     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     81      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25837                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44911000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38047500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            510499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          210                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22462                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22672                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          210                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22462                       # number of overall hits
system.l2.overall_hits::total                   22672                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          130                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2904                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3042                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          130                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2904                       # number of overall misses
system.l2.overall_misses::total                  3042                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10182500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    231424500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        241607000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10182500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    231424500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       241607000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25714                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25714                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.382353                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.114484                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118301                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.382353                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.114484                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118301                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78326.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79691.632231                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79423.734385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78326.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79691.632231                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79423.734385                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  38                       # number of writebacks
system.l2.writebacks::total                        38                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8882500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    202384500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    211267000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8882500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    202384500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    211267000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.382353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.114484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117990                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.382353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.114484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117990                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68326.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69691.632231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69633.157548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68326.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69691.632231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69633.157548                       # average overall mshr miss latency
system.l2.replacements                            123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19559                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19559                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          217                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              217                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          217                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          217                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        17547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17547                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2336                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    182909500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     182909500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.117399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.117487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78367.395030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78300.299658                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    159569500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    159569500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.117399                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.117387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68367.395030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68367.395030                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10182500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10182500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.382353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.385965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78326.923077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77140.151515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.382353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.380117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68326.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68326.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     48515000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     48515000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.103920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85114.035088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84520.905923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     42815000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42815000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.103920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75114.035088                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75114.035088                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2479.701215                       # Cycle average of tags in use
system.l2.tags.total_refs                         182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       123                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.479675                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.194649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    93.496503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2375.010076                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.022826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.579836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.605396                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2939                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2817                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.717529                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    204174                       # Number of tag accesses
system.l2.tags.data_accesses                   204174                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       185856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             194688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           38                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 38                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             48945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            146834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3181414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     71067897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74445090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        48945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3181414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3230359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         929952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               929952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         929952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            48945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           146834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3181414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     71067897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             75375042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3034                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         38                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3034                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       38                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30017000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                86642000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9939.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28689.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2179                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   38                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.821641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.156429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.562600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          295     35.08%     35.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          335     39.83%     74.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           49      5.83%     80.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           79      9.39%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      1.43%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      0.59%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.48%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.95%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           54      6.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          841                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 193280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  194176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        73.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2543668500                       # Total gap between requests
system.mem_ctrls.avgGap                     828017.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       184960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3181414.117544265930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 70725283.074637904763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           38                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3529500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     83112500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27150.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28620.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2234820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1187835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8246700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     205904400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        198524730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        837025440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1253123925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.171412                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2174163250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     87100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    353916000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3769920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2003760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13316100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     205904400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        405125220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        663046560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1293165960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.482745                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1720147500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     87100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    807931750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2615179250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       842868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           842881                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       842868                       # number of overall hits
system.cpu.icache.overall_hits::total          842881                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          385                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            387                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          385                       # number of overall misses
system.cpu.icache.overall_misses::total           387                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     14839500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14839500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     14839500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14839500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       843253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       843268                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       843253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       843268                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000457                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000459                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000457                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000459                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 38544.155844                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38344.961240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 38544.155844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38344.961240                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          217                       # number of writebacks
system.cpu.icache.writebacks::total               217                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          340                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     12912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     12912000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12912000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000403                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000403                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000403                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000403                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37976.470588                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37976.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37976.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37976.470588                       # average overall mshr miss latency
system.cpu.icache.replacements                    217                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       842868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          842881                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          385                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           387                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     14839500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14839500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       843253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       843268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000457                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000459                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 38544.155844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38344.961240                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     12912000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12912000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37976.470588                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37976.470588                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004329                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               38759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               217                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            178.612903                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004255                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1686878                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1686878                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4669764                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4669765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4669764                       # number of overall hits
system.cpu.dcache.overall_hits::total         4669765                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26276                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26270                       # number of overall misses
system.cpu.dcache.overall_misses::total         26276                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    549409997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    549409997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    549409997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    549409997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4696034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4696041                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4696034                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4696041                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005594                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005595                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005594                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005595                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20913.970194                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20909.194588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20913.970194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20909.194588                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2940                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.411765                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19559                       # number of writebacks
system.cpu.dcache.writebacks::total             19559                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          904                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          904                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25366                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    507492997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    507492997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    507492997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    507492997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005402                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005402                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005402                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005402                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 20006.820035                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20006.820035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20006.820035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20006.820035                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24347                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3290583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3290584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6388                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    131919000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    131919000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3296967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3296972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001936                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20664.003759                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20651.064496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          899                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          899                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    109966000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    109966000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 20048.495898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20048.495898                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    417490997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    417490997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20994.216886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20992.105642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    397526997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    397526997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19995.322016                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19995.322016                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70892824465500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.036589                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2271430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24347                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.294040                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.036475                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9417453                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9417453                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70900631332000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71523                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796940                       # Number of bytes of host memory used
host_op_rate                                   114732                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   559.26                       # Real time elapsed on the host
host_tick_rate                               13959335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007807                       # Number of seconds simulated
sim_ticks                                  7806866500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1889994                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        57586                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2619251                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1530608                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1889994                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       359386                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2860162                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118754                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6271                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42343270                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21544610                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        57586                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3842116                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4345048                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15021953                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.204385                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.140081                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2315728     15.42%     15.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5589365     37.21%     52.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1210855      8.06%     60.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       590807      3.93%     64.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       436390      2.91%     67.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       483148      3.22%     70.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       420408      2.80%     73.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       133136      0.89%     74.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3842116     25.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15021953                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.520458                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.520458                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6750020                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53727452                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1696895                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4706184                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          66826                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2380828                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11302219                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   205                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4530826                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   305                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2860162                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2611437                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12888321                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10500                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               33281156                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          133652                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.183182                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2645606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1649362                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.131531                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15600753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.507961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.559450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6994731     44.84%     44.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           444274      2.85%     47.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           303428      1.94%     49.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           456786      2.93%     52.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552618      3.54%     56.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1020899      6.54%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           508053      3.26%     65.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           617655      3.96%     69.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4702309     30.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15600753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8433438                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4301917                       # number of floating regfile writes
system.switch_cpus.idleCycles                   12980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        98634                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2368591                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.276057                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15816273                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4530826                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          514014                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11378243                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           16                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4577599                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52638679                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11285447                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        94554                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51151485                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         99388                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          66826                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        100453                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          467                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1170566                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          759                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       559015                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       363558                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          759                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83577                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15057                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81186046                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50999968                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500125                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40603196                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.266353                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51122981                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88324656                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39490885                       # number of integer regfile writes
system.switch_cpus.ipc                       1.921386                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.921386                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       401536      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31432737     61.34%     62.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259619      0.51%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103752      0.20%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023013      2.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387772      0.76%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       481987      0.94%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189430      0.37%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419673      0.82%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          129      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       530745      1.04%     68.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69463      0.14%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38747      0.08%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10262879     20.03%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4328983      8.45%     97.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1045483      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206972      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51246044                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5224767                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10320863                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5044591                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6462299                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              680498                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013279                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          341867     50.24%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            214      0.03%     50.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10274      1.51%     51.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            48      0.01%     51.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     51.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         9455      1.39%     53.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     53.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     53.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30067      4.42%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         175547     25.80%     83.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33526      4.93%     88.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        70826     10.41%     98.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8673      1.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46300239                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108683131                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45955377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50679680                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52638500                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51246044                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4502549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       230660                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          173                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5200426                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15600753                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.284844                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.252088                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2031863     13.02%     13.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1697328     10.88%     23.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2571296     16.48%     40.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2515920     16.13%     56.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2194616     14.07%     70.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1903344     12.20%     82.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1063710      6.82%     89.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       800488      5.13%     94.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       822188      5.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15600753                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.282114                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2611437                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       961242                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       739739                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11378243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4577599                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20764320                       # number of misc regfile reads
system.switch_cpus.numCycles                 15613733                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          661267                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         404688                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2666542                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1150766                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          6433                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166753022                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53310462                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67974106                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6078400                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3753626                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          66826                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6127718                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5781778                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9223231                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91264771                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12911353                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63549365                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105542794                       # The number of ROB writes
system.switch_cpus.timesIdled                     281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2946                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160872                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2946                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7806866500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2609                       # Transaction distribution
system.membus.trans_dist::CleanEvict              468                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3448                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3448                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1000                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        11973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       451648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       451648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  451648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4448                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4448    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4448                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19351500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23516000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7806866500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7806866500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7806866500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7806866500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68427                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          721                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61427                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           856                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18221                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       100928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9309824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9410752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5768                       # Total snoops (count)
system.tol2bus.snoopTraffic                    166976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            86271                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034148                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.181611                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83325     96.59%     96.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2946      3.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              86271                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          146975000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119472499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1286994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7806866500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          668                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        75387                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76055                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          668                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        75387                       # number of overall hits
system.l2.overall_hits::total                   76055                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          188                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4260                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4448                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          188                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4260                       # number of overall misses
system.l2.overall_misses::total                  4448                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     14982000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    328552500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        343534500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     14982000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    328552500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       343534500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79647                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80503                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79647                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80503                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.219626                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.053486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055253                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.219626                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.053486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055253                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79691.489362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data        77125                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77233.475719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79691.489362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data        77125                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77233.475719                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2609                       # number of writebacks
system.l2.writebacks::total                      2609                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4448                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4448                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     13102000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    285952500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    299054500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     13102000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    285952500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    299054500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.219626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.053486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055253                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.219626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.053486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055253                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69691.489362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data        67125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67233.475719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69691.489362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data        67125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67233.475719                       # average overall mshr miss latency
system.l2.replacements                           5768                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65818                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65818                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65818                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65818                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          721                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              721                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          721                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          721                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          255                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           255                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        57978                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57978                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3448                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3448                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    262219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     262219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.056133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.056133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76049.738979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76049.738979                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    227739500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    227739500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.056133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.056133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66049.738979                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66049.738979                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     14982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.219626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.219626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79691.489362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79691.489362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     13102000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     13102000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.219626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.219626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69691.489362                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69691.489362                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     66333000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     66333000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.044564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81690.886700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81690.886700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     58213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     58213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.044564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71690.886700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71690.886700                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7806866500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3317.909294                       # Cycle average of tags in use
system.l2.tags.total_refs                      210708                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9856                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.378653                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      83.050978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.583281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.276884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    53.626975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3175.371177                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.013093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.775237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.810036                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4088                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1949                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1366                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    650405                       # Number of tag accesses
system.l2.tags.data_accesses                   650405                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7806866500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       272640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             284672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       166976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          166976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1541207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     34923103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36464310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1541207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1541207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       21388351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21388351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       21388351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1541207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     34923103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             57852661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009185891500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          148                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          148                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12999                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4448                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2609                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2609                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    198                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              424                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     38704500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               118392000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9106.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27856.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3406                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2104                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4448                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2609                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.943651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.114391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.997919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          415     31.18%     31.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          342     25.69%     56.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          144     10.82%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           97      7.29%     74.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           62      4.66%     79.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           60      4.51%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           36      2.70%     86.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      2.10%     88.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          147     11.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1331                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.054054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.339138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           144     97.30%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      2.03%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           148                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.506757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.473579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.078526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               44     29.73%     29.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.68%     30.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               91     61.49%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      6.76%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.68%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           148                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 272000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  165824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  284672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               166976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        34.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     36.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7868381000                       # Total gap between requests
system.mem_ctrls.avgGap                    1114975.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        12032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       259968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       165824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1541207.346122801071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 33299916.169951159507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 21240788.477681796998                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5354500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    113037500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 220621150750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28481.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26534.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  84561575.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4284000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2277000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13851600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            6624180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     616483920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        568226730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2519329920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3731077350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        477.922525                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6543808000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    260780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1002278500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5219340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2774145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            16493400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6900840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     616483920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        698890680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2409297120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3756059445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        481.122541                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6256687250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    260780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1289399250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10422045750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70900631332000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3453352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3453365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3453352                       # number of overall hits
system.cpu.icache.overall_hits::total         3453365                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1338                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1338                       # number of overall misses
system.cpu.icache.overall_misses::total          1340                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     41828500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41828500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     41828500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41828500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3454690                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3454705                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3454690                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3454705                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000387                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000388                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000387                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000388                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 31261.958146                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31215.298507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 31261.958146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31215.298507                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          938                       # number of writebacks
system.cpu.icache.writebacks::total               938                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1196                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1196                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1196                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1196                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     36242000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36242000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     36242000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36242000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000346                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000346                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000346                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000346                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 30302.675585                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30302.675585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 30302.675585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30302.675585                       # average overall mshr miss latency
system.cpu.icache.replacements                    938                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3453352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3453365                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1338                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1340                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     41828500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41828500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3454690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3454705                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000388                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 31261.958146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31215.298507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     36242000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36242000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000346                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000346                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 30302.675585                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30302.675585                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70900631332000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.020938                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3454563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1198                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2883.608514                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020644                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          260                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.507812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6910608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6910608                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70900631332000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900631332000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900631332000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70900631332000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900631332000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900631332000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70900631332000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18883661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18883662                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18931892                       # number of overall hits
system.cpu.dcache.overall_hits::total        18931893                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       106544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106550                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109657                       # number of overall misses
system.cpu.dcache.overall_misses::total        109663                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1875374487                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1875374487                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1875374487                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1875374487                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18990205                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18990212                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19041549                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19041556                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005611                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005759                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 17601.877975                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17600.886786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 17102.186700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17101.250987                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8296                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1290                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               766                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.830287                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          258                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        85377                       # number of writebacks
system.cpu.dcache.writebacks::total             85377                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3600                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3600                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105013                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1698617487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1698617487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1753150487                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1753150487                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005421                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005421                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005515                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16500.403006                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16500.403006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16694.604354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16694.604354                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103995                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13351850                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13351851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        25215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    431638500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    431638500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13377065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13377070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17118.322427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17115.607280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21637                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21637                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    336590500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    336590500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15556.246245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15556.246245                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531811                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531811                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1443735987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1443735987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 17751.798092                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17751.361560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1362026987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1362026987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 16751.657139                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16751.657139                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        48231                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         48231                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3113                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3113                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51344                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51344                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060630                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060630                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2069                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2069                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     54533000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     54533000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040297                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040297                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 26357.177380                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26357.177380                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70900631332000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.149338                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19036912                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105019                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.271122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000390                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.148948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38188131                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38188131                       # Number of data accesses

---------- End Simulation Statistics   ----------
