INFO: [HLS 200-0] Workspace C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1 opened at Thu Oct 18 23:36:00 -0700 2018
INFO: [HLS 200-100] Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-100] Command     config_clock returned 0; 0 sec.
INFO: [HLS 200-100] Execute     open_platform DefaultPlatform 
INFO: [HLS 200-100] Command     open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute     import_lib C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/zynq/zynq 
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx.lib 
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/xilinx_interface.lib 
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/plb46.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/fsl.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/axi4.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/maxi.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/saxilite.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/dsp48.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/ip/dds_compiler.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/ip/xfft.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/ip/xfir.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx_old.lib 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx_vivado.lib 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/zynq/dsp48e1.hlp 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -speed medium 
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.006 sec.
INFO: [HLS 200-100] Command     import_lib returned 0; 0.031 sec.
INFO: [HLS 200-100] Execute     source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.012 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.016 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.016 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.013 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.099 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.159 sec.
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.162 sec.
INFO: [HLS 200-100] Command     ap_source returned 0; 0.163 sec.
INFO: [HLS 200-100] Execute     open_platform DefaultPlatform 
INFO: [HLS 200-100] Command     open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute     import_lib C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx_fpv7.lib 
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx_hp.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx_fpv.hlp 
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.007 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/zynq/zynq_hp.hlp 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Command     import_lib returned 0; 0.028 sec.
INFO: [HLS 200-100] Execute     source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Command     ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-100] Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         license_isbetapart xc7z020 
INFO: [HLS 200-100] Command         license_isbetapart returned 1; 0.018 sec.
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command       add_library returned 0; 0.027 sec.
INFO: [HLS 200-100] Execute       add_library xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command       add_library returned 0; 0.004 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command     set_part returned 0; 0.079 sec.
INFO: [HLS 200-100] Execute     get_default_platform 
INFO: [HLS 200-100] Command     get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command     config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute     config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command     config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command   open_solution returned 0; 0.337 sec.
INFO: [HLS 200-100] Execute   set_part xc7z020clg484-1 -tool vivado 
INFO: [HLS 200-100] Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       license_isbetapart xc7z020 
INFO: [HLS 200-100] Command       license_isbetapart returned 1; 0 sec.
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command     add_library returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute     add_library xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command     add_library returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute     get_default_platform 
INFO: [HLS 200-100] Command     get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command   set_part returned 0; 0.054 sec.
INFO: [HLS 200-100] Execute   create_clock -period 10 -name default 
INFO: [HLS 200-100] Command   create_clock returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute   csynth_design 
INFO: [HLS 200-100] Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -enable_clang39=0 
INFO: [HLS 200-10] Analyzing design file 'stream_deconv_fixed.cpp' ... 
INFO: [HLS 200-0] Compiling one TU...
INFO: [HLS 200-100] Execute       is_m_axi_addr64 
INFO: [HLS 200-100] Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling stream_deconv_fixed.cpp as C++
INFO: [HLS 200-0] Syntax Checking before pre-processing...
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/SDx/2017.1/Vivado_HLS/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl=   -I "C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/systemc/include" -I "C:/Xilinx/SDx/2017.1/Vivado_HLS/include" -I "C:/Xilinx/SDx/2017.1/Vivado_HLS/include/ap_sysc" -fexceptions -I "C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "stream_deconv_fixed.cpp"  -o "C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pp.00.o" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/SDx/2017.1/Vivado_HLS/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -I C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/systemc/include -I C:/Xilinx/SDx/2017.1/Vivado_HLS/include -I C:/Xilinx/SDx/2017.1/Vivado_HLS/include/ap_sysc -fexceptions -I C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot -include etc/autopilot_ssdm_op.h stream_deconv_fixed.cpp -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pp.00.o
INFO: [HLS 200-100] Command       clang returned 0; 0.889 sec.
INFO: [HLS 200-100] Execute       is_encrypted C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pp.00.o 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0.001 sec.
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/SDx/2017.1/Vivado_HLS/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "stream_deconv_fixed.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot" -I "C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/SDx/2017.1/Vivado_HLS/msys -hls -fno-exceptions -D__llvm__ -CC -E stream_deconv_fixed.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot -I C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pp.0.cpp
INFO: [HLS 200-100] Command       clang returned 0; 0.3 sec.
INFO: [HLS 200-0] GCC PP time: 0 seconds per iteration
INFO: [HLS 200-100] Execute       list_core -type functional_unit 
INFO: [HLS 200-100] Command       list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pp.0.cpp C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pp.0.cpp.ap-line.cpp C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
INFO: [HLS 200-100] Execute       cdt  "C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pp.0.cpp.ap-line.cpp"  -m "deconv" -o "C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pp.0.cpp.ap-cdt.cpp" --pp --directive C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/solution1.directive --source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed.cpp --error C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db --ca --es --gf --pd --p2d C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db --sd --scff C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/.systemc_flag --ad 
INFO: [HLS 200-100] Command       cdt returned 0; 9.379 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pp.0.cpp.ap-cdt.cpp C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pragma.0.cpp C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/SDx/2017.1/Vivado_HLS/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot" -I "C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/SDx/2017.1/Vivado_HLS/msys -hls -fno-exceptions -D__llvm__ -CC -E C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot -I C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pragma.2.cpp
INFO: [HLS 200-100] Command       clang returned 0; 0.315 sec.
INFO: [HLS 200-0] Processing labels
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/SDx/2017.1/Vivado_HLS/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot" -I "C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/SDx/2017.1/Vivado_HLS/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot -I C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -g -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.g.bc
INFO: [HLS 200-100] Command       clang returned 0; 0.946 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/ve_warning.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 96.281 ; gain = 46.730
INFO: [HLS 200-0] Linking Release ...
INFO: [HLS 200-100] Execute       llvm-ld C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.bc -disable-opt -LC:/Xilinx/SDx/2017.1/Vivado_HLS/win64/lib -lm_basic -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o 
INFO: [HLS 200-100] Command       llvm-ld returned 0; 0.321 sec.
INFO: [HLS 200-100] Execute       disassemble C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o 
INFO: [HLS 200-100] Execute         is_encrypted C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.bc 
INFO: [HLS 200-100] Command         is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command       disassemble returned 0; 0.096 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
INFO: [HLS 200-100] Execute       llvm-ld C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_fixed.g.bc -disable-opt -LC:/Xilinx/SDx/2017.1/Vivado_HLS/win64/lib -lm_basic -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g 
INFO: [HLS 200-100] Command       llvm-ld returned 0; 0.365 sec.
INFO: [HLS 200-100] Execute       disassemble C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g 
INFO: [HLS 200-100] Execute         is_encrypted C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.bc 
INFO: [HLS 200-100] Command         is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command       disassemble returned 0; 0.105 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 96.316 ; gain = 46.766
INFO: [HLS 200-100] Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 -enable_clang39=0 
INFO: [HLS 200-100] Execute         cleanup_all_models 
INFO: [HLS 200-100] Command         cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-100] Execute         transform -promote-dbg-pointer C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.pp.bc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.pp.0.bc -f 
INFO: [HLS 200-100] Command         transform returned 0; 0.058 sec.
INFO: [HLS 200-100] Execute         llvm-ld C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/SDx/2017.1/Vivado_HLS/win64/lib -lfloatconversion -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.0 
INFO: [HLS 200-100] Command         llvm-ld returned 0; 0.271 sec.
INFO: [HLS 200-0] Running Standard Transforms...
INFO: [HLS 200-100] Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top deconv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-100] Command         transform returned 0; 20.961 sec.
INFO: [HLS 200-100] Execute         disassemble C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.1 C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.1 
INFO: [HLS 200-100] Execute           is_encrypted C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.1.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0.001 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.092 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 135.969 ; gain = 86.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
INFO: [HLS 200-100] Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_multiply' into 'stream_deconv_1' (stream_deconv_fixed.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function '_divide' into 'stream_deconv_1' (stream_deconv_fixed.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function '_max' into 'stream_deconv_1' (stream_deconv_fixed.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function '_multiply' into 'stream_deconv_2' (stream_deconv_fixed.cpp:193) automatically.
INFO: [XFORM 203-602] Inlining function '_divide' into 'stream_deconv_2' (stream_deconv_fixed.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function '_max' into 'stream_deconv_2' (stream_deconv_fixed.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_multiply' into 'stream_deconv_3' (stream_deconv_fixed.cpp:293) automatically.
INFO: [HLS 200-100] Command         transform returned 0; 29.03 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
INFO: [HLS 200-100] Execute         transform -syn-check C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-100] Command         transform returned 0; 0.064 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 139.965 ; gain = 90.414
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.g.1.bc to C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
INFO: [HLS 200-100] Execute         transform -hls -tmp C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (stream_deconv_fixed.cpp:70) in function 'stream_deconv_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L_OC' (stream_deconv_fixed.cpp:85) in function 'stream_deconv_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.3' (stream_deconv_fixed.cpp:104) in function 'stream_deconv_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L_REP' (stream_deconv_fixed.cpp:46) in function '_extend_stream_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L_REP' (stream_deconv_fixed.cpp:46) in function '_extend_stream_1.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L_KW' (stream_deconv_fixed.cpp:289) in function 'stream_deconv_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L_OC' (stream_deconv_fixed.cpp:188) in function 'stream_deconv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (stream_deconv_fixed.cpp:206) in function 'stream_deconv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.3' (stream_deconv_fixed.cpp:239) in function 'stream_deconv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (stream_deconv_fixed.cpp:260) in function '_wt_kernel_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (stream_deconv_fixed.cpp:147) in function '_extend_stream_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (stream_deconv_fixed.cpp:127) in function '_wt_kernel_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (stream_deconv_fixed.cpp:72) in function 'stream_deconv_1' completely.
INFO: [XFORM 203-501] Unrolling loop 'L_IC' (stream_deconv_fixed.cpp:89) in function 'stream_deconv_1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3.1' (stream_deconv_fixed.cpp:106) in function 'stream_deconv_1' completely.
INFO: [XFORM 203-501] Unrolling loop 'L_WT' (stream_deconv_fixed.cpp:48) in function '_extend_stream_1' completely.
INFO: [XFORM 203-501] Unrolling loop 'L_WT' (stream_deconv_fixed.cpp:48) in function '_extend_stream_1.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'L_IC' (stream_deconv_fixed.cpp:291) in function 'stream_deconv_3' completely.
INFO: [XFORM 203-501] Unrolling loop 'L_KH' (stream_deconv_fixed.cpp:190) in function 'stream_deconv_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'L_KW' (stream_deconv_fixed.cpp:191) in function 'stream_deconv_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'L_IC' (stream_deconv_fixed.cpp:192) in function 'stream_deconv_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (stream_deconv_fixed.cpp:208) in function 'stream_deconv_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.3.1' (stream_deconv_fixed.cpp:241) in function 'stream_deconv_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (stream_deconv_fixed.cpp:262) in function '_wt_kernel_3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (stream_deconv_fixed.cpp:149) in function '_extend_stream_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (stream_deconv_fixed.cpp:129) in function '_wt_kernel_2' completely.
INFO: [XFORM 203-102] Partitioning array 'layer3_kernel.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_res.V.V' (stream_deconv_fixed.cpp:330) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'kernel.V.V' (stream_deconv_fixed.cpp:323) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bias.V.V' (stream_deconv_fixed.cpp:324) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mean.V.V' (stream_deconv_fixed.cpp:325) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'std.V.V' (stream_deconv_fixed.cpp:326) .
INFO: [XFORM 203-101] Partitioning array 'in_buf.V' (stream_deconv_fixed.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (stream_deconv_fixed.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (stream_deconv_fixed.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (stream_deconv_fixed.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (stream_deconv_fixed.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (stream_deconv_fixed.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_kernel.V'  in dimension 3 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'layer2_matrix.V' (stream_deconv_fixed.cpp:164) in dimension 3 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'layer2_bias.V' (stream_deconv_fixed.cpp:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_buf.V' (stream_deconv_fixed.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_buf.V' (stream_deconv_fixed.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_res.V.V' (stream_deconv_fixed.cpp:330) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.V.V' (stream_deconv_fixed.cpp:323) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias.V.V' (stream_deconv_fixed.cpp:324) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mean.V.V' (stream_deconv_fixed.cpp:325) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'std.V.V' (stream_deconv_fixed.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_multiply' into 'stream_deconv_1' (stream_deconv_fixed.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function '_divide' into 'stream_deconv_1' (stream_deconv_fixed.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function '_max' into 'stream_deconv_1' (stream_deconv_fixed.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function '_divide' into 'stream_deconv_286' (stream_deconv_fixed.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function '_max' into 'stream_deconv_286' (stream_deconv_fixed.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_multiply' into 'stream_deconv_387' (stream_deconv_fixed.cpp:293) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.0' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.1' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.10' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.11' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.12' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.13' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.14' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.15' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.2' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.3' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.4' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.5' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.6' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.7' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.8' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_kernel.V.9' should be updated in process function '_wt_kernel_282' (stream_deconv_fixed.cpp:125:31), otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'deconv' (stream_deconv_fixed.cpp:321), detected/extracted 12 process function(s):
	 'Block__proc'
	 '_extend_stream_1.1'
	 '_extend_stream_181'
	 '_extend_stream_1'
	 '_wt_kernel_282'
	 '_extend_stream_283'
	 '_extend_stream_284'
	 '_wt_kernel_385'
	 'stream_deconv_1'
	 'stream_deconv_286'
	 'Block__proc102'
	 'stream_deconv_387'.
INFO: [HLS 200-100] Command         transform returned 0; 103.272 sec.
INFO: [HLS 200-0] Presyn 2...
INFO: [HLS 200-100] Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stream_deconv_fixed.cpp:65:43) to (stream_deconv_fixed.cpp:65:36) in function 'stream_deconv_1'... converting 11 basic blocks.
INFO: [XFORM 203-602] Inlining function '_multiply' into 'stream_deconv_286' (stream_deconv_fixed.cpp:193) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'stream_deconv_387' (stream_deconv_fixed.cpp:18:37)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'stream_deconv_1' (stream_deconv_fixed.cpp:55)...19 expression(s) balanced.
INFO: [HLS 200-100] Command         transform returned 0; 8.38 sec.
INFO: [HLS 200-100] Execute         disassemble C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.2 C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.2 
INFO: [HLS 200-100] Execute           is_encrypted C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.2.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0.001 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.145 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:43 ; elapsed = 00:02:58 . Memory (MB): peak = 234.164 ; gain = 184.613
INFO: [HLS 200-0] Building ssdm...
INFO: [HLS 200-100] Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -interface-gen -deadargelim -directive-preproc -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -check-stream -norm-name -legalize -validate-dataflow -cdfg-build C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'L_KH' (stream_deconv_fixed.cpp:288:43) in function 'stream_deconv_387'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L_IW' (stream_deconv_fixed.cpp:279:43) in function 'stream_deconv_387' : 
                         more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'L_IH' (stream_deconv_fixed.cpp:278:42) in function 'stream_deconv_387'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (stream_deconv_fixed.cpp:303:20) in function 'stream_deconv_387'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L_IW' (stream_deconv_fixed.cpp:177:42) in function 'stream_deconv_286' : 
                         more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L_IH' (stream_deconv_fixed.cpp:176:41) in function 'stream_deconv_286' : 
                         the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4.2' (stream_deconv_fixed.cpp:219:21) in function 'stream_deconv_286' : 
                         more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (stream_deconv_fixed.cpp:213:20) in function 'stream_deconv_286' : 
                         more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L_OW' (stream_deconv_fixed.cpp:84:42) in function 'stream_deconv_1' : 
                         more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L_OH' (stream_deconv_fixed.cpp:77:41) in function 'stream_deconv_1' : 
                         more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (stream_deconv_fixed.cpp:259:20) in function '_wt_kernel_385'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (stream_deconv_fixed.cpp:126:21) in function '_wt_kernel_282'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (stream_deconv_fixed.cpp:125:20) in function '_wt_kernel_282'.
INFO: [HLS 200-100] Command         transform returned 0; 46.593 sec.
INFO: [HLS 200-100] Execute         disassemble C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.3 C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.3 
INFO: [HLS 200-100] Execute           is_encrypted C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.o.3.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0.001 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.101 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:30 ; elapsed = 00:03:44 . Memory (MB): peak = 330.645 ; gain = 281.094
INFO: [HLS 200-0] Finish building internal data model.
INFO: [HLS 200-100] Command       opt_and_import_c returned 0; 209.034 sec.
INFO: [HLS 200-100] Command     elaborate returned 0; 223.242 sec.
INFO: [HLS 200-100] Execute     autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'deconv' ...
INFO: [HLS 200-100] Execute       ap_set_top_model deconv 
WARNING: [SYN 201-103] Legalizing function name '_extend_stream_1.1' to 'p_extend_stream_1_1'.
WARNING: [SYN 201-103] Legalizing function name '_extend_stream_181' to 'p_extend_stream_181'.
WARNING: [SYN 201-103] Legalizing function name '_extend_stream_1' to 'p_extend_stream_1'.
WARNING: [SYN 201-103] Legalizing function name '_wt_kernel_282' to 'p_wt_kernel_282'.
WARNING: [SYN 201-103] Legalizing function name '_extend_stream_283' to 'p_extend_stream_283'.
WARNING: [SYN 201-103] Legalizing function name '_extend_stream_284' to 'p_extend_stream_284'.
WARNING: [SYN 201-103] Legalizing function name '_wt_kernel_385' to 'p_wt_kernel_385'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc102' to 'Block_proc102'.
INFO: [HLS 200-100] Command       ap_set_top_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       get_model_list deconv -filter all-wo-channel -topdown 
INFO: [HLS 200-100] Command       get_model_list returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model deconv 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model stream_deconv_387 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model Block__proc102 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model stream_deconv_286 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model stream_deconv_1 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model _wt_kernel_385 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model _extend_stream_284 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model _extend_stream_283 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model _wt_kernel_282 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model _extend_stream_1 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model _extend_stream_181 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model _extend_stream_1.1 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       get_model_list deconv -filter all-wo-channel 
INFO: [HLS 200-100] Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Model list for configure: _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv
INFO: [HLS 200-0] Configuring Module : _extend_stream_1.1 ...
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_1.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit _extend_stream_1.1 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : _extend_stream_181 ...
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_181 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit _extend_stream_181 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : _extend_stream_1 ...
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit _extend_stream_1 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : _wt_kernel_282 ...
INFO: [HLS 200-100] Execute       set_default_model _wt_kernel_282 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit _wt_kernel_282 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : _extend_stream_283 ...
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_283 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit _extend_stream_283 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : _extend_stream_284 ...
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_284 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit _extend_stream_284 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : _wt_kernel_385 ...
INFO: [HLS 200-100] Execute       set_default_model _wt_kernel_385 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit _wt_kernel_385 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : stream_deconv_1 ...
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit stream_deconv_1 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : stream_deconv_286 ...
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_286 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit stream_deconv_286 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0.001 sec.
INFO: [HLS 200-0] Configuring Module : Block__proc102 ...
INFO: [HLS 200-100] Execute       set_default_model Block__proc102 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit Block__proc102 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : stream_deconv_387 ...
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_387 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit stream_deconv_387 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : deconv ...
INFO: [HLS 200-100] Execute       set_default_model deconv 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit deconv 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Model list for preprocess: _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv
INFO: [HLS 200-0] Preprocessing Module: _extend_stream_1.1 ...
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_1.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model _extend_stream_1.1 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _extend_stream_1.1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: _extend_stream_181 ...
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_181 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model _extend_stream_181 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _extend_stream_181 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: _extend_stream_1 ...
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model _extend_stream_1 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _extend_stream_1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: _wt_kernel_282 ...
INFO: [HLS 200-100] Execute       set_default_model _wt_kernel_282 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model _wt_kernel_282 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.042 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _wt_kernel_282 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: _extend_stream_283 ...
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_283 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model _extend_stream_283 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _extend_stream_283 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: _extend_stream_284 ...
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_284 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model _extend_stream_284 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _extend_stream_284 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: _wt_kernel_385 ...
INFO: [HLS 200-100] Execute       set_default_model _wt_kernel_385 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model _wt_kernel_385 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _wt_kernel_385 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: stream_deconv_1 ...
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model stream_deconv_1 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess stream_deconv_1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: stream_deconv_286 ...
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_286 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model stream_deconv_286 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 1.387 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess stream_deconv_286 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: Block__proc102 ...
INFO: [HLS 200-100] Execute       set_default_model Block__proc102 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model Block__proc102 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess Block__proc102 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: stream_deconv_387 ...
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_387 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model stream_deconv_387 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess stream_deconv_387 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: deconv ...
INFO: [HLS 200-100] Execute       set_default_model deconv 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model deconv 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess deconv 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Model list for synthesis: _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_extend_stream_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_1.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model _extend_stream_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_RD'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'L_REP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.406 sec.
INFO: [HLS 200-111]  Elapsed time: 226.295 seconds; current allocated memory: 274.722 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1_1.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.148 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1_1.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.118 sec.
INFO: [HLS 200-0] Finish scheduling _extend_stream_1.1.
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_1.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model _extend_stream_1.1 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=_extend_stream_1.1
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.042 sec.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 275.239 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1_1.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.114 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1_1.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.151 sec.
INFO: [HLS 200-0] Finish binding _extend_stream_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_extend_stream_181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_181 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model _extend_stream_181 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_RD'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'L_REP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.446 sec.
INFO: [HLS 200-111]  Elapsed time: 0.834 seconds; current allocated memory: 276.219 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_181.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.187 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_181.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.126 sec.
INFO: [HLS 200-0] Finish scheduling _extend_stream_181.
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_181 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model _extend_stream_181 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=_extend_stream_181
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.047 sec.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 276.670 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_181.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.106 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_181.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.123 sec.
INFO: [HLS 200-0] Finish binding _extend_stream_181.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_extend_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model _extend_stream_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_RD'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'L_REP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:50).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.441 sec.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 277.635 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.178 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.131 sec.
INFO: [HLS 200-0] Finish scheduling _extend_stream_1.
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model _extend_stream_1 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=_extend_stream_1
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.045 sec.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 278.087 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.105 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.135 sec.
INFO: [HLS 200-0] Finish binding _extend_stream_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_wt_kernel_282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model _wt_kernel_282 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model _wt_kernel_282 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130) and fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130) and fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130) and fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130) and fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130) and fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130) and fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130) and fifo read on port 'kernel_i_V_V1' (stream_deconv_fixed.cpp:130).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 5.786 sec.
INFO: [HLS 200-111]  Elapsed time: 6.117 seconds; current allocated memory: 281.333 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_282.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.456 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_282.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.52 sec.
INFO: [HLS 200-0] Finish scheduling _wt_kernel_282.
INFO: [HLS 200-100] Execute       set_default_model _wt_kernel_282 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model _wt_kernel_282 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=_wt_kernel_282
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.318 sec.
INFO: [HLS 200-111]  Elapsed time: 1.425 seconds; current allocated memory: 284.030 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_282.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.498 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_282.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.596 sec.
INFO: [HLS 200-0] Finish binding _wt_kernel_282.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_extend_stream_283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_283 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model _extend_stream_283 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.385 sec.
INFO: [HLS 200-111]  Elapsed time: 1.616 seconds; current allocated memory: 285.018 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_283.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.165 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_283.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.128 sec.
INFO: [HLS 200-0] Finish scheduling _extend_stream_283.
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_283 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model _extend_stream_283 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=_extend_stream_283
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.055 sec.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 285.469 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_283.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.123 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_283.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.164 sec.
INFO: [HLS 200-0] Finish binding _extend_stream_283.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_extend_stream_284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_284 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       schedule -model _extend_stream_284 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151) and fifo write on port 'stream_o_V_V' (stream_deconv_fixed.cpp:151).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.459 sec.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 286.448 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_284.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.188 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_284.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.14 sec.
INFO: [HLS 200-0] Finish scheduling _extend_stream_284.
INFO: [HLS 200-100] Execute       set_default_model _extend_stream_284 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model _extend_stream_284 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=_extend_stream_284
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.045 sec.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 286.899 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_284.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_284.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.129 sec.
INFO: [HLS 200-0] Finish binding _extend_stream_284.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_wt_kernel_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model _wt_kernel_385 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model _wt_kernel_385 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263) and fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263) and fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263) and fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263) and fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263) and fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263) and fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263) and fifo read on port 'kernel_i_V_V2' (stream_deconv_fixed.cpp:263).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 1.043 seconds; current allocated memory: 287.498 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_385.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.146 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_385.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.089 sec.
INFO: [HLS 200-0] Finish scheduling _wt_kernel_385.
INFO: [HLS 200-100] Execute       set_default_model _wt_kernel_385 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model _wt_kernel_385 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=_wt_kernel_385
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.05 sec.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 287.902 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_385.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.079 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_385.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.099 sec.
INFO: [HLS 200-0] Finish binding _wt_kernel_385.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_deconv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       schedule -model stream_deconv_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Buf'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:73).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 33.
INFO: [SCHED 204-61] Pipelining loop 'L_OH.1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'L_OC'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90) and fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90) and fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90) and fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90) and fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90) and fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90) and fifo read on port 'kernel_0_V_V' (stream_deconv_fixed.cpp:90).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 10, Depth: 46.
INFO: [SCHED 204-61] Pipelining loop 'L_OW.2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'L_OH.3'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107) and fifo write on port 'stream_o_0_V_V' (stream_deconv_fixed.cpp:107).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.963 sec.
INFO: [HLS 200-111]  Elapsed time: 1.261 seconds; current allocated memory: 289.871 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_1.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.421 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_1.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.2 sec.
INFO: [HLS 200-0] Finish scheduling stream_deconv_1.
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model stream_deconv_1 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=stream_deconv_1
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.213 sec.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 291.004 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_1.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.349 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_1.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.221 sec.
INFO: [HLS 200-0] Finish binding stream_deconv_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_deconv_286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_286 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       schedule -model stream_deconv_286 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'L_BUF'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'L_OC'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (stream_deconv_fixed.cpp:193) of variable 'tmp_17_0_0_30_i', stream_deconv_fixed.cpp:193 on array 'layer2_matrix[0].V', stream_deconv_fixed.cpp:164 and 'load' operation ('layer2_matrix_0_V_l', stream_deconv_fixed.cpp:193) on array 'layer2_matrix[0].V', stream_deconv_fixed.cpp:164.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('layer2_kernel_V_0_lo_4', stream_deconv_fixed.cpp:188) on array 'layer2_kernel_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'layer2_kernel_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (stream_deconv_fixed.cpp:193) of variable 'tmp_17_5_4_30_i', stream_deconv_fixed.cpp:193 on array 'layer2_matrix[14].V', stream_deconv_fixed.cpp:164 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'layer2_matrix_14_V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 36, Depth: 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:209).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.2.1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.2.2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.3'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242) and fifo write on port 'stream_o_V_V4' (stream_deconv_fixed.cpp:242).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 82.155 sec.
INFO: [HLS 200-111]  Elapsed time: 82.851 seconds; current allocated memory: 301.383 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_286.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 2.097 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_286.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 2.067 sec.
INFO: [HLS 200-0] Finish scheduling stream_deconv_286.
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_286 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model stream_deconv_286 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=stream_deconv_286
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 1.881 sec.
INFO: [HLS 200-111]  Elapsed time: 6.183 seconds; current allocated memory: 312.422 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_286.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 1.883 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_286.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 2.1 sec.
INFO: [HLS 200-0] Finish binding stream_deconv_286.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model Block__proc102 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model Block__proc102 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.014 sec.
INFO: [HLS 200-111]  Elapsed time: 4.174 seconds; current allocated memory: 312.659 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/Block_proc102.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/Block_proc102.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.026 sec.
INFO: [HLS 200-0] Finish scheduling Block__proc102.
INFO: [HLS 200-100] Execute       set_default_model Block__proc102 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model Block__proc102 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=Block__proc102
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.001 sec.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 312.703 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/Block_proc102.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.015 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/Block_proc102.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.026 sec.
INFO: [HLS 200-0] Finish binding Block__proc102.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_deconv_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_387 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       schedule -model stream_deconv_387 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_BUF'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'L_KH_L_KW'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (stream_deconv_fixed.cpp:293->stream_deconv_fixed.cpp:354) of variable 'tmp_6_30_i_i_i', stream_deconv_fixed.cpp:293->stream_deconv_fixed.cpp:354 on array 'layer3_matrix.V', stream_deconv_fixed.cpp:275->stream_deconv_fixed.cpp:354 and 'load' operation ('layer3_matrix_V_load_1', stream_deconv_fixed.cpp:293->stream_deconv_fixed.cpp:354) on array 'layer3_matrix.V', stream_deconv_fixed.cpp:275->stream_deconv_fixed.cpp:354.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
WARNING: [SCHED 204-21] Estimated clock period (16.6ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('layer3_matrix_V_load_1', stream_deconv_fixed.cpp:293->stream_deconv_fixed.cpp:354) on array 'layer3_matrix.V', stream_deconv_fixed.cpp:275->stream_deconv_fixed.cpp:354 (3.25 ns)
	'add' operation ('tmp3', stream_deconv_fixed.cpp:293->stream_deconv_fixed.cpp:354) (2.14 ns)
	'add' operation ('tmp2', stream_deconv_fixed.cpp:293->stream_deconv_fixed.cpp:354) (1.98 ns)
	'add' operation ('tmp1', stream_deconv_fixed.cpp:293->stream_deconv_fixed.cpp:354) (1.98 ns)
	'add' operation ('tmp', stream_deconv_fixed.cpp:293->stream_deconv_fixed.cpp:354) (1.98 ns)
	'add' operation ('tmp_6_30_i_i_i', stream_deconv_fixed.cpp:293->stream_deconv_fixed.cpp:354) (1.98 ns)
	'store' operation (stream_deconv_fixed.cpp:293->stream_deconv_fixed.cpp:354) of variable 'tmp_6_30_i_i_i', stream_deconv_fixed.cpp:293->stream_deconv_fixed.cpp:354 on array 'layer3_matrix.V', stream_deconv_fixed.cpp:275->stream_deconv_fixed.cpp:354 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.433 sec.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 314.160 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_387.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.268 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_387.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.319 sec.
INFO: [HLS 200-0] Finish scheduling stream_deconv_387.
INFO: [HLS 200-100] Execute       set_default_model stream_deconv_387 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model stream_deconv_387 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=stream_deconv_387
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.104 sec.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 315.492 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_387.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.323 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_387.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.272 sec.
INFO: [HLS 200-0] Finish binding stream_deconv_387.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deconv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model deconv 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       schedule -model deconv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.059 sec.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 315.738 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.032 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.053 sec.
INFO: [HLS 200-0] Finish scheduling deconv.
INFO: [HLS 200-100] Execute       set_default_model deconv 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model deconv 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=deconv
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 1.539 sec.
INFO: [HLS 200-111]  Elapsed time: 1.751 seconds; current allocated memory: 316.707 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.773 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.054 sec.
INFO: [HLS 200-0] Finish binding deconv.
INFO: [HLS 200-100] Execute       get_model_list deconv -filter all-wo-channel 
INFO: [HLS 200-100] Command       get_model_list returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing for RTLGen ...
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _extend_stream_1.1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _extend_stream_181 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _extend_stream_1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _wt_kernel_282 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _extend_stream_283 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _extend_stream_284 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess _wt_kernel_385 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess stream_deconv_1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess stream_deconv_286 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess Block__proc102 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess stream_deconv_387 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess deconv 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Model list for RTL generation: _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_extend_stream_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model _extend_stream_1.1 -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_extend_stream_1_1'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.047 sec.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 318.482 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_1.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/p_extend_stream_1_1 -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.018 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_1.1 -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/p_extend_stream_1_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.011 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_1.1 -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/p_extend_stream_1_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute       gen_tb_info _extend_stream_1.1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1_1 -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.024 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_1.1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_extend_stream_1_1_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.032 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_1.1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_extend_stream_1_1_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.034 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_1.1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1_1.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.115 sec.
INFO: [HLS 200-100] Execute       db_write -model _extend_stream_1.1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1_1.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.153 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_extend_stream_181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model _extend_stream_181 -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_181.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_extend_stream_181'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.062 sec.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 320.070 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_181 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/p_extend_stream_181 -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_181 -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/p_extend_stream_181 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.013 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_181 -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/p_extend_stream_181 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.021 sec.
INFO: [HLS 200-100] Execute       gen_tb_info _extend_stream_181 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_181 -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.028 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_181 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_extend_stream_181_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.031 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_181 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_extend_stream_181_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.024 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_181 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_181.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.096 sec.
INFO: [HLS 200-100] Execute       db_write -model _extend_stream_181 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_181.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.136 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_extend_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model _extend_stream_1 -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_extend_stream_1'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.045 sec.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 321.651 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/p_extend_stream_1 -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.018 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_1 -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/p_extend_stream_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.011 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_1 -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/p_extend_stream_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute       gen_tb_info _extend_stream_1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1 -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.023 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_extend_stream_1_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.029 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_extend_stream_1_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.097 sec.
INFO: [HLS 200-100] Execute       db_write -model _extend_stream_1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.152 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_wt_kernel_282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model _wt_kernel_282 -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_282.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_wt_kernel_282'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.455 sec.
INFO: [HLS 200-111]  Elapsed time: 1.269 seconds; current allocated memory: 325.735 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       gen_rtl _wt_kernel_282 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/p_wt_kernel_282 -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.043 sec.
INFO: [HLS 200-100] Execute       gen_rtl _wt_kernel_282 -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/p_wt_kernel_282 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.022 sec.
INFO: [HLS 200-100] Execute       gen_rtl _wt_kernel_282 -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/p_wt_kernel_282 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.068 sec.
INFO: [HLS 200-100] Execute       gen_tb_info _wt_kernel_282 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_282 -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.042 sec.
INFO: [HLS 200-100] Execute       report -model _wt_kernel_282 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_wt_kernel_282_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.048 sec.
INFO: [HLS 200-100] Execute       report -model _wt_kernel_282 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_wt_kernel_282_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.041 sec.
INFO: [HLS 200-100] Execute       report -model _wt_kernel_282 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_282.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.493 sec.
INFO: [HLS 200-100] Execute       db_write -model _wt_kernel_282 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_282.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.704 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_extend_stream_283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model _extend_stream_283 -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_283.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_extend_stream_283'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.059 sec.
INFO: [HLS 200-111]  Elapsed time: 3.771 seconds; current allocated memory: 327.772 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_283 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/p_extend_stream_283 -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.023 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_283 -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/p_extend_stream_283 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.015 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_283 -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/p_extend_stream_283 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.027 sec.
INFO: [HLS 200-100] Execute       gen_tb_info _extend_stream_283 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_283 -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.024 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_283 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_extend_stream_283_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.034 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_283 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_extend_stream_283_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.027 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_283 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_283.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.138 sec.
INFO: [HLS 200-100] Execute       db_write -model _extend_stream_283 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_283.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.183 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_extend_stream_284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model _extend_stream_284 -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_284.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_extend_stream_284'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.075 sec.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 329.273 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_284 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/p_extend_stream_284 -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.021 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_284 -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/p_extend_stream_284 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.012 sec.
INFO: [HLS 200-100] Execute       gen_rtl _extend_stream_284 -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/p_extend_stream_284 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.023 sec.
INFO: [HLS 200-100] Execute       gen_tb_info _extend_stream_284 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_284 -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_284 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_extend_stream_284_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_284 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_extend_stream_284_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.019 sec.
INFO: [HLS 200-100] Execute       report -model _extend_stream_284 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_284.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.1 sec.
INFO: [HLS 200-100] Execute       db_write -model _extend_stream_284 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_284.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.152 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_wt_kernel_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model _wt_kernel_385 -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_385.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_wt_kernel_385'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.068 sec.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 330.719 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl _wt_kernel_385 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/p_wt_kernel_385 -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.021 sec.
INFO: [HLS 200-100] Execute       gen_rtl _wt_kernel_385 -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/p_wt_kernel_385 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.013 sec.
INFO: [HLS 200-100] Execute       gen_rtl _wt_kernel_385 -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/p_wt_kernel_385 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute       gen_tb_info _wt_kernel_385 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_385 -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute       report -model _wt_kernel_385 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_wt_kernel_385_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.021 sec.
INFO: [HLS 200-100] Execute       report -model _wt_kernel_385 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/p_wt_kernel_385_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute       report -model _wt_kernel_385 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_385.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.112 sec.
INFO: [HLS 200-100] Execute       db_write -model _wt_kernel_385 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_385.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.13 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_deconv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model stream_deconv_1 -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'deconv_sdiv_30ns_18s_30_34' to 'deconv_sdiv_30ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_mul_mul_18s_18s_30_1' to 'deconv_mul_mul_18cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'deconv_mul_mul_18cud': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'deconv_sdiv_30ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_deconv_1'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.164 sec.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 334.642 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl stream_deconv_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/stream_deconv_1 -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.027 sec.
INFO: [HLS 200-100] Execute       gen_rtl stream_deconv_1 -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/stream_deconv_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.017 sec.
INFO: [HLS 200-100] Execute       gen_rtl stream_deconv_1 -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/stream_deconv_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.034 sec.
INFO: [HLS 200-100] Execute       gen_tb_info stream_deconv_1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_1 -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.056 sec.
INFO: [HLS 200-100] Execute       report -model stream_deconv_1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/stream_deconv_1_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.055 sec.
INFO: [HLS 200-100] Execute       report -model stream_deconv_1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/stream_deconv_1_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.053 sec.
INFO: [HLS 200-100] Execute       report -model stream_deconv_1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_1.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.349 sec.
INFO: [HLS 200-100] Execute       db_write -model stream_deconv_1 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_1.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.295 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_deconv_286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model stream_deconv_286 -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_286.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_0_V' to 'stream_deconv_286dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_1_V' to 'stream_deconv_286eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_2_V' to 'stream_deconv_286fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_3_V' to 'stream_deconv_286g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_4_V' to 'stream_deconv_286hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_5_V' to 'stream_deconv_286ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_6_V' to 'stream_deconv_286jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_7_V' to 'stream_deconv_286kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_8_V' to 'stream_deconv_286lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_9_V' to 'stream_deconv_286mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_10_V' to 'stream_deconv_286ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_11_V' to 'stream_deconv_286ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_12_V' to 'stream_deconv_286pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_13_V' to 'stream_deconv_286qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_14_V' to 'stream_deconv_286rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stream_deconv_286_layer2_matrix_15_V' to 'stream_deconv_286sc4' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'deconv_sdiv_30ns_bkb' is changed to 'deconv_sdiv_30ns_bkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'deconv_mul_mul_18cud' is changed to 'deconv_mul_mul_18cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'deconv_mul_mul_18cud': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'deconv_mux_164_18_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'deconv_mux_325_18_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'deconv_sdiv_30ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_deconv_286'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 1.291 sec.
INFO: [HLS 200-111]  Elapsed time: 2.904 seconds; current allocated memory: 346.533 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl stream_deconv_286 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/stream_deconv_286 -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.105 sec.
INFO: [HLS 200-100] Execute       gen_rtl stream_deconv_286 -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/stream_deconv_286 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.048 sec.
INFO: [HLS 200-100] Execute       gen_rtl stream_deconv_286 -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/stream_deconv_286 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.132 sec.
INFO: [HLS 200-100] Execute       gen_tb_info stream_deconv_286 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_286 -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.167 sec.
INFO: [HLS 200-100] Execute       report -model stream_deconv_286 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/stream_deconv_286_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.186 sec.
INFO: [HLS 200-100] Execute       report -model stream_deconv_286 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/stream_deconv_286_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.154 sec.
INFO: [HLS 200-100] Execute       report -model stream_deconv_286 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_286.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 2.119 sec.
INFO: [HLS 200-100] Execute       db_write -model stream_deconv_286 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_286.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 2.447 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model Block__proc102 -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/Block_proc102.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc102'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.011 sec.
INFO: [HLS 200-111]  Elapsed time: 12.427 seconds; current allocated memory: 349.961 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl Block__proc102 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/Block_proc102 -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       gen_rtl Block__proc102 -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/Block_proc102 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       gen_rtl Block__proc102 -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/Block_proc102 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_tb_info Block__proc102 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/Block_proc102 -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       report -model Block__proc102 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/Block_proc102_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       report -model Block__proc102 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/Block_proc102_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model Block__proc102 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/Block_proc102.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.022 sec.
INFO: [HLS 200-100] Execute       db_write -model Block__proc102 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/Block_proc102.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.118 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_deconv_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model stream_deconv_387 -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_387.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'stream_deconv_387_layer3_matrix_V' to 'stream_deconv_387tde' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'deconv_mul_mul_18cud' is changed to 'deconv_mul_mul_18cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'deconv_mul_mul_18cud': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_deconv_387'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 352.587 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl stream_deconv_387 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/stream_deconv_387 -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.031 sec.
INFO: [HLS 200-100] Execute       gen_rtl stream_deconv_387 -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/stream_deconv_387 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.016 sec.
INFO: [HLS 200-100] Execute       gen_rtl stream_deconv_387 -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/stream_deconv_387 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.031 sec.
INFO: [HLS 200-100] Execute       gen_tb_info stream_deconv_387 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_387 -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.068 sec.
INFO: [HLS 200-100] Execute       report -model stream_deconv_387 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/stream_deconv_387_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.068 sec.
INFO: [HLS 200-100] Execute       report -model stream_deconv_387 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/stream_deconv_387_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.067 sec.
INFO: [HLS 200-100] Execute       report -model stream_deconv_387 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_387.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.385 sec.
INFO: [HLS 200-100] Execute       db_write -model stream_deconv_387 -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_387.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.448 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deconv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model deconv -vendor xilinx -mg_file C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/param_I_h_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/param_I_w_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/param_I_c_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/param_O_h_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/param_O_w_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/param_O_c_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/param_K_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/param_S_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/param_P_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/param_norm_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/param_sig_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/stream_i_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/kernel_0_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/kernel_1_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/kernel_2_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/bias_0_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/bias_1_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/bias_2_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/mean_0_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/mean_1_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/std_0_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/std_1_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv/stream_o_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'deconv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_0' to 'deconv_layer2_kerudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_1' to 'deconv_layer2_kervdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_10' to 'deconv_layer2_kerwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_11' to 'deconv_layer2_kerxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_12' to 'deconv_layer2_keryd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_13' to 'deconv_layer2_kerzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_14' to 'deconv_layer2_kerAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_15' to 'deconv_layer2_kerBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_2' to 'deconv_layer2_kerCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_3' to 'deconv_layer2_kerDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_4' to 'deconv_layer2_kerEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_5' to 'deconv_layer2_kerFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_6' to 'deconv_layer2_kerGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_7' to 'deconv_layer2_kerHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_8' to 'deconv_layer2_kerIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer2_kernel_V_9' to 'deconv_layer2_kerJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_0' to 'deconv_layer3_kerKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_1' to 'deconv_layer3_kerLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_10' to 'deconv_layer3_kerMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_11' to 'deconv_layer3_kerNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_12' to 'deconv_layer3_kerOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_13' to 'deconv_layer3_kerPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_14' to 'deconv_layer3_kerQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_15' to 'deconv_layer3_kerRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_16' to 'deconv_layer3_kerShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_17' to 'deconv_layer3_kerThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_18' to 'deconv_layer3_kerUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_19' to 'deconv_layer3_kerVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_2' to 'deconv_layer3_kerWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_20' to 'deconv_layer3_kerXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_21' to 'deconv_layer3_kerYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_22' to 'deconv_layer3_kerZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_23' to 'deconv_layer3_ker0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_24' to 'deconv_layer3_ker1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_25' to 'deconv_layer3_ker2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_26' to 'deconv_layer3_ker3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_27' to 'deconv_layer3_ker4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_28' to 'deconv_layer3_ker5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_29' to 'deconv_layer3_ker6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_3' to 'deconv_layer3_ker7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_30' to 'deconv_layer3_ker8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_31' to 'deconv_layer3_ker9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_4' to 'deconv_layer3_kerbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_5' to 'deconv_layer3_kerbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_6' to 'deconv_layer3_kerbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_7' to 'deconv_layer3_kerbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_8' to 'deconv_layer3_kerbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'deconv_layer3_kernel_V_9' to 'deconv_layer3_kerbfk' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'deconv/param_I_h_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_h_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_h_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_h_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_h_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_w_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_w_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_w_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_w_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_w_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_c_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_c_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_c_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_c_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_I_c_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_h_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_h_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_h_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_h_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_h_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_w_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_w_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_w_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_w_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_w_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_c_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_c_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_c_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_c_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_O_c_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_K_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_K_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_K_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_K_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_K_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_S_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_S_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_S_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_S_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_S_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_P_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_P_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_P_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_P_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_P_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_norm_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_norm_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_norm_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_norm_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_norm_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_sig_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_sig_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_sig_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_sig_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'deconv/param_sig_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'deconv'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 1.381 sec.
INFO: [HLS 200-111]  Elapsed time: 3.606 seconds; current allocated memory: 359.141 MB.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl deconv -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/systemc/deconv -synmodules _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.026 sec.
INFO: [HLS 200-100] Execute       gen_rtl deconv -istop -style xilinx -f -lang vhdl -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/vhdl/deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.23 sec.
INFO: [HLS 200-100] Execute       gen_rtl deconv -istop -style xilinx -f -lang vlog -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/verilog/deconv 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.153 sec.
INFO: [HLS 200-100] Execute       export_constraint_db -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.constraint.tcl -f -tool general 
INFO: [HLS 200-100] Command       export_constraint_db returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       report -model deconv -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.design.xml -verbose -f -dv 
INFO: [HLS 200-100] Command       report returned 0; 1.002 sec.
INFO: [HLS 200-100] Execute       report -model deconv -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.sdaccel.xml -verbose -f -sdaccel 
INFO: [HLS 200-100] Command       report returned 0; 0.239 sec.
INFO: [HLS 200-100] Execute       gen_tb_info deconv -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv -p C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute       report -model deconv -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/deconv_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.099 sec.
INFO: [HLS 200-100] Execute       report -model deconv -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/syn/report/deconv_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.083 sec.
INFO: [HLS 200-100] Execute       report -model deconv -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.919 sec.
INFO: [HLS 200-100] Execute       db_write -model deconv -o C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.29 sec.
INFO: [HLS 200-100] Execute       sc_get_clocks deconv 
INFO: [HLS 200-100] Command       sc_get_clocks returned 0; 0 sec.
INFO: [HLS 200-100] Execute       sc_get_portdomain deconv 
INFO: [HLS 200-100] Command       sc_get_portdomain returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL component generation: _extend_stream_1.1 _extend_stream_181 _extend_stream_1 _wt_kernel_282 _extend_stream_283 _extend_stream_284 _wt_kernel_385 stream_deconv_1 stream_deconv_286 Block__proc102 stream_deconv_387 deconv
INFO: [HLS 200-0] Handling components in module [p_extend_stream_1_1] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1_1.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [p_extend_stream_181] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_181.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [p_extend_stream_1] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [p_wt_kernel_282] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_282.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [p_extend_stream_283] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_283.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [p_extend_stream_284] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_284.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [p_wt_kernel_385] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_385.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [stream_deconv_1] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_1.compgen.tcl 
INFO: [HLS 200-0] Found component deconv_sdiv_30ns_bkb.
INFO: [HLS 200-0] Append model deconv_sdiv_30ns_bkb
INFO: [HLS 200-0] Found component deconv_mul_mul_18cud.
INFO: [HLS 200-0] Append model deconv_mul_mul_18cud
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [stream_deconv_286] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_286.compgen.tcl 
INFO: [HLS 200-0] Found component deconv_mux_164_18_1.
INFO: [HLS 200-0] Append model deconv_mux_164_18_1
INFO: [HLS 200-0] Found component deconv_mux_325_18_1.
INFO: [HLS 200-0] Append model deconv_mux_325_18_1
INFO: [HLS 200-0] Found component stream_deconv_286dEe.
INFO: [HLS 200-0] Append model stream_deconv_286dEe
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [Block_proc102] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/Block_proc102.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.004 sec.
INFO: [HLS 200-0] Handling components in module [stream_deconv_387] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_387.compgen.tcl 
INFO: [HLS 200-0] Found component stream_deconv_387tde.
INFO: [HLS 200-0] Append model stream_deconv_387tde
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [deconv] ... 
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.compgen.tcl 
INFO: [HLS 200-0] Found component fifo_w18_d1_A.
INFO: [HLS 200-0] Append model fifo_w18_d1_A
INFO: [HLS 200-0] Found component fifo_w18_d1_A.
INFO: [HLS 200-0] Append model fifo_w18_d1_A
INFO: [HLS 200-0] Found component fifo_w18_d1_A.
INFO: [HLS 200-0] Append model fifo_w18_d1_A
INFO: [HLS 200-0] Found component fifo_w18_d1_A.
INFO: [HLS 200-0] Append model fifo_w18_d1_A
INFO: [HLS 200-0] Found component fifo_w18_d1_A.
INFO: [HLS 200-0] Append model fifo_w18_d1_A
INFO: [HLS 200-0] Found component fifo_w18_d1_A.
INFO: [HLS 200-0] Append model fifo_w18_d1_A
INFO: [HLS 200-0] Found component fifo_w18_d1_A.
INFO: [HLS 200-0] Append model fifo_w18_d1_A
INFO: [HLS 200-0] Found component fifo_w18_d3_A.
INFO: [HLS 200-0] Append model fifo_w18_d3_A
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Append model p_extend_stream_1_1
INFO: [HLS 200-0] Append model p_extend_stream_181
INFO: [HLS 200-0] Append model p_extend_stream_1
INFO: [HLS 200-0] Append model p_wt_kernel_282
INFO: [HLS 200-0] Append model p_extend_stream_283
INFO: [HLS 200-0] Append model p_extend_stream_284
INFO: [HLS 200-0] Append model p_wt_kernel_385
INFO: [HLS 200-0] Append model stream_deconv_1
INFO: [HLS 200-0] Append model stream_deconv_286
INFO: [HLS 200-0] Append model Block_proc102
INFO: [HLS 200-0] Append model stream_deconv_387
INFO: [HLS 200-0] Append model deconv
INFO: [HLS 200-0] Generating RTL model list ...
INFO: [HLS 200-0] All models in this session: deconv_sdiv_30ns_bkb deconv_mul_mul_18cud deconv_mux_164_18_1 deconv_mux_325_18_1 stream_deconv_286dEe stream_deconv_387tde fifo_w18_d1_A fifo_w18_d1_A fifo_w18_d1_A fifo_w18_d1_A fifo_w18_d1_A fifo_w18_d1_A fifo_w18_d1_A fifo_w18_d3_A p_extend_stream_1_1 p_extend_stream_181 p_extend_stream_1 p_wt_kernel_282 p_extend_stream_283 p_extend_stream_284 p_wt_kernel_385 stream_deconv_1 stream_deconv_286 Block_proc102 stream_deconv_387 deconv
INFO: [HLS 200-0] To file: write model deconv_sdiv_30ns_bkb
INFO: [HLS 200-0] To file: write model deconv_mul_mul_18cud
INFO: [HLS 200-0] To file: write model deconv_mux_164_18_1
INFO: [HLS 200-0] To file: write model deconv_mux_325_18_1
INFO: [HLS 200-0] To file: write model stream_deconv_286dEe
INFO: [HLS 200-0] To file: write model stream_deconv_387tde
INFO: [HLS 200-0] To file: write model fifo_w18_d1_A
INFO: [HLS 200-0] To file: write model fifo_w18_d1_A
INFO: [HLS 200-0] To file: write model fifo_w18_d1_A
INFO: [HLS 200-0] To file: write model fifo_w18_d1_A
INFO: [HLS 200-0] To file: write model fifo_w18_d1_A
INFO: [HLS 200-0] To file: write model fifo_w18_d1_A
INFO: [HLS 200-0] To file: write model fifo_w18_d1_A
INFO: [HLS 200-0] To file: write model fifo_w18_d3_A
INFO: [HLS 200-0] To file: write model p_extend_stream_1_1
INFO: [HLS 200-0] To file: write model p_extend_stream_181
INFO: [HLS 200-0] To file: write model p_extend_stream_1
INFO: [HLS 200-0] To file: write model p_wt_kernel_282
INFO: [HLS 200-0] To file: write model p_extend_stream_283
INFO: [HLS 200-0] To file: write model p_extend_stream_284
INFO: [HLS 200-0] To file: write model p_wt_kernel_385
INFO: [HLS 200-0] To file: write model stream_deconv_1
INFO: [HLS 200-0] To file: write model stream_deconv_286
INFO: [HLS 200-0] To file: write model Block_proc102
INFO: [HLS 200-0] To file: write model stream_deconv_387
INFO: [HLS 200-0] To file: write model deconv
INFO: [HLS 200-0] Finished generating RTL model list.


INFO: [HLS 200-0] RTL Generation done.
INFO: [HLS 200-0] CAS Generation done.
INFO: [HLS 200-0] CBC Generation done.
INFO: [HLS 200-100] Execute       export_ssdm C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/a.export.ll 
INFO: [HLS 200-100] Command       export_ssdm returned 0; 0.018 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute               source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute               source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.013 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.023 sec.
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.014 sec.
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.111 sec.
INFO: [HLS 200-100] Execute             source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.191 sec.
INFO: [HLS 200-100] Execute           source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.198 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.2 sec.
INFO: [HLS 200-100] Execute       source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute         source C:/Xilinx/SDx/2017.1/Vivado_HLS/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1_1.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_181.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_1.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_282.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_283.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_extend_stream_284.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/p_wt_kernel_385.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_1.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'deconv_sdiv_30ns_bkb_div'
INFO: [HLS 200-100] Command       ap_source returned 0; 0.138 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_286.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'stream_deconv_286dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.081 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/Block_proc102.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/stream_deconv_387.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'stream_deconv_387tde_ram (RAM)' using block RAMs.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.038 sec.
INFO: [HLS 200-100] Execute       source C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn_stream_ver/deconv_fixed/stream_deconv_fixed/solution1/.autopilot/db/deconv.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'deconv_layer2_kerudo_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'deconv_layer3_kerKfY_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d3_A' using Shift Registers.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.441 sec.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:44 ; elapsed = 00:06:16 . Memory (MB): peak = 525.160 ; gain = 475.609
INFO: [SYSC 207-301] Generating SystemC RTL for deconv.
INFO: [VHDL 208-304] Generating VHDL RTL for deconv.
INFO: [VLOG 209-307] Generating Verilog RTL for deconv.
INFO: [HLS 200-100] Command     autosyn returned 0; 152.086 sec.
INFO: [HLS 200-100] Command   csynth_design returned 0; 375.33 sec.
INFO: [HLS 200-100] Command ap_source returned 0; 375.754 sec.
INFO: [HLS 200-100] Execute cleanup_all 
INFO: [HLS 200-100] Command cleanup_all returned 0; 0.15 sec.
