Simulator report for Final_Project
Fri Jun 09 11:56:44 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 162 nodes    ;
; Simulation Coverage         ;      81.25 % ;
; Total Number of Transitions ; 814          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      81.25 % ;
; Total nodes checked                                 ; 162          ;
; Total output ports checked                          ; 160          ;
; Total output ports with complete 1/0-value coverage ; 130          ;
; Total output ports with no 1/0-value coverage       ; 26           ;
; Total output ports with no 1-value coverage         ; 28           ;
; Total output ports with no 0-value coverage         ; 28           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; Node Name                                                                          ; Output Port Name                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; |Final_Project|play1[0]                                                            ; |Final_Project|play1[0]                                                            ; out              ;
; |Final_Project|play1[1]                                                            ; |Final_Project|play1[1]                                                            ; out              ;
; |Final_Project|play2[0]                                                            ; |Final_Project|play2[0]                                                            ; out              ;
; |Final_Project|play2[1]                                                            ; |Final_Project|play2[1]                                                            ; out              ;
; |Final_Project|play2[2]                                                            ; |Final_Project|play2[2]                                                            ; out              ;
; |Final_Project|button0                                                             ; |Final_Project|button0                                                             ; out              ;
; |Final_Project|rsf_led1                                                            ; |Final_Project|rsf_led1                                                            ; pin_out          ;
; |Final_Project|smcount                                                             ; |Final_Project|smcount                                                             ; pin_out          ;
; |Final_Project|winflag                                                             ; |Final_Project|winflag                                                             ; pin_out          ;
; |Final_Project|RSF_1:u1|\p1:winflag1                                               ; |Final_Project|RSF_1:u1|\p1:winflag1                                               ; regout           ;
; |Final_Project|RSF_1:u1|smcount                                                    ; |Final_Project|RSF_1:u1|smcount                                                    ; regout           ;
; |Final_Project|RSF_1:u1|rsf_check1~0                                               ; |Final_Project|RSF_1:u1|rsf_check1~0                                               ; out              ;
; |Final_Project|RSF_1:u1|\p1:led1                                                   ; |Final_Project|RSF_1:u1|\p1:led1                                                   ; regout           ;
; |Final_Project|RSF_1:u1|Equal0~0                                                   ; |Final_Project|RSF_1:u1|Equal0~0                                                   ; out0             ;
; |Final_Project|RSF_1:u1|Equal0~1                                                   ; |Final_Project|RSF_1:u1|Equal0~1                                                   ; out0             ;
; |Final_Project|RSF_1:u1|Equal0~2                                                   ; |Final_Project|RSF_1:u1|Equal0~2                                                   ; out0             ;
; |Final_Project|RSF_1:u1|Equal0~3                                                   ; |Final_Project|RSF_1:u1|Equal0~3                                                   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~0                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~0                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~1                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~1                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~2                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~2                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~3                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~3                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~4                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~4                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~5                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~5                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                   ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; Node Name                                                                          ; Output Port Name                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; |Final_Project|play1[2]                                                            ; |Final_Project|play1[2]                                                            ; out              ;
; |Final_Project|rsf_led2                                                            ; |Final_Project|rsf_led2                                                            ; pin_out          ;
; |Final_Project|winner                                                              ; |Final_Project|winner                                                              ; pin_out          ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                   ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; Node Name                                                                          ; Output Port Name                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; |Final_Project|rsf_led2                                                            ; |Final_Project|rsf_led2                                                            ; pin_out          ;
; |Final_Project|winner                                                              ; |Final_Project|winner                                                              ; pin_out          ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~6                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux4|mux_5oc:auto_generated|_~6                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; |Final_Project|RSF_1:u1|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |Final_Project|RSF_1:u1|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |Final_Project|RSF_1:u1|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 09 11:56:44 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project
Info: Using vector source file "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      81.25 %
Info: Number of transitions in simulation is 814
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Fri Jun 09 11:56:44 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


