$date
	Mon Jun  1 16:27:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module BancoPruebasDemuxL1 $end
$var wire 8 # dataout0_EstructL1 [7:0] $end
$var wire 8 $ dataout1_EstructL1 [7:0] $end
$var wire 8 % dataout2_EstructL1 [7:0] $end
$var wire 8 & dataout3_EstructL1 [7:0] $end
$var wire 1 ' validout_Estruct0 $end
$var wire 1 ( validout_Estruct1 $end
$var wire 1 ) validout_Estruct2 $end
$var wire 1 * validout_Estruct3 $end
$var wire 1 + validout3 $end
$var wire 1 , validout2 $end
$var wire 1 - validout1 $end
$var wire 1 . validout0 $end
$var wire 1 / valid2 $end
$var wire 1 0 valid1 $end
$var wire 1 1 reset_L $end
$var wire 8 2 dataout3_demuxL1 [7:0] $end
$var wire 8 3 dataout2_demuxL1 [7:0] $end
$var wire 8 4 dataout1_demuxL1 [7:0] $end
$var wire 8 5 dataout0_demuxL1 [7:0] $end
$var wire 8 6 data_in1_demuxL1 [7:0] $end
$var wire 8 7 data_in0_demuxL1 [7:0] $end
$var wire 1 8 clk_4f $end
$var wire 1 9 clk_2f $end
$var wire 1 : clk $end
$scope module inst $end
$var wire 1 + validout3 $end
$var wire 1 , validout2 $end
$var wire 1 - validout1 $end
$var wire 1 . validout0 $end
$var wire 1 / valid2 $end
$var wire 1 0 valid1 $end
$var wire 1 1 reset_L $end
$var wire 8 ; dataout3_demuxL1 [7:0] $end
$var wire 8 < dataout2_demuxL1 [7:0] $end
$var wire 8 = dataout1_demuxL1 [7:0] $end
$var wire 8 > dataout0_demuxL1 [7:0] $end
$var wire 8 ? data_in1_demuxL1 [7:0] $end
$var wire 8 @ data_in0_demuxL1 [7:0] $end
$var wire 1 9 clk_2f $end
$scope module demux1a2_8bitdosL2 $end
$var wire 1 + validout1 $end
$var wire 1 , validout0 $end
$var wire 1 / valid $end
$var wire 1 A temp1 $end
$var wire 1 B temp0 $end
$var wire 1 1 reset_L $end
$var wire 8 C dataout_demux1a2dosbits1 [7:0] $end
$var wire 8 D dataout_demux1a2dosbits0 [7:0] $end
$var wire 8 E data_in [7:0] $end
$var wire 1 9 clk_2f $end
$scope module demux1a2ochobits_dos $end
$var wire 4 F data_in [3:0] $end
$var wire 1 / valid $end
$var wire 1 1 reset_L $end
$var wire 1 9 clk_2f $end
$var reg 1 G bandera $end
$var reg 4 H data_reg0 [3:0] $end
$var reg 4 I data_reg1 [3:0] $end
$var reg 4 J dataout_demux1a2cuatrobits0 [3:0] $end
$var reg 4 K dataout_demux1a2cuatrobits1 [3:0] $end
$var reg 1 L selector $end
$var reg 1 M valid0 $end
$var reg 1 N valid1 $end
$var reg 1 B validout0 $end
$var reg 1 A validout1 $end
$upscope $end
$scope module demux1a2ochobits_uno $end
$var wire 4 O data_in [3:0] $end
$var wire 1 / valid $end
$var wire 1 1 reset_L $end
$var wire 1 9 clk_2f $end
$var reg 1 P bandera $end
$var reg 4 Q data_reg0 [3:0] $end
$var reg 4 R data_reg1 [3:0] $end
$var reg 4 S dataout_demux1a2cuatrobits0 [3:0] $end
$var reg 4 T dataout_demux1a2cuatrobits1 [3:0] $end
$var reg 1 U selector $end
$var reg 1 V valid0 $end
$var reg 1 W valid1 $end
$var reg 1 , validout0 $end
$var reg 1 + validout1 $end
$upscope $end
$upscope $end
$scope module demux1a2_8bitunoL2 $end
$var wire 1 - validout1 $end
$var wire 1 . validout0 $end
$var wire 1 0 valid $end
$var wire 1 X temp1 $end
$var wire 1 Y temp0 $end
$var wire 1 1 reset_L $end
$var wire 8 Z dataout_demux1a2dosbits1 [7:0] $end
$var wire 8 [ dataout_demux1a2dosbits0 [7:0] $end
$var wire 8 \ data_in [7:0] $end
$var wire 1 9 clk_2f $end
$scope module demux1a2ochobits_dos $end
$var wire 4 ] data_in [3:0] $end
$var wire 1 0 valid $end
$var wire 1 1 reset_L $end
$var wire 1 9 clk_2f $end
$var reg 1 ^ bandera $end
$var reg 4 _ data_reg0 [3:0] $end
$var reg 4 ` data_reg1 [3:0] $end
$var reg 4 a dataout_demux1a2cuatrobits0 [3:0] $end
$var reg 4 b dataout_demux1a2cuatrobits1 [3:0] $end
$var reg 1 c selector $end
$var reg 1 d valid0 $end
$var reg 1 e valid1 $end
$var reg 1 Y validout0 $end
$var reg 1 X validout1 $end
$upscope $end
$scope module demux1a2ochobits_uno $end
$var wire 4 f data_in [3:0] $end
$var wire 1 0 valid $end
$var wire 1 1 reset_L $end
$var wire 1 9 clk_2f $end
$var reg 1 g bandera $end
$var reg 4 h data_reg0 [3:0] $end
$var reg 4 i data_reg1 [3:0] $end
$var reg 4 j dataout_demux1a2cuatrobits0 [3:0] $end
$var reg 4 k dataout_demux1a2cuatrobits1 [3:0] $end
$var reg 1 l selector $end
$var reg 1 m valid0 $end
$var reg 1 n valid1 $end
$var reg 1 . validout0 $end
$var reg 1 - validout1 $end
$upscope $end
$upscope $end
$upscope $end
$scope module prueba $end
$var wire 8 o dataout0_EstructL1 [7:0] $end
$var wire 8 p dataout0_demuxL1 [7:0] $end
$var wire 8 q dataout1_EstructL1 [7:0] $end
$var wire 8 r dataout1_demuxL1 [7:0] $end
$var wire 8 s dataout2_EstructL1 [7:0] $end
$var wire 8 t dataout2_demuxL1 [7:0] $end
$var wire 8 u dataout3_EstructL1 [7:0] $end
$var wire 8 v dataout3_demuxL1 [7:0] $end
$var wire 1 . validout0 $end
$var wire 1 - validout1 $end
$var wire 1 , validout2 $end
$var wire 1 + validout3 $end
$var wire 1 ' validout_Estruct0 $end
$var wire 1 ( validout_Estruct1 $end
$var wire 1 ) validout_Estruct2 $end
$var wire 1 * validout_Estruct3 $end
$var reg 1 : clk $end
$var reg 1 9 clk_2f $end
$var reg 1 8 clk_4f $end
$var reg 8 w data_in0_demuxL1 [7:0] $end
$var reg 8 x data_in1_demuxL1 [7:0] $end
$var reg 1 1 reset_L $end
$var reg 1 0 valid1 $end
$var reg 1 / valid2 $end
$upscope $end
$upscope $end
$scope module DFF $end
$var wire 1 y C $end
$var wire 1 z D $end
$var reg 1 { Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 | C $end
$var wire 1 } D $end
$var wire 1 ~ R $end
$var wire 1 !" S $end
$var reg 1 "" Q $end
$upscope $end
$scope module NAND $end
$var wire 1 #" A $end
$var wire 1 $" B $end
$var wire 1 %" Y $end
$upscope $end
$scope module NOR $end
$var wire 1 &" A $end
$var wire 1 '" B $end
$var wire 1 (" Y $end
$upscope $end
$scope module NOT $end
$var wire 1 )" A $end
$var wire 1 *" Y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z*"
z)"
x("
z'"
z&"
x%"
z$"
z#"
x""
z!"
z~
z}
z|
x{
zz
zy
b0 x
b0 w
b0 v
bz u
b0 t
bz s
b0 r
bz q
b0 p
bz o
0n
0m
0l
b0 k
b0 j
b0 i
b0 h
1g
b0 f
0e
0d
0c
b0 b
b0 a
b0 `
b0 _
1^
b0 ]
b0 \
b0 [
b0 Z
0Y
0X
0W
0V
0U
b0 T
b0 S
b0 R
b0 Q
1P
b0 O
0N
0M
0L
b0 K
b0 J
b0 I
b0 H
1G
b0 F
b0 E
b0 D
b0 C
0B
0A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
0:
19
18
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
01
10
1/
0.
0-
0,
0+
z*
z)
z(
z'
bz &
bz %
bz $
bz #
z"
z!
$end
#75
08
#150
18
09
#225
08
#300
0G
1B
0P
1,
0^
1Y
0g
1.
11
18
19
1:
#375
08
#450
18
09
#525
08
#600
1-
0g
0.
1X
b10000 4
b10000 =
b10000 Z
b10000 r
b1 b
0^
0Y
1+
b1000 2
b1000 ;
b1000 C
b1000 v
b1000 T
0P
0,
1A
0G
0B
b1000 O
b1 ]
1m
1l
1d
1c
1V
1U
1M
1L
b1000 6
b1000 ?
b1000 E
b1000 x
b10000 7
b10000 @
b10000 \
b10000 w
18
19
0:
#675
08
#750
18
09
#825
08
#900
b1 J
b1111 j
b1 F
b1 O
b1111 f
1B
0G
0A
1,
b10001 3
b10001 <
b10001 D
b10001 t
b1 S
0P
0+
b1000 2
b1000 ;
b1000 C
b1000 v
b1000 T
1Y
b11111 5
b11111 >
b11111 [
b11111 p
b1 a
0^
0X
b10000 4
b10000 =
b10000 Z
b10000 r
b1 b
1.
0g
0-
b10001 6
b10001 ?
b10001 E
b10001 x
b11111 7
b11111 @
b11111 \
b11111 w
1N
0M
0L
1W
0V
b1000 R
0U
1e
0d
b1 `
0c
1n
0m
0l
18
19
1:
#975
08
#1050
18
09
#1125
08
#1200
1-
b11 k
0g
0.
b1111 j
1X
0^
0Y
b100011 4
b100011 =
b100011 Z
b100011 r
b10 b
b11111 5
b11111 >
b11111 [
b11111 p
b1 a
1+
0P
0,
b1001 2
b1001 ;
b1001 C
b1001 v
b1001 T
b1 S
1A
0G
0B
b10001 3
b10001 <
b10001 D
b10001 t
b1 J
b0 F
b1001 O
b10 ]
b11 f
0n
1m
b1111 h
1l
0e
1d
b1 _
1c
0W
1V
b1 Q
1U
0N
1M
b1 H
1L
b1001 6
b1001 ?
b1001 E
b1001 x
b100011 7
b100011 @
b100011 \
b100011 w
18
19
0:
#1275
08
#1350
18
09
#1425
08
#1500
b1101 f
1B
0G
0A
b0 J
1,
0P
0+
b1001 2
b1001 ;
b1001 C
b1001 v
b1001 T
b1001 3
b1001 <
b1001 D
b1001 t
b1001 S
1Y
0^
0X
b10 b
b10 a
1.
0g
0-
b100011 4
b100011 =
b100011 Z
b100011 r
b11 k
b101101 5
b101101 >
b101101 [
b101101 p
b1101 j
b101101 7
b101101 @
b101101 \
b101101 w
1N
0M
0L
1W
0V
b1001 R
0U
1e
0d
b10 `
0c
1n
0m
b11 i
0l
18
19
1:
#1575
08
#1650
18
09
#1725
08
#1800
1-
0g
0.
b100 k
b1101 j
1X
0^
0Y
b110100 4
b110100 =
b110100 Z
b110100 r
b11 b
b101101 5
b101101 >
b101101 [
b101101 p
b10 a
1+
0P
0,
b1111 2
b1111 ;
b1111 C
b1111 v
b1111 T
b1001 3
b1001 <
b1001 D
b1001 t
b1001 S
1A
0G
0B
b1111 O
b11 ]
b100 f
0n
1m
b1101 h
1l
0e
1d
b10 _
1c
0W
1V
b1001 Q
1U
0N
1M
b0 H
1L
b1111 6
b1111 ?
b1111 E
b1111 x
b110100 7
b110100 @
b110100 \
b110100 w
18
19
0:
#1875
08
#1950
18
09
#2025
08
#2100
b1 J
b1 F
b100 O
b1110 f
1B
0G
0A
1,
0P
0+
b1111 2
b1111 ;
b1111 C
b1111 v
b1111 T
b10100 3
b10100 <
b10100 D
b10100 t
b100 S
1Y
0^
0X
b11 b
b11 a
1.
0g
0-
b110100 4
b110100 =
b110100 Z
b110100 r
b100 k
b111110 5
b111110 >
b111110 [
b111110 p
b1110 j
b10100 6
b10100 ?
b10100 E
b10100 x
b111110 7
b111110 @
b111110 \
b111110 w
1N
0M
0L
1W
0V
b1111 R
0U
1e
0d
b11 `
0c
1n
0m
b100 i
0l
18
19
1:
#2175
08
#2250
18
09
#2325
08
#2400
1-
0g
0.
b1100 k
b1110 j
1X
0^
0Y
b1001100 4
b1001100 =
b1001100 Z
b1001100 r
b100 b
b111110 5
b111110 >
b111110 [
b111110 p
b11 a
1+
0P
0,
b0 T
b100 S
1A
b100000 2
b100000 ;
b100000 C
b100000 v
b10 K
0G
0B
b10100 3
b10100 <
b10100 D
b10100 t
b1 J
b10 F
b0 O
b100 ]
b1100 f
0n
1m
b1110 h
1l
0e
1d
b11 _
1c
0W
1V
b100 Q
1U
0N
1M
b1 H
1L
b100000 6
b100000 ?
b100000 E
b100000 x
b1001100 7
b1001100 @
b1001100 \
b1001100 w
18
19
0:
#2475
08
#2550
18
09
#2625
08
#2700
b100 O
b1101 f
1B
0G
0A
b100000 2
b100000 ;
b100000 C
b100000 v
b10 K
b10 J
1,
0P
0+
b100100 3
b100100 <
b100100 D
b100100 t
b100 S
1Y
0^
0X
b100 b
b100 a
1.
0g
0-
b1001100 4
b1001100 =
b1001100 Z
b1001100 r
b1100 k
b1001101 5
b1001101 >
b1001101 [
b1001101 p
b1101 j
b100100 6
b100100 ?
b100100 E
b100100 x
b1001101 7
b1001101 @
b1001101 \
b1001101 w
1N
0M
b10 I
0L
1W
0V
b0 R
0U
1e
0d
b100 `
0c
1n
0m
b1100 i
0l
18
19
1:
#2775
08
#2850
18
09
#2925
08
#3000
1-
0g
0.
b1 k
b1101 j
1X
0^
0Y
b1010001 4
b1010001 =
b1010001 Z
b1010001 r
b101 b
b1001101 5
b1001101 >
b1001101 [
b1001101 p
b100 a
1+
b111 T
0P
0,
b100 S
1A
0G
0B
b100111 2
b100111 ;
b100111 C
b100111 v
b10 K
b100100 3
b100100 <
b100100 D
b100100 t
b10 J
b111 O
b101 ]
b1 f
0n
1m
b1101 h
1l
0e
1d
b100 _
1c
0W
1V
1U
0N
1M
b10 H
1L
b100111 6
b100111 ?
b100111 E
b100111 x
b1010001 7
b1010001 @
b1010001 \
b1010001 w
18
19
0:
#3075
08
#3150
18
09
#3225
08
#3300
1B
0G
0A
b10 K
b10 J
1,
0P
0+
b100111 2
b100111 ;
b100111 C
b100111 v
b111 T
b100111 3
b100111 <
b100111 D
b100111 t
b111 S
1Y
0^
0X
b101 b
b101 a
1.
0g
0-
b1010001 4
b1010001 =
b1010001 Z
b1010001 r
b1 k
b1010001 5
b1010001 >
b1010001 [
b1010001 p
b1 j
1N
0M
0L
1W
0V
b111 R
0U
1e
0d
b101 `
0c
1n
0m
b1 i
0l
18
19
1:
