0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.sim/sim_1/behav/xsim/glbl.v,1667673752,verilog,,,,glbl,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sim_1/new/sim.v,1667673752,verilog,,,,sim,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/CU.v,1667673752,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/D_FF.v,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/defines.v,cu,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/D_FF.v,1667673752,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/ImmGen.v,,D_FF,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/ImmGen.v,1667673752,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/Processor.v,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/defines.v,rv32_ImmGen,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/Processor.v,1667743562,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/RF.v,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/defines.v,Processor,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/RF.v,1667673752,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/branchUnit.v,,RF,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/branchUnit.v,1667673752,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/datamem.v,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/defines.v,BranchUnit,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/datamem.v,1667744232,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/instmem.v,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/defines.v,datamem,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/defines.v,1667673752,verilog,,,,,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/instmem.v,1667744658,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/nbitregister.v,,instmem,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/nbitregister.v,1667673752,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/nmux.v,,nbitregister,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/nmux.v,1667673752,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/prv32_ALU.v,,mux;nmux,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/prv32_ALU.v,1667673752,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/rca.v,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/defines.v,prv32_ALU,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/rca.v,1667673752,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/shifter.v,,adder,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/shifter.v,1667673752,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/x41Mux.v,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/defines.v,shifter,,,,,,,,
C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sources_1/new/x41Mux.v,1667673752,verilog,,C:/Users/moelkholy/Desktop/ArchProject1-main/project_1.srcs/sim_1/new/sim.v,,x41Mux,,,,,,,,
