{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1758880551069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1758880551071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 15:25:50 2025 " "Processing started: Fri Sep 26 15:25:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1758880551071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1758880551071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_fpga -c fpga_spi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_fpga -c fpga_spi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1758880551071 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1758880551678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_spi_top.v 3 3 " "Found 3 design units, including 3 entities, in source file fpga_spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_spi_top " "Found entity 1: fpga_spi_top" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758880551782 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_master " "Found entity 2: spi_master" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758880551782 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_controller " "Found entity 3: uart_controller" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758880551782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758880551782 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_spi_top " "Elaborating entity \"fpga_spi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1758880551849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpga_spi_top.v(61) " "Verilog HDL assignment warning at fpga_spi_top.v(61): truncated value with size 32 to match size of target (8)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551866 "|fpga_spi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller uart_controller:uart_inst " "Elaborating entity \"uart_controller\" for hierarchy \"uart_controller:uart_inst\"" {  } { { "fpga_spi_top.v" "uart_inst" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758880551874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(182) " "Verilog HDL assignment warning at fpga_spi_top.v(182): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551895 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(189) " "Verilog HDL assignment warning at fpga_spi_top.v(189): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551895 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(191) " "Verilog HDL assignment warning at fpga_spi_top.v(191): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551895 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fpga_spi_top.v(197) " "Verilog HDL assignment warning at fpga_spi_top.v(197): truncated value with size 32 to match size of target (4)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551895 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(198) " "Verilog HDL assignment warning at fpga_spi_top.v(198): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551895 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(203) " "Verilog HDL assignment warning at fpga_spi_top.v(203): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551895 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(212) " "Verilog HDL assignment warning at fpga_spi_top.v(212): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551896 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(242) " "Verilog HDL assignment warning at fpga_spi_top.v(242): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551896 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(250) " "Verilog HDL assignment warning at fpga_spi_top.v(250): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551896 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(252) " "Verilog HDL assignment warning at fpga_spi_top.v(252): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551896 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fpga_spi_top.v(258) " "Verilog HDL assignment warning at fpga_spi_top.v(258): truncated value with size 32 to match size of target (4)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551896 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(259) " "Verilog HDL assignment warning at fpga_spi_top.v(259): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551896 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(264) " "Verilog HDL assignment warning at fpga_spi_top.v(264): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551896 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(273) " "Verilog HDL assignment warning at fpga_spi_top.v(273): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551896 "|fpga_spi_top|uart_controller:uart_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:spi_inst " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:spi_inst\"" {  } { { "fpga_spi_top.v" "spi_inst" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758880551896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_spi_top.v(116) " "Verilog HDL assignment warning at fpga_spi_top.v(116): truncated value with size 32 to match size of target (9)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551917 "|fpga_spi_top|spi_master:spi_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fpga_spi_top.v(128) " "Verilog HDL assignment warning at fpga_spi_top.v(128): truncated value with size 32 to match size of target (4)" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1758880551917 "|fpga_spi_top|spi_master:spi_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 235 -1 0 } } { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 78 -1 0 } } { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 160 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1758880552429 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1758880552429 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1758880552900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1758880553251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758880553251 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_miso " "No output dependent on input pin \"spi_miso\"" {  } { { "fpga_spi_top.v" "" { Text "D:/sem7/SPI_protocol/quartus/fpga_spi_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758880553522 "|fpga_spi_top|spi_miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1758880553522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1758880553522 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1758880553522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1758880553522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1758880553522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1758880553547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 26 15:25:53 2025 " "Processing ended: Fri Sep 26 15:25:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1758880553547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1758880553547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1758880553547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1758880553547 ""}
