

================================================================
== Vivado HLS Report for 'counter'
================================================================
* Date:           Mon Feb 17 16:52:07 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        counter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     39|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      -|     68|    104|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|     33|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    101|    143|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+------------------------+---------+-------+----+-----+
    |counter_AXILiteS_s_axi_U  |counter_AXILiteS_s_axi  |        0|      0|  68|  104|
    +--------------------------+------------------------+---------+-------+----+-----+
    |Total                     |                        |        0|      0|  68|  104|
    +--------------------------+------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_return     |     +    |      0|  0|  39|          32|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  39|          32|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   1|   0|    1|          0|
    |ctr        |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  33|   0|   33|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |    counter   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    counter   | return value |
|interrupt               | out |    1| ap_ctrl_hs |    counter   | return value |
+------------------------+-----+-----+------------+--------------+--------------+

