Analysis & Synthesis report for REFLEJOS_HUMANOS
Thu Aug 23 17:21:46 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|Y
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|lpm_divide:Div0
 18. Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_ACIERTOS"
 19. Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|COMPARADOR:COMPARADOR_TECLA"
 20. Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|SUMADOR_RETROALIMENTADO:SUMADOR_TIEMPO"
 21. Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_TIME_LED"
 22. Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS"
 23. Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_VECES"
 24. Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_NUM1A15"
 25. Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS"
 26. SignalTap II Logic Analyzer Settings
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Connections to In-System Debugging Instance "auto_signaltap_0"
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 23 17:21:46 2018           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; REFLEJOS_HUMANOS                                ;
; Top-level Entity Name              ; BLOQUE_REFLEJOS_HUMANOS                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,780                                           ;
;     Total combinational functions  ; 950                                             ;
;     Dedicated logic registers      ; 1,349                                           ;
; Total registers                    ; 1349                                            ;
; Total pins                         ; 61                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,832                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+----------------------------------------------------------------------------+-------------------------+--------------------+
; Option                                                                     ; Setting                 ; Default Value      ;
+----------------------------------------------------------------------------+-------------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6            ;                    ;
; Top-level entity name                                                      ; BLOQUE_REFLEJOS_HUMANOS ; REFLEJOS_HUMANOS   ;
; Family name                                                                ; Cyclone IV E            ; Cyclone V          ;
; Use smart compilation                                                      ; Off                     ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                      ; On                 ;
; Enable compact report table                                                ; Off                     ; Off                ;
; Restructure Multiplexers                                                   ; Auto                    ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                     ; Off                ;
; Preserve fewer node names                                                  ; On                      ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable                  ; Enable             ;
; Verilog Version                                                            ; Verilog_2001            ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993               ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                    ; Auto               ;
; Safe State Machine                                                         ; Off                     ; Off                ;
; Extract Verilog State Machines                                             ; On                      ; On                 ;
; Extract VHDL State Machines                                                ; On                      ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                     ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                    ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                     ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                      ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                      ; On                 ;
; Parallel Synthesis                                                         ; On                      ; On                 ;
; DSP Block Balancing                                                        ; Auto                    ; Auto               ;
; NOT Gate Push-Back                                                         ; On                      ; On                 ;
; Power-Up Don't Care                                                        ; On                      ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                     ; Off                ;
; Remove Duplicate Registers                                                 ; On                      ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                     ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                     ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                     ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                     ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                     ; Off                ;
; Ignore SOFT Buffers                                                        ; On                      ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                     ; Off                ;
; Optimization Technique                                                     ; Balanced                ; Balanced           ;
; Carry Chain Length                                                         ; 70                      ; 70                 ;
; Auto Carry Chains                                                          ; On                      ; On                 ;
; Auto Open-Drain Pins                                                       ; On                      ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                     ; Off                ;
; Auto ROM Replacement                                                       ; On                      ; On                 ;
; Auto RAM Replacement                                                       ; On                      ; On                 ;
; Auto DSP Block Replacement                                                 ; On                      ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                    ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                    ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                      ; On                 ;
; Strict RAM Replacement                                                     ; Off                     ; Off                ;
; Allow Synchronous Control Signals                                          ; On                      ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                     ; Off                ;
; Auto RAM Block Balancing                                                   ; On                      ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                     ; Off                ;
; Auto Resource Sharing                                                      ; Off                     ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                     ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                     ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                     ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                      ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                     ; Off                ;
; Timing-Driven Synthesis                                                    ; On                      ; On                 ;
; Report Parameter Settings                                                  ; On                      ; On                 ;
; Report Source Assignments                                                  ; On                      ; On                 ;
; Report Connectivity Checks                                                 ; On                      ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                     ; Off                ;
; Synchronization Register Chain Length                                      ; 2                       ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation ;
; HDL message level                                                          ; Level2                  ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                     ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                    ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                    ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                     ; 100                ;
; Clock MUX Protection                                                       ; On                      ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                     ; Off                ;
; Block Design Naming                                                        ; Auto                    ; Auto               ;
; SDC constraint protection                                                  ; Off                     ; Off                ;
; Synthesis Effort                                                           ; Auto                    ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                      ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                     ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                  ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                    ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                      ; On                 ;
+----------------------------------------------------------------------------+-------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; CONTADOR_UP.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd                                                    ;             ;
; REG_SOST.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REG_SOST.vhd                                                       ;             ;
; DEMUX_1TO16.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DEMUX_1TO16.vhd                                                    ;             ;
; SUMADOR_RETROALIMENTADO.vhd                                        ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/SUMADOR_RETROALIMENTADO.vhd                                        ;             ;
; DECODER_DECIMAL_BINARIO.vhd                                        ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_DECIMAL_BINARIO.vhd                                        ;             ;
; DECODER_BINARIO_BCD.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_BINARIO_BCD.vhd                                            ;             ;
; COMPARADOR.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/COMPARADOR.vhd                                                     ;             ;
; DECODER_7SEG.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_7SEG.vhd                                                   ;             ;
; PROMEDIO.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd                                                       ;             ;
; Mis_componentes.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/Mis_componentes.vhd                                                ;             ;
; REFLEJOS_HUMANOS.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd                                               ;             ;
; BLOQUE_REFLEJOS_HUMANOS.bdf                                        ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf                                        ;             ;
; ANTIREBOTE.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/ANTIREBOTE.vhd                                                     ;             ;
; CLOCK_DIV.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd                                                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffeea.inc                                                                                               ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                                             ;             ;
; db/altsyncram_k524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/altsyncram_k524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muxlut.inc                                                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                                                                             ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/declut.inc                                                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                          ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                  ;             ;
; db/cntr_qgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_qgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                              ; altera_sld  ;
; db/ip/sld4d5417f0/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                         ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                           ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/abs_divider.inc                                                                                          ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                      ;             ;
; db/lpm_divide_jhm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/lpm_divide_jhm.tdf                                              ;             ;
; db/sign_div_unsign_bkh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/sign_div_unsign_bkh.tdf                                         ;             ;
; db/alt_u_div_a4f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/alt_u_div_a4f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 1,780            ;
;                                             ;                  ;
; Total combinational functions               ; 950              ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 440              ;
;     -- 3 input functions                    ; 311              ;
;     -- <=2 input functions                  ; 199              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 835              ;
;     -- arithmetic mode                      ; 115              ;
;                                             ;                  ;
; Total registers                             ; 1349             ;
;     -- Dedicated logic registers            ; 1349             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 61               ;
; Total memory bits                           ; 8832             ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; CLOCK_FPGA~input ;
; Maximum fan-out                             ; 731              ;
; Total fan-out                               ; 8230             ;
; Average fan-out                             ; 3.29             ;
+---------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |BLOQUE_REFLEJOS_HUMANOS                                                                                                                ; 950 (1)             ; 1349 (0)                  ; 8832        ; 0            ; 0       ; 0         ; 61   ; 0            ; |BLOQUE_REFLEJOS_HUMANOS                                                                                                                                                                                                                                                                                                                                            ; BLOQUE_REFLEJOS_HUMANOS           ; work         ;
;    |REFLEJOS_HUMANOS:inst|                                                                                                              ; 301 (27)            ; 156 (9)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst                                                                                                                                                                                                                                                                                                                      ; REFLEJOS_HUMANOS                  ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B10|                                                                                                       ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B10                                                                                                                                                                                                                                                                                            ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B11|                                                                                                       ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B11                                                                                                                                                                                                                                                                                            ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B12|                                                                                                       ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B12                                                                                                                                                                                                                                                                                            ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B13|                                                                                                       ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B13                                                                                                                                                                                                                                                                                            ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B14|                                                                                                       ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B14                                                                                                                                                                                                                                                                                            ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B15|                                                                                                       ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B15                                                                                                                                                                                                                                                                                            ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B1|                                                                                                        ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B1                                                                                                                                                                                                                                                                                             ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B2|                                                                                                        ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B2                                                                                                                                                                                                                                                                                             ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B3|                                                                                                        ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B3                                                                                                                                                                                                                                                                                             ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B4|                                                                                                        ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B4                                                                                                                                                                                                                                                                                             ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B5|                                                                                                        ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B5                                                                                                                                                                                                                                                                                             ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B6|                                                                                                        ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B6                                                                                                                                                                                                                                                                                             ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B7|                                                                                                        ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B7                                                                                                                                                                                                                                                                                             ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B8|                                                                                                        ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B8                                                                                                                                                                                                                                                                                             ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_B9|                                                                                                        ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_B9                                                                                                                                                                                                                                                                                             ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_RESET|                                                                                                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_RESET                                                                                                                                                                                                                                                                                          ; ANTIREBOTE                        ; work         ;
;       |ANTIREBOTE:SIN_RIZADO_START|                                                                                                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_START                                                                                                                                                                                                                                                                                          ; ANTIREBOTE                        ; work         ;
;       |CLOCK_DIV:DIVISOR_FRECUENCIAS|                                                                                                   ; 29 (29)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS                                                                                                                                                                                                                                                                                        ; CLOCK_DIV                         ; work         ;
;       |COMPARADOR:COMPARADOR_TECLA|                                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|COMPARADOR:COMPARADOR_TECLA                                                                                                                                                                                                                                                                                          ; COMPARADOR                        ; work         ;
;       |CONTADOR_UP:CONTADOR_UP_ACIERTOS|                                                                                                ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_ACIERTOS                                                                                                                                                                                                                                                                                     ; CONTADOR_UP                       ; work         ;
;       |CONTADOR_UP:CONTADOR_UP_NUM1A15|                                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_NUM1A15                                                                                                                                                                                                                                                                                      ; CONTADOR_UP                       ; work         ;
;       |CONTADOR_UP:CONTADOR_UP_TIME_LED|                                                                                                ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_TIME_LED                                                                                                                                                                                                                                                                                     ; CONTADOR_UP                       ; work         ;
;       |CONTADOR_UP:CONTADOR_UP_VECES|                                                                                                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_VECES                                                                                                                                                                                                                                                                                        ; CONTADOR_UP                       ; work         ;
;       |DECODER_7SEG:ACIERTOS_DECENAS|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_DECENAS                                                                                                                                                                                                                                                                                        ; DECODER_7SEG                      ; work         ;
;       |DECODER_7SEG:ACIERTOS_UNIDADES|                                                                                                  ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES                                                                                                                                                                                                                                                                                       ; DECODER_7SEG                      ; work         ;
;       |DECODER_7SEG:VELOCIDAD_DECENAS|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_DECENAS                                                                                                                                                                                                                                                                                       ; DECODER_7SEG                      ; work         ;
;       |DECODER_7SEG:VELOCIDAD_UNIDADES|                                                                                                 ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES                                                                                                                                                                                                                                                                                      ; DECODER_7SEG                      ; work         ;
;       |DECODER_BINARIO_BCD:BINARIO_A_BCD_1|                                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|DECODER_BINARIO_BCD:BINARIO_A_BCD_1                                                                                                                                                                                                                                                                                  ; DECODER_BINARIO_BCD               ; work         ;
;       |DECODER_DECIMAL_BINARIO:DECIMAL_A_BINARIO|                                                                                       ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|DECODER_DECIMAL_BINARIO:DECIMAL_A_BINARIO                                                                                                                                                                                                                                                                            ; DECODER_DECIMAL_BINARIO           ; work         ;
;       |DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|                                                                                                ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS                                                                                                                                                                                                                                                                                     ; DEMUX_1TO16                       ; work         ;
;       |PROMEDIO:PROMEDIADOR|                                                                                                            ; 78 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR                                                                                                                                                                                                                                                                                                 ; PROMEDIO                          ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|lpm_divide:Div0                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;             |lpm_divide_jhm:auto_generated|                                                                                             ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                                                                                                                                                                                                                   ; lpm_divide_jhm                    ; work         ;
;                |sign_div_unsign_bkh:divider|                                                                                            ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                       ; sign_div_unsign_bkh               ; work         ;
;                   |alt_u_div_a4f:divider|                                                                                               ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                 ; alt_u_div_a4f                     ; work         ;
;       |REG_SOST:REGISTRO_SOSTENIMIENTO_BOTONERA|                                                                                        ; 2 (2)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|REG_SOST:REGISTRO_SOSTENIMIENTO_BOTONERA                                                                                                                                                                                                                                                                             ; REG_SOST                          ; work         ;
;       |REG_SOST:REGISTRO_SOSTENIMIENTO_DIRECCION|                                                                                       ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|REG_SOST:REGISTRO_SOSTENIMIENTO_DIRECCION                                                                                                                                                                                                                                                                            ; REG_SOST                          ; work         ;
;       |SUMADOR_RETROALIMENTADO:SUMADOR_TIEMPO|                                                                                          ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|SUMADOR_RETROALIMENTADO:SUMADOR_TIEMPO                                                                                                                                                                                                                                                                               ; SUMADOR_RETROALIMENTADO           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 524 (2)             ; 1102 (138)                ; 8832        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 522 (0)             ; 964 (0)                   ; 8832        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 522 (88)            ; 964 (350)                 ; 8832        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 8832        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_k524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8832        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k524:auto_generated                                                                                                                                                 ; altsyncram_k524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 163 (1)             ; 361 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 138 (0)             ; 345 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 207 (207)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 138 (0)             ; 138 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 24 (24)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 134 (10)            ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_qgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated                                                             ; cntr_qgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 69 (69)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BLOQUE_REFLEJOS_HUMANOS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 69           ; 128          ; 69           ; 8832 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BLOQUE_REFLEJOS_HUMANOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|Y    ;
+------+------+------+------+------+------+------+------+------+------+
; Name ; Y.T8 ; Y.T7 ; Y.T6 ; Y.T5 ; Y.T4 ; Y.T3 ; Y.T2 ; Y.T1 ; Y.T0 ;
+------+------+------+------+------+------+------+------+------+------+
; Y.T0 ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; Y.T1 ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; Y.T2 ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; Y.T3 ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; Y.T4 ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; Y.T5 ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Y.T6 ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Y.T7 ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Y.T8 ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+------+------+------+------+------+------+------+------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                            ;
+----------------------------------------------------------------+------------------------------------------------------+------------------------+
; Latch Name                                                     ; Latch Enable Signal                                  ; Free of Timing Hazards ;
+----------------------------------------------------------------+------------------------------------------------------+------------------------+
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Media_aritmetica[3] ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Media_aritmetica[1] ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Media_aritmetica[2] ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Media_aritmetica[0] ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Num_muestras[0]     ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Sumatoria[6]        ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Num_muestras[1]     ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Sumatoria[7]        ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Num_muestras[2]     ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Num_muestras[3]     ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Sumatoria[5]        ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Sumatoria[4]        ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Sumatoria[3]        ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Sumatoria[2]        ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Sumatoria[1]        ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Sumatoria[0]        ; REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|process_0 ; yes                    ;
; Number of user-specified and inferred latches = 16             ;                                                      ;                        ;
+----------------------------------------------------------------+------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1349  ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 446   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 491   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|REG_SOST:REGISTRO_SOSTENIMIENTO_BOTONERA|Q[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 69                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 69                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 228                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 69                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_ACIERTOS" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                             ;
; ld   ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|COMPARADOR:COMPARADOR_TECLA"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; amayorb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; amenorb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|SUMADOR_RETROALIMENTADO:SUMADOR_TIEMPO" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_TIME_LED" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                             ;
; ld   ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ent  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sal0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_VECES" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                          ;
; ld   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_NUM1A15" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                            ;
; en   ; Input ; Info     ; Stuck at VCC                                            ;
; ld   ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS"                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_1mhz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_100khz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_10khz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_1hz    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 69                  ; 69               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 70                          ;
; cycloneiii_ff         ; 156                         ;
;     CLR               ; 25                          ;
;     ENA CLR           ; 16                          ;
;     SCLR              ; 6                           ;
;     plain             ; 109                         ;
; cycloneiii_lcell_comb ; 302                         ;
;     arith             ; 39                          ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 31                          ;
;     normal            ; 263                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 89                          ;
;         4 data inputs ; 115                         ;
;                       ;                             ;
; Max LUT depth         ; 16.10                       ;
; Average LUT depth     ; 4.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                    ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+
; Name                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                         ; Details ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+
; BOTONERAS_P[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[0]                                                            ; N/A     ;
; BOTONERAS_P[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[0]                                                            ; N/A     ;
; BOTONERAS_P[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[10]                                                           ; N/A     ;
; BOTONERAS_P[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[10]                                                           ; N/A     ;
; BOTONERAS_P[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[11]                                                           ; N/A     ;
; BOTONERAS_P[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[11]                                                           ; N/A     ;
; BOTONERAS_P[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[12]                                                           ; N/A     ;
; BOTONERAS_P[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[12]                                                           ; N/A     ;
; BOTONERAS_P[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[13]                                                           ; N/A     ;
; BOTONERAS_P[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[13]                                                           ; N/A     ;
; BOTONERAS_P[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[14]                                                           ; N/A     ;
; BOTONERAS_P[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[14]                                                           ; N/A     ;
; BOTONERAS_P[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[1]                                                            ; N/A     ;
; BOTONERAS_P[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[1]                                                            ; N/A     ;
; BOTONERAS_P[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[2]                                                            ; N/A     ;
; BOTONERAS_P[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[2]                                                            ; N/A     ;
; BOTONERAS_P[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[3]                                                            ; N/A     ;
; BOTONERAS_P[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[3]                                                            ; N/A     ;
; BOTONERAS_P[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[4]                                                            ; N/A     ;
; BOTONERAS_P[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[4]                                                            ; N/A     ;
; BOTONERAS_P[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[5]                                                            ; N/A     ;
; BOTONERAS_P[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[5]                                                            ; N/A     ;
; BOTONERAS_P[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[6]                                                            ; N/A     ;
; BOTONERAS_P[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[6]                                                            ; N/A     ;
; BOTONERAS_P[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[7]                                                            ; N/A     ;
; BOTONERAS_P[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[7]                                                            ; N/A     ;
; BOTONERAS_P[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[8]                                                            ; N/A     ;
; BOTONERAS_P[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[8]                                                            ; N/A     ;
; BOTONERAS_P[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[9]                                                            ; N/A     ;
; BOTONERAS_P[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOTONERAS_P[9]                                                            ; N/A     ;
; CLOCK_FPGA                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_FPGA                                                                ; N/A     ;
; DEC_ACIERTOS[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                      ; N/A     ;
; DEC_ACIERTOS[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                      ; N/A     ;
; DEC_ACIERTOS[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_DECENAS|seg7[6]~5             ; N/A     ;
; DEC_ACIERTOS[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_DECENAS|seg7[6]~5             ; N/A     ;
; DEC_ACIERTOS[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_DECENAS|seg7[6]~5             ; N/A     ;
; DEC_ACIERTOS[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_DECENAS|seg7[6]~5             ; N/A     ;
; DEC_ACIERTOS[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_DECENAS|seg7[6]~5             ; N/A     ;
; DEC_ACIERTOS[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_DECENAS|seg7[6]~5             ; N/A     ;
; DEC_ACIERTOS[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|WideOr0~0                                           ; N/A     ;
; DEC_ACIERTOS[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|WideOr0~0                                           ; N/A     ;
; DEC_ACIERTOS[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|WideOr0~0                                           ; N/A     ;
; DEC_ACIERTOS[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|WideOr0~0                                           ; N/A     ;
; DEC_ACIERTOS[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_DECENAS|seg7[6]~5             ; N/A     ;
; DEC_ACIERTOS[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_DECENAS|seg7[6]~5             ; N/A     ;
; DEC_VELOCIDAD[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                      ; N/A     ;
; DEC_VELOCIDAD[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                      ; N/A     ;
; DEC_VELOCIDAD[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_DECENAS|seg7[6]~1            ; N/A     ;
; DEC_VELOCIDAD[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_DECENAS|seg7[6]~1            ; N/A     ;
; DEC_VELOCIDAD[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_DECENAS|seg7[6]~1            ; N/A     ;
; DEC_VELOCIDAD[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_DECENAS|seg7[6]~1            ; N/A     ;
; DEC_VELOCIDAD[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_DECENAS|seg7[6]~1            ; N/A     ;
; DEC_VELOCIDAD[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_DECENAS|seg7[6]~1            ; N/A     ;
; DEC_VELOCIDAD[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|WideOr0~0                                           ; N/A     ;
; DEC_VELOCIDAD[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|WideOr0~0                                           ; N/A     ;
; DEC_VELOCIDAD[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|WideOr0~0                                           ; N/A     ;
; DEC_VELOCIDAD[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|WideOr0~0                                           ; N/A     ;
; DEC_VELOCIDAD[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_DECENAS|seg7[6]~1            ; N/A     ;
; DEC_VELOCIDAD[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_DECENAS|seg7[6]~1            ; N/A     ;
; LEDS[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~14            ; N/A     ;
; LEDS[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~14            ; N/A     ;
; LEDS[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~4             ; N/A     ;
; LEDS[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~4             ; N/A     ;
; LEDS[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~3             ; N/A     ;
; LEDS[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~3             ; N/A     ;
; LEDS[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~2             ; N/A     ;
; LEDS[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~2             ; N/A     ;
; LEDS[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~1             ; N/A     ;
; LEDS[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~1             ; N/A     ;
; LEDS[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~0             ; N/A     ;
; LEDS[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~0             ; N/A     ;
; LEDS[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~13            ; N/A     ;
; LEDS[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~13            ; N/A     ;
; LEDS[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~12            ; N/A     ;
; LEDS[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~12            ; N/A     ;
; LEDS[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~11            ; N/A     ;
; LEDS[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~11            ; N/A     ;
; LEDS[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~10            ; N/A     ;
; LEDS[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~10            ; N/A     ;
; LEDS[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~9             ; N/A     ;
; LEDS[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~9             ; N/A     ;
; LEDS[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~8             ; N/A     ;
; LEDS[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~8             ; N/A     ;
; LEDS[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~7             ; N/A     ;
; LEDS[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~7             ; N/A     ;
; LEDS[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~6             ; N/A     ;
; LEDS[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~6             ; N/A     ;
; LEDS[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~5             ; N/A     ;
; LEDS[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS|Mux1~5             ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T0~_wirecell                                      ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T0~_wirecell                                      ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T1 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T1                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T1 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T1                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T2 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T2                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T2 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T2                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T3 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T3                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T3 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T3                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T4 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T4                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T4 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T4                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T5 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T5                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T5 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T5                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T6 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T6                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T6 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T6                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T7 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T7                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T7 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T7                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T8 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T8                                                ; N/A     ;
; REFLEJOS_HUMANOS:inst|Y.T8 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|Y.T8                                                ; N/A     ;
; RESET_P                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RESET_P                                                                   ; N/A     ;
; RESET_P                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RESET_P                                                                   ; N/A     ;
; START_P                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; START_P                                                                   ; N/A     ;
; START_P                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; START_P                                                                   ; N/A     ;
; UNID_ACIERTOS[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[0]~20           ; N/A     ;
; UNID_ACIERTOS[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[0]~20           ; N/A     ;
; UNID_ACIERTOS[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[1]~19_wirecell  ; N/A     ;
; UNID_ACIERTOS[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[1]~19_wirecell  ; N/A     ;
; UNID_ACIERTOS[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[2]~18_wirecell  ; N/A     ;
; UNID_ACIERTOS[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[2]~18_wirecell  ; N/A     ;
; UNID_ACIERTOS[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[3]~17_wirecell  ; N/A     ;
; UNID_ACIERTOS[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[3]~17_wirecell  ; N/A     ;
; UNID_ACIERTOS[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[4]~16_wirecell  ; N/A     ;
; UNID_ACIERTOS[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[4]~16_wirecell  ; N/A     ;
; UNID_ACIERTOS[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[5]~15_wirecell  ; N/A     ;
; UNID_ACIERTOS[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[5]~15_wirecell  ; N/A     ;
; UNID_ACIERTOS[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[6]~14_wirecell  ; N/A     ;
; UNID_ACIERTOS[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:ACIERTOS_UNIDADES|seg7[6]~14_wirecell  ; N/A     ;
; UNID_VELOCIDAD[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[0]~20          ; N/A     ;
; UNID_VELOCIDAD[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[0]~20          ; N/A     ;
; UNID_VELOCIDAD[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[1]~19_wirecell ; N/A     ;
; UNID_VELOCIDAD[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[1]~19_wirecell ; N/A     ;
; UNID_VELOCIDAD[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[2]~18_wirecell ; N/A     ;
; UNID_VELOCIDAD[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[2]~18_wirecell ; N/A     ;
; UNID_VELOCIDAD[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[3]~17_wirecell ; N/A     ;
; UNID_VELOCIDAD[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[3]~17_wirecell ; N/A     ;
; UNID_VELOCIDAD[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[4]~16_wirecell ; N/A     ;
; UNID_VELOCIDAD[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[4]~16_wirecell ; N/A     ;
; UNID_VELOCIDAD[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[5]~15_wirecell ; N/A     ;
; UNID_VELOCIDAD[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[5]~15_wirecell ; N/A     ;
; UNID_VELOCIDAD[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[6]~14_wirecell ; N/A     ;
; UNID_VELOCIDAD[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_UNIDADES|seg7[6]~14_wirecell ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Thu Aug 23 17:21:16 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file contador_up.vhd
    Info (12022): Found design unit 1: CONTADOR_UP-comportamiento File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd Line: 13
    Info (12023): Found entity 1: CONTADOR_UP File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg_sost.vhd
    Info (12022): Found design unit 1: REG_SOST-comportamiento File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REG_SOST.vhd Line: 10
    Info (12023): Found entity 1: REG_SOST File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REG_SOST.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file demux_1to16.vhd
    Info (12022): Found design unit 1: DEMUX_1TO16-comportamiento File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DEMUX_1TO16.vhd Line: 10
    Info (12023): Found entity 1: DEMUX_1TO16 File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DEMUX_1TO16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sumador_retroalimentado.vhd
    Info (12022): Found design unit 1: SUMADOR_RETROALIMENTADO-comportamiento File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/SUMADOR_RETROALIMENTADO.vhd Line: 13
    Info (12023): Found entity 1: SUMADOR_RETROALIMENTADO File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/SUMADOR_RETROALIMENTADO.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file decoder_decimal_binario.vhd
    Info (12022): Found design unit 1: DECODER_DECIMAL_BINARIO-desarrollo File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_DECIMAL_BINARIO.vhd Line: 11
    Info (12023): Found entity 1: DECODER_DECIMAL_BINARIO File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_DECIMAL_BINARIO.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file decoder_binario_bcd.vhd
    Info (12022): Found design unit 1: DECODER_BINARIO_BCD-comportamiento File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_BINARIO_BCD.vhd Line: 9
    Info (12023): Found entity 1: DECODER_BINARIO_BCD File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_BINARIO_BCD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: COMPARADOR-comportamiento File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/COMPARADOR.vhd Line: 11
    Info (12023): Found entity 1: COMPARADOR File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/COMPARADOR.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file decoder_7seg.vhd
    Info (12022): Found design unit 1: DECODER_7SEG-comportamiento File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_7SEG.vhd Line: 10
    Info (12023): Found entity 1: DECODER_7SEG File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_7SEG.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file promedio.vhd
    Info (12022): Found design unit 1: PROMEDIO-comportamiento File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 14
    Info (12023): Found entity 1: PROMEDIO File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file mis_componentes.vhd
    Info (12022): Found design unit 1: Mis_componentes File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/Mis_componentes.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reflejos_humanos.vhd
    Info (12022): Found design unit 1: REFLEJOS_HUMANOS-estructural File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 19
    Info (12023): Found entity 1: REFLEJOS_HUMANOS File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file bloque_reflejos_humanos.bdf
    Info (12023): Found entity 1: BLOQUE_REFLEJOS_HUMANOS
Info (12021): Found 2 design units, including 1 entities, in source file antirebote.vhd
    Info (12022): Found design unit 1: ANTIREBOTE-a File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/ANTIREBOTE.vhd Line: 12
    Info (12023): Found entity 1: ANTIREBOTE File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/ANTIREBOTE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file clock_div.vhd
    Info (12022): Found design unit 1: CLOCK_DIV-a File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd Line: 18
    Info (12023): Found entity 1: CLOCK_DIV File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd Line: 6
Info (12127): Elaborating entity "BLOQUE_REFLEJOS_HUMANOS" for the top level hierarchy
Info (12128): Elaborating entity "REFLEJOS_HUMANOS" for hierarchy "REFLEJOS_HUMANOS:inst"
Warning (10036): Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(40): object "SIN_USO_0" assigned a value but never read File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(40): object "SIN_USO_1" assigned a value but never read File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(40): object "SIN_USO_2" assigned a value but never read File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object "CLOCK_1MHz" assigned a value but never read File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object "CLOCK_100KHz" assigned a value but never read File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object "CLOCK_10KHz" assigned a value but never read File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object "CLOCK_1Hz" assigned a value but never read File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 41
Info (12128): Elaborating entity "CLOCK_DIV" for hierarchy "REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 83
Info (12128): Elaborating entity "ANTIREBOTE" for hierarchy "REFLEJOS_HUMANOS:inst|ANTIREBOTE:SIN_RIZADO_START" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 84
Info (12128): Elaborating entity "CONTADOR_UP" for hierarchy "REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_NUM1A15" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 125
Info (12128): Elaborating entity "REG_SOST" for hierarchy "REFLEJOS_HUMANOS:inst|REG_SOST:REGISTRO_SOSTENIMIENTO_DIRECCION" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 126
Info (12128): Elaborating entity "DEMUX_1TO16" for hierarchy "REFLEJOS_HUMANOS:inst|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 128
Info (12128): Elaborating entity "SUMADOR_RETROALIMENTADO" for hierarchy "REFLEJOS_HUMANOS:inst|SUMADOR_RETROALIMENTADO:SUMADOR_TIEMPO" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 130
Info (12128): Elaborating entity "DECODER_DECIMAL_BINARIO" for hierarchy "REFLEJOS_HUMANOS:inst|DECODER_DECIMAL_BINARIO:DECIMAL_A_BINARIO" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 131
Info (12128): Elaborating entity "COMPARADOR" for hierarchy "REFLEJOS_HUMANOS:inst|COMPARADOR:COMPARADOR_TECLA" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 133
Info (12128): Elaborating entity "PROMEDIO" for hierarchy "REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 135
Warning (10492): VHDL Process Statement warning at PROMEDIO.vhd(20): signal "n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 20
Warning (10492): VHDL Process Statement warning at PROMEDIO.vhd(21): signal "Suma_Xn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 21
Warning (10492): VHDL Process Statement warning at PROMEDIO.vhd(22): signal "n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 22
Warning (10492): VHDL Process Statement warning at PROMEDIO.vhd(23): signal "Sumatoria" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 23
Warning (10492): VHDL Process Statement warning at PROMEDIO.vhd(23): signal "Num_muestras" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 23
Warning (10492): VHDL Process Statement warning at PROMEDIO.vhd(24): signal "Media_aritmetica" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 24
Warning (10631): VHDL Process Statement warning at PROMEDIO.vhd(18): inferring latch(es) for signal or variable "Sumatoria", which holds its previous value in one or more paths through the process File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Warning (10631): VHDL Process Statement warning at PROMEDIO.vhd(18): inferring latch(es) for signal or variable "Num_muestras", which holds its previous value in one or more paths through the process File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Warning (10631): VHDL Process Statement warning at PROMEDIO.vhd(18): inferring latch(es) for signal or variable "Media_aritmetica", which holds its previous value in one or more paths through the process File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Media_aritmetica[0]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Media_aritmetica[1]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Media_aritmetica[2]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Media_aritmetica[3]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Num_muestras[0]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Num_muestras[1]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Num_muestras[2]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Num_muestras[3]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Sumatoria[0]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Sumatoria[1]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Sumatoria[2]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Sumatoria[3]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Sumatoria[4]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Sumatoria[5]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Sumatoria[6]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (10041): Inferred latch for "Sumatoria[7]" at PROMEDIO.vhd(18) File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
Info (12128): Elaborating entity "DECODER_BINARIO_BCD" for hierarchy "REFLEJOS_HUMANOS:inst|DECODER_BINARIO_BCD:BINARIO_A_BCD_1" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 136
Info (12128): Elaborating entity "DECODER_7SEG" for hierarchy "REFLEJOS_HUMANOS:inst|DECODER_7SEG:VELOCIDAD_DECENAS" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k524.tdf
    Info (12023): Found entity 1: altsyncram_k524 File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/altsyncram_k524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf
    Info (12023): Found entity 1: cntr_qgi File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_qgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.08.23.17:21:36 Progress: Loading sld4d5417f0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Div0" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 23
Info (12130): Elaborated megafunction instantiation "REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|lpm_divide:Div0" File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 23
Info (12133): Instantiated megafunction "REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|lpm_divide:Div0" with the following parameter: File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/lpm_divide_jhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/alt_u_div_a4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/add_sub_8pc.tdf Line: 23
Warning (13012): Latch REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Num_muestras[0] has unsafe behavior File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_ACIERTOS|Q[0] File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd Line: 17
Warning (13012): Latch REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Num_muestras[1] has unsafe behavior File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_ACIERTOS|Q[1] File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd Line: 17
Warning (13012): Latch REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Num_muestras[2] has unsafe behavior File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_ACIERTOS|Q[2] File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd Line: 17
Warning (13012): Latch REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR|Num_muestras[3] has unsafe behavior File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_ACIERTOS|Q[3] File: C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd Line: 17
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DEC_ACIERTOS[0]" is stuck at GND
    Warning (13410): Pin "DEC_VELOCIDAD[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1962 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 1827 logic cells
    Info (21064): Implemented 69 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Thu Aug 23 17:21:46 2018
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:56


