<SYSTEM formatVersion="4.0" generationDate="14:23:23:842325" languageId="RTL" name="system" release="2017.05.1-antlia" revisionNumber="b0bd4dfb715be2454a21ed09454fa1a745d4bc72" tool="VERILOG2HIF">
	<LIBRARYDEFS>
		<LIBRARYDEF clinkage="false" languageId="RTL" name="hif_verilog_standard" standard="true"/>
	</LIBRARYDEFS>
	<DESIGNUNITS>
		<DESIGNUNIT name="memory">
			<VIEW filename="" languageId="RTL" name="behav" standard="false">
				<LIBRARIES>
					<LIBRARY filename="" name="hif_verilog_standard" standard="false" system="true" typeVariant="NATIVE_TYPE"/>
				</LIBRARIES>
				<DECLARATIONS>
					<CONSTANT define="false" instance="true" name="hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="PS" value="100">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
				</DECLARATIONS>
				<ENTITY name="Entity">
					<PORT direction="IN" name="clk" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="verilog/memory.v" line_number="41"/>
					</PORT>
					<PORT direction="IN" name="rst" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="verilog/memory.v" line_number="42"/>
					</PORT>
					<PORT direction="IN" name="addr" wrapper="false">
						<TYPE>
							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
								<RANGE direction="DOWNTO">
									<LEFTBOUND>
										<INTVAL value="15"/>
									</LEFTBOUND>
									<RIGHTBOUND>
										<INTVAL value="0"/>
									</RIGHTBOUND>
								</RANGE>
							</BITVECTOR>
						</TYPE>
						<CODE_INFO column_number="17" file="verilog/memory.v" line_number="43"/>
					</PORT>
					<PORT direction="OUT" name="datai" wrapper="false">
						<VALUE>
							<BITVECTORVAL VALUE="ZZZZZZZZ">
								<TYPE>
									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
										<RANGE direction="DOWNTO">
											<LEFTBOUND>
												<INTVAL value="7"/>
											</LEFTBOUND>
											<RIGHTBOUND>
												<INTVAL value="0"/>
											</RIGHTBOUND>
										</RANGE>
									</BITVECTOR>
								</TYPE>
							</BITVECTORVAL>
						</VALUE>
						<TYPE>
							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
								<RANGE direction="DOWNTO">
									<LEFTBOUND>
										<INTVAL value="7"/>
									</LEFTBOUND>
									<RIGHTBOUND>
										<INTVAL value="0"/>
									</RIGHTBOUND>
								</RANGE>
							</BITVECTOR>
						</TYPE>
						<CODE_INFO column_number="18" file="verilog/memory.v" line_number="44"/>
					</PORT>
					<PORT direction="IN" name="datao" wrapper="false">
						<TYPE>
							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
								<RANGE direction="DOWNTO">
									<LEFTBOUND>
										<INTVAL value="7"/>
									</LEFTBOUND>
									<RIGHTBOUND>
										<INTVAL value="0"/>
									</RIGHTBOUND>
								</RANGE>
							</BITVECTOR>
						</TYPE>
						<CODE_INFO column_number="17" file="verilog/memory.v" line_number="45"/>
					</PORT>
					<PORT direction="OUT" name="irq_n" wrapper="false">
						<VALUE>
							<BITVAL value="X">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="16" file="verilog/memory.v" line_number="47"/>
					</PORT>
					<PORT direction="OUT" name="nmi_n" wrapper="false">
						<VALUE>
							<BITVAL value="X">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="16" file="verilog/memory.v" line_number="48"/>
					</PORT>
					<PORT direction="OUT" name="sob_n" wrapper="false">
						<VALUE>
							<BITVAL value="X">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="16" file="verilog/memory.v" line_number="51"/>
					</PORT>
					<PORT direction="OUT" name="res_n" wrapper="false">
						<VALUE>
							<BITVAL value="X">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="16" file="verilog/memory.v" line_number="49"/>
					</PORT>
					<PORT direction="OUT" name="rdy" wrapper="false">
						<VALUE>
							<BITVAL value="X">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="14" file="verilog/memory.v" line_number="50"/>
					</PORT>
					<PORT direction="IN" name="vpab" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="11" file="verilog/memory.v" line_number="53"/>
					</PORT>
					<PORT direction="IN" name="sync" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="11" file="verilog/memory.v" line_number="52"/>
					</PORT>
					<PORT direction="IN" name="we_n" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="11" file="verilog/memory.v" line_number="54"/>
					</PORT>
					<PORT direction="IN" name="oeb" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="verilog/memory.v" line_number="46"/>
					</PORT>
					<PORT direction="IN" name="accelerometer" wrapper="false">
						<TYPE>
							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
								<RANGE direction="DOWNTO">
									<LEFTBOUND>
										<INTVAL value="15"/>
									</LEFTBOUND>
									<RIGHTBOUND>
										<INTVAL value="0"/>
									</RIGHTBOUND>
								</RANGE>
							</BITVECTOR>
						</TYPE>
						<CODE_INFO column_number="26" file="verilog/memory.v" line_number="60"/>
					</PORT>
					<PORT direction="OUT" name="data" wrapper="false">
						<VALUE>
							<BITVECTORVAL VALUE="XXXXXXXXXXXXXXXX">
								<TYPE>
									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
										<RANGE direction="DOWNTO">
											<LEFTBOUND>
												<INTVAL value="15"/>
											</LEFTBOUND>
											<RIGHTBOUND>
												<INTVAL value="0"/>
											</RIGHTBOUND>
										</RANGE>
									</BITVECTOR>
								</TYPE>
							</BITVECTORVAL>
						</VALUE>
						<TYPE>
							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
								<RANGE direction="DOWNTO">
									<LEFTBOUND>
										<INTVAL value="15"/>
									</LEFTBOUND>
									<RIGHTBOUND>
										<INTVAL value="0"/>
									</RIGHTBOUND>
								</RANGE>
							</BITVECTOR>
						</TYPE>
						<CODE_INFO column_number="21" file="verilog/memory.v" line_number="66"/>
					</PORT>
					<PORT direction="OUT" name="data_rdy" wrapper="false">
						<VALUE>
							<BITVAL value="X">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="19" file="verilog/memory.v" line_number="67"/>
					</PORT>
					<PORT direction="IN" name="result" wrapper="false">
						<TYPE>
							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
								<RANGE direction="DOWNTO">
									<LEFTBOUND>
										<INTVAL value="15"/>
									</LEFTBOUND>
									<RIGHTBOUND>
										<INTVAL value="0"/>
									</RIGHTBOUND>
								</RANGE>
							</BITVECTOR>
						</TYPE>
						<CODE_INFO column_number="19" file="verilog/memory.v" line_number="68"/>
					</PORT>
					<PORT direction="IN" name="result_rdy" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="17" file="verilog/memory.v" line_number="69"/>
					</PORT>
					<CODE_INFO column_number="7" file="verilog/memory.v" line_number="15"/>
				</ENTITY>
				<CONTENTS name="Architecture">
					<DECLARATIONS>
						<CONSTANT define="false" instance="true" name="ACCELEROMETER_HIGH_ADDRESS" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="31"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000000000000000001111111111011">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="31"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="51" file="verilog/memory.v" line_number="75"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ACCELEROMETER_LOW_ADDRESS" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="31"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000000000000000001111111111010">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="31"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="50" file="verilog/memory.v" line_number="76"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="DATA_HIGH_ADDRESS" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="31"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000000000000000001111111111001">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="31"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="42" file="verilog/memory.v" line_number="77"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="DATA_LOW_ADDRESS" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="31"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000000000000000001111111111000">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="31"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="41" file="verilog/memory.v" line_number="78"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="RESULT_HIGH_ADDRESS" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="31"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000000000000000001111111110111">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="31"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="44" file="verilog/memory.v" line_number="79"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="RESULT_LOW_ADDRESS" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="31"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000000000000000001111111110110">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="31"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="43" file="verilog/memory.v" line_number="80"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="DATA_RDY_ADDRESS" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="31"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000000000000000001111111110101">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="31"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="41" file="verilog/memory.v" line_number="81"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="RESULT_RDY_ADDRESS" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="31"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000000000000000001111111110100">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="31"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="43" file="verilog/memory.v" line_number="82"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_START" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000000">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="25" file="verilog/memory.v" line_number="91"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_1" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000001">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="21" file="verilog/memory.v" line_number="92"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_2" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000010">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="21" file="verilog/memory.v" line_number="93"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_3" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000011">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="21" file="verilog/memory.v" line_number="94"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_4" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000100">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="21" file="verilog/memory.v" line_number="95"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_5" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000101">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="21" file="verilog/memory.v" line_number="96"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_6" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000110">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="21" file="verilog/memory.v" line_number="97"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_7" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00000111">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="21" file="verilog/memory.v" line_number="98"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_8" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00001000">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="21" file="verilog/memory.v" line_number="99"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_9" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00001001">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="21" file="verilog/memory.v" line_number="100"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_10" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00001010">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="23" file="verilog/memory.v" line_number="101"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_11" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00001011">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="23" file="verilog/memory.v" line_number="102"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_12" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00001100">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="23" file="verilog/memory.v" line_number="103"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_13" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00001101">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="23" file="verilog/memory.v" line_number="104"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_14" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00001110">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="23" file="verilog/memory.v" line_number="105"/>
						</CONSTANT>
						<CONSTANT define="false" instance="true" name="ST_15" standard="false">
							<TYPE>
								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="00001111">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="23" file="verilog/memory.v" line_number="106"/>
						</CONSTANT>
						<SIGNAL name="state" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="15" file="verilog/memory.v" line_number="89"/>
						</SIGNAL>
						<VARIABLE instance="true" name="state_sig_var" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="ram" standard="false">
							<TYPE>
								<ARRAY signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="32767"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
									<TYPE>
										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</ARRAY>
							</TYPE>
							<VALUE>
								<AGGREGATE>
									<OTHERS>
										<BITVECTORVAL VALUE="XXXXXXXX">
											<TYPE>
												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
													<RANGE direction="DOWNTO">
														<LEFTBOUND>
															<INTVAL value="7"/>
														</LEFTBOUND>
														<RIGHTBOUND>
															<INTVAL value="0"/>
														</RIGHTBOUND>
													</RANGE>
												</BITVECTOR>
											</TYPE>
										</BITVECTORVAL>
									</OTHERS>
								</AGGREGATE>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="rom" standard="false">
							<TYPE>
								<ARRAY signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="8191"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
									<TYPE>
										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</ARRAY>
							</TYPE>
							<VALUE>
								<AGGREGATE>
									<OTHERS>
										<BITVECTORVAL VALUE="XXXXXXXX">
											<TYPE>
												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
													<RANGE direction="DOWNTO">
														<LEFTBOUND>
															<INTVAL value="7"/>
														</LEFTBOUND>
														<RIGHTBOUND>
															<INTVAL value="0"/>
														</RIGHTBOUND>
													</RANGE>
												</BITVECTOR>
											</TYPE>
										</BITVECTORVAL>
									</OTHERS>
								</AGGREGATE>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="memory_addr_switch" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="memory_addr" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="12"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="12"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
					</DECLARATIONS>
					<STATETABLES>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="INITIAL" name="initial_process" standard="false">
							<STATES>
								<STATE atomic="false" name="initial_process" priority="0">
									<ACTIONS>
										<PCALL name="hif_verilog__system_readmemh">
											<INSTANCE>
												<INSTANCE name="standard">
													<LIBRARY filename="" name="hif_verilog_standard" standard="false" system="true" typeVariant="NATIVE_TYPE"/>
												</INSTANCE>
											</INSTANCE>
											<PARAMETERASSIGN direction="NONE" name="param1">
												<VALUE>
													<STRINGVAL value="./roms/rom.mem">
														<TYPE>
															<STRING constexpr="true" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</STRINGVAL>
												</VALUE>
												<CODE_INFO column_number="17" file="verilog/memory.v" line_number="118"/>
											</PARAMETERASSIGN>
											<PARAMETERASSIGN direction="NONE" name="param2">
												<VALUE>
													<IDENTIFIER name="rom">
														<CODE_INFO column_number="16" file="verilog/memory.v" line_number="118"/>
													</IDENTIFIER>
												</VALUE>
												<CODE_INFO column_number="17" file="verilog/memory.v" line_number="118"/>
											</PARAMETERASSIGN>
											<CODE_INFO column_number="17" file="verilog/memory.v" line_number="118"/>
										</PCALL>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="state_sig_var">
													<CODE_INFO column_number="7" file="verilog/memory.v" line_number="120"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<IDENTIFIER name="ST_START">
													<CODE_INFO column_number="16" file="verilog/memory.v" line_number="120"/>
												</IDENTIFIER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="16" file="verilog/memory.v" line_number="120"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="state">
													<CODE_INFO column_number="7" file="verilog/memory.v" line_number="120"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<IDENTIFIER name="state_sig_var">
													<CODE_INFO column_number="7" file="verilog/memory.v" line_number="120"/>
												</IDENTIFIER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="16" file="verilog/memory.v" line_number="120"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="datai">
													<CODE_INFO column_number="8" file="verilog/memory.v" line_number="121"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<BITVECTORVAL VALUE="00000000">
													<TYPE>
														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="7"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</BITVECTORVAL>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="14" file="verilog/memory.v" line_number="121"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="irq_n">
													<CODE_INFO column_number="8" file="verilog/memory.v" line_number="122"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<BITVAL value="0">
													<TYPE>
														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
													</TYPE>
												</BITVAL>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="13" file="verilog/memory.v" line_number="122"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="nmi_n">
													<CODE_INFO column_number="8" file="verilog/memory.v" line_number="123"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<BITVAL value="0">
													<TYPE>
														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
													</TYPE>
												</BITVAL>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="13" file="verilog/memory.v" line_number="123"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="res_n">
													<CODE_INFO column_number="8" file="verilog/memory.v" line_number="124"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<BITVAL value="0">
													<TYPE>
														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
													</TYPE>
												</BITVAL>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="13" file="verilog/memory.v" line_number="124"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="rdy">
													<CODE_INFO column_number="6" file="verilog/memory.v" line_number="125"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<BITVAL value="0">
													<TYPE>
														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
													</TYPE>
												</BITVAL>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="11" file="verilog/memory.v" line_number="125"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="sob_n">
													<CODE_INFO column_number="8" file="verilog/memory.v" line_number="126"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<BITVAL value="0">
													<TYPE>
														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
													</TYPE>
												</BITVAL>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="13" file="verilog/memory.v" line_number="126"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="data_rdy">
													<CODE_INFO column_number="11" file="verilog/memory.v" line_number="128"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<BITVAL value="0">
													<TYPE>
														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
													</TYPE>
												</BITVAL>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="16" file="verilog/memory.v" line_number="128"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="data">
													<CODE_INFO column_number="7" file="verilog/memory.v" line_number="129"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<BITVECTORVAL VALUE="0000000000000000">
													<TYPE>
														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="15"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</BITVECTORVAL>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="16" file="verilog/memory.v" line_number="129"/>
										</ASSIGN>
									</ACTIONS>
									<CODE_INFO column_number="10" file="verilog/memory.v" line_number="314"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="10" file="verilog/memory.v" line_number="314"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="process" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="state">
									<CODE_INFO column_number="15" file="verilog/memory.v" line_number="134"/>
								</IDENTIFIER>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="process" priority="0">
									<ACTIONS>
										<SWITCH caseSemantics="CASE_LITERAL">
											<CONDITION>
												<IDENTIFIER name="state_sig_var">
													<CODE_INFO column_number="12" file="verilog/memory.v" line_number="138"/>
												</IDENTIFIER>
											</CONDITION>
											<ALT>
												<IDENTIFIER name="ST_START">
													<CODE_INFO column_number="10" file="verilog/memory.v" line_number="140"/>
												</IDENTIFIER>
												<ACTIONS>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="datai">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="141"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVECTORVAL VALUE="00000000">
																<TYPE>
																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="7"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="0"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</BITVECTORVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="14" file="verilog/memory.v" line_number="141"/>
													</ASSIGN>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="irq_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="142"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="142"/>
													</ASSIGN>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="nmi_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="143"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="143"/>
													</ASSIGN>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="res_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="144"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="144"/>
													</ASSIGN>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="rdy">
																<CODE_INFO column_number="6" file="verilog/memory.v" line_number="145"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="11" file="verilog/memory.v" line_number="145"/>
													</ASSIGN>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="sob_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="146"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="146"/>
													</ASSIGN>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="data_rdy">
																<CODE_INFO column_number="11" file="verilog/memory.v" line_number="147"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="16" file="verilog/memory.v" line_number="147"/>
													</ASSIGN>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="data">
																<CODE_INFO column_number="7" file="verilog/memory.v" line_number="148"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVECTORVAL VALUE="0000000000000000">
																<TYPE>
																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="15"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="0"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</BITVECTORVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="16" file="verilog/memory.v" line_number="148"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/memory.v" line_number="149"/>
											</ALT>
											<ALT>
												<IDENTIFIER name="ST_1">
													<CODE_INFO column_number="6" file="verilog/memory.v" line_number="151"/>
												</IDENTIFIER>
												<ACTIONS>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="rdy">
																<CODE_INFO column_number="6" file="verilog/memory.v" line_number="152"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="1">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="11" file="verilog/memory.v" line_number="152"/>
													</ASSIGN>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="sob_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="153"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="1">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="153"/>
													</ASSIGN>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="irq_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="154"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="154"/>
													</ASSIGN>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="nmi_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="155"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="155"/>
													</ASSIGN>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="res_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="156"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="156"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/memory.v" line_number="157"/>
											</ALT>
											<ALT>
												<IDENTIFIER name="ST_2">
													<CODE_INFO column_number="6" file="verilog/memory.v" line_number="159"/>
												</IDENTIFIER>
												<ACTIONS>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="res_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="160"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="160"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/memory.v" line_number="161"/>
											</ALT>
											<ALT>
												<IDENTIFIER name="ST_5">
													<CODE_INFO column_number="6" file="verilog/memory.v" line_number="171"/>
												</IDENTIFIER>
												<ACTIONS>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="nmi_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="172"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="1">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="172"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/memory.v" line_number="173"/>
											</ALT>
											<ALT>
												<IDENTIFIER name="ST_11">
													<CODE_INFO column_number="7" file="verilog/memory.v" line_number="195"/>
												</IDENTIFIER>
												<ACTIONS>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="nmi_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="196"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="196"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/memory.v" line_number="197"/>
											</ALT>
											<ALT>
												<IDENTIFIER name="ST_13">
													<CODE_INFO column_number="7" file="verilog/memory.v" line_number="203"/>
												</IDENTIFIER>
												<ACTIONS>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="res_n">
																<CODE_INFO column_number="8" file="verilog/memory.v" line_number="204"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<BITVAL value="1">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="13" file="verilog/memory.v" line_number="204"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/memory.v" line_number="205"/>
											</ALT>
											<CODE_INFO column_number="5" file="verilog/memory.v" line_number="138"/>
										</SWITCH>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/memory.v" line_number="134"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/memory.v" line_number="134"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="process_0" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="clk">
									<CODE_INFO column_number="13" file="verilog/memory.v" line_number="220"/>
								</IDENTIFIER>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="process_0" priority="0">
									<ACTIONS>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="rst">
																		<CODE_INFO column_number="9" file="verilog/memory.v" line_number="222"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="14" file="verilog/memory.v" line_number="222"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="state_sig_var">
															<CODE_INFO column_number="7" file="verilog/memory.v" line_number="223"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="ST_START">
															<CODE_INFO column_number="16" file="verilog/memory.v" line_number="223"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/memory.v" line_number="223"/>
												</ASSIGN>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="state">
															<CODE_INFO column_number="7" file="verilog/memory.v" line_number="223"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="state_sig_var">
															<CODE_INFO column_number="7" file="verilog/memory.v" line_number="223"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/memory.v" line_number="223"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/memory.v" line_number="222"/>
											</ALT>
											<DEFAULTS>
												<SWITCH caseSemantics="CASE_LITERAL">
													<CONDITION>
														<IDENTIFIER name="state_sig_var">
															<CODE_INFO column_number="12" file="verilog/memory.v" line_number="226"/>
														</IDENTIFIER>
													</CONDITION>
													<ALT>
														<IDENTIFIER name="ST_START">
															<CODE_INFO column_number="10" file="verilog/memory.v" line_number="227"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="228"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_1">
																		<CODE_INFO column_number="12" file="verilog/memory.v" line_number="228"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="228"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="228"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="228"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="228"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="229"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_1">
															<CODE_INFO column_number="6" file="verilog/memory.v" line_number="230"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="231"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_2">
																		<CODE_INFO column_number="12" file="verilog/memory.v" line_number="231"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="231"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="231"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="231"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="231"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="232"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_2">
															<CODE_INFO column_number="6" file="verilog/memory.v" line_number="233"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="234"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_3">
																		<CODE_INFO column_number="12" file="verilog/memory.v" line_number="234"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="234"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="234"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="234"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="234"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="235"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_3">
															<CODE_INFO column_number="6" file="verilog/memory.v" line_number="236"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="237"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_4">
																		<CODE_INFO column_number="12" file="verilog/memory.v" line_number="237"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="237"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="237"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="237"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="237"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="238"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_4">
															<CODE_INFO column_number="6" file="verilog/memory.v" line_number="239"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="240"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_5">
																		<CODE_INFO column_number="12" file="verilog/memory.v" line_number="240"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="240"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="240"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="240"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="240"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="241"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_5">
															<CODE_INFO column_number="6" file="verilog/memory.v" line_number="242"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="243"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_6">
																		<CODE_INFO column_number="12" file="verilog/memory.v" line_number="243"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="243"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="243"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="243"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="243"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="244"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_6">
															<CODE_INFO column_number="6" file="verilog/memory.v" line_number="245"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="246"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_7">
																		<CODE_INFO column_number="12" file="verilog/memory.v" line_number="246"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="246"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="246"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="246"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="246"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="247"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_7">
															<CODE_INFO column_number="6" file="verilog/memory.v" line_number="248"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="249"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_8">
																		<CODE_INFO column_number="12" file="verilog/memory.v" line_number="249"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="249"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="249"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="249"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="249"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="250"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_8">
															<CODE_INFO column_number="6" file="verilog/memory.v" line_number="251"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="252"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_9">
																		<CODE_INFO column_number="12" file="verilog/memory.v" line_number="252"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="252"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="252"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="252"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="12" file="verilog/memory.v" line_number="252"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="253"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_9">
															<CODE_INFO column_number="6" file="verilog/memory.v" line_number="254"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="255"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_10">
																		<CODE_INFO column_number="13" file="verilog/memory.v" line_number="255"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="255"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="255"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="255"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="255"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="256"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_10">
															<CODE_INFO column_number="7" file="verilog/memory.v" line_number="257"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="258"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_11">
																		<CODE_INFO column_number="13" file="verilog/memory.v" line_number="258"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="258"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="258"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="258"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="258"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="259"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_11">
															<CODE_INFO column_number="7" file="verilog/memory.v" line_number="260"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="261"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_12">
																		<CODE_INFO column_number="13" file="verilog/memory.v" line_number="261"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="261"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="261"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="261"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="261"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="262"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_12">
															<CODE_INFO column_number="7" file="verilog/memory.v" line_number="263"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="264"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_13">
																		<CODE_INFO column_number="13" file="verilog/memory.v" line_number="264"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="264"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="264"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="264"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="264"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="265"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_13">
															<CODE_INFO column_number="7" file="verilog/memory.v" line_number="266"/>
														</IDENTIFIER>
														<IDENTIFIER name="ST_15">
															<CODE_INFO column_number="7" file="verilog/memory.v" line_number="272"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="267"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_14">
																		<CODE_INFO column_number="13" file="verilog/memory.v" line_number="267"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="267"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="267"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="267"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="267"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="268"/>
													</ALT>
													<ALT>
														<IDENTIFIER name="ST_14">
															<CODE_INFO column_number="7" file="verilog/memory.v" line_number="269"/>
														</IDENTIFIER>
														<ACTIONS>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="270"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="ST_15">
																		<CODE_INFO column_number="13" file="verilog/memory.v" line_number="270"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="270"/>
															</ASSIGN>
															<ASSIGN>
																<LEFTHANDSIDE>
																	<IDENTIFIER name="state">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="270"/>
																	</IDENTIFIER>
																</LEFTHANDSIDE>
																<RIGHTHANDSIDE>
																	<IDENTIFIER name="state_sig_var">
																		<CODE_INFO column_number="7" file="verilog/memory.v" line_number="270"/>
																	</IDENTIFIER>
																</RIGHTHANDSIDE>
																<CODE_INFO column_number="13" file="verilog/memory.v" line_number="270"/>
															</ASSIGN>
														</ACTIONS>
														<CODE_INFO column_number="4" file="verilog/memory.v" line_number="271"/>
													</ALT>
													<CODE_INFO column_number="5" file="verilog/memory.v" line_number="226"/>
												</SWITCH>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/memory.v" line_number="222"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/memory.v" line_number="220"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/memory.v" line_number="220"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="process_1" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="clk">
									<CODE_INFO column_number="14" file="verilog/memory.v" line_number="281"/>
								</IDENTIFIER>
								<IDENTIFIER name="addr">
									<CODE_INFO column_number="19" file="verilog/memory.v" line_number="281"/>
								</IDENTIFIER>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="process_1" priority="0">
									<ACTIONS>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="memory_addr">
													<CODE_INFO column_number="13" file="verilog/memory.v" line_number="282"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<CAST>
													<VALUE>
														<IDENTIFIER name="addr">
															<CODE_INFO column_number="24" file="verilog/memory.v" line_number="282"/>
														</IDENTIFIER>
													</VALUE>
													<TYPE>
														<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="12"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</CAST>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="24" file="verilog/memory.v" line_number="282"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="memory_addr_switch">
													<CODE_INFO column_number="20" file="verilog/memory.v" line_number="283"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<MEMBER>
													<PREFIX>
														<IDENTIFIER name="addr">
															<CODE_INFO column_number="29" file="verilog/memory.v" line_number="283"/>
														</IDENTIFIER>
													</PREFIX>
													<INDEX>
														<INTVAL value="15"/>
													</INDEX>
													<CODE_INFO column_number="29" file="verilog/memory.v" line_number="283"/>
												</MEMBER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="29" file="verilog/memory.v" line_number="283"/>
										</ASSIGN>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="~">
																		<VALUE1>
																			<IDENTIFIER name="memory_addr_switch">
																				<CODE_INFO column_number="24" file="verilog/memory.v" line_number="284"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<CODE_INFO column_number="24" file="verilog/memory.v" line_number="284"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="~">
																		<VALUE1>
																			<IDENTIFIER name="we_n">
																				<CODE_INFO column_number="30" file="verilog/memory.v" line_number="284"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<CODE_INFO column_number="30" file="verilog/memory.v" line_number="284"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="30" file="verilog/memory.v" line_number="284"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="ram">
																	<CODE_INFO column_number="18" file="verilog/memory.v" line_number="285"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<CAST>
																	<VALUE>
																		<IDENTIFIER name="memory_addr">
																			<CODE_INFO column_number="17" file="verilog/memory.v" line_number="285"/>
																		</IDENTIFIER>
																	</VALUE>
																	<TYPE>
																		<INTEGER constexpr="false" signed="false" typeVariant="NATIVE_TYPE">
																			<SPAN direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="15"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</SPAN>
																		</INTEGER>
																	</TYPE>
																</CAST>
															</INDEX>
															<CODE_INFO column_number="18" file="verilog/memory.v" line_number="285"/>
														</MEMBER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="datao">
															<CODE_INFO column_number="24" file="verilog/memory.v" line_number="285"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="24" file="verilog/memory.v" line_number="285"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/memory.v" line_number="284"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="~">
																		<VALUE1>
																			<IDENTIFIER name="memory_addr_switch">
																				<CODE_INFO column_number="28" file="verilog/memory.v" line_number="287"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<CODE_INFO column_number="28" file="verilog/memory.v" line_number="287"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="we_n">
																		<CODE_INFO column_number="33" file="verilog/memory.v" line_number="287"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="33" file="verilog/memory.v" line_number="287"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="datai">
															<CODE_INFO column_number="8" file="verilog/memory.v" line_number="288"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="ram">
																	<CODE_INFO column_number="25" file="verilog/memory.v" line_number="288"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<CAST>
																	<VALUE>
																		<IDENTIFIER name="memory_addr">
																			<CODE_INFO column_number="24" file="verilog/memory.v" line_number="288"/>
																		</IDENTIFIER>
																	</VALUE>
																	<TYPE>
																		<INTEGER constexpr="false" signed="false" typeVariant="NATIVE_TYPE">
																			<SPAN direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="15"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</SPAN>
																		</INTEGER>
																	</TYPE>
																</CAST>
															</INDEX>
															<CODE_INFO column_number="25" file="verilog/memory.v" line_number="288"/>
														</MEMBER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="25" file="verilog/memory.v" line_number="288"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/memory.v" line_number="287"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<IDENTIFIER name="memory_addr_switch">
																		<CODE_INFO column_number="27" file="verilog/memory.v" line_number="290"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="we_n">
																		<CODE_INFO column_number="32" file="verilog/memory.v" line_number="290"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="32" file="verilog/memory.v" line_number="290"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="datai">
															<CODE_INFO column_number="8" file="verilog/memory.v" line_number="291"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="rom">
																	<CODE_INFO column_number="25" file="verilog/memory.v" line_number="291"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<CAST>
																	<VALUE>
																		<IDENTIFIER name="memory_addr">
																			<CODE_INFO column_number="24" file="verilog/memory.v" line_number="291"/>
																		</IDENTIFIER>
																	</VALUE>
																	<TYPE>
																		<INTEGER constexpr="false" signed="false" typeVariant="NATIVE_TYPE">
																			<SPAN direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="15"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</SPAN>
																		</INTEGER>
																	</TYPE>
																</CAST>
															</INDEX>
															<CODE_INFO column_number="25" file="verilog/memory.v" line_number="291"/>
														</MEMBER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="25" file="verilog/memory.v" line_number="291"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/memory.v" line_number="290"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/memory.v" line_number="284"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/memory.v" line_number="281"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/memory.v" line_number="281"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="process_2" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="clk">
									<CODE_INFO column_number="13" file="verilog/memory.v" line_number="296"/>
								</IDENTIFIER>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="process_2" priority="0">
									<ACTIONS>
										<ASSIGN>
											<LEFTHANDSIDE>
												<MEMBER>
													<PREFIX>
														<IDENTIFIER name="ram">
															<CODE_INFO column_number="33" file="verilog/memory.v" line_number="298"/>
														</IDENTIFIER>
													</PREFIX>
													<INDEX>
														<CAST>
															<VALUE>
																<IDENTIFIER name="ACCELEROMETER_HIGH_ADDRESS">
																	<CODE_INFO column_number="32" file="verilog/memory.v" line_number="298"/>
																</IDENTIFIER>
															</VALUE>
															<TYPE>
																<INTEGER constexpr="true" signed="false" typeVariant="NATIVE_TYPE">
																	<SPAN direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="31"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</SPAN>
																</INTEGER>
															</TYPE>
														</CAST>
													</INDEX>
													<CODE_INFO column_number="33" file="verilog/memory.v" line_number="298"/>
												</MEMBER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<SLICE>
													<PREFIX>
														<IDENTIFIER name="accelerometer">
															<CODE_INFO column_number="53" file="verilog/memory.v" line_number="298"/>
														</IDENTIFIER>
													</PREFIX>
													<RANGE direction="DOWNTO">
														<LEFTBOUND>
															<INTVAL value="15"/>
														</LEFTBOUND>
														<RIGHTBOUND>
															<INTVAL value="8"/>
														</RIGHTBOUND>
													</RANGE>
													<CODE_INFO column_number="53" file="verilog/memory.v" line_number="298"/>
												</SLICE>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="53" file="verilog/memory.v" line_number="298"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<MEMBER>
													<PREFIX>
														<IDENTIFIER name="ram">
															<CODE_INFO column_number="32" file="verilog/memory.v" line_number="299"/>
														</IDENTIFIER>
													</PREFIX>
													<INDEX>
														<CAST>
															<VALUE>
																<IDENTIFIER name="ACCELEROMETER_LOW_ADDRESS">
																	<CODE_INFO column_number="31" file="verilog/memory.v" line_number="299"/>
																</IDENTIFIER>
															</VALUE>
															<TYPE>
																<INTEGER constexpr="true" signed="false" typeVariant="NATIVE_TYPE">
																	<SPAN direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="31"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</SPAN>
																</INTEGER>
															</TYPE>
														</CAST>
													</INDEX>
													<CODE_INFO column_number="32" file="verilog/memory.v" line_number="299"/>
												</MEMBER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<CAST>
													<VALUE>
														<IDENTIFIER name="accelerometer">
															<CODE_INFO column_number="51" file="verilog/memory.v" line_number="299"/>
														</IDENTIFIER>
													</VALUE>
													<TYPE>
														<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="7"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</CAST>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="51" file="verilog/memory.v" line_number="299"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="data_rdy">
													<CODE_INFO column_number="11" file="verilog/memory.v" line_number="301"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<CAST>
													<VALUE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="ram">
																	<CODE_INFO column_number="33" file="verilog/memory.v" line_number="301"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<CAST>
																	<VALUE>
																		<IDENTIFIER name="DATA_RDY_ADDRESS">
																			<CODE_INFO column_number="32" file="verilog/memory.v" line_number="301"/>
																		</IDENTIFIER>
																	</VALUE>
																	<TYPE>
																		<INTEGER constexpr="true" signed="false" typeVariant="NATIVE_TYPE">
																			<SPAN direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="31"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</SPAN>
																		</INTEGER>
																	</TYPE>
																</CAST>
															</INDEX>
															<CODE_INFO column_number="33" file="verilog/memory.v" line_number="301"/>
														</MEMBER>
													</VALUE>
													<TYPE>
														<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
													</TYPE>
												</CAST>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="33" file="verilog/memory.v" line_number="301"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<SLICE>
													<PREFIX>
														<IDENTIFIER name="data">
															<CODE_INFO column_number="12" file="verilog/memory.v" line_number="302"/>
														</IDENTIFIER>
													</PREFIX>
													<RANGE direction="DOWNTO">
														<LEFTBOUND>
															<INTVAL value="7"/>
														</LEFTBOUND>
														<RIGHTBOUND>
															<INTVAL value="0"/>
														</RIGHTBOUND>
													</RANGE>
													<CODE_INFO column_number="12" file="verilog/memory.v" line_number="302"/>
												</SLICE>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<MEMBER>
													<PREFIX>
														<IDENTIFIER name="ram">
															<CODE_INFO column_number="34" file="verilog/memory.v" line_number="302"/>
														</IDENTIFIER>
													</PREFIX>
													<INDEX>
														<CAST>
															<VALUE>
																<IDENTIFIER name="DATA_LOW_ADDRESS">
																	<CODE_INFO column_number="33" file="verilog/memory.v" line_number="302"/>
																</IDENTIFIER>
															</VALUE>
															<TYPE>
																<INTEGER constexpr="true" signed="false" typeVariant="NATIVE_TYPE">
																	<SPAN direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="31"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</SPAN>
																</INTEGER>
															</TYPE>
														</CAST>
													</INDEX>
													<CODE_INFO column_number="34" file="verilog/memory.v" line_number="302"/>
												</MEMBER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="34" file="verilog/memory.v" line_number="302"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<SLICE>
													<PREFIX>
														<IDENTIFIER name="data">
															<CODE_INFO column_number="13" file="verilog/memory.v" line_number="303"/>
														</IDENTIFIER>
													</PREFIX>
													<RANGE direction="DOWNTO">
														<LEFTBOUND>
															<INTVAL value="15"/>
														</LEFTBOUND>
														<RIGHTBOUND>
															<INTVAL value="8"/>
														</RIGHTBOUND>
													</RANGE>
													<CODE_INFO column_number="13" file="verilog/memory.v" line_number="303"/>
												</SLICE>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<MEMBER>
													<PREFIX>
														<IDENTIFIER name="ram">
															<CODE_INFO column_number="36" file="verilog/memory.v" line_number="303"/>
														</IDENTIFIER>
													</PREFIX>
													<INDEX>
														<CAST>
															<VALUE>
																<IDENTIFIER name="DATA_HIGH_ADDRESS">
																	<CODE_INFO column_number="35" file="verilog/memory.v" line_number="303"/>
																</IDENTIFIER>
															</VALUE>
															<TYPE>
																<INTEGER constexpr="true" signed="false" typeVariant="NATIVE_TYPE">
																	<SPAN direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="31"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</SPAN>
																</INTEGER>
															</TYPE>
														</CAST>
													</INDEX>
													<CODE_INFO column_number="36" file="verilog/memory.v" line_number="303"/>
												</MEMBER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="36" file="verilog/memory.v" line_number="303"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<MEMBER>
													<PREFIX>
														<IDENTIFIER name="ram">
															<CODE_INFO column_number="25" file="verilog/memory.v" line_number="305"/>
														</IDENTIFIER>
													</PREFIX>
													<INDEX>
														<CAST>
															<VALUE>
																<IDENTIFIER name="RESULT_RDY_ADDRESS">
																	<CODE_INFO column_number="24" file="verilog/memory.v" line_number="305"/>
																</IDENTIFIER>
															</VALUE>
															<TYPE>
																<INTEGER constexpr="true" signed="false" typeVariant="NATIVE_TYPE">
																	<SPAN direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="31"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</SPAN>
																</INTEGER>
															</TYPE>
														</CAST>
													</INDEX>
													<CODE_INFO column_number="25" file="verilog/memory.v" line_number="305"/>
												</MEMBER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<CAST>
													<VALUE>
														<IDENTIFIER name="result_rdy">
															<CODE_INFO column_number="36" file="verilog/memory.v" line_number="305"/>
														</IDENTIFIER>
													</VALUE>
													<TYPE>
														<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="7"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</CAST>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="36" file="verilog/memory.v" line_number="305"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<MEMBER>
													<PREFIX>
														<IDENTIFIER name="ram">
															<CODE_INFO column_number="26" file="verilog/memory.v" line_number="306"/>
														</IDENTIFIER>
													</PREFIX>
													<INDEX>
														<CAST>
															<VALUE>
																<IDENTIFIER name="RESULT_HIGH_ADDRESS">
																	<CODE_INFO column_number="25" file="verilog/memory.v" line_number="306"/>
																</IDENTIFIER>
															</VALUE>
															<TYPE>
																<INTEGER constexpr="true" signed="false" typeVariant="NATIVE_TYPE">
																	<SPAN direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="31"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</SPAN>
																</INTEGER>
															</TYPE>
														</CAST>
													</INDEX>
													<CODE_INFO column_number="26" file="verilog/memory.v" line_number="306"/>
												</MEMBER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<SLICE>
													<PREFIX>
														<IDENTIFIER name="result">
															<CODE_INFO column_number="39" file="verilog/memory.v" line_number="306"/>
														</IDENTIFIER>
													</PREFIX>
													<RANGE direction="DOWNTO">
														<LEFTBOUND>
															<INTVAL value="15"/>
														</LEFTBOUND>
														<RIGHTBOUND>
															<INTVAL value="8"/>
														</RIGHTBOUND>
													</RANGE>
													<CODE_INFO column_number="39" file="verilog/memory.v" line_number="306"/>
												</SLICE>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="39" file="verilog/memory.v" line_number="306"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<MEMBER>
													<PREFIX>
														<IDENTIFIER name="ram">
															<CODE_INFO column_number="25" file="verilog/memory.v" line_number="307"/>
														</IDENTIFIER>
													</PREFIX>
													<INDEX>
														<CAST>
															<VALUE>
																<IDENTIFIER name="RESULT_LOW_ADDRESS">
																	<CODE_INFO column_number="24" file="verilog/memory.v" line_number="307"/>
																</IDENTIFIER>
															</VALUE>
															<TYPE>
																<INTEGER constexpr="true" signed="false" typeVariant="NATIVE_TYPE">
																	<SPAN direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="31"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</SPAN>
																</INTEGER>
															</TYPE>
														</CAST>
													</INDEX>
													<CODE_INFO column_number="25" file="verilog/memory.v" line_number="307"/>
												</MEMBER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<CAST>
													<VALUE>
														<IDENTIFIER name="result">
															<CODE_INFO column_number="37" file="verilog/memory.v" line_number="307"/>
														</IDENTIFIER>
													</VALUE>
													<TYPE>
														<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="7"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</CAST>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="37" file="verilog/memory.v" line_number="307"/>
										</ASSIGN>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/memory.v" line_number="296"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/memory.v" line_number="296"/>
						</STATETABLE>
					</STATETABLES>
					<GLOBALACTION/>
					<CODE_INFO column_number="7" file="verilog/memory.v" line_number="15"/>
				</CONTENTS>
				<CODE_INFO column_number="7" file="verilog/memory.v" line_number="15"/>
			</VIEW>
			<CODE_INFO column_number="7" file="verilog/memory.v" line_number="15"/>
		</DESIGNUNIT>
	</DESIGNUNITS>
</SYSTEM>
