#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan  7 15:37:15 2021
# Process ID: 7356
# Current directory: C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1
# Command line: vivado.exe -log minisys.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source minisys.tcl
# Log file: C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/minisys.vds
# Journal file: C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source minisys.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/sysclassfiles/orgnizationtrain/minisys/IP/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top minisys -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 472.063 ; gain = 104.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'minisys' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:4]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/.Xil/Vivado-7356-LAPTOP-0A54SNRA/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (2#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/.Xil/Vivado-7356-LAPTOP-0A54SNRA/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_bmpg_0' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/.Xil/Vivado-7356-LAPTOP-0A54SNRA/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_bmpg_0' (3#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/.Xil/Vivado-7356-LAPTOP-0A54SNRA/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'programrom' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/programrom.v:3]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/.Xil/Vivado-7356-LAPTOP-0A54SNRA/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (4#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/.Xil/Vivado-7356-LAPTOP-0A54SNRA/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'programrom' (5#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/programrom.v:3]
INFO: [Synth 8-6157] synthesizing module 'Ifetc32' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/ifetc32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Ifetc32' (6#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/ifetc32.v:3]
INFO: [Synth 8-6157] synthesizing module 'if_id_reg' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/if_id_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_id_reg' (7#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/if_id_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Idecode32' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/idecode32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Idecode32' (8#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/idecode32.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'compare' does not match port width (2) of module 'Idecode32' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:293]
INFO: [Synth 8-6157] synthesizing module 'control32' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/control32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'control32' (9#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/control32.v:3]
INFO: [Synth 8-6157] synthesizing module 'id_exe_reg' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/id_exe_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_exe_reg' (10#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/id_exe_reg.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'compare_out' does not match port width (2) of module 'id_exe_reg' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:415]
WARNING: [Synth 8-350] instance 'id_exe' of module 'id_exe_reg' requires 71 connections, but only 69 given [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
INFO: [Synth 8-6157] synthesizing module 'Executs32' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/executs32.v:4]
INFO: [Synth 8-226] default block is never used [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/executs32.v:95]
INFO: [Synth 8-226] default block is never used [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/executs32.v:134]
INFO: [Synth 8-226] default block is never used [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/executs32.v:173]
INFO: [Synth 8-226] default block is never used [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/executs32.v:213]
INFO: [Synth 8-226] default block is never used [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/executs32.v:253]
INFO: [Synth 8-226] default block is never used [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/executs32.v:311]
INFO: [Synth 8-6157] synthesizing module 'multu' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/.Xil/Vivado-7356-LAPTOP-0A54SNRA/realtime/multu_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multu' (11#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/.Xil/Vivado-7356-LAPTOP-0A54SNRA/realtime/multu_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/.Xil/Vivado-7356-LAPTOP-0A54SNRA/realtime/mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult' (12#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/.Xil/Vivado-7356-LAPTOP-0A54SNRA/realtime/mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Executs32' (13#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/executs32.v:4]
INFO: [Synth 8-6157] synthesizing module 'exe_mem_reg' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/exe_mem_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exe_mem_reg' (14#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/exe_mem_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb_reg' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/mem_wb_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb_reg' (15#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/mem_wb_reg.v:23]
WARNING: [Synth 8-3848] Net led2N4 in module/entity minisys does not have driver. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:8]
WARNING: [Synth 8-3848] Net memoriodata_mem_wb_in in module/entity minisys does not have driver. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:117]
INFO: [Synth 8-6155] done synthesizing module 'minisys' (16#1) [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[3]
WARNING: [Synth 8-3331] design control32 has unconnected port clock
WARNING: [Synth 8-3331] design control32 has unconnected port reset
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port instruction_in[31]
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port instruction_in[30]
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port instruction_in[29]
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port instruction_in[28]
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port instruction_in[27]
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port instruction_in[26]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[23]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[22]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[21]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[20]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[19]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[18]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[17]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[16]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[15]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[14]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[13]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[12]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[11]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[10]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[9]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[8]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[7]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[6]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[5]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[4]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[3]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[2]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[1]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 531.879 ; gain = 164.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[31] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[30] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[29] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[28] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[27] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[26] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[25] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[24] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[23] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[22] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[21] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[20] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[19] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[18] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[17] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[16] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[15] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[14] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[13] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[12] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[11] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[10] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[9] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[8] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[7] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[6] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[5] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[4] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[3] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[2] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[1] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin id_exe:opcplus4_in[0] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:345]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[31] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[30] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[29] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[28] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[27] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[26] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[25] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[24] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[23] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[22] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[21] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[20] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[19] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[18] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[17] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[16] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[15] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[14] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[13] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[12] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[11] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[10] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[9] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[8] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[7] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[6] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[5] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[4] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[3] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[2] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[1] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
WARNING: [Synth 8-3295] tying undriven pin mem_wb:write_data_in[0] to constant 0 [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:515]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 531.879 ; gain = 164.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 531.879 ; gain = 164.488
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0/uart_bmpg_0_in_context.xdc] for cell 'uartpg'
Finished Parsing XDC File [c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0/uart_bmpg_0_in_context.xdc] for cell 'uartpg'
Parsing XDC File [c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'cpuclk'
Finished Parsing XDC File [c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'cpuclk'
Parsing XDC File [c:/team_soc/minisys1_1/minisys1_1.srcs/sources/multu/multu/multu_in_context.xdc] for cell 'execute/multu'
Finished Parsing XDC File [c:/team_soc/minisys1_1/minisys1_1.srcs/sources/multu/multu/multu_in_context.xdc] for cell 'execute/multu'
Parsing XDC File [c:/team_soc/minisys1_1/minisys1_1.srcs/sources/mult/mult/mult_in_context.xdc] for cell 'execute/mult'
Finished Parsing XDC File [c:/team_soc/minisys1_1/minisys1_1.srcs/sources/mult/mult/mult_in_context.xdc] for cell 'execute/mult'
Parsing XDC File [c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'ROM/instmem'
Finished Parsing XDC File [c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'ROM/instmem'
Parsing XDC File [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[23]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[22]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[21]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[20]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[19]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[18]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[17]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[16]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[15]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[14]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[13]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[12]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[11]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[10]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[9]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[8]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[7]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[6]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[5]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[4]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[3]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[2]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[1]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'switch2N4[0]'. [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc:58]
Finished Parsing XDC File [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/minisys_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/constrs_1/imports/xdc/minisys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/minisys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/minisys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 894.293 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 894.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 894.293 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 894.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 894.293 ; gain = 526.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 894.293 ; gain = 526.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx. (constraint file  c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0/uart_bmpg_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx. (constraint file  c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0/uart_bmpg_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for tx. (constraint file  c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0/uart_bmpg_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx. (constraint file  c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0/uart_bmpg_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for fpga_clk. (constraint file  c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpga_clk. (constraint file  c:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for uartpg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpuclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for execute/multu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for execute/mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM/instmem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 894.293 ; gain = 526.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "compare" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Lb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Lbu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Lh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Lhu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/executs32.v:311]
INFO: [Synth 8-5546] ROM "hi_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'read_data_2_reg' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/idecode32.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 894.293 ; gain = 526.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 30    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 57    
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 71    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module minisys 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module programrom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Ifetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module if_id_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module Idecode32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module control32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 38    
Module id_exe_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 25    
Module Executs32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 30    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module exe_mem_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
Module mem_wb_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[3]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[23]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[22]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[21]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[20]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[19]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[18]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[17]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[16]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[15]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[14]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[13]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[12]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[11]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[10]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[9]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[8]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[7]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[6]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[5]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[4]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[3]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[2]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[1]
WARNING: [Synth 8-3331] design minisys has unconnected port led2N4[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 894.293 ; gain = 526.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuclk/clk_out1' to pin 'cpuclk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuclk/clk_out2' to pin 'cpuclk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 894.293 ; gain = 526.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:02:54 . Memory (MB): peak = 1241.086 ; gain = 873.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:52 ; elapsed = 00:02:59 . Memory (MB): peak = 1241.086 ; gain = 873.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:03:02 . Memory (MB): peak = 1241.086 ; gain = 873.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:03:02 . Memory (MB): peak = 1241.086 ; gain = 873.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:56 ; elapsed = 00:03:03 . Memory (MB): peak = 1241.086 ; gain = 873.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:56 ; elapsed = 00:03:03 . Memory (MB): peak = 1241.086 ; gain = 873.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:56 ; elapsed = 00:03:03 . Memory (MB): peak = 1241.086 ; gain = 873.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:56 ; elapsed = 00:03:03 . Memory (MB): peak = 1241.086 ; gain = 873.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |multu         |         1|
|2     |mult          |         1|
|3     |cpuclk        |         1|
|4     |uart_bmpg_0   |         1|
|5     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |cpuclk      |     1|
|2     |mult        |     1|
|3     |multu       |     1|
|4     |prgrom      |     1|
|5     |uart_bmpg_0 |     1|
|6     |BUFG        |     2|
|7     |CARRY4      |  1227|
|8     |LUT1        |    69|
|9     |LUT2        |   267|
|10    |LUT3        |   499|
|11    |LUT4        |   124|
|12    |LUT5        |  4422|
|13    |LUT6        |  1385|
|14    |MUXF7       |   261|
|15    |FDCE        |   242|
|16    |FDPE        |     2|
|17    |FDRE        |  1417|
|18    |FDSE        |    80|
|19    |LD          |    32|
|20    |IBUF        |     2|
|21    |OBUFT       |    24|
+------+------------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            | 10268|
|2     |  execute |Executs32   |   313|
|3     |  ROM     |programrom  |   100|
|4     |  exe_mem |exe_mem_reg |   142|
|5     |  id_exe  |id_exe_reg  |  6917|
|6     |  idecode |Idecode32   |  2041|
|7     |  if_id   |if_id_reg   |   211|
|8     |  ifetch  |Ifetc32     |    83|
|9     |  mem_wb  |mem_wb_reg  |   254|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:56 ; elapsed = 00:03:03 . Memory (MB): peak = 1241.086 ; gain = 873.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:32 ; elapsed = 00:02:46 . Memory (MB): peak = 1241.086 ; gain = 511.281
Synthesis Optimization Complete : Time (s): cpu = 00:02:56 ; elapsed = 00:03:03 . Memory (MB): peak = 1241.086 ; gain = 873.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1241.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:03:10 . Memory (MB): peak = 1241.086 ; gain = 885.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1241.086 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.runs/synth_1/minisys.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file minisys_utilization_synth.rpt -pb minisys_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  7 15:40:39 2021...
