/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 288 240)
	(text "dma" (rect 5 0 34 15)(font "Arial" ))
	(text "inst" (rect 8 160 31 175)(font "Arial" ))
	(port
		(pt 0 152)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 24 144 41 159)(font "Arial" ))
		(line (pt 0 152)(pt 16 152))
	)
	(port
		(pt 0 136)
		(input)
		(text "rst" (rect 0 0 16 15)(font "Arial" ))
		(text "rst" (rect 24 128 40 143)(font "Arial" ))
		(line (pt 0 136)(pt 16 136))
	)
	(port
		(pt 88 0)
		(input)
		(text "bus_grant" (rect 0 0 66 15)(font "Arial" ))
		(text "bus_grant" (rect 80 25 95 91)(font "Arial" )(vertical))
		(line (pt 88 0)(pt 88 16))
	)
	(port
		(pt 56 176)
		(input)
		(text "watchdog" (rect 64 119 84 188)(font "Intel Clear" (font_size 8))(vertical))
		(text "watchdog" (rect 48 88 63 150)(font "Arial" )(vertical))
		(line (pt 56 176)(pt 56 160))
	)
	(port
		(pt 72 0)
		(output)
		(text "bus_req" (rect 0 0 54 15)(font "Arial" ))
		(text "bus_req" (rect 64 23 79 77)(font "Arial" )(vertical))
		(line (pt 72 0)(pt 72 16))
	)
	(port
		(pt 224 48)
		(bidir)
		(text "addr_bus[31..0]" (rect 0 0 101 15)(font "Arial" ))
		(text "addr_bus[31..0]" (rect 120 40 221 55)(font "Arial" ))
		(line (pt 224 48)(pt 208 48)(line_width 3))
	)
	(port
		(pt 224 64)
		(bidir)
		(text "data_bus[31..0]" (rect 0 0 100 15)(font "Arial" ))
		(text "data_bus[31..0]" (rect 120 56 220 71)(font "Arial" ))
		(line (pt 224 64)(pt 208 64)(line_width 3))
	)
	(port
		(pt 224 80)
		(bidir)
		(text "rd_bus" (rect 0 0 46 15)(font "Arial" ))
		(text "rd_bus" (rect 168 72 214 87)(font "Arial" ))
		(line (pt 224 80)(pt 208 80))
	)
	(port
		(pt 224 96)
		(bidir)
		(text "wr_bus" (rect 0 0 48 15)(font "Arial" ))
		(text "wr_bus" (rect 168 88 216 103)(font "Arial" ))
		(line (pt 224 96)(pt 208 96))
	)
	(port
		(pt 224 112)
		(bidir)
		(text "data_mask_bus[3..0]" (rect 0 0 136 15)(font "Arial" ))
		(text "data_mask_bus[3..0]" (rect 88 104 224 119)(font "Arial" ))
		(line (pt 224 112)(pt 208 112)(line_width 3))
	)
	(port
		(pt 224 128)
		(bidir)
		(text "fc_bus" (rect 0 0 43 15)(font "Arial" ))
		(text "fc_bus" (rect 168 120 211 135)(font "Arial" ))
		(line (pt 224 128)(pt 208 128))
	)
	(parameter
		"CTRL_REG_ADDR"
		"00000000000000000000000000000000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"SRC_REG_ADDR"
		"00000000000000000000000000000100"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"DEST_REG_ADDR"
		"00000000000000000000000000001000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"CNT_REG_ADDR"
		"00000000000000000000000000001100"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 208 160))
	)
	(annotation_block (parameter)(rect 288 -40 768 64))
)
