$date
	Sun Oct 23 03:36:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#747440
b10001 !
1"
#747442
b10001 &
b10001 %
1$
#747443
0"
#747446
b110100 &
b110100 %
#747450
b11010 &
b11010 %
#747454
b1101 &
b1101 %
#747458
b101000 &
b101000 %
#747462
b10100 &
b10100 %
#747466
b1010 &
b1010 %
#747470
b101 &
b101 %
#747474
b10000 &
b10000 %
#747478
b1000 &
b1000 %
#747482
b100 &
b100 %
#747486
b10 &
b10 %
#747490
b1 &
b1 %
1#
#747494
b0 &
0#
b0 %
0$
#1738254
b11 &
b11 %
1$
b11 !
1"
#1738255
0"
#1738258
b1010 &
b1010 %
#1738262
b101 &
b101 %
#1738266
b10000 &
b10000 %
#1738270
b1000 &
b1000 %
#1738274
b100 &
b100 %
#1738278
b10 &
b10 %
#1738282
b1 &
b1 %
1#
#1738286
b0 &
0#
b0 %
0$
#2715084
b1010 !
1"
#2715086
b1010 &
b1010 %
1$
#2715087
0"
#2715090
b101 &
b101 %
#2715094
b10000 &
b10000 %
#2715098
b1000 &
b1000 %
#2715102
b100 &
b100 %
#2715106
b10 &
b10 %
#2715110
b1 &
1#
b1 %
#2715114
b0 &
b0 %
0#
0$
#4500012
