Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov  6 17:14:33 2023
| Host         : 400p1l1760g0508 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1236 |
|    Minimum number of control sets                        |  1236 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   983 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1236 |
| >= 0 to < 4        |   167 |
| >= 4 to < 6        |    94 |
| >= 6 to < 8        |    35 |
| >= 8 to < 10       |   111 |
| >= 10 to < 12      |    34 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |    15 |
| >= 16              |   748 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3300 |         1073 |
| No           | No                    | Yes                    |             132 |           39 |
| No           | Yes                   | No                     |            1105 |          522 |
| Yes          | No                    | No                     |           24741 |         6589 |
| Yes          | No                    | Yes                    |              60 |            9 |
| Yes          | Yes                   | No                     |            7379 |         1508 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                             Set/Reset Signal                                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                    | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/gen_pipelined.state_reg[2]                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/gen_pipelined.state_reg[2]                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_pp0_stage11                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/trunc_ln37_2_reg_128480                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU3_fu_768/ap_CS_fsm_pp0_stage1                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/input_fm_buffer_ce1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_ier10_out                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/trunc_ln37_1_reg_128480                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/tmp_545_reg_24670                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU1_fu_224/Q[1]                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/input_fm_buffer_ce0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__2_n_0                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_CS_fsm_pp0_stage8                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/raddr[1]_i_1__6_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_NS_fsm117_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_fu_300_m_axi_biases_RREADY                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU_fu_750/ap_CS_fsm_pp0_stage1                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/ap_block_pp0_stage0_subdone                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                                                |                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__0_n_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/urem_8ns_8ns_8_12_1_U267/srcnn_urem_8ns_8ns_8_12_1_divider_u/E[0]                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/ap_enable_reg_pp0_iter1_i_1__7_n_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone_2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/bh_fu_114                                                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437/ap_CS_fsm_pp0_stage1                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                               | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__3_n_0                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/ap_NS_fsm[13]                                                                                                                                                                                                                                | design_1_i/srcnn_0/inst/grp_conv3_fu_330/select_ln37_reg_1344                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU6_fu_463/ap_CS_fsm_pp0_stage1                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU_fu_202/Q[1]                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/sub_ln140_1_reg_1679_reg0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__4_n_0                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                               | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__1_n_0                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state70                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/buff_rdata/SR[0]                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__10_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state[m_valid_i]_i_1_n_0                                                                                                                 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_CS_fsm_state12                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_NS_fsm17_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_NS_fsm113_out                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wreq/raddr[2]_i_1_n_0                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/raddr[2]_i_1__7_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state58                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_CS_fsm_pp0_stage8                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_NS_fsm119_out                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state[m_valid_i]_i_1_n_0                                                                                                                 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__2_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/user_resp/E[0]                                                                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv3_fu_330/bh_reg_607[2]_i_1_n_0                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                                                       | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__14_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state26                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm169_out                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                          | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state14                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm14_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state123                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm114_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm120_out                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW8_fu_511/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_NS_fsm111_out                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_CS_fsm_state35                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_CS_fsm_state16                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                  | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__7_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/E[0]                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/phi_urem10481_reg_732_reg[3][0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__10_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__16_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_pp0_stage11                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                          | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__9_n_0                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                  | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__23_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_CS_fsm_pp0_stage4                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__8_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm116_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_264/phi_urem_reg_664[3]_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__2_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state105                                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_264/loop_index_0_i_reg_688                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state116                                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_264/loop_index_1_i_reg_699                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state146                                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_264/loop_index_1_i466_reg_767                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__9_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__3_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state135                                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_264/loop_index_0_i456_reg_756                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/urem_9ns_8ns_9_13_seq_1_U231/start0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/urem_9ns_8ns_9_13_seq_1_U228/start0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                     | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_state29                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_NS_fsm112_out                                                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_fu_798_m_axi_biases_RREADY                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_NS_fsm16_out                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_NS_fsm111_out                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__4_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/add_ln71_reg_8550                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_state10                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__17_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__13_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_BW_fu_246/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                              | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_NS_fsm110_out                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_BW2_fu_255/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[32]_0[0]                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/h_1_reg_1900                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_CS_fsm_state11                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__14_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__2_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__17_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/urem_8ns_8ns_8_12_1_U267/srcnn_urem_8ns_8ns_8_12_1_divider_u/E[0]                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/urem_8ns_8ns_8_12_1_U267/dividend0[7]_i_1__2_n_0                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__13_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/bin_fu_132                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__8_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__3_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__15_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__12_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/buff_rdata/dout_vld_reg_1                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__18_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__5_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__7_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state119                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                 |                                                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_CS_fsm_pp0_stage0                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                          | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1_n_0                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/ap_NS_fsm[13]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                 |                                                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/bout_reg_642[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/flow_control_loop_pipe_sequential_init_U/c_fu_88040_out                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW_fu_489_ap_start_reg0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_CS_fsm_state39                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_CS_fsm_state37                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/add_ln134_2_reg_7900                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/add_ln71_2_reg_8470                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/h_1_reg_1900                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_reg[148][0]                                                                                                                                                                                     | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm126_out                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm19_out                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_CS_fsm_pp0_stage0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/or_ln46_reg_1057_reg0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/ap_CS_fsm_state13                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_NS_fsm14_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_CS_fsm_state10                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU_fu_750/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_4_fu_234/flow_control_loop_pipe_sequential_init_U/loop_index_1_fu_64                                                                                                 |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_4_fu_758/WEBWE[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_BW2_fu_255/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                             |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/ap_NS_fsm14_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv3_fu_330/ap_NS_fsm110_out                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_CLEARW_fu_776/flow_control_loop_pipe_sequential_init_U/w_fu_30                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_BW_fu_246/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                         |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/c_fu_880                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/flow_control_loop_pipe_sequential_init_U/c_fu_88040_out                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU1_fu_224/flow_control_loop_pipe_sequential_init_U/bw_fu_56                                                                                                       |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_6_fu_782/flow_control_loop_pipe_sequential_init_U/grp_conv3_Pipeline_6_fu_782_ap_start_reg_reg                                                                                                                            |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                              | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm121_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm128_out                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU_fu_202/flow_control_loop_pipe_sequential_init_U/bw_fu_56                                                                                                        |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_2_fu_212/flow_control_loop_pipe_sequential_init_U/loop_index_0_fu_64_reg[7]                                                                                          |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_4_fu_758/flow_control_loop_pipe_sequential_init_U/loop_index_0_i_fu_54                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/ap_CS_fsm_state12                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_CS_fsm_state10                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU6_fu_463/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU6_fu_463/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU6_fu_463/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_NS_fsm115_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_NS_fsm116_out                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_CLEARW5_fu_798/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/zext_ln54_56_reg_13057_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW_fu_489/p_2_in                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW_fu_489/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW8_fu_511/p_2_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW8_fu_511/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW7_fu_500/p_2_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW7_fu_500/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/empty_715_reg_23770                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/zext_ln54_177_reg_13057_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_7_fu_475/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_7_fu_475/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU3_fu_768/flow_control_loop_pipe_sequential_init_U/bw_2_fu_46                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_7_fu_475/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_5_fu_449/WEBWE[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_5_fu_449/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_5_fu_449/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/Q[0]                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv3_fu_330/c_reg_1453[0]_i_1_n_0                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_5_fu_449/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                              | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state115                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state47                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_264/loop_index_i_0_reg_597                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/col_fu_1100                                                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/flow_control_loop_pipe_sequential_init_U/col_fu_110037_out                                                                                                                                       |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_CLEARW4_fu_792/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_ln99_1_reg_22250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state35                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state2                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state145                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state91                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_264/loop_index_i_1_reg_619                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state79                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/empty_730_reg_25370                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/zext_ln54_78_reg_13433_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/ap_CS_fsm_pp0_stage4                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state124                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/zext_ln54_89_reg_13549_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/zext_ln54_122_reg_14246_reg0                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/zext_ln54_144_reg_15371_reg0                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/zext_ln54_133_reg_14618_reg0                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_ln54_5_reg_137740                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/zext_ln54_265_reg_15371_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/add_ln45_reg_13250                                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv2_fu_300/select_ln41_3_reg_1330                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/zext_ln54_32_reg_1626[8]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__6_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_ln54_6_reg_138690                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_ce0                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409/flow_control_loop_pipe_sequential_init_U/icmp_ln93_reg_242_reg[0][0]                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/bh_reg_5740                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_ln54_6_reg_138690                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state94                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[8]_i_1__5_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[8]_i_1__1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_ln54_5_reg_137740                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/ap_CS_fsm_pp0_stage2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                9 |              9 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_ln54_9_reg_141660                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/zext_ln54_210_reg_13549_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409/flow_control_loop_pipe_sequential_init_U/indvar_flatten24_fu_72                                                                                                                                     |                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/urem_9ns_8ns_9_13_seq_1_U229/start0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_ln54_8_reg_140710                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/zext_ln54_199_reg_13433_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/zext_ln54_254_reg_14618_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/zext_ln54_243_reg_14246_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/zext_ln54_276_reg_15957_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/urem_9ns_8ns_9_13_seq_1_U232/start0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/zext_ln54_221_reg_13651_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_ln54_9_reg_141660                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                9 |              9 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/zext_ln54_155_reg_15957_reg0                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_ln54_8_reg_140710                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/zext_ln54_100_reg_13651_reg0                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__4_n_0                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                     | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__3_n_0                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.sect_handling_reg                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU_fu_750/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/conv2_float_255_255_float_64_1_1_float_float_255_255_o_42_reg_12160                                                                                                                                            |                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/flow_control_loop_pipe_sequential_init_U/icmp_ln117_reg_753_reg[0]_2                                                                                                                             |                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU6_fu_463/flow_control_loop_pipe_sequential_init_U/bw_3_fu_76_reg[6][0]                                                                                                                                                |                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/add_ln52_8_reg_127380                                                                                                                                                                                 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/select_ln40_10_reg_12728                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_CS_fsm_pp0_stage7                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                               | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__2_n_0                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                     | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_CS_fsm_state13                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU3_fu_768/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/conv2_float_255_255_float_64_1_1_float_float_255_255_o_30_reg_13830                                                                                                                                            |                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                                                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/urem_8ns_8ns_8_12_1_U267/srcnn_urem_8ns_8ns_8_12_1_divider_u/E[0]                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437/flow_control_loop_pipe_sequential_init_U/bw_fu_76_reg[6][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/urem_9ns_8ns_9_13_seq_1_U229/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/E[0]                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/urem_9ns_8ns_9_13_seq_1_U232/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/E[0]                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/add_ln52_8_reg_127380                                                                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/select_ln40_11_reg_12728                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__1_n_0                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/add_ln54_126_reg_169580                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state93                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state120                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/add_ln54_132_reg_169580                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm116_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_264/bout_reg_642[3]_i_1_n_0                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/E[0]                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_reg[118][0]                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rs_rdata/WEA[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_RREADY                                                                                                                                 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rs_rdata/WEA[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/empty_711_reg_23720                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/add_ln45_reg_13250                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state144                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state114                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/empty_726_reg_25320                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEA[0]                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_pp0_stage4                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1__1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1__0_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_pp0_stage4                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_BW_fu_246_ap_start_reg0                                                                                                                                              |                                                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[7]_i_1__0_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_CS_fsm_pp0_stage5                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U499/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                                     |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv1_fu_264/fadd_32ns_32ns_32_4_full_dsp_1_U240/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                    |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv1_fu_264/fadd_32ns_32ns_32_4_full_dsp_1_U241/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                    |                2 |             15 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                                     |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg_0                                                                                                                       |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU1_fu_224/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                                         |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU_fu_202/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                            |                                                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U502/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                                     |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                                     |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_5_fu_449/phi_mul509_fu_74                                                                                                                                                                                                 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_5_fu_449/flow_control_loop_pipe_sequential_init_U/grp_conv2_Pipeline_5_fu_449_ap_start_reg_reg                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_7_fu_475/phi_mul519_fu_74                                                                                                                                                                                                 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_7_fu_475/flow_control_loop_pipe_sequential_init_U/grp_conv2_Pipeline_7_fu_475_ap_start_reg_reg                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU6_fu_463/phi_mul514_fu_720                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU6_fu_463/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_bw1                                                                                                                                  |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/ap_CS_fsm_pp0_stage1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437/phi_mul_fu_720                                                                                                                                                                                                | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_bw_41                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/zext_ln54_167_reg_12914_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               15 |             17 |         1.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/bh_fu_616                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/zext_ln54_46_reg_12914_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               10 |             17 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/sub_ln80_reg_1268[18]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_ln54_7_reg_139760                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               16 |             18 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/add_ln52_6_reg_126760                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/add_ln52_8_reg_127380                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                   |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_ln54_7_reg_139760                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               11 |             18 |         1.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                         |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/conv2_float_255_255_float_64_1_1_float_float_255_255_o_33_reg_11240                                                                                                                                            |                                                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                         |                8 |             20 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/add_ln50_11_reg_14130                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_CS_fsm_pp0_stage6                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                         |               13 |             21 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU3_fu_768/ap_CS_fsm_pp0_stage0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                2 |             21 |        10.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU_fu_750/Q[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                2 |             21 |        10.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv1_fu_264/fmul_32ns_32ns_32_3_max_dsp_1_U246/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                 |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv1_fu_264/fmul_32ns_32ns_32_3_max_dsp_1_U245/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                 |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U503/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                                  |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U505/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                                  |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U504/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                                  |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_state9                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW7_fu_500/p_2_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW7_fu_500/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                            |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW8_fu_511/p_2_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW8_fu_511/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                            |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW_fu_489/p_2_in                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_BW_fu_489/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_pp0_stage5                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               17 |             26 |         1.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_pp0_stage5                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               22 |             26 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_pp0_stage6                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               17 |             26 |         1.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_pp0_stage6                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               18 |             26 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                   |                8 |             27 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                   |                8 |             27 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/urem_9ns_8ns_9_13_seq_1_U229/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               12 |             28 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/urem_9ns_8ns_9_13_seq_1_U232/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                6 |             28 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/add_ln52_8_reg_127380                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               14 |             29 |         2.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/add_ln52_6_reg_126760                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               22 |             29 |         1.32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/add_ln52_10_reg_127900                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                        |                9 |             31 |         3.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/mul_1_2_4_reg_17200                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/mul_0_1_4_reg_16950                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/grp_fu_574_p01                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/mul_1_6_reg_16210                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/p_18_in                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6280                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_620[31]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_687                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6202                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_620234_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_642[31]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6560                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6500                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6690                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6810                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_612332_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6620                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_612[31]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6122                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6750                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_634135_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_634[31]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6050                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7650                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7890                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7960                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6940                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7120                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7180                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7470                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7290                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_8120                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_8180                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7710                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7770                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_6990                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7530                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7060                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_740                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7230                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_7590                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_8490                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/tmp_45_reg_17900                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_8230                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_830127_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/tmp_49_reg_17850                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/tmp_50_reg_18000                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_8430                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_8550                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_8300                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/tmp_23_reg_17950                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_8360                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/tmp_9_reg_17750                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/tmp_17_reg_17800                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU3_fu_768/output_fm_buffer_0_load_reg_1940                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__10                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__16                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__22                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__23                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__17                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__7                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__12                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__24                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__14                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__21                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__8                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__11                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__13                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__20                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__5                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__3                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__9                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__19                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__6                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__4                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__15                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71488                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU_fu_750/output_fm_buffer_0_load_reg_1940                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_pp0_stage8                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/left_reg_72070                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_RREADY                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/add53_5_reg_170980                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/mul_134_2_4_reg_148250                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/mul_134_5_2_reg_152800                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/mul_2_4_3_reg_155780                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/mul_2_7_8_reg_170930                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/p_31_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/p_6_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/p_7_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_70560                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_70640                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_70600                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_70710                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_70781                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_70780                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71220                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71300                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71960                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71720                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71000                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71967                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71570                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72051                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72140                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72290                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72390                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72210                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71224                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72050                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71880                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71480                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71004                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71150                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_70845                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_70840                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71070                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71390                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71650                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71800                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_70920                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72940                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74020                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72611                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74250                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73730                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74320                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74620                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74090                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74540                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74710                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73350                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74940                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73500                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73110                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73180                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72610                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74430                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72530                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72700                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73420                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74170                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72770                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74860                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_75260                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_74780                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73880                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73950                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73270                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73010                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_75010                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73580                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72870                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_72450                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77250                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77340                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77500                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77660                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78010                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78120                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76440                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77720                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78060                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78190                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_75880                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76660                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76830                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77400                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_75410                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78270                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78400                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78480                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76040                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77180                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78530                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77120                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77590                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77930                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78330                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_75790                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77820                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76130                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_75700                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76300                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76210                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76900                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76370                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76520                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_75330                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_75960                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76750                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_75480                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76833                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_76600                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_77040                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78980                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_80650                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_79070                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_79250                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78650                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_79760                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_79940                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_79850                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_80190                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_80360                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_80010                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_79420                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_80100                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_78600                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_input_ftmap[31]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_79680                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_input_ftmap[63]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_80270                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_79160                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_80440                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_70560                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71300                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_70710                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71390                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_70600                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71004                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_70640                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_70840                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_70845                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_70920                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71000                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71150                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71224                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_70780                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_70781                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71070                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71220                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72940                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73420                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71650                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72050                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71800                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72450                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72530                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72290                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72610                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72770                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71967                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72870                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73270                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73110                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73350                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73010                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71570                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73580                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71480                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71488                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71960                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73180                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72051                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73500                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72611                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72210                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72140                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73730                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73880                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72700                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71720                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_72390                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71880                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76130                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74940                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74430                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76830                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76833                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76900                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_75700                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76300                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_75010                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77180                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77340                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77400                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74250                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76660                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74090                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77250                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_75880                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77500                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74170                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76040                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76600                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74620                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74320                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74860                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_75960                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74020                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74780                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76210                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76440                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_75330                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73950                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77120                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74540                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_75480                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_75790                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76520                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76750                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77040                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_75260                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_74710                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_76370                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_75410                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78530                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_80190                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78060                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_79680                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_79940                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_79330                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78400                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_79070                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_80100                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77930                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_80440                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_80010                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78010                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78980                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_80360                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_80650                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78330                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_79420                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78650                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78600                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_79250                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_79160                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78120                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78270                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78480                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_80270                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77660                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_79760                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_79850                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77820                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_78190                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77720                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_79330                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[116][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[116]_1[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[146]_rep__5_6[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[116]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[146]_rep__5_7[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_2_fu_212/tmp_1_reg_2230                                                                                                                                              |                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_4_fu_234/tmp_3_reg_2230                                                                                                                                              |                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU1_fu_224/tmp_2_reg_2490                                                                                                                                          |                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU_fu_202/tmp_reg_2490                                                                                                                                             |                                                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state134                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_reg[124]_0[8]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/empty_719_reg_24320                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/empty_734_reg_25920                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_reg[46]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_reg[57][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_reg[46]_1[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/reg_8400                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/reg_8440                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_5_fu_449/tmp_6_reg_320[31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_7_fu_475/tmp_8_reg_320[31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/add_4_reg_14230                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/mul_5_reg_13500                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/mul_reg_12700                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/mul_4_reg_13450                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/mul_3_reg_13400                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/mul_1_reg_13000                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/mul_2_reg_13300                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/reg_4700                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/tmp_12_reg_13350                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/reg_4600                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                     |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                     |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                     |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                     |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/add53_1_5_reg_170980                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/tmp_14_reg_14180                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_0_in__18                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437/ap_CS_fsm_pp0_stage0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409/p_2_in                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409/ap_CS_fsm_reg[11][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU6_fu_463/ap_CS_fsm_pp0_stage0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_CS_fsm_state14                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/Q[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/mul_1_2_4_3_reg_155780                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/mul_1_1_5_2_reg_152800                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/mul_1_2_7_8_reg_170930                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/mul_1_1_2_4_reg_148250                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/p_6_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/p_7_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/p_31_in                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_4_fu_758/output_fm_buffer_0_load_reg_1700                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_6_fu_782/output_fm_buffer_0_load_reg_1700                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/ap_ready_int                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/mul_0_4_3_reg_17400                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_77590                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/add_ln54_125_reg_170030                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/add_ln54_119_reg_170030                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_CS_fsm_pp0_stage2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               19 |             34 |         1.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU_fu_750/ap_CS_fsm_pp0_stage1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_CS_fsm_pp0_stage1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               19 |             34 |         1.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU3_fu_768/ap_CS_fsm_pp0_stage1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU6_fu_463/tmp_7_reg_3620                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               20 |             34 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU1_fu_224/Q[1]                                                                                                                                                    |                                                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU_fu_202/Q[1]                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437/tmp_reg_3620                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               17 |             34 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                         |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_pp0_stage3                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               29 |             36 |         1.24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                         |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_pp0_stage3                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               25 |             36 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum61_out                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum61_out                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                         |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop_1                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               15 |             37 |         2.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                         |               16 |             37 |         2.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                         |               18 |             37 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop_1                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               13 |             37 |         2.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU6_fu_463/ap_CS_fsm_pp0_stage1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               21 |             38 |         1.81 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437/ap_CS_fsm_pp0_stage1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |               23 |             38 |         1.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_state11                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               12 |             39 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/p_39_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |               31 |             39 |         1.26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/add_ln52_10_reg_127900                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               34 |             40 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/tmp_11_reg_13250                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               29 |             41 |         1.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/tmp_9_reg_12750                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               27 |             41 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/col_fu_316077_out                                                                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                           |               15 |             41 |         2.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/or_ln80_2_reg_6410                                                                                                                                                                                 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                       |               12 |             41 |         3.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/col_fu_316077_out                                                                                                                                                                                     | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                          |               13 |             41 |         3.15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/Q[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                9 |             42 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/mul_9ns_11ns_19_1_1_U47/add_ln37_reg_122980                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               33 |             45 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU1_fu_224/Q[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                         |               24 |             47 |         1.96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_pp0_stage1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               36 |             47 |         1.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU_fu_202/Q[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               23 |             47 |         2.04 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/add_ln37_1_reg_122980                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               30 |             49 |         1.63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                7 |             52 |         7.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               10 |             52 |         5.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_pp0_stage1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               37 |             52 |         1.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               12 |             52 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               10 |             52 |         5.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               11 |             52 |         4.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               11 |             52 |         4.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               13 |             53 |         4.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/add_ln52_5_reg_126300                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               38 |             54 |         1.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/ap_CS_fsm_pp0_stage3                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               28 |             58 |         2.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               18 |             59 |         3.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               20 |             59 |         2.95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/ap_CS_fsm_state1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               24 |             62 |         2.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/add_ln112_reg_13480                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                8 |             62 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_state1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                8 |             62 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/add_ln137_reg_7300                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                8 |             62 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm115_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                9 |             62 |         6.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm15_out                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                9 |             62 |         6.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               19 |             63 |         3.32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               17 |             63 |         3.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               16 |             63 |         3.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               15 |             63 |         4.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               19 |             63 |         3.32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71005                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               60 |             64 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/trunc_ln114_1_reg_2484_reg[1]_4                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71801                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               59 |             64 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71305                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               59 |             64 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_64s_8ns_64_1_1_U227/p_1_reg_608_reg[1]_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_64s_8ns_64_1_1_U227/ap_CS_fsm_reg[57]_18                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71225                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               58 |             64 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_71154                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               60 |             64 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_70641                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               55 |             64 |         1.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/mul_14_reg_153660                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/add_ln109_reg_14130                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_73650                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               55 |             64 |         1.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[146]_rep__5_19                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[146]_rep__5_15                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[146]_rep__5_17                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[146]_rep__5_16                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_64s_8ns_64_1_1_U227/ap_CS_fsm_reg[57]_16                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[146]_rep__5_18                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state13                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               33 |             64 |         1.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[104]_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm122_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_264/bh_reg_574[1]_i_1_n_0                                                                                                                                                                                                          |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[90]_0                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_79510                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               59 |             64 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_75120                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               56 |             64 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_79161                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               62 |             64 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[104]_1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[146]_rep__5_14                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71005                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               60 |             64 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71225                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               60 |             64 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71305                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               58 |             64 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/mul_1_3_4_reg_1745[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               31 |             64 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/mul_0_3_3_reg_17100                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               54 |             64 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/mul_1_4_4_reg_17650                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               47 |             64 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71154                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               63 |             64 |         1.02 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_reg[124]_0[4]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |               34 |             64 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_70641                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               58 |             64 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_75550                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               63 |             64 |         1.02 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/reg_71801                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               61 |             64 |         1.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_79510                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               61 |             64 |         1.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_COL_fu_686/reg_8010                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               58 |             64 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_79161                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               57 |             64 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_75550                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               59 |             64 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/trunc_ln114_1_reg_2484_reg[1]_2                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/mul_1_15_reg_153660                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               62 |             64 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_75120                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               55 |             64 |         1.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/trunc_ln114_1_reg_2484_reg[1]_3                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/trunc_ln114_1_reg_2484_reg[1]_1                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/reg_73650                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               55 |             64 |         1.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[69]_22                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[69]_21                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[46]_15                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[69]_18                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[90]_3                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/weights_addr_2_reg_25080                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               10 |             65 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/weights_addr_reg_23480                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               11 |             65 |         5.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                6 |             65 |        10.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/add_ln134_reg_16940                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |               24 |             65 |         2.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                6 |             65 |        10.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state123                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               11 |             66 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm120_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               10 |             66 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/add_ln134_reg_8050                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               24 |             66 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               12 |             66 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                5 |             68 |        13.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/CEA2                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               14 |             68 |         4.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |             68 |        13.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                6 |             70 |        11.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               10 |             70 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               19 |             70 |         3.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               19 |             70 |         3.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               10 |             70 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               19 |             70 |         3.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               18 |             70 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU_fu_750/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               13 |             70 |         5.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/push_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437/flow_control_loop_pipe_sequential_init_U/push_1                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               15 |             70 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                6 |             70 |        11.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               12 |             70 |         5.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/and_ln79_reg_6270                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               12 |             72 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/tmp_3_reg_12400                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               46 |             73 |         1.59 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/conv2_float_255_255_float_64_1_1_float_float_255_255_o_21_reg_13600                                                                                                                                            |                                                                                                                                                                                                                                                                         |               33 |             74 |         2.24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                         |               16 |             74 |         4.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                         |               16 |             74 |         4.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/add_ln52_5_reg_126300                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               52 |             76 |         1.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/urem_8ns_8ns_8_12_1_U267/srcnn_urem_8ns_8ns_8_12_1_divider_u/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                         |               20 |             80 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_pp0_stage2                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               57 |             80 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_pp0_stage2                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               56 |             80 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                                                         |               17 |             82 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                                                         |               17 |             82 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                                                         |               16 |             82 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                                                         |               17 |             82 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                         |               23 |             82 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                                                         |               17 |             82 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                         |               23 |             82 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                         |               16 |             82 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                         |               16 |             82 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                         |               16 |             82 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               12 |             85 |         7.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               10 |             85 |         8.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/mul_8ns_10ns_17_1_1_U46/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               55 |             87 |         1.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               11 |             91 |         8.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               11 |             91 |         8.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               13 |             91 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               12 |             91 |         7.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               21 |             92 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               23 |             92 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               14 |             92 |         6.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               33 |             92 |         2.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               17 |             92 |         5.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               41 |             92 |         2.24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               21 |             92 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               28 |             92 |         3.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |               31 |             92 |         2.97 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               29 |             92 |         3.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               17 |             92 |         5.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               29 |             92 |         3.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               27 |             92 |         3.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               17 |             92 |         5.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               32 |             92 |         2.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |               32 |             92 |         2.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               14 |             92 |         6.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               39 |             92 |         2.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               81 |             96 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/mul_134_3_5_reg_156800                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               85 |             96 |         1.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/mul_1_1_3_5_reg_156800                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               91 |             96 |         1.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/add_ln52_reg_125210                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               64 |             98 |         1.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_NS_fsm125_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               16 |            124 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_CS_fsm_state1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               66 |            124 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_RELU_fu_437_ap_start_reg0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               16 |            124 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_64s_8ns_64_1_1_U227/ap_CS_fsm_reg[57]_15                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               18 |            128 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[69]_17                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               18 |            128 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409/p_0_in                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               16 |            128 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[46]_13                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               16 |            128 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/trunc_ln114_1_reg_2484_reg[1]_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               17 |            128 |         7.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/tmp_1_reg_11800                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               74 |            128 |         1.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_reg[104]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               17 |            128 |         7.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/trunc_ln114_1_reg_2484_reg[1]                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |               17 |            128 |         7.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_RELU_fu_750_ap_start_reg0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               18 |            130 |         7.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |               19 |            138 |         7.26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               13 |            139 |        10.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               13 |            139 |        10.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               14 |            139 |         9.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               15 |            139 |         9.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               30 |            144 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               28 |            144 |         5.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               28 |            144 |         5.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               31 |            144 |         4.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               32 |            144 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               31 |            144 |         4.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               14 |            151 |        10.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               14 |            151 |        10.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/ap_CS_fsm_state3                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               22 |            155 |         7.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm[255]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |              119 |            246 |         2.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_64s_8ns_64_1_1_U227/p_1_reg_608_reg[1]_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_64s_8ns_64_1_1_U227/p_1_reg_608_reg[1]_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_64s_8ns_64_1_1_U227/p_1_reg_608_reg[1]_3                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[69]_15                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[69]_20                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[46]_12                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[69]_19                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_64s_8ns_64_1_1_U227/ap_CS_fsm_reg[57]_13                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[46]_14                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[69]_13                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[46]_11                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[69]_14                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[69]_16                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_64s_8ns_64_1_1_U227/ap_CS_fsm_reg[57]_17                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_64s_8ns_64_1_1_U227/ap_CS_fsm_reg[57]_14                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[69]_23                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[90]_1                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[90]_2                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/mul_64s_8ns_64_1_1_U227/p_1_reg_608_reg[1]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[90]_4                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[90]                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               37 |            296 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               37 |            296 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |              211 |            627 |         2.97 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |              358 |            730 |         2.04 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/ap_CS_fsm_reg[12]_4                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |              150 |            800 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_330/ap_CS_fsm_state14                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |              262 |            806 |         3.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |             1075 |           3574 |         3.32 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


