

================================================================
== Vivado HLS Report for 'digitrec_bitcount'
================================================================
* Date:           Fri Jun 18 23:27:18 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        2-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    105|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|    105|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ap_return         |     +    |      0|  0|   6|           6|           6|
    |tmp10_fu_756_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp11_fu_750_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp12_fu_870_p2   |     +    |      0|  0|   4|           4|           4|
    |tmp13_fu_818_p2   |     +    |      0|  0|   3|           3|           3|
    |tmp14_fu_792_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp15_fu_786_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp16_fu_808_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp17_fu_802_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp18_fu_860_p2   |     +    |      0|  0|   3|           3|           3|
    |tmp19_fu_834_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp1_fu_776_p2    |     +    |      0|  0|   4|           4|           4|
    |tmp20_fu_828_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp21_fu_850_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp22_fu_844_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp23_fu_1088_p2  |     +    |      0|  0|   5|           5|           5|
    |tmp24_fu_974_p2   |     +    |      0|  0|   4|           4|           4|
    |tmp25_fu_922_p2   |     +    |      0|  0|   3|           3|           3|
    |tmp26_fu_896_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp27_fu_890_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp28_fu_912_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp29_fu_906_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp2_fu_724_p2    |     +    |      0|  0|   3|           3|           3|
    |tmp30_fu_964_p2   |     +    |      0|  0|   3|           3|           3|
    |tmp31_fu_938_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp32_fu_932_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp33_fu_954_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp34_fu_948_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp35_fu_1078_p2  |     +    |      0|  0|   4|           4|           4|
    |tmp36_fu_1016_p2  |     +    |      0|  0|   3|           3|           3|
    |tmp37_fu_990_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp38_fu_984_p2   |     +    |      0|  0|   1|           2|           2|
    |tmp39_fu_1006_p2  |     +    |      0|  0|   1|           2|           2|
    |tmp3_fu_698_p2    |     +    |      0|  0|   1|           2|           2|
    |tmp40_fu_1000_p2  |     +    |      0|  0|   1|           2|           2|
    |tmp41_fu_1068_p2  |     +    |      0|  0|   1|           3|           3|
    |tmp42_fu_1032_p2  |     +    |      0|  0|   1|           2|           2|
    |tmp43_fu_1026_p2  |     +    |      0|  0|   1|           2|           2|
    |tmp44_fu_1062_p2  |     +    |      0|  0|   1|           3|           3|
    |tmp45_fu_1042_p2  |     +    |      0|  0|   2|           2|           2|
    |tmp46_fu_1052_p2  |     +    |      0|  0|   2|           2|           2|
    |tmp4_fu_692_p2    |     +    |      0|  0|   1|           2|           2|
    |tmp5_fu_714_p2    |     +    |      0|  0|   1|           2|           2|
    |tmp6_fu_708_p2    |     +    |      0|  0|   1|           2|           2|
    |tmp7_fu_766_p2    |     +    |      0|  0|   3|           3|           3|
    |tmp8_fu_740_p2    |     +    |      0|  0|   1|           2|           2|
    |tmp9_fu_734_p2    |     +    |      0|  0|   1|           2|           2|
    |tmp_fu_880_p2     |     +    |      0|  0|   5|           5|           5|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 105|         123|         123|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|n_V        |  in |   49|   ap_none  |        n_V        |    scalar    |
|ap_return  | out |    6| ap_ctrl_hs | digitrec_bitcount | return value |
+-----------+-----+-----+------------+-------------------+--------------+

