
smart_intercom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3cc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00011c20  0800a5ac  0800a5ac  0001a5ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c1cc  0801c1cc  0003008c  2**0
                  CONTENTS
  4 .ARM          00000008  0801c1cc  0801c1cc  0002c1cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c1d4  0801c1d4  0003008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c1d4  0801c1d4  0002c1d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c1d8  0801c1d8  0002c1d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0801c1dc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00025efc  2000008c  0801c268  0003008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20025f88  0801c268  00035f88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023827  00000000  00000000  000300bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000475d  00000000  00000000  000538e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001540  00000000  00000000  00058040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001370  00000000  00000000  00059580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bc44  00000000  00000000  0005a8f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fa39  00000000  00000000  00086534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e754d  00000000  00000000  000a5f6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018d4ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006220  00000000  00000000  0018d510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000008c 	.word	0x2000008c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a594 	.word	0x0800a594

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000090 	.word	0x20000090
 800021c:	0800a594 	.word	0x0800a594

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002e4:	f000 b96e 	b.w	80005c4 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	4604      	mov	r4, r0
 8000308:	468c      	mov	ip, r1
 800030a:	2b00      	cmp	r3, #0
 800030c:	f040 8083 	bne.w	8000416 <__udivmoddi4+0x116>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d947      	bls.n	80003a6 <__udivmoddi4+0xa6>
 8000316:	fab2 f282 	clz	r2, r2
 800031a:	b142      	cbz	r2, 800032e <__udivmoddi4+0x2e>
 800031c:	f1c2 0020 	rsb	r0, r2, #32
 8000320:	fa24 f000 	lsr.w	r0, r4, r0
 8000324:	4091      	lsls	r1, r2
 8000326:	4097      	lsls	r7, r2
 8000328:	ea40 0c01 	orr.w	ip, r0, r1
 800032c:	4094      	lsls	r4, r2
 800032e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000332:	0c23      	lsrs	r3, r4, #16
 8000334:	fbbc f6f8 	udiv	r6, ip, r8
 8000338:	fa1f fe87 	uxth.w	lr, r7
 800033c:	fb08 c116 	mls	r1, r8, r6, ip
 8000340:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000344:	fb06 f10e 	mul.w	r1, r6, lr
 8000348:	4299      	cmp	r1, r3
 800034a:	d909      	bls.n	8000360 <__udivmoddi4+0x60>
 800034c:	18fb      	adds	r3, r7, r3
 800034e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000352:	f080 8119 	bcs.w	8000588 <__udivmoddi4+0x288>
 8000356:	4299      	cmp	r1, r3
 8000358:	f240 8116 	bls.w	8000588 <__udivmoddi4+0x288>
 800035c:	3e02      	subs	r6, #2
 800035e:	443b      	add	r3, r7
 8000360:	1a5b      	subs	r3, r3, r1
 8000362:	b2a4      	uxth	r4, r4
 8000364:	fbb3 f0f8 	udiv	r0, r3, r8
 8000368:	fb08 3310 	mls	r3, r8, r0, r3
 800036c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000370:	fb00 fe0e 	mul.w	lr, r0, lr
 8000374:	45a6      	cmp	lr, r4
 8000376:	d909      	bls.n	800038c <__udivmoddi4+0x8c>
 8000378:	193c      	adds	r4, r7, r4
 800037a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800037e:	f080 8105 	bcs.w	800058c <__udivmoddi4+0x28c>
 8000382:	45a6      	cmp	lr, r4
 8000384:	f240 8102 	bls.w	800058c <__udivmoddi4+0x28c>
 8000388:	3802      	subs	r0, #2
 800038a:	443c      	add	r4, r7
 800038c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000390:	eba4 040e 	sub.w	r4, r4, lr
 8000394:	2600      	movs	r6, #0
 8000396:	b11d      	cbz	r5, 80003a0 <__udivmoddi4+0xa0>
 8000398:	40d4      	lsrs	r4, r2
 800039a:	2300      	movs	r3, #0
 800039c:	e9c5 4300 	strd	r4, r3, [r5]
 80003a0:	4631      	mov	r1, r6
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	b902      	cbnz	r2, 80003aa <__udivmoddi4+0xaa>
 80003a8:	deff      	udf	#255	; 0xff
 80003aa:	fab2 f282 	clz	r2, r2
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	d150      	bne.n	8000454 <__udivmoddi4+0x154>
 80003b2:	1bcb      	subs	r3, r1, r7
 80003b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b8:	fa1f f887 	uxth.w	r8, r7
 80003bc:	2601      	movs	r6, #1
 80003be:	fbb3 fcfe 	udiv	ip, r3, lr
 80003c2:	0c21      	lsrs	r1, r4, #16
 80003c4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003cc:	fb08 f30c 	mul.w	r3, r8, ip
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0xe4>
 80003d4:	1879      	adds	r1, r7, r1
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0xe2>
 80003dc:	428b      	cmp	r3, r1
 80003de:	f200 80e9 	bhi.w	80005b4 <__udivmoddi4+0x2b4>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1ac9      	subs	r1, r1, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1110 	mls	r1, lr, r0, r1
 80003f0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x10c>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x10a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80d9 	bhi.w	80005bc <__udivmoddi4+0x2bc>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e7bf      	b.n	8000396 <__udivmoddi4+0x96>
 8000416:	428b      	cmp	r3, r1
 8000418:	d909      	bls.n	800042e <__udivmoddi4+0x12e>
 800041a:	2d00      	cmp	r5, #0
 800041c:	f000 80b1 	beq.w	8000582 <__udivmoddi4+0x282>
 8000420:	2600      	movs	r6, #0
 8000422:	e9c5 0100 	strd	r0, r1, [r5]
 8000426:	4630      	mov	r0, r6
 8000428:	4631      	mov	r1, r6
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	fab3 f683 	clz	r6, r3
 8000432:	2e00      	cmp	r6, #0
 8000434:	d14a      	bne.n	80004cc <__udivmoddi4+0x1cc>
 8000436:	428b      	cmp	r3, r1
 8000438:	d302      	bcc.n	8000440 <__udivmoddi4+0x140>
 800043a:	4282      	cmp	r2, r0
 800043c:	f200 80b8 	bhi.w	80005b0 <__udivmoddi4+0x2b0>
 8000440:	1a84      	subs	r4, r0, r2
 8000442:	eb61 0103 	sbc.w	r1, r1, r3
 8000446:	2001      	movs	r0, #1
 8000448:	468c      	mov	ip, r1
 800044a:	2d00      	cmp	r5, #0
 800044c:	d0a8      	beq.n	80003a0 <__udivmoddi4+0xa0>
 800044e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0xa0>
 8000454:	f1c2 0320 	rsb	r3, r2, #32
 8000458:	fa20 f603 	lsr.w	r6, r0, r3
 800045c:	4097      	lsls	r7, r2
 800045e:	fa01 f002 	lsl.w	r0, r1, r2
 8000462:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000466:	40d9      	lsrs	r1, r3
 8000468:	4330      	orrs	r0, r6
 800046a:	0c03      	lsrs	r3, r0, #16
 800046c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000470:	fa1f f887 	uxth.w	r8, r7
 8000474:	fb0e 1116 	mls	r1, lr, r6, r1
 8000478:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047c:	fb06 f108 	mul.w	r1, r6, r8
 8000480:	4299      	cmp	r1, r3
 8000482:	fa04 f402 	lsl.w	r4, r4, r2
 8000486:	d909      	bls.n	800049c <__udivmoddi4+0x19c>
 8000488:	18fb      	adds	r3, r7, r3
 800048a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800048e:	f080 808d 	bcs.w	80005ac <__udivmoddi4+0x2ac>
 8000492:	4299      	cmp	r1, r3
 8000494:	f240 808a 	bls.w	80005ac <__udivmoddi4+0x2ac>
 8000498:	3e02      	subs	r6, #2
 800049a:	443b      	add	r3, r7
 800049c:	1a5b      	subs	r3, r3, r1
 800049e:	b281      	uxth	r1, r0
 80004a0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004a4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ac:	fb00 f308 	mul.w	r3, r0, r8
 80004b0:	428b      	cmp	r3, r1
 80004b2:	d907      	bls.n	80004c4 <__udivmoddi4+0x1c4>
 80004b4:	1879      	adds	r1, r7, r1
 80004b6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004ba:	d273      	bcs.n	80005a4 <__udivmoddi4+0x2a4>
 80004bc:	428b      	cmp	r3, r1
 80004be:	d971      	bls.n	80005a4 <__udivmoddi4+0x2a4>
 80004c0:	3802      	subs	r0, #2
 80004c2:	4439      	add	r1, r7
 80004c4:	1acb      	subs	r3, r1, r3
 80004c6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ca:	e778      	b.n	80003be <__udivmoddi4+0xbe>
 80004cc:	f1c6 0c20 	rsb	ip, r6, #32
 80004d0:	fa03 f406 	lsl.w	r4, r3, r6
 80004d4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004d8:	431c      	orrs	r4, r3
 80004da:	fa20 f70c 	lsr.w	r7, r0, ip
 80004de:	fa01 f306 	lsl.w	r3, r1, r6
 80004e2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004e6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ea:	431f      	orrs	r7, r3
 80004ec:	0c3b      	lsrs	r3, r7, #16
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fa1f f884 	uxth.w	r8, r4
 80004f6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004fa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004fe:	fb09 fa08 	mul.w	sl, r9, r8
 8000502:	458a      	cmp	sl, r1
 8000504:	fa02 f206 	lsl.w	r2, r2, r6
 8000508:	fa00 f306 	lsl.w	r3, r0, r6
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x220>
 800050e:	1861      	adds	r1, r4, r1
 8000510:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000514:	d248      	bcs.n	80005a8 <__udivmoddi4+0x2a8>
 8000516:	458a      	cmp	sl, r1
 8000518:	d946      	bls.n	80005a8 <__udivmoddi4+0x2a8>
 800051a:	f1a9 0902 	sub.w	r9, r9, #2
 800051e:	4421      	add	r1, r4
 8000520:	eba1 010a 	sub.w	r1, r1, sl
 8000524:	b2bf      	uxth	r7, r7
 8000526:	fbb1 f0fe 	udiv	r0, r1, lr
 800052a:	fb0e 1110 	mls	r1, lr, r0, r1
 800052e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000532:	fb00 f808 	mul.w	r8, r0, r8
 8000536:	45b8      	cmp	r8, r7
 8000538:	d907      	bls.n	800054a <__udivmoddi4+0x24a>
 800053a:	19e7      	adds	r7, r4, r7
 800053c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000540:	d22e      	bcs.n	80005a0 <__udivmoddi4+0x2a0>
 8000542:	45b8      	cmp	r8, r7
 8000544:	d92c      	bls.n	80005a0 <__udivmoddi4+0x2a0>
 8000546:	3802      	subs	r0, #2
 8000548:	4427      	add	r7, r4
 800054a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800054e:	eba7 0708 	sub.w	r7, r7, r8
 8000552:	fba0 8902 	umull	r8, r9, r0, r2
 8000556:	454f      	cmp	r7, r9
 8000558:	46c6      	mov	lr, r8
 800055a:	4649      	mov	r1, r9
 800055c:	d31a      	bcc.n	8000594 <__udivmoddi4+0x294>
 800055e:	d017      	beq.n	8000590 <__udivmoddi4+0x290>
 8000560:	b15d      	cbz	r5, 800057a <__udivmoddi4+0x27a>
 8000562:	ebb3 020e 	subs.w	r2, r3, lr
 8000566:	eb67 0701 	sbc.w	r7, r7, r1
 800056a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800056e:	40f2      	lsrs	r2, r6
 8000570:	ea4c 0202 	orr.w	r2, ip, r2
 8000574:	40f7      	lsrs	r7, r6
 8000576:	e9c5 2700 	strd	r2, r7, [r5]
 800057a:	2600      	movs	r6, #0
 800057c:	4631      	mov	r1, r6
 800057e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e70b      	b.n	80003a0 <__udivmoddi4+0xa0>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0x60>
 800058c:	4618      	mov	r0, r3
 800058e:	e6fd      	b.n	800038c <__udivmoddi4+0x8c>
 8000590:	4543      	cmp	r3, r8
 8000592:	d2e5      	bcs.n	8000560 <__udivmoddi4+0x260>
 8000594:	ebb8 0e02 	subs.w	lr, r8, r2
 8000598:	eb69 0104 	sbc.w	r1, r9, r4
 800059c:	3801      	subs	r0, #1
 800059e:	e7df      	b.n	8000560 <__udivmoddi4+0x260>
 80005a0:	4608      	mov	r0, r1
 80005a2:	e7d2      	b.n	800054a <__udivmoddi4+0x24a>
 80005a4:	4660      	mov	r0, ip
 80005a6:	e78d      	b.n	80004c4 <__udivmoddi4+0x1c4>
 80005a8:	4681      	mov	r9, r0
 80005aa:	e7b9      	b.n	8000520 <__udivmoddi4+0x220>
 80005ac:	4666      	mov	r6, ip
 80005ae:	e775      	b.n	800049c <__udivmoddi4+0x19c>
 80005b0:	4630      	mov	r0, r6
 80005b2:	e74a      	b.n	800044a <__udivmoddi4+0x14a>
 80005b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b8:	4439      	add	r1, r7
 80005ba:	e713      	b.n	80003e4 <__udivmoddi4+0xe4>
 80005bc:	3802      	subs	r0, #2
 80005be:	443c      	add	r4, r7
 80005c0:	e724      	b.n	800040c <__udivmoddi4+0x10c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005ce:	463b      	mov	r3, r7
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005da:	4b19      	ldr	r3, [pc, #100]	; (8000640 <MX_ADC1_Init+0x78>)
 80005dc:	4a19      	ldr	r2, [pc, #100]	; (8000644 <MX_ADC1_Init+0x7c>)
 80005de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005e0:	4b17      	ldr	r3, [pc, #92]	; (8000640 <MX_ADC1_Init+0x78>)
 80005e2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005e8:	4b15      	ldr	r3, [pc, #84]	; (8000640 <MX_ADC1_Init+0x78>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80005ee:	4b14      	ldr	r3, [pc, #80]	; (8000640 <MX_ADC1_Init+0x78>)
 80005f0:	2201      	movs	r2, #1
 80005f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005f4:	4b12      	ldr	r3, [pc, #72]	; (8000640 <MX_ADC1_Init+0x78>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005fa:	4b11      	ldr	r3, [pc, #68]	; (8000640 <MX_ADC1_Init+0x78>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000602:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <MX_ADC1_Init+0x78>)
 8000604:	2200      	movs	r2, #0
 8000606:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000608:	4b0d      	ldr	r3, [pc, #52]	; (8000640 <MX_ADC1_Init+0x78>)
 800060a:	4a0f      	ldr	r2, [pc, #60]	; (8000648 <MX_ADC1_Init+0x80>)
 800060c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800060e:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <MX_ADC1_Init+0x78>)
 8000610:	2200      	movs	r2, #0
 8000612:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000614:	4b0a      	ldr	r3, [pc, #40]	; (8000640 <MX_ADC1_Init+0x78>)
 8000616:	2202      	movs	r2, #2
 8000618:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800061a:	4b09      	ldr	r3, [pc, #36]	; (8000640 <MX_ADC1_Init+0x78>)
 800061c:	2200      	movs	r2, #0
 800061e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000622:	4b07      	ldr	r3, [pc, #28]	; (8000640 <MX_ADC1_Init+0x78>)
 8000624:	2201      	movs	r2, #1
 8000626:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000628:	4805      	ldr	r0, [pc, #20]	; (8000640 <MX_ADC1_Init+0x78>)
 800062a:	f002 fc47 	bl	8002ebc <HAL_ADC_Init>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000634:	f001 f8c0 	bl	80017b8 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000638:	bf00      	nop
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20025c68 	.word	0x20025c68
 8000644:	40012000 	.word	0x40012000
 8000648:	0f000001 	.word	0x0f000001

0800064c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b08a      	sub	sp, #40	; 0x28
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000654:	f107 0314 	add.w	r3, r7, #20
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	605a      	str	r2, [r3, #4]
 800065e:	609a      	str	r2, [r3, #8]
 8000660:	60da      	str	r2, [r3, #12]
 8000662:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a17      	ldr	r2, [pc, #92]	; (80006c8 <HAL_ADC_MspInit+0x7c>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d127      	bne.n	80006be <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	613b      	str	r3, [r7, #16]
 8000672:	4b16      	ldr	r3, [pc, #88]	; (80006cc <HAL_ADC_MspInit+0x80>)
 8000674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000676:	4a15      	ldr	r2, [pc, #84]	; (80006cc <HAL_ADC_MspInit+0x80>)
 8000678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800067c:	6453      	str	r3, [r2, #68]	; 0x44
 800067e:	4b13      	ldr	r3, [pc, #76]	; (80006cc <HAL_ADC_MspInit+0x80>)
 8000680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000686:	613b      	str	r3, [r7, #16]
 8000688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068a:	2300      	movs	r3, #0
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	4b0f      	ldr	r3, [pc, #60]	; (80006cc <HAL_ADC_MspInit+0x80>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a0e      	ldr	r2, [pc, #56]	; (80006cc <HAL_ADC_MspInit+0x80>)
 8000694:	f043 0301 	orr.w	r3, r3, #1
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <HAL_ADC_MspInit+0x80>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0301 	and.w	r3, r3, #1
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = TOUCH_XR_Pin;
 80006a6:	2304      	movs	r3, #4
 80006a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006aa:	2303      	movs	r3, #3
 80006ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ae:	2300      	movs	r3, #0
 80006b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TOUCH_XR_GPIO_Port, &GPIO_InitStruct);
 80006b2:	f107 0314 	add.w	r3, r7, #20
 80006b6:	4619      	mov	r1, r3
 80006b8:	4805      	ldr	r0, [pc, #20]	; (80006d0 <HAL_ADC_MspInit+0x84>)
 80006ba:	f003 fccf 	bl	800405c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006be:	bf00      	nop
 80006c0:	3728      	adds	r7, #40	; 0x28
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40012000 	.word	0x40012000
 80006cc:	40023800 	.word	0x40023800
 80006d0:	40020000 	.word	0x40020000

080006d4 <app_main_init>:
{
	setup();
}
//=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~
void app_main_init()
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	unsigned int l,ll = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	603b      	str	r3, [r7, #0]

	NT35510_Init();
 80006de:	f000 fbbd 	bl	8000e5c <NT35510_Init>

	LCD_ClearScreen(0xFFFFU);
 80006e2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80006e6:	f000 faf3 	bl	8000cd0 <LCD_ClearScreen>
	LCD_SetDirection(HORIZONTAL_RIGHT);
 80006ea:	2003      	movs	r0, #3
 80006ec:	f000 fa98 	bl	8000c20 <LCD_SetDirection>

	//==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~==~~
	// ~=~=~ FERI logo ~=~=~
	LCD_ClearScreen(0xFFFFU);
 80006f0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80006f4:	f000 faec 	bl	8000cd0 <LCD_ClearScreen>
	LCD_SetWindow(240, 184, 240 + FERI_LOGO_IMG_W -1, 184 + FERI_LOGO_IMG_H -1);
 80006f8:	f44f 7393 	mov.w	r3, #294	; 0x126
 80006fc:	f240 222f 	movw	r2, #559	; 0x22f
 8000700:	21b8      	movs	r1, #184	; 0xb8
 8000702:	20f0      	movs	r0, #240	; 0xf0
 8000704:	f000 fa24 	bl	8000b50 <LCD_SetWindow>
	for(l = 0; l < FERI_LOGO_IMG_SIZE; l+=2)
 8000708:	2300      	movs	r3, #0
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	e013      	b.n	8000736 <app_main_init+0x62>
	{
		FSMC_WR_DAT(((g_feri_logo_image[l] << 8) & 0xFF00U) | (g_feri_logo_image[l+1] & 0x00FFU));
 800070e:	4a20      	ldr	r2, [pc, #128]	; (8000790 <app_main_init+0xbc>)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	4413      	add	r3, r2
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	b29b      	uxth	r3, r3
 8000718:	021b      	lsls	r3, r3, #8
 800071a:	b29a      	uxth	r2, r3
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	3301      	adds	r3, #1
 8000720:	491b      	ldr	r1, [pc, #108]	; (8000790 <app_main_init+0xbc>)
 8000722:	5ccb      	ldrb	r3, [r1, r3]
 8000724:	b29b      	uxth	r3, r3
 8000726:	4313      	orrs	r3, r2
 8000728:	b29b      	uxth	r3, r3
 800072a:	4618      	mov	r0, r3
 800072c:	f000 f9fe 	bl	8000b2c <FSMC_WR_DAT>
	for(l = 0; l < FERI_LOGO_IMG_SIZE; l+=2)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3302      	adds	r3, #2
 8000734:	607b      	str	r3, [r7, #4]
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4a16      	ldr	r2, [pc, #88]	; (8000794 <app_main_init+0xc0>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d9e7      	bls.n	800070e <app_main_init+0x3a>
	for(l = 0; l < FERI_LOGO_IMG_SIZE; l+=2)
	{
		FSMC_WR_DAT(((g_feri_logo_image[l] << 8) & 0xFF00U) | (g_feri_logo_image[l+1] & 0x00FFU));
	}
	HAL_Delay(1000);
*/	LCD_SetWindow(0, 0, 799, 479);
 800073e:	f240 13df 	movw	r3, #479	; 0x1df
 8000742:	f240 321f 	movw	r2, #799	; 0x31f
 8000746:	2100      	movs	r1, #0
 8000748:	2000      	movs	r0, #0
 800074a:	f000 fa01 	bl	8000b50 <LCD_SetWindow>
	LCD_ClearScreen(0x1CFCU);
 800074e:	f641 40fc 	movw	r0, #7420	; 0x1cfc
 8000752:	f000 fabd 	bl	8000cd0 <LCD_ClearScreen>
	OV7670_RST_HIGH;
	HAL_Delay(300);

	ov7670_initialization();*/

	ov7670_init1();
 8000756:	f001 f9bf 	bl	8001ad8 <ov7670_init1>
	HAL_Delay(300);
 800075a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800075e:	f002 fb89 	bl	8002e74 <HAL_Delay>

	TIM1->DIER |= TIM_DIER_TDE;
 8000762:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <app_main_init+0xc4>)
 8000764:	68db      	ldr	r3, [r3, #12]
 8000766:	4a0c      	ldr	r2, [pc, #48]	; (8000798 <app_main_init+0xc4>)
 8000768:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800076c:	60d3      	str	r3, [r2, #12]
	HAL_TIM_Base_Start(&htim1);
 800076e:	480b      	ldr	r0, [pc, #44]	; (800079c <app_main_init+0xc8>)
 8000770:	f007 f948 	bl	8007a04 <HAL_TIM_Base_Start>

	HAL_NVIC_SetPriority(OV7670_VSYNC_EXTI_IRQn, 0, 0);
 8000774:	2200      	movs	r2, #0
 8000776:	2100      	movs	r1, #0
 8000778:	2007      	movs	r0, #7
 800077a:	f003 f87a 	bl	8003872 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(OV7670_VSYNC_EXTI_IRQn);
 800077e:	2007      	movs	r0, #7
 8000780:	f003 f893 	bl	80038aa <HAL_NVIC_EnableIRQ>

	touch_init();
 8000784:	f001 fe5c 	bl	8002440 <touch_init>

}
 8000788:	bf00      	nop
 800078a:	3708      	adds	r7, #8
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	0800a5e0 	.word	0x0800a5e0
 8000794:	0001157f 	.word	0x0001157f
 8000798:	40010000 	.word	0x40010000
 800079c:	20025db4 	.word	0x20025db4

080007a0 <app_main_loop>:



//=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~
void app_main_loop()
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08c      	sub	sp, #48	; 0x30
 80007a4:	af02      	add	r7, sp, #8
	uint8_t buff[15] = {0};
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	f107 0308 	add.w	r3, r7, #8
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	f8c3 2007 	str.w	r2, [r3, #7]
	uint32_t milis = 0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t milis2 = 0;
 80007bc:	2300      	movs	r3, #0
 80007be:	623b      	str	r3, [r7, #32]
	int i,j,z = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	61bb      	str	r3, [r7, #24]
	int k = -2;
 80007c4:	f06f 0301 	mvn.w	r3, #1
 80007c8:	617b      	str	r3, [r7, #20]



	LCD_SetDirection(VERTICAL_UP);
 80007ca:	2000      	movs	r0, #0
 80007cc:	f000 fa28 	bl	8000c20 <LCD_SetDirection>
	LCD_SetWindow(20, 20, 340-1, 260-1); // 320 x 240
 80007d0:	f240 1303 	movw	r3, #259	; 0x103
 80007d4:	f240 1253 	movw	r2, #339	; 0x153
 80007d8:	2114      	movs	r1, #20
 80007da:	2014      	movs	r0, #20
 80007dc:	f000 f9b8 	bl	8000b50 <LCD_SetWindow>
		else
			sprintf(buff, "\n");
		sprintf(buff + strlen(buff),"%03d",abs(g_no_person_score));
		LCD_PrintStr(20, 450, 0xffff, 0x0000, buff, 5);
*/
		uart_tx_process();
 80007e0:	f001 fea2 	bl	8002528 <uart_tx_process>
		uart_rx_process();
 80007e4:	f001 ffcc 	bl	8002780 <uart_rx_process>
		touch_process();
 80007e8:	f001 fe58 	bl	800249c <touch_process>

		if((g_touch_coordinates.x != 0) && (g_touch_coordinates.y != 0) &&
 80007ec:	4b39      	ldr	r3, [pc, #228]	; (80008d4 <app_main_loop+0x134>)
 80007ee:	881b      	ldrh	r3, [r3, #0]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d024      	beq.n	800083e <app_main_loop+0x9e>
 80007f4:	4b37      	ldr	r3, [pc, #220]	; (80008d4 <app_main_loop+0x134>)
 80007f6:	885b      	ldrh	r3, [r3, #2]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d020      	beq.n	800083e <app_main_loop+0x9e>
				(g_touch_coordinates.x < 3100) && (g_touch_coordinates.y <= 3100))
 80007fc:	4b35      	ldr	r3, [pc, #212]	; (80008d4 <app_main_loop+0x134>)
 80007fe:	881b      	ldrh	r3, [r3, #0]
		if((g_touch_coordinates.x != 0) && (g_touch_coordinates.y != 0) &&
 8000800:	f640 421b 	movw	r2, #3099	; 0xc1b
 8000804:	4293      	cmp	r3, r2
 8000806:	d81a      	bhi.n	800083e <app_main_loop+0x9e>
				(g_touch_coordinates.x < 3100) && (g_touch_coordinates.y <= 3100))
 8000808:	4b32      	ldr	r3, [pc, #200]	; (80008d4 <app_main_loop+0x134>)
 800080a:	885b      	ldrh	r3, [r3, #2]
 800080c:	f640 421c 	movw	r2, #3100	; 0xc1c
 8000810:	4293      	cmp	r3, r2
 8000812:	d814      	bhi.n	800083e <app_main_loop+0x9e>
		{
			sprintf(buff, "%04d, %04d", g_touch_coordinates.x, g_touch_coordinates.y);
 8000814:	4b2f      	ldr	r3, [pc, #188]	; (80008d4 <app_main_loop+0x134>)
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	461a      	mov	r2, r3
 800081a:	4b2e      	ldr	r3, [pc, #184]	; (80008d4 <app_main_loop+0x134>)
 800081c:	885b      	ldrh	r3, [r3, #2]
 800081e:	1d38      	adds	r0, r7, #4
 8000820:	492d      	ldr	r1, [pc, #180]	; (80008d8 <app_main_loop+0x138>)
 8000822:	f009 f84d 	bl	80098c0 <siprintf>
			LCD_PrintStr(20, 480, 0, 0x841FU, buff, 4);
 8000826:	2304      	movs	r3, #4
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	1d3b      	adds	r3, r7, #4
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	f248 431f 	movw	r3, #33823	; 0x841f
 8000832:	2200      	movs	r2, #0
 8000834:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8000838:	2014      	movs	r0, #20
 800083a:	f000 fad9 	bl	8000df0 <LCD_PrintStr>

			FSMC_WR_DAT(graysc);
		}
*/		//*********************************************************************************************************************

		LCD_SetWindow(20, 20, 340-1, 260-1); // 320 x 240
 800083e:	f240 1303 	movw	r3, #259	; 0x103
 8000842:	f240 1253 	movw	r2, #339	; 0x153
 8000846:	2114      	movs	r1, #20
 8000848:	2014      	movs	r0, #20
 800084a:	f000 f981 	bl	8000b50 <LCD_SetWindow>
		for(j = 0; j <= OV7670_FRAME_SIZE_QVGA - 2; j+=2)
 800084e:	2300      	movs	r3, #0
 8000850:	61fb      	str	r3, [r7, #28]
 8000852:	e013      	b.n	800087c <app_main_loop+0xdc>
			*/

			//int red =	(g_cam_buff[j] & 0xF8U) >> 3;
			//int green =	((g_cam_buff[j] & 0x07U) << 3) | ((g_cam_buff[j+1] & 0xC0U) >> 6);
			//int blue =	((g_cam_buff[j+1] & 0x1FU));
			FSMC_WR_DAT(((g_cam_buff[j] << 8) & 0xFF00U) | (g_cam_buff[j+1] & 0x00FFU));
 8000854:	4a21      	ldr	r2, [pc, #132]	; (80008dc <app_main_loop+0x13c>)
 8000856:	69fb      	ldr	r3, [r7, #28]
 8000858:	4413      	add	r3, r2
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	b29b      	uxth	r3, r3
 800085e:	021b      	lsls	r3, r3, #8
 8000860:	b29a      	uxth	r2, r3
 8000862:	69fb      	ldr	r3, [r7, #28]
 8000864:	3301      	adds	r3, #1
 8000866:	491d      	ldr	r1, [pc, #116]	; (80008dc <app_main_loop+0x13c>)
 8000868:	5ccb      	ldrb	r3, [r1, r3]
 800086a:	b29b      	uxth	r3, r3
 800086c:	4313      	orrs	r3, r2
 800086e:	b29b      	uxth	r3, r3
 8000870:	4618      	mov	r0, r3
 8000872:	f000 f95b 	bl	8000b2c <FSMC_WR_DAT>
		for(j = 0; j <= OV7670_FRAME_SIZE_QVGA - 2; j+=2)
 8000876:	69fb      	ldr	r3, [r7, #28]
 8000878:	3302      	adds	r3, #2
 800087a:	61fb      	str	r3, [r7, #28]
 800087c:	69fb      	ldr	r3, [r7, #28]
 800087e:	4a18      	ldr	r2, [pc, #96]	; (80008e0 <app_main_loop+0x140>)
 8000880:	4293      	cmp	r3, r2
 8000882:	dde7      	ble.n	8000854 <app_main_loop+0xb4>
		}

		if(HAL_GetTick() > milis + 1000)
 8000884:	f002 faea 	bl	8002e5c <HAL_GetTick>
 8000888:	4602      	mov	r2, r0
 800088a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800088c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000890:	429a      	cmp	r2, r3
 8000892:	d90d      	bls.n	80008b0 <app_main_loop+0x110>
		{
			milis = HAL_GetTick();
 8000894:	f002 fae2 	bl	8002e5c <HAL_GetTick>
 8000898:	6278      	str	r0, [r7, #36]	; 0x24
			if(milis >= (0xFFFFFFFFU - 1000U))
 800089a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800089c:	f46f 727a 	mvn.w	r2, #1000	; 0x3e8
 80008a0:	4293      	cmp	r3, r2
 80008a2:	d302      	bcc.n	80008aa <app_main_loop+0x10a>
			{
				milis = 0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	627b      	str	r3, [r7, #36]	; 0x24
 80008a8:	e002      	b.n	80008b0 <app_main_loop+0x110>
			}
			else
			{// every second
				uart_write("hello");
 80008aa:	480e      	ldr	r0, [pc, #56]	; (80008e4 <app_main_loop+0x144>)
 80008ac:	f001 feb4 	bl	8002618 <uart_write>
			}
		}
		if(HAL_GetTick() > milis2 + 100)
 80008b0:	f002 fad4 	bl	8002e5c <HAL_GetTick>
 80008b4:	4602      	mov	r2, r0
 80008b6:	6a3b      	ldr	r3, [r7, #32]
 80008b8:	3364      	adds	r3, #100	; 0x64
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d990      	bls.n	80007e0 <app_main_loop+0x40>
		{
			milis2 = HAL_GetTick();
 80008be:	f002 facd 	bl	8002e5c <HAL_GetTick>
 80008c2:	6238      	str	r0, [r7, #32]
			if(milis2 >= (0xFFFFFFFFU - 100U)) //?
 80008c4:	6a3b      	ldr	r3, [r7, #32]
 80008c6:	f113 0f66 	cmn.w	r3, #102	; 0x66
 80008ca:	d989      	bls.n	80007e0 <app_main_loop+0x40>
			{
				milis2 = 0;
 80008cc:	2300      	movs	r3, #0
 80008ce:	623b      	str	r3, [r7, #32]
		uart_tx_process();
 80008d0:	e786      	b.n	80007e0 <app_main_loop+0x40>
 80008d2:	bf00      	nop
 80008d4:	20025b48 	.word	0x20025b48
 80008d8:	0800a5ac 	.word	0x0800a5ac
 80008dc:	200000bc 	.word	0x200000bc
 80008e0:	000257fe 	.word	0x000257fe
 80008e4:	0800a5b8 	.word	0x0800a5b8

080008e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	607b      	str	r3, [r7, #4]
 80008f2:	4b09      	ldr	r3, [pc, #36]	; (8000918 <MX_DMA_Init+0x30>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	4a08      	ldr	r2, [pc, #32]	; (8000918 <MX_DMA_Init+0x30>)
 80008f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008fc:	6313      	str	r3, [r2, #48]	; 0x30
 80008fe:	4b06      	ldr	r3, [pc, #24]	; (8000918 <MX_DMA_Init+0x30>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	687b      	ldr	r3, [r7, #4]

}
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	40023800 	.word	0x40023800

0800091c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b08e      	sub	sp, #56	; 0x38
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000922:	f107 031c 	add.w	r3, r7, #28
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	605a      	str	r2, [r3, #4]
 800092c:	609a      	str	r2, [r3, #8]
 800092e:	60da      	str	r2, [r3, #12]
 8000930:	611a      	str	r2, [r3, #16]
 8000932:	615a      	str	r2, [r3, #20]
 8000934:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000936:	463b      	mov	r3, r7
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	611a      	str	r2, [r3, #16]
 8000944:	615a      	str	r2, [r3, #20]
 8000946:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000948:	4b30      	ldr	r3, [pc, #192]	; (8000a0c <MX_FSMC_Init+0xf0>)
 800094a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800094e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000950:	4b2e      	ldr	r3, [pc, #184]	; (8000a0c <MX_FSMC_Init+0xf0>)
 8000952:	4a2f      	ldr	r2, [pc, #188]	; (8000a10 <MX_FSMC_Init+0xf4>)
 8000954:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000956:	4b2d      	ldr	r3, [pc, #180]	; (8000a0c <MX_FSMC_Init+0xf0>)
 8000958:	2200      	movs	r2, #0
 800095a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800095c:	4b2b      	ldr	r3, [pc, #172]	; (8000a0c <MX_FSMC_Init+0xf0>)
 800095e:	2200      	movs	r2, #0
 8000960:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000962:	4b2a      	ldr	r3, [pc, #168]	; (8000a0c <MX_FSMC_Init+0xf0>)
 8000964:	2200      	movs	r2, #0
 8000966:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000968:	4b28      	ldr	r3, [pc, #160]	; (8000a0c <MX_FSMC_Init+0xf0>)
 800096a:	2210      	movs	r2, #16
 800096c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800096e:	4b27      	ldr	r3, [pc, #156]	; (8000a0c <MX_FSMC_Init+0xf0>)
 8000970:	2200      	movs	r2, #0
 8000972:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000974:	4b25      	ldr	r3, [pc, #148]	; (8000a0c <MX_FSMC_Init+0xf0>)
 8000976:	2200      	movs	r2, #0
 8000978:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800097a:	4b24      	ldr	r3, [pc, #144]	; (8000a0c <MX_FSMC_Init+0xf0>)
 800097c:	2200      	movs	r2, #0
 800097e:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000980:	4b22      	ldr	r3, [pc, #136]	; (8000a0c <MX_FSMC_Init+0xf0>)
 8000982:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000986:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000988:	4b20      	ldr	r3, [pc, #128]	; (8000a0c <MX_FSMC_Init+0xf0>)
 800098a:	2200      	movs	r2, #0
 800098c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800098e:	4b1f      	ldr	r3, [pc, #124]	; (8000a0c <MX_FSMC_Init+0xf0>)
 8000990:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000994:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000996:	4b1d      	ldr	r3, [pc, #116]	; (8000a0c <MX_FSMC_Init+0xf0>)
 8000998:	2200      	movs	r2, #0
 800099a:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800099c:	4b1b      	ldr	r3, [pc, #108]	; (8000a0c <MX_FSMC_Init+0xf0>)
 800099e:	2200      	movs	r2, #0
 80009a0:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80009a2:	4b1a      	ldr	r3, [pc, #104]	; (8000a0c <MX_FSMC_Init+0xf0>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 80009a8:	4b18      	ldr	r3, [pc, #96]	; (8000a0c <MX_FSMC_Init+0xf0>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80009ae:	4b17      	ldr	r3, [pc, #92]	; (8000a0c <MX_FSMC_Init+0xf0>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 9;
 80009b4:	2309      	movs	r3, #9
 80009b6:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80009b8:	230f      	movs	r3, #15
 80009ba:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 5;
 80009bc:	2305      	movs	r3, #5
 80009be:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 1;
 80009c0:	2301      	movs	r3, #1
 80009c2:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80009c4:	2310      	movs	r3, #16
 80009c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80009c8:	2311      	movs	r3, #17
 80009ca:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80009cc:	2300      	movs	r3, #0
 80009ce:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 2;
 80009d0:	2302      	movs	r3, #2
 80009d2:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80009d4:	230f      	movs	r3, #15
 80009d6:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 3;
 80009d8:	2303      	movs	r3, #3
 80009da:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 1;
 80009dc:	2301      	movs	r3, #1
 80009de:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80009e0:	2310      	movs	r3, #16
 80009e2:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80009e4:	2311      	movs	r3, #17
 80009e6:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80009e8:	2300      	movs	r3, #0
 80009ea:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80009ec:	463a      	mov	r2, r7
 80009ee:	f107 031c 	add.w	r3, r7, #28
 80009f2:	4619      	mov	r1, r3
 80009f4:	4805      	ldr	r0, [pc, #20]	; (8000a0c <MX_FSMC_Init+0xf0>)
 80009f6:	f006 ff71 	bl	80078dc <HAL_SRAM_Init>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_FSMC_Init+0xe8>
  {
    Error_Handler( );
 8000a00:	f000 feda 	bl	80017b8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000a04:	bf00      	nop
 8000a06:	3738      	adds	r7, #56	; 0x38
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	20025cb0 	.word	0x20025cb0
 8000a10:	a0000104 	.word	0xa0000104

08000a14 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000a28:	4b2c      	ldr	r3, [pc, #176]	; (8000adc <HAL_FSMC_MspInit+0xc8>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d151      	bne.n	8000ad4 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8000a30:	4b2a      	ldr	r3, [pc, #168]	; (8000adc <HAL_FSMC_MspInit+0xc8>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	603b      	str	r3, [r7, #0]
 8000a3a:	4b29      	ldr	r3, [pc, #164]	; (8000ae0 <HAL_FSMC_MspInit+0xcc>)
 8000a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a3e:	4a28      	ldr	r2, [pc, #160]	; (8000ae0 <HAL_FSMC_MspInit+0xcc>)
 8000a40:	f043 0301 	orr.w	r3, r3, #1
 8000a44:	6393      	str	r3, [r2, #56]	; 0x38
 8000a46:	4b26      	ldr	r3, [pc, #152]	; (8000ae0 <HAL_FSMC_MspInit+0xcc>)
 8000a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	603b      	str	r3, [r7, #0]
 8000a50:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000a52:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000a56:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a60:	2303      	movs	r3, #3
 8000a62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a64:	230c      	movs	r3, #12
 8000a66:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a68:	1d3b      	adds	r3, r7, #4
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	481d      	ldr	r0, [pc, #116]	; (8000ae4 <HAL_FSMC_MspInit+0xd0>)
 8000a6e:	f003 faf5 	bl	800405c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a80:	2303      	movs	r3, #3
 8000a82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a84:	230c      	movs	r3, #12
 8000a86:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4816      	ldr	r0, [pc, #88]	; (8000ae8 <HAL_FSMC_MspInit+0xd4>)
 8000a8e:	f003 fae5 	bl	800405c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14
 8000a92:	f64c 63b0 	movw	r3, #52912	; 0xceb0
 8000a96:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000aa4:	230c      	movs	r3, #12
 8000aa6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	4619      	mov	r1, r3
 8000aac:	480f      	ldr	r0, [pc, #60]	; (8000aec <HAL_FSMC_MspInit+0xd8>)
 8000aae:	f003 fad5 	bl	800405c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000ab2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000ab6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ac0:	2303      	movs	r3, #3
 8000ac2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000ac4:	230a      	movs	r3, #10
 8000ac6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	4619      	mov	r1, r3
 8000acc:	4808      	ldr	r0, [pc, #32]	; (8000af0 <HAL_FSMC_MspInit+0xdc>)
 8000ace:	f003 fac5 	bl	800405c <HAL_GPIO_Init>
 8000ad2:	e000      	b.n	8000ad6 <HAL_FSMC_MspInit+0xc2>
    return;
 8000ad4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000ad6:	3718      	adds	r7, #24
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	200000a8 	.word	0x200000a8
 8000ae0:	40023800 	.word	0x40023800
 8000ae4:	40021000 	.word	0x40021000
 8000ae8:	40020400 	.word	0x40020400
 8000aec:	40020c00 	.word	0x40020c00
 8000af0:	40020800 	.word	0x40020800

08000af4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000afc:	f7ff ff8a 	bl	8000a14 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000b00:	bf00      	nop
 8000b02:	3708      	adds	r7, #8
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}

08000b08 <FSMC_WR_REG>:
 * function   :
 * parameters :
 * retvalue   :N/A
 *******************************************************************************************************************************/
void FSMC_WR_REG(uint32_t Reg)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	LCD_FSMC->REG = Reg;
 8000b10:	4b05      	ldr	r3, [pc, #20]	; (8000b28 <FSMC_WR_REG+0x20>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	687a      	ldr	r2, [r7, #4]
 8000b16:	b292      	uxth	r2, r2
 8000b18:	801a      	strh	r2, [r3, #0]
}
 8000b1a:	bf00      	nop
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	20000000 	.word	0x20000000

08000b2c <FSMC_WR_DAT>:
* function   :
* parameters :N/A
* retvalue   :N/A
*******************************************************************************************************************************/
void FSMC_WR_DAT(uint16_t Dat)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	80fb      	strh	r3, [r7, #6]
	LCD_FSMC->DAT = Dat;
 8000b36:	4b05      	ldr	r3, [pc, #20]	; (8000b4c <FSMC_WR_DAT+0x20>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	88fa      	ldrh	r2, [r7, #6]
 8000b3c:	805a      	strh	r2, [r3, #2]
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	20000000 	.word	0x20000000

08000b50 <LCD_SetWindow>:
							LCD_SetDirection function. It calls to FSMC_WR_REG(RAMWR) function at the end.
* parameters :XS(x start address), YS(y start address), XE(x end address) and YE(y end address)
* retvalue   :N/A
*******************************************************************************************************************************/
void LCD_SetWindow(uint16_t Xs, uint16_t Ys, uint16_t Xe, uint16_t Ye)
{
 8000b50:	b590      	push	{r4, r7, lr}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	4604      	mov	r4, r0
 8000b58:	4608      	mov	r0, r1
 8000b5a:	4611      	mov	r1, r2
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4623      	mov	r3, r4
 8000b60:	80fb      	strh	r3, [r7, #6]
 8000b62:	4603      	mov	r3, r0
 8000b64:	80bb      	strh	r3, [r7, #4]
 8000b66:	460b      	mov	r3, r1
 8000b68:	807b      	strh	r3, [r7, #2]
 8000b6a:	4613      	mov	r3, r2
 8000b6c:	803b      	strh	r3, [r7, #0]
	FSMC_WR_REG(CASET_XS_H);		FSMC_WR_DAT(Xs >> 8);
 8000b6e:	f44f 5028 	mov.w	r0, #10752	; 0x2a00
 8000b72:	f7ff ffc9 	bl	8000b08 <FSMC_WR_REG>
 8000b76:	88fb      	ldrh	r3, [r7, #6]
 8000b78:	0a1b      	lsrs	r3, r3, #8
 8000b7a:	b29b      	uxth	r3, r3
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff ffd5 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(CASET_XS_L);		FSMC_WR_DAT(Xs & 0x00FFU);
 8000b82:	f642 2001 	movw	r0, #10753	; 0x2a01
 8000b86:	f7ff ffbf 	bl	8000b08 <FSMC_WR_REG>
 8000b8a:	88fb      	ldrh	r3, [r7, #6]
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff ffcb 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(CASET_XE_H);		FSMC_WR_DAT(Xe >> 8);
 8000b96:	f642 2002 	movw	r0, #10754	; 0x2a02
 8000b9a:	f7ff ffb5 	bl	8000b08 <FSMC_WR_REG>
 8000b9e:	887b      	ldrh	r3, [r7, #2]
 8000ba0:	0a1b      	lsrs	r3, r3, #8
 8000ba2:	b29b      	uxth	r3, r3
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff ffc1 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(CASET_XE_L);		FSMC_WR_DAT(Xe & 0x00FFU);
 8000baa:	f642 2003 	movw	r0, #10755	; 0x2a03
 8000bae:	f7ff ffab 	bl	8000b08 <FSMC_WR_REG>
 8000bb2:	887b      	ldrh	r3, [r7, #2]
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	b29b      	uxth	r3, r3
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff ffb7 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(RASET_YS_H);		FSMC_WR_DAT(Ys >> 8);
 8000bbe:	f44f 502c 	mov.w	r0, #11008	; 0x2b00
 8000bc2:	f7ff ffa1 	bl	8000b08 <FSMC_WR_REG>
 8000bc6:	88bb      	ldrh	r3, [r7, #4]
 8000bc8:	0a1b      	lsrs	r3, r3, #8
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff ffad 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(RASET_YS_L);		FSMC_WR_DAT(Ys & 0x00FFU);
 8000bd2:	f642 3001 	movw	r0, #11009	; 0x2b01
 8000bd6:	f7ff ff97 	bl	8000b08 <FSMC_WR_REG>
 8000bda:	88bb      	ldrh	r3, [r7, #4]
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff ffa3 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(RASET_YE_H);		FSMC_WR_DAT(Ye >> 8);
 8000be6:	f642 3002 	movw	r0, #11010	; 0x2b02
 8000bea:	f7ff ff8d 	bl	8000b08 <FSMC_WR_REG>
 8000bee:	883b      	ldrh	r3, [r7, #0]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
 8000bf2:	b29b      	uxth	r3, r3
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff ff99 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(RASET_YE_L);		FSMC_WR_DAT(Ye & 0x00FFU);
 8000bfa:	f642 3003 	movw	r0, #11011	; 0x2b03
 8000bfe:	f7ff ff83 	bl	8000b08 <FSMC_WR_REG>
 8000c02:	883b      	ldrh	r3, [r7, #0]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff ff8f 	bl	8000b2c <FSMC_WR_DAT>

	FSMC_WR_REG(RAMWR);
 8000c0e:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8000c12:	f7ff ff79 	bl	8000b08 <FSMC_WR_REG>
}
 8000c16:	bf00      	nop
 8000c18:	370c      	adds	r7, #12
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd90      	pop	{r4, r7, pc}
	...

08000c20 <LCD_SetDirection>:
							the selected orientation.
* parameters :Direction(Use Orientation Direction Definitions defined in FSMC_NT35510.h)
* retvalue   :N/A
*******************************************************************************************************************************/
void LCD_SetDirection(uint8_t Direction)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	71fb      	strb	r3, [r7, #7]
	switch(Direction)
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	2b03      	cmp	r3, #3
 8000c2e:	d84b      	bhi.n	8000cc8 <LCD_SetDirection+0xa8>
 8000c30:	a201      	add	r2, pc, #4	; (adr r2, 8000c38 <LCD_SetDirection+0x18>)
 8000c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c36:	bf00      	nop
 8000c38:	08000c49 	.word	0x08000c49
 8000c3c:	08000c69 	.word	0x08000c69
 8000c40:	08000c89 	.word	0x08000c89
 8000c44:	08000ca9 	.word	0x08000ca9
	{
		case 0:

			FSMC_WR_REG(MADCTL); FSMC_WR_DAT(0x0000U);
 8000c48:	f44f 5058 	mov.w	r0, #13824	; 0x3600
 8000c4c:	f7ff ff5c 	bl	8000b08 <FSMC_WR_REG>
 8000c50:	2000      	movs	r0, #0
 8000c52:	f7ff ff6b 	bl	8000b2c <FSMC_WR_DAT>
			LCD_SetWindow(0, 0, 479, 799);
 8000c56:	f240 331f 	movw	r3, #799	; 0x31f
 8000c5a:	f240 12df 	movw	r2, #479	; 0x1df
 8000c5e:	2100      	movs	r1, #0
 8000c60:	2000      	movs	r0, #0
 8000c62:	f7ff ff75 	bl	8000b50 <LCD_SetWindow>
		break;
 8000c66:	e02f      	b.n	8000cc8 <LCD_SetDirection+0xa8>
		case 1:

			FSMC_WR_REG(MADCTL); FSMC_WR_DAT(0x00C0U);
 8000c68:	f44f 5058 	mov.w	r0, #13824	; 0x3600
 8000c6c:	f7ff ff4c 	bl	8000b08 <FSMC_WR_REG>
 8000c70:	20c0      	movs	r0, #192	; 0xc0
 8000c72:	f7ff ff5b 	bl	8000b2c <FSMC_WR_DAT>
			LCD_SetWindow(0, 0, 479, 799);
 8000c76:	f240 331f 	movw	r3, #799	; 0x31f
 8000c7a:	f240 12df 	movw	r2, #479	; 0x1df
 8000c7e:	2100      	movs	r1, #0
 8000c80:	2000      	movs	r0, #0
 8000c82:	f7ff ff65 	bl	8000b50 <LCD_SetWindow>
		break;
 8000c86:	e01f      	b.n	8000cc8 <LCD_SetDirection+0xa8>
		case 2:

			FSMC_WR_REG(MADCTL); FSMC_WR_DAT(0x0060U);
 8000c88:	f44f 5058 	mov.w	r0, #13824	; 0x3600
 8000c8c:	f7ff ff3c 	bl	8000b08 <FSMC_WR_REG>
 8000c90:	2060      	movs	r0, #96	; 0x60
 8000c92:	f7ff ff4b 	bl	8000b2c <FSMC_WR_DAT>
			LCD_SetWindow(0, 0, 799, 479);
 8000c96:	f240 13df 	movw	r3, #479	; 0x1df
 8000c9a:	f240 321f 	movw	r2, #799	; 0x31f
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	f7ff ff55 	bl	8000b50 <LCD_SetWindow>
		break;
 8000ca6:	e00f      	b.n	8000cc8 <LCD_SetDirection+0xa8>
		case 3:

			FSMC_WR_REG(MADCTL); FSMC_WR_DAT(0x00A0U);
 8000ca8:	f44f 5058 	mov.w	r0, #13824	; 0x3600
 8000cac:	f7ff ff2c 	bl	8000b08 <FSMC_WR_REG>
 8000cb0:	20a0      	movs	r0, #160	; 0xa0
 8000cb2:	f7ff ff3b 	bl	8000b2c <FSMC_WR_DAT>
			LCD_SetWindow(0, 0, 799, 479);
 8000cb6:	f240 13df 	movw	r3, #479	; 0x1df
 8000cba:	f240 321f 	movw	r2, #799	; 0x31f
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	f7ff ff45 	bl	8000b50 <LCD_SetWindow>
		break;
 8000cc6:	bf00      	nop
	}
}
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <LCD_ClearScreen>:
							orientation direction change.
* parameters :Color(Desired screen color)
* retvalue   :N/A
*******************************************************************************************************************************/
void LCD_ClearScreen(uint16_t Color)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	80fb      	strh	r3, [r7, #6]
  uint32_t i;

	for(i=0; i<(480*800); i++)
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60fb      	str	r3, [r7, #12]
 8000cde:	e006      	b.n	8000cee <LCD_ClearScreen+0x1e>
	{
		FSMC_WR_DAT(Color);
 8000ce0:	88fb      	ldrh	r3, [r7, #6]
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff ff22 	bl	8000b2c <FSMC_WR_DAT>
	for(i=0; i<(480*800); i++)
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	3301      	adds	r3, #1
 8000cec:	60fb      	str	r3, [r7, #12]
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	4a03      	ldr	r2, [pc, #12]	; (8000d00 <LCD_ClearScreen+0x30>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d9f4      	bls.n	8000ce0 <LCD_ClearScreen+0x10>
	}
}
 8000cf6:	bf00      	nop
 8000cf8:	bf00      	nop
 8000cfa:	3710      	adds	r7, #16
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	0005dbff 	.word	0x0005dbff

08000d04 <LCD_PrintCh>:
* parameters :X(x start address), Y(y start address), Color(character color), Bcolor(background
							color), Character(use standard ASCII values for characters) and Size(characters size)
* retvalue   :N/A
********************************************************************************************************************************/
void LCD_PrintCh(uint16_t X, uint16_t Y, uint16_t Color, uint16_t Bcolor, uint8_t Character, uint8_t Size)
{
 8000d04:	b590      	push	{r4, r7, lr}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	4608      	mov	r0, r1
 8000d0e:	4611      	mov	r1, r2
 8000d10:	461a      	mov	r2, r3
 8000d12:	4623      	mov	r3, r4
 8000d14:	80fb      	strh	r3, [r7, #6]
 8000d16:	4603      	mov	r3, r0
 8000d18:	80bb      	strh	r3, [r7, #4]
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	807b      	strh	r3, [r7, #2]
 8000d1e:	4613      	mov	r3, r2
 8000d20:	803b      	strh	r3, [r7, #0]
	uint8_t i, j, k, p=0;
 8000d22:	2300      	movs	r3, #0
 8000d24:	733b      	strb	r3, [r7, #12]
	uint16_t c=0;
 8000d26:	2300      	movs	r3, #0
 8000d28:	817b      	strh	r3, [r7, #10]
	LCD_SetWindow(X, Y, X+(8 * Size - 1), Y+(8  *Size - 1));									// Define area by character size.
 8000d2a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	00db      	lsls	r3, r3, #3
 8000d32:	b29a      	uxth	r2, r3
 8000d34:	88fb      	ldrh	r3, [r7, #6]
 8000d36:	4413      	add	r3, r2
 8000d38:	b29b      	uxth	r3, r3
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	b29c      	uxth	r4, r3
 8000d3e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	00db      	lsls	r3, r3, #3
 8000d46:	b29a      	uxth	r2, r3
 8000d48:	88bb      	ldrh	r3, [r7, #4]
 8000d4a:	4413      	add	r3, r2
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	88b9      	ldrh	r1, [r7, #4]
 8000d54:	88f8      	ldrh	r0, [r7, #6]
 8000d56:	4622      	mov	r2, r4
 8000d58:	f7ff fefa 	bl	8000b50 <LCD_SetWindow>

	for(i=0; i<8; i++)																							// 8 row-loops because there are 8 row-bytes per character.
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	73fb      	strb	r3, [r7, #15]
 8000d60:	e03c      	b.n	8000ddc <LCD_PrintCh+0xd8>
	{
		for(j=0; j < Size; j++)																					// Print each row size times.
 8000d62:	2300      	movs	r3, #0
 8000d64:	73bb      	strb	r3, [r7, #14]
 8000d66:	e031      	b.n	8000dcc <LCD_PrintCh+0xc8>
		{
			for(k=0; k < 8; k++)																					// 8 column-loops because there are 8 column-bits per row-byte
 8000d68:	2300      	movs	r3, #0
 8000d6a:	737b      	strb	r3, [r7, #13]
 8000d6c:	e028      	b.n	8000dc0 <LCD_PrintCh+0xbc>
			{
				if((ASCIItable[Character][i]>>(7-k)) & 0x01)
 8000d6e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000d72:	7bfb      	ldrb	r3, [r7, #15]
 8000d74:	491d      	ldr	r1, [pc, #116]	; (8000dec <LCD_PrintCh+0xe8>)
 8000d76:	00d2      	lsls	r2, r2, #3
 8000d78:	440a      	add	r2, r1
 8000d7a:	4413      	add	r3, r2
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	461a      	mov	r2, r3
 8000d80:	7b7b      	ldrb	r3, [r7, #13]
 8000d82:	f1c3 0307 	rsb	r3, r3, #7
 8000d86:	fa42 f303 	asr.w	r3, r2, r3
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d002      	beq.n	8000d98 <LCD_PrintCh+0x94>
					c=Color;
 8000d92:	887b      	ldrh	r3, [r7, #2]
 8000d94:	817b      	strh	r3, [r7, #10]
 8000d96:	e001      	b.n	8000d9c <LCD_PrintCh+0x98>
				else
					c=Bcolor;
 8000d98:	883b      	ldrh	r3, [r7, #0]
 8000d9a:	817b      	strh	r3, [r7, #10]
				for(p = 0; p < Size; p++)																			// Print each column-bit size times.
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	733b      	strb	r3, [r7, #12]
 8000da0:	e006      	b.n	8000db0 <LCD_PrintCh+0xac>
				{
					FSMC_WR_DAT(c);
 8000da2:	897b      	ldrh	r3, [r7, #10]
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fec1 	bl	8000b2c <FSMC_WR_DAT>
				for(p = 0; p < Size; p++)																			// Print each column-bit size times.
 8000daa:	7b3b      	ldrb	r3, [r7, #12]
 8000dac:	3301      	adds	r3, #1
 8000dae:	733b      	strb	r3, [r7, #12]
 8000db0:	7b3a      	ldrb	r2, [r7, #12]
 8000db2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000db6:	429a      	cmp	r2, r3
 8000db8:	d3f3      	bcc.n	8000da2 <LCD_PrintCh+0x9e>
			for(k=0; k < 8; k++)																					// 8 column-loops because there are 8 column-bits per row-byte
 8000dba:	7b7b      	ldrb	r3, [r7, #13]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	737b      	strb	r3, [r7, #13]
 8000dc0:	7b7b      	ldrb	r3, [r7, #13]
 8000dc2:	2b07      	cmp	r3, #7
 8000dc4:	d9d3      	bls.n	8000d6e <LCD_PrintCh+0x6a>
		for(j=0; j < Size; j++)																					// Print each row size times.
 8000dc6:	7bbb      	ldrb	r3, [r7, #14]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	73bb      	strb	r3, [r7, #14]
 8000dcc:	7bba      	ldrb	r2, [r7, #14]
 8000dce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d3c8      	bcc.n	8000d68 <LCD_PrintCh+0x64>
	for(i=0; i<8; i++)																							// 8 row-loops because there are 8 row-bytes per character.
 8000dd6:	7bfb      	ldrb	r3, [r7, #15]
 8000dd8:	3301      	adds	r3, #1
 8000dda:	73fb      	strb	r3, [r7, #15]
 8000ddc:	7bfb      	ldrb	r3, [r7, #15]
 8000dde:	2b07      	cmp	r3, #7
 8000de0:	d9bf      	bls.n	8000d62 <LCD_PrintCh+0x5e>
				}
			}
		}
	}
}
 8000de2:	bf00      	nop
 8000de4:	bf00      	nop
 8000de6:	3714      	adds	r7, #20
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd90      	pop	{r4, r7, pc}
 8000dec:	0801bb60 	.word	0x0801bb60

08000df0 <LCD_PrintStr>:
							color), string(pointer to an array of characters, standard ASCII values) and size
							(character size)
* retvalue   :N/A
********************************************************************************************************************************/
void LCD_PrintStr(uint16_t X, uint16_t Y, uint16_t Color, uint16_t Bcolor, uint8_t* String, uint8_t Size)
{
 8000df0:	b5b0      	push	{r4, r5, r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af02      	add	r7, sp, #8
 8000df6:	4604      	mov	r4, r0
 8000df8:	4608      	mov	r0, r1
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	4623      	mov	r3, r4
 8000e00:	80fb      	strh	r3, [r7, #6]
 8000e02:	4603      	mov	r3, r0
 8000e04:	80bb      	strh	r3, [r7, #4]
 8000e06:	460b      	mov	r3, r1
 8000e08:	807b      	strh	r3, [r7, #2]
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	803b      	strh	r3, [r7, #0]
	X=X-8*Size;
 8000e0e:	7f3b      	ldrb	r3, [r7, #28]
 8000e10:	b29b      	uxth	r3, r3
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	b29b      	uxth	r3, r3
 8000e16:	88fa      	ldrh	r2, [r7, #6]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	80fb      	strh	r3, [r7, #6]
	while(*String)
 8000e1c:	e015      	b.n	8000e4a <LCD_PrintStr+0x5a>
		LCD_PrintCh(X = X + 8 * Size, Y, Color, Bcolor, *String++, Size);
 8000e1e:	7f3b      	ldrb	r3, [r7, #28]
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	00db      	lsls	r3, r3, #3
 8000e24:	b29a      	uxth	r2, r3
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	4413      	add	r3, r2
 8000e2a:	80fb      	strh	r3, [r7, #6]
 8000e2c:	69bb      	ldr	r3, [r7, #24]
 8000e2e:	1c5a      	adds	r2, r3, #1
 8000e30:	61ba      	str	r2, [r7, #24]
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	883d      	ldrh	r5, [r7, #0]
 8000e36:	887c      	ldrh	r4, [r7, #2]
 8000e38:	88b9      	ldrh	r1, [r7, #4]
 8000e3a:	88f8      	ldrh	r0, [r7, #6]
 8000e3c:	7f3a      	ldrb	r2, [r7, #28]
 8000e3e:	9201      	str	r2, [sp, #4]
 8000e40:	9300      	str	r3, [sp, #0]
 8000e42:	462b      	mov	r3, r5
 8000e44:	4622      	mov	r2, r4
 8000e46:	f7ff ff5d 	bl	8000d04 <LCD_PrintCh>
	while(*String)
 8000e4a:	69bb      	ldr	r3, [r7, #24]
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d1e5      	bne.n	8000e1e <LCD_PrintStr+0x2e>
}
 8000e52:	bf00      	nop
 8000e54:	bf00      	nop
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bdb0      	pop	{r4, r5, r7, pc}

08000e5c <NT35510_Init>:
 * function   :
 * parameters :
 * retvalue   :N/A
 *******************************************************************************************************************************/
void NT35510_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
	RST_LOW;													// Reset on.
 8000e60:	2200      	movs	r2, #0
 8000e62:	2140      	movs	r1, #64	; 0x40
 8000e64:	48fd      	ldr	r0, [pc, #1012]	; (800125c <NT35510_Init+0x400>)
 8000e66:	f003 fa8d 	bl	8004384 <HAL_GPIO_WritePin>
	HAL_Delay(300);											// Short delay needed on power up
 8000e6a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000e6e:	f002 f801 	bl	8002e74 <HAL_Delay>
	RST_HIGH;													// Reset off.
 8000e72:	2201      	movs	r2, #1
 8000e74:	2140      	movs	r1, #64	; 0x40
 8000e76:	48f9      	ldr	r0, [pc, #996]	; (800125c <NT35510_Init+0x400>)
 8000e78:	f003 fa84 	bl	8004384 <HAL_GPIO_WritePin>
	HAL_Delay(800);											// Short delay needed on power up
 8000e7c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000e80:	f001 fff8 	bl	8002e74 <HAL_Delay>

	// Manufacture Command Set selection
	FSMC_WR_REG(MAUCCTR_0);			FSMC_WR_DAT(0x0055U);
 8000e84:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8000e88:	f7ff fe3e 	bl	8000b08 <FSMC_WR_REG>
 8000e8c:	2055      	movs	r0, #85	; 0x55
 8000e8e:	f7ff fe4d 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(MAUCCTR_1);			FSMC_WR_DAT(0x00AAU);
 8000e92:	f24f 0001 	movw	r0, #61441	; 0xf001
 8000e96:	f7ff fe37 	bl	8000b08 <FSMC_WR_REG>
 8000e9a:	20aa      	movs	r0, #170	; 0xaa
 8000e9c:	f7ff fe46 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(MAUCCTR_2);			FSMC_WR_DAT(0x0052U);
 8000ea0:	f24f 0002 	movw	r0, #61442	; 0xf002
 8000ea4:	f7ff fe30 	bl	8000b08 <FSMC_WR_REG>
 8000ea8:	2052      	movs	r0, #82	; 0x52
 8000eaa:	f7ff fe3f 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(MAUCCTR_3);			FSMC_WR_DAT(0x0008U);		// Enable Manufacture Command Set
 8000eae:	f24f 0003 	movw	r0, #61443	; 0xf003
 8000eb2:	f7ff fe29 	bl	8000b08 <FSMC_WR_REG>
 8000eb6:	2008      	movs	r0, #8
 8000eb8:	f7ff fe38 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(MAUCCTR_4);			FSMC_WR_DAT(0x0001U);		// Select page 1
 8000ebc:	f24f 0004 	movw	r0, #61444	; 0xf004
 8000ec0:	f7ff fe22 	bl	8000b08 <FSMC_WR_REG>
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	f7ff fe31 	bl	8000b2c <FSMC_WR_DAT>

	// AVDD 5.2V
	FSMC_WR_REG(SETAVDD_NORM);		FSMC_WR_DAT(0x000DU);
 8000eca:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 8000ece:	f7ff fe1b 	bl	8000b08 <FSMC_WR_REG>
 8000ed2:	200d      	movs	r0, #13
 8000ed4:	f7ff fe2a 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETAVDD_IDLE);		FSMC_WR_DAT(0x000DU);
 8000ed8:	f24b 0001 	movw	r0, #45057	; 0xb001
 8000edc:	f7ff fe14 	bl	8000b08 <FSMC_WR_REG>
 8000ee0:	200d      	movs	r0, #13
 8000ee2:	f7ff fe23 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETAVDD_PART);		FSMC_WR_DAT(0x000DU);
 8000ee6:	f24b 0002 	movw	r0, #45058	; 0xb002
 8000eea:	f7ff fe0d 	bl	8000b08 <FSMC_WR_REG>
 8000eee:	200d      	movs	r0, #13
 8000ef0:	f7ff fe1c 	bl	8000b2c <FSMC_WR_DAT>

	// AVDD ratio
	FSMC_WR_REG(BT1CTR_NORM);		FSMC_WR_DAT(0x0034U);
 8000ef4:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8000ef8:	f7ff fe06 	bl	8000b08 <FSMC_WR_REG>
 8000efc:	2034      	movs	r0, #52	; 0x34
 8000efe:	f7ff fe15 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(BT1CTR_IDLE);		FSMC_WR_DAT(0x0034U);
 8000f02:	f24b 6001 	movw	r0, #46593	; 0xb601
 8000f06:	f7ff fdff 	bl	8000b08 <FSMC_WR_REG>
 8000f0a:	2034      	movs	r0, #52	; 0x34
 8000f0c:	f7ff fe0e 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(BT1CTR_PART);		FSMC_WR_DAT(0x0034U);
 8000f10:	f24b 6002 	movw	r0, #46594	; 0xb602
 8000f14:	f7ff fdf8 	bl	8000b08 <FSMC_WR_REG>
 8000f18:	2034      	movs	r0, #52	; 0x34
 8000f1a:	f7ff fe07 	bl	8000b2c <FSMC_WR_DAT>

	// AVEE  -5.2V
	FSMC_WR_REG(SETAVEE_NORM);		FSMC_WR_DAT(0x000DU);
 8000f1e:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8000f22:	f7ff fdf1 	bl	8000b08 <FSMC_WR_REG>
 8000f26:	200d      	movs	r0, #13
 8000f28:	f7ff fe00 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETAVEE_IDLE);		FSMC_WR_DAT(0x000DU);
 8000f2c:	f24b 1001 	movw	r0, #45313	; 0xb101
 8000f30:	f7ff fdea 	bl	8000b08 <FSMC_WR_REG>
 8000f34:	200d      	movs	r0, #13
 8000f36:	f7ff fdf9 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETAVEE_PART);		FSMC_WR_DAT(0x000DU);
 8000f3a:	f24b 1002 	movw	r0, #45314	; 0xb102
 8000f3e:	f7ff fde3 	bl	8000b08 <FSMC_WR_REG>
 8000f42:	200d      	movs	r0, #13
 8000f44:	f7ff fdf2 	bl	8000b2c <FSMC_WR_DAT>

	// AVEE ratio
	FSMC_WR_REG(BT2CTR_NORM);		FSMC_WR_DAT(0x0034U);
 8000f48:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8000f4c:	f7ff fddc 	bl	8000b08 <FSMC_WR_REG>
 8000f50:	2034      	movs	r0, #52	; 0x34
 8000f52:	f7ff fdeb 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(BT2CTR_IDLE);		FSMC_WR_DAT(0x0034U);
 8000f56:	f24b 7001 	movw	r0, #46849	; 0xb701
 8000f5a:	f7ff fdd5 	bl	8000b08 <FSMC_WR_REG>
 8000f5e:	2034      	movs	r0, #52	; 0x34
 8000f60:	f7ff fde4 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(BT2CTR_PART);		FSMC_WR_DAT(0x0034U);
 8000f64:	f24b 7002 	movw	r0, #46850	; 0xb702
 8000f68:	f7ff fdce 	bl	8000b08 <FSMC_WR_REG>
 8000f6c:	2034      	movs	r0, #52	; 0x34
 8000f6e:	f7ff fddd 	bl	8000b2c <FSMC_WR_DAT>

	// VCL  -2.5V
	FSMC_WR_REG(SETVCL_NORM);		FSMC_WR_DAT(0x0000U);
 8000f72:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 8000f76:	f7ff fdc7 	bl	8000b08 <FSMC_WR_REG>
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f7ff fdd6 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETVCL_IDLE);		FSMC_WR_DAT(0x0000U);
 8000f80:	f24b 2001 	movw	r0, #45569	; 0xb201
 8000f84:	f7ff fdc0 	bl	8000b08 <FSMC_WR_REG>
 8000f88:	2000      	movs	r0, #0
 8000f8a:	f7ff fdcf 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETVCL_PART);		FSMC_WR_DAT(0x0000U);
 8000f8e:	f24b 2002 	movw	r0, #45570	; 0xb202
 8000f92:	f7ff fdb9 	bl	8000b08 <FSMC_WR_REG>
 8000f96:	2000      	movs	r0, #0
 8000f98:	f7ff fdc8 	bl	8000b2c <FSMC_WR_DAT>

	// VCL ratio
	FSMC_WR_REG(BT3CTR_NORM);		FSMC_WR_DAT(0x0024U);
 8000f9c:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8000fa0:	f7ff fdb2 	bl	8000b08 <FSMC_WR_REG>
 8000fa4:	2024      	movs	r0, #36	; 0x24
 8000fa6:	f7ff fdc1 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(BT3CTR_IDLE);		FSMC_WR_DAT(0x0024U);
 8000faa:	f64b 0001 	movw	r0, #47105	; 0xb801
 8000fae:	f7ff fdab 	bl	8000b08 <FSMC_WR_REG>
 8000fb2:	2024      	movs	r0, #36	; 0x24
 8000fb4:	f7ff fdba 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(BT3CTR_PART);		FSMC_WR_DAT(0x0024U);
 8000fb8:	f64b 0002 	movw	r0, #47106	; 0xb802
 8000fbc:	f7ff fda4 	bl	8000b08 <FSMC_WR_REG>
 8000fc0:	2024      	movs	r0, #36	; 0x24
 8000fc2:	f7ff fdb3 	bl	8000b2c <FSMC_WR_DAT>

	// VGH  15V
	FSMC_WR_REG(VGHCTR);			FSMC_WR_DAT(0x01);
 8000fc6:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 8000fca:	f7ff fd9d 	bl	8000b08 <FSMC_WR_REG>
 8000fce:	2001      	movs	r0, #1
 8000fd0:	f7ff fdac 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETVGH_NORM);		FSMC_WR_DAT(0x000FU);
 8000fd4:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 8000fd8:	f7ff fd96 	bl	8000b08 <FSMC_WR_REG>
 8000fdc:	200f      	movs	r0, #15
 8000fde:	f7ff fda5 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETVGH_IDLE);		FSMC_WR_DAT(0x000FU);
 8000fe2:	f24b 3001 	movw	r0, #45825	; 0xb301
 8000fe6:	f7ff fd8f 	bl	8000b08 <FSMC_WR_REG>
 8000fea:	200f      	movs	r0, #15
 8000fec:	f7ff fd9e 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETVGH_PART);		FSMC_WR_DAT(0x000FU);
 8000ff0:	f24b 3002 	movw	r0, #45826	; 0xb302
 8000ff4:	f7ff fd88 	bl	8000b08 <FSMC_WR_REG>
 8000ff8:	200f      	movs	r0, #15
 8000ffa:	f7ff fd97 	bl	8000b2c <FSMC_WR_DAT>

	// VGH  ratio
	FSMC_WR_REG(BT4CTR_NORM);		FSMC_WR_DAT(0x0034U);
 8000ffe:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 8001002:	f7ff fd81 	bl	8000b08 <FSMC_WR_REG>
 8001006:	2034      	movs	r0, #52	; 0x34
 8001008:	f7ff fd90 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(BT4CTR_IDLE);		FSMC_WR_DAT(0x0034U);
 800100c:	f64b 1001 	movw	r0, #47361	; 0xb901
 8001010:	f7ff fd7a 	bl	8000b08 <FSMC_WR_REG>
 8001014:	2034      	movs	r0, #52	; 0x34
 8001016:	f7ff fd89 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(BT4CTR_PART);		FSMC_WR_DAT(0x0034U);
 800101a:	f64b 1002 	movw	r0, #47362	; 0xb902
 800101e:	f7ff fd73 	bl	8000b08 <FSMC_WR_REG>
 8001022:	2034      	movs	r0, #52	; 0x34
 8001024:	f7ff fd82 	bl	8000b2c <FSMC_WR_DAT>

	// VGL_REG  -10V
	FSMC_WR_REG(0xB500);			FSMC_WR_DAT(0x0008U);
 8001028:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 800102c:	f7ff fd6c 	bl	8000b08 <FSMC_WR_REG>
 8001030:	2008      	movs	r0, #8
 8001032:	f7ff fd7b 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(0xB500);			FSMC_WR_DAT(0x0008U);
 8001036:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 800103a:	f7ff fd65 	bl	8000b08 <FSMC_WR_REG>
 800103e:	2008      	movs	r0, #8
 8001040:	f7ff fd74 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(0xB501);			FSMC_WR_DAT(0x0008U);
 8001044:	f24b 5001 	movw	r0, #46337	; 0xb501
 8001048:	f7ff fd5e 	bl	8000b08 <FSMC_WR_REG>
 800104c:	2008      	movs	r0, #8
 800104e:	f7ff fd6d 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(0xC200);			FSMC_WR_DAT(0x0003U);
 8001052:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 8001056:	f7ff fd57 	bl	8000b08 <FSMC_WR_REG>
 800105a:	2003      	movs	r0, #3
 800105c:	f7ff fd66 	bl	8000b2c <FSMC_WR_DAT>

	// VGLX  ratio
	FSMC_WR_REG(BT5CTR_NORM);		FSMC_WR_DAT(0x0024U);
 8001060:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 8001064:	f7ff fd50 	bl	8000b08 <FSMC_WR_REG>
 8001068:	2024      	movs	r0, #36	; 0x24
 800106a:	f7ff fd5f 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(BT5CTR_IDLE);		FSMC_WR_DAT(0x0024U);
 800106e:	f64b 2001 	movw	r0, #47617	; 0xba01
 8001072:	f7ff fd49 	bl	8000b08 <FSMC_WR_REG>
 8001076:	2024      	movs	r0, #36	; 0x24
 8001078:	f7ff fd58 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(BT5CTR_PART);		FSMC_WR_DAT(0x0024U);
 800107c:	f64b 2002 	movw	r0, #47618	; 0xba02
 8001080:	f7ff fd42 	bl	8000b08 <FSMC_WR_REG>
 8001084:	2024      	movs	r0, #36	; 0x24
 8001086:	f7ff fd51 	bl	8000b2c <FSMC_WR_DAT>

	// VGMP/VGSP 4.5V/0V
	FSMC_WR_REG(SETVGP_0);			FSMC_WR_DAT(0x0000U);
 800108a:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 800108e:	f7ff fd3b 	bl	8000b08 <FSMC_WR_REG>
 8001092:	2000      	movs	r0, #0
 8001094:	f7ff fd4a 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETVGP_1);			FSMC_WR_DAT(0x0078U);
 8001098:	f64b 4001 	movw	r0, #48129	; 0xbc01
 800109c:	f7ff fd34 	bl	8000b08 <FSMC_WR_REG>
 80010a0:	2078      	movs	r0, #120	; 0x78
 80010a2:	f7ff fd43 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETVGP_2);			FSMC_WR_DAT(0x0000U);
 80010a6:	f64b 4002 	movw	r0, #48130	; 0xbc02
 80010aa:	f7ff fd2d 	bl	8000b08 <FSMC_WR_REG>
 80010ae:	2000      	movs	r0, #0
 80010b0:	f7ff fd3c 	bl	8000b2c <FSMC_WR_DAT>

	// VGMN/VGSN -4.5V/0V
	FSMC_WR_REG(SETVGN_0);			FSMC_WR_DAT(0x0000U);
 80010b4:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 80010b8:	f7ff fd26 	bl	8000b08 <FSMC_WR_REG>
 80010bc:	2000      	movs	r0, #0
 80010be:	f7ff fd35 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETVGN_1);			FSMC_WR_DAT(0x0078U);
 80010c2:	f64b 5001 	movw	r0, #48385	; 0xbd01
 80010c6:	f7ff fd1f 	bl	8000b08 <FSMC_WR_REG>
 80010ca:	2078      	movs	r0, #120	; 0x78
 80010cc:	f7ff fd2e 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETVGN_2);			FSMC_WR_DAT(0x0000U);
 80010d0:	f64b 5002 	movw	r0, #48386	; 0xbd02
 80010d4:	f7ff fd18 	bl	8000b08 <FSMC_WR_REG>
 80010d8:	2000      	movs	r0, #0
 80010da:	f7ff fd27 	bl	8000b2c <FSMC_WR_DAT>

	// VCOM  -1.325V
	FSMC_WR_REG(SETVCMOFF_0);		FSMC_WR_DAT(0x0000);
 80010de:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 80010e2:	f7ff fd11 	bl	8000b08 <FSMC_WR_REG>
 80010e6:	2000      	movs	r0, #0
 80010e8:	f7ff fd20 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SETVCMOFF_1);		FSMC_WR_DAT(0x0089);
 80010ec:	f64b 6001 	movw	r0, #48641	; 0xbe01
 80010f0:	f7ff fd0a 	bl	8000b08 <FSMC_WR_REG>
 80010f4:	2089      	movs	r0, #137	; 0x89
 80010f6:	f7ff fd19 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(GMBCTR2_BASE | 0x0033U);    FSMC_WR_DAT(0x007FU);
*/
	//**************************************************************************************************************************//

	// Select Page 0
	FSMC_WR_REG(MAUCCTR_0);			FSMC_WR_DAT(0x0055U);
 80010fa:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 80010fe:	f7ff fd03 	bl	8000b08 <FSMC_WR_REG>
 8001102:	2055      	movs	r0, #85	; 0x55
 8001104:	f7ff fd12 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(MAUCCTR_1);			FSMC_WR_DAT(0x00AAU);
 8001108:	f24f 0001 	movw	r0, #61441	; 0xf001
 800110c:	f7ff fcfc 	bl	8000b08 <FSMC_WR_REG>
 8001110:	20aa      	movs	r0, #170	; 0xaa
 8001112:	f7ff fd0b 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(MAUCCTR_2);			FSMC_WR_DAT(0x0052U);
 8001116:	f24f 0002 	movw	r0, #61442	; 0xf002
 800111a:	f7ff fcf5 	bl	8000b08 <FSMC_WR_REG>
 800111e:	2052      	movs	r0, #82	; 0x52
 8001120:	f7ff fd04 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(MAUCCTR_3);			FSMC_WR_DAT(0x0008U);		// Enable Manufacture Command Set
 8001124:	f24f 0003 	movw	r0, #61443	; 0xf003
 8001128:	f7ff fcee 	bl	8000b08 <FSMC_WR_REG>
 800112c:	2008      	movs	r0, #8
 800112e:	f7ff fcfd 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(MAUCCTR_4);			FSMC_WR_DAT(0x0000U);		// Select page 0
 8001132:	f24f 0004 	movw	r0, #61444	; 0xf004
 8001136:	f7ff fce7 	bl	8000b08 <FSMC_WR_REG>
 800113a:	2000      	movs	r0, #0
 800113c:	f7ff fcf6 	bl	8000b2c <FSMC_WR_DAT>

	// DISPLAY CONTROL
	FSMC_WR_REG(DOPCTR_0);			FSMC_WR_DAT(0x00CCU);
 8001140:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8001144:	f7ff fce0 	bl	8000b08 <FSMC_WR_REG>
 8001148:	20cc      	movs	r0, #204	; 0xcc
 800114a:	f7ff fcef 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(DOPCTR_1);			FSMC_WR_DAT(0x0000U);
 800114e:	f24b 1001 	movw	r0, #45313	; 0xb101
 8001152:	f7ff fcd9 	bl	8000b08 <FSMC_WR_REG>
 8001156:	2000      	movs	r0, #0
 8001158:	f7ff fce8 	bl	8000b2c <FSMC_WR_DAT>

	FSMC_WR_REG(DPRSLCTR);			FSMC_WR_DAT(0x0050U);			// Display Resolution 480RGB x 800
 800115c:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 8001160:	f7ff fcd2 	bl	8000b08 <FSMC_WR_REG>
 8001164:	2050      	movs	r0, #80	; 0x50
 8001166:	f7ff fce1 	bl	8000b2c <FSMC_WR_DAT>

	// SOURCE HOLD TIME
	FSMC_WR_REG(SDHDTCTR);			FSMC_WR_DAT(0x0005U);
 800116a:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 800116e:	f7ff fccb 	bl	8000b08 <FSMC_WR_REG>
 8001172:	2005      	movs	r0, #5
 8001174:	f7ff fcda 	bl	8000b2c <FSMC_WR_DAT>

	// Set Gate EQ
	FSMC_WR_REG(GSEQCTR_ST);		FSMC_WR_DAT(0x0070U);
 8001178:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 800117c:	f7ff fcc4 	bl	8000b08 <FSMC_WR_REG>
 8001180:	2070      	movs	r0, #112	; 0x70
 8001182:	f7ff fcd3 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(GSEQCTR_CK);		FSMC_WR_DAT(0x0070U);
 8001186:	f24b 7001 	movw	r0, #46849	; 0xb701
 800118a:	f7ff fcbd 	bl	8000b08 <FSMC_WR_REG>
 800118e:	2070      	movs	r0, #112	; 0x70
 8001190:	f7ff fccc 	bl	8000b2c <FSMC_WR_DAT>

	// Source EQ control (Mode 2)
	FSMC_WR_REG(SDEQCTR_MOD );	FSMC_WR_DAT(0x0001U);
 8001194:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8001198:	f7ff fcb6 	bl	8000b08 <FSMC_WR_REG>
 800119c:	2001      	movs	r0, #1
 800119e:	f7ff fcc5 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SDEQCTR_EQS1);	FSMC_WR_DAT(0x0003U);
 80011a2:	f64b 0001 	movw	r0, #47105	; 0xb801
 80011a6:	f7ff fcaf 	bl	8000b08 <FSMC_WR_REG>
 80011aa:	2003      	movs	r0, #3
 80011ac:	f7ff fcbe 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SDEQCTR_EQS2);	FSMC_WR_DAT(0x0003U);
 80011b0:	f64b 0002 	movw	r0, #47106	; 0xb802
 80011b4:	f7ff fca8 	bl	8000b08 <FSMC_WR_REG>
 80011b8:	2003      	movs	r0, #3
 80011ba:	f7ff fcb7 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(SDEQCTR_EQS3);	FSMC_WR_DAT(0x0003U);
 80011be:	f64b 0003 	movw	r0, #47107	; 0xb803
 80011c2:	f7ff fca1 	bl	8000b08 <FSMC_WR_REG>
 80011c6:	2003      	movs	r0, #3
 80011c8:	f7ff fcb0 	bl	8000b2c <FSMC_WR_DAT>

	// INVERSION MODE
	FSMC_WR_REG(INVCTR_NORM);		FSMC_WR_DAT(0x0002U);
 80011cc:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 80011d0:	f7ff fc9a 	bl	8000b08 <FSMC_WR_REG>
 80011d4:	2002      	movs	r0, #2
 80011d6:	f7ff fca9 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(INVCTR_IDLE);		FSMC_WR_DAT(0x0000U);
 80011da:	f64b 4001 	movw	r0, #48129	; 0xbc01
 80011de:	f7ff fc93 	bl	8000b08 <FSMC_WR_REG>
 80011e2:	2000      	movs	r0, #0
 80011e4:	f7ff fca2 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(INVCTR_PART);		FSMC_WR_DAT(0x0000U);
 80011e8:	f64b 4002 	movw	r0, #48130	; 0xbc02
 80011ec:	f7ff fc8c 	bl	8000b08 <FSMC_WR_REG>
 80011f0:	2000      	movs	r0, #0
 80011f2:	f7ff fc9b 	bl	8000b2c <FSMC_WR_DAT>

	// Timing control
	FSMC_WR_REG(0xC900);				FSMC_WR_DAT(0x00D0U);
 80011f6:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 80011fa:	f7ff fc85 	bl	8000b08 <FSMC_WR_REG>
 80011fe:	20d0      	movs	r0, #208	; 0xd0
 8001200:	f7ff fc94 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(0xC901);				FSMC_WR_DAT(0x0002U);
 8001204:	f64c 1001 	movw	r0, #51457	; 0xc901
 8001208:	f7ff fc7e 	bl	8000b08 <FSMC_WR_REG>
 800120c:	2002      	movs	r0, #2
 800120e:	f7ff fc8d 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(0xC902);				FSMC_WR_DAT(0x0050U);
 8001212:	f64c 1002 	movw	r0, #51458	; 0xc902
 8001216:	f7ff fc77 	bl	8000b08 <FSMC_WR_REG>
 800121a:	2050      	movs	r0, #80	; 0x50
 800121c:	f7ff fc86 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(0xC903);				FSMC_WR_DAT(0x0050U);
 8001220:	f64c 1003 	movw	r0, #51459	; 0xc903
 8001224:	f7ff fc70 	bl	8000b08 <FSMC_WR_REG>
 8001228:	2050      	movs	r0, #80	; 0x50
 800122a:	f7ff fc7f 	bl	8000b2c <FSMC_WR_DAT>
	FSMC_WR_REG(0xC904);				FSMC_WR_DAT(0x0050U);
 800122e:	f64c 1004 	movw	r0, #51460	; 0xc904
 8001232:	f7ff fc69 	bl	8000b08 <FSMC_WR_REG>
 8001236:	2050      	movs	r0, #80	; 0x50
 8001238:	f7ff fc78 	bl	8000b2c <FSMC_WR_DAT>

	//**************************************************************************************************************************//
	// User Command Set
	FSMC_WR_REG(TEON);   				FSMC_WR_DAT(0x0000U);			// V-Blanking information only
 800123c:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 8001240:	f7ff fc62 	bl	8000b08 <FSMC_WR_REG>
 8001244:	2000      	movs	r0, #0
 8001246:	f7ff fc71 	bl	8000b2c <FSMC_WR_DAT>


	FSMC_WR_REG(COLMOD);   			FSMC_WR_DAT(0x0055U);		// RGB and MCU Interface Data format 16-Bits
 800124a:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 800124e:	f7ff fc5b 	bl	8000b08 <FSMC_WR_REG>
 8001252:	2055      	movs	r0, #85	; 0x55
 8001254:	f7ff fc6a 	bl	8000b2c <FSMC_WR_DAT>
 8001258:	e002      	b.n	8001260 <NT35510_Init+0x404>
 800125a:	bf00      	nop
 800125c:	40020800 	.word	0x40020800
	FSMC_WR_REG(MADCTL);   			FSMC_WR_DAT(0x0000U);		// MADCTL: MY MX MV RGB MH RSMX RSMY
 8001260:	f44f 5058 	mov.w	r0, #13824	; 0x3600
 8001264:	f7ff fc50 	bl	8000b08 <FSMC_WR_REG>
 8001268:	2000      	movs	r0, #0
 800126a:	f7ff fc5f 	bl	8000b2c <FSMC_WR_DAT>


	FSMC_WR_REG(SLPOUT);   						// Sleep Out
 800126e:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 8001272:	f7ff fc49 	bl	8000b08 <FSMC_WR_REG>

	HAL_Delay(120);
 8001276:	2078      	movs	r0, #120	; 0x78
 8001278:	f001 fdfc 	bl	8002e74 <HAL_Delay>

	FSMC_WR_REG(DISPON);   						// Display On
 800127c:	f44f 5024 	mov.w	r0, #10496	; 0x2900
 8001280:	f7ff fc42 	bl	8000b08 <FSMC_WR_REG>

	HAL_Delay(200);
 8001284:	20c8      	movs	r0, #200	; 0xc8
 8001286:	f001 fdf5 	bl	8002e74 <HAL_Delay>

	LCD_SetDirection(VERTICAL_UP);		// Vertical-up display orientation as default
 800128a:	2000      	movs	r0, #0
 800128c:	f7ff fcc8 	bl	8000c20 <LCD_SetDirection>
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}

08001294 <MX_GPIO_Init>:

/** Configure pins
     PC9   ------> RCC_MCO_2
*/
void MX_GPIO_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b08c      	sub	sp, #48	; 0x30
 8001298:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129a:	f107 031c 	add.w	r3, r7, #28
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
 80012a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	61bb      	str	r3, [r7, #24]
 80012ae:	4b79      	ldr	r3, [pc, #484]	; (8001494 <MX_GPIO_Init+0x200>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	4a78      	ldr	r2, [pc, #480]	; (8001494 <MX_GPIO_Init+0x200>)
 80012b4:	f043 0320 	orr.w	r3, r3, #32
 80012b8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ba:	4b76      	ldr	r3, [pc, #472]	; (8001494 <MX_GPIO_Init+0x200>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	f003 0320 	and.w	r3, r3, #32
 80012c2:	61bb      	str	r3, [r7, #24]
 80012c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
 80012ca:	4b72      	ldr	r3, [pc, #456]	; (8001494 <MX_GPIO_Init+0x200>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	4a71      	ldr	r2, [pc, #452]	; (8001494 <MX_GPIO_Init+0x200>)
 80012d0:	f043 0301 	orr.w	r3, r3, #1
 80012d4:	6313      	str	r3, [r2, #48]	; 0x30
 80012d6:	4b6f      	ldr	r3, [pc, #444]	; (8001494 <MX_GPIO_Init+0x200>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012da:	f003 0301 	and.w	r3, r3, #1
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	4b6b      	ldr	r3, [pc, #428]	; (8001494 <MX_GPIO_Init+0x200>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	4a6a      	ldr	r2, [pc, #424]	; (8001494 <MX_GPIO_Init+0x200>)
 80012ec:	f043 0302 	orr.w	r3, r3, #2
 80012f0:	6313      	str	r3, [r2, #48]	; 0x30
 80012f2:	4b68      	ldr	r3, [pc, #416]	; (8001494 <MX_GPIO_Init+0x200>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	f003 0302 	and.w	r3, r3, #2
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	4b64      	ldr	r3, [pc, #400]	; (8001494 <MX_GPIO_Init+0x200>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	4a63      	ldr	r2, [pc, #396]	; (8001494 <MX_GPIO_Init+0x200>)
 8001308:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800130c:	6313      	str	r3, [r2, #48]	; 0x30
 800130e:	4b61      	ldr	r3, [pc, #388]	; (8001494 <MX_GPIO_Init+0x200>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	4b5d      	ldr	r3, [pc, #372]	; (8001494 <MX_GPIO_Init+0x200>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	4a5c      	ldr	r2, [pc, #368]	; (8001494 <MX_GPIO_Init+0x200>)
 8001324:	f043 0310 	orr.w	r3, r3, #16
 8001328:	6313      	str	r3, [r2, #48]	; 0x30
 800132a:	4b5a      	ldr	r3, [pc, #360]	; (8001494 <MX_GPIO_Init+0x200>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	f003 0310 	and.w	r3, r3, #16
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	607b      	str	r3, [r7, #4]
 800133a:	4b56      	ldr	r3, [pc, #344]	; (8001494 <MX_GPIO_Init+0x200>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	4a55      	ldr	r2, [pc, #340]	; (8001494 <MX_GPIO_Init+0x200>)
 8001340:	f043 0308 	orr.w	r3, r3, #8
 8001344:	6313      	str	r3, [r2, #48]	; 0x30
 8001346:	4b53      	ldr	r3, [pc, #332]	; (8001494 <MX_GPIO_Init+0x200>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	f003 0308 	and.w	r3, r3, #8
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	603b      	str	r3, [r7, #0]
 8001356:	4b4f      	ldr	r3, [pc, #316]	; (8001494 <MX_GPIO_Init+0x200>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a4e      	ldr	r2, [pc, #312]	; (8001494 <MX_GPIO_Init+0x200>)
 800135c:	f043 0304 	orr.w	r3, r3, #4
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
 8001362:	4b4c      	ldr	r3, [pc, #304]	; (8001494 <MX_GPIO_Init+0x200>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	f003 0304 	and.w	r3, r3, #4
 800136a:	603b      	str	r3, [r7, #0]
 800136c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OV7670_RST_GPIO_Port, OV7670_RST_Pin, GPIO_PIN_RESET);
 800136e:	2200      	movs	r2, #0
 8001370:	2104      	movs	r1, #4
 8001372:	4849      	ldr	r0, [pc, #292]	; (8001498 <MX_GPIO_Init+0x204>)
 8001374:	f003 f806 	bl	8004384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TOUCH_YD_Pin|TOUCH_XL_Pin, GPIO_PIN_RESET);
 8001378:	2200      	movs	r2, #0
 800137a:	2130      	movs	r1, #48	; 0x30
 800137c:	4847      	ldr	r0, [pc, #284]	; (800149c <MX_GPIO_Init+0x208>)
 800137e:	f003 f801 	bl	8004384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001382:	2200      	movs	r2, #0
 8001384:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001388:	4845      	ldr	r0, [pc, #276]	; (80014a0 <MX_GPIO_Init+0x20c>)
 800138a:	f002 fffb 	bl	8004384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RST_GPIO_Port, FSMC_RST_Pin, GPIO_PIN_RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	2140      	movs	r1, #64	; 0x40
 8001392:	4844      	ldr	r0, [pc, #272]	; (80014a4 <MX_GPIO_Init+0x210>)
 8001394:	f002 fff6 	bl	8004384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OV7670_RST_Pin;
 8001398:	2304      	movs	r3, #4
 800139a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139c:	2301      	movs	r3, #1
 800139e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	2300      	movs	r3, #0
 80013a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OV7670_RST_GPIO_Port, &GPIO_InitStruct);
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	4619      	mov	r1, r3
 80013ae:	483a      	ldr	r0, [pc, #232]	; (8001498 <MX_GPIO_Init+0x204>)
 80013b0:	f002 fe54 	bl	800405c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_YU_Pin;
 80013b4:	2308      	movs	r3, #8
 80013b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013b8:	4b3b      	ldr	r3, [pc, #236]	; (80014a8 <MX_GPIO_Init+0x214>)
 80013ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013bc:	2301      	movs	r3, #1
 80013be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(TOUCH_YU_GPIO_Port, &GPIO_InitStruct);
 80013c0:	f107 031c 	add.w	r3, r7, #28
 80013c4:	4619      	mov	r1, r3
 80013c6:	4835      	ldr	r0, [pc, #212]	; (800149c <MX_GPIO_Init+0x208>)
 80013c8:	f002 fe48 	bl	800405c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = TOUCH_YD_Pin|TOUCH_XL_Pin;
 80013cc:	2330      	movs	r3, #48	; 0x30
 80013ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d0:	2301      	movs	r3, #1
 80013d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	2300      	movs	r3, #0
 80013da:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013dc:	f107 031c 	add.w	r3, r7, #28
 80013e0:	4619      	mov	r1, r3
 80013e2:	482e      	ldr	r0, [pc, #184]	; (800149c <MX_GPIO_Init+0x208>)
 80013e4:	f002 fe3a 	bl	800405c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OV7670_D0_Pin|OV7670_D1_Pin|OV7670_D2_Pin|OV7670_D3_Pin
 80013e8:	23ff      	movs	r3, #255	; 0xff
 80013ea:	61fb      	str	r3, [r7, #28]
                          |OV7670_D4_Pin|OV7670_D5_Pin|OV7670_D6_Pin|OV7670_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ec:	2300      	movs	r3, #0
 80013ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f4:	f107 031c 	add.w	r3, r7, #28
 80013f8:	4619      	mov	r1, r3
 80013fa:	4829      	ldr	r0, [pc, #164]	; (80014a0 <MX_GPIO_Init+0x20c>)
 80013fc:	f002 fe2e 	bl	800405c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OV7670_HREF_Pin;
 8001400:	2301      	movs	r3, #1
 8001402:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001404:	4b28      	ldr	r3, [pc, #160]	; (80014a8 <MX_GPIO_Init+0x214>)
 8001406:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OV7670_HREF_GPIO_Port, &GPIO_InitStruct);
 800140c:	f107 031c 	add.w	r3, r7, #28
 8001410:	4619      	mov	r1, r3
 8001412:	4826      	ldr	r0, [pc, #152]	; (80014ac <MX_GPIO_Init+0x218>)
 8001414:	f002 fe22 	bl	800405c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OV7670_VSYNC_Pin;
 8001418:	2302      	movs	r3, #2
 800141a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800141c:	4b24      	ldr	r3, [pc, #144]	; (80014b0 <MX_GPIO_Init+0x21c>)
 800141e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OV7670_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001424:	f107 031c 	add.w	r3, r7, #28
 8001428:	4619      	mov	r1, r3
 800142a:	4820      	ldr	r0, [pc, #128]	; (80014ac <MX_GPIO_Init+0x218>)
 800142c:	f002 fe16 	bl	800405c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001430:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001434:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001436:	2301      	movs	r3, #1
 8001438:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800143e:	2303      	movs	r3, #3
 8001440:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001442:	f107 031c 	add.w	r3, r7, #28
 8001446:	4619      	mov	r1, r3
 8001448:	4815      	ldr	r0, [pc, #84]	; (80014a0 <MX_GPIO_Init+0x20c>)
 800144a:	f002 fe07 	bl	800405c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RST_Pin;
 800144e:	2340      	movs	r3, #64	; 0x40
 8001450:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001452:	2301      	movs	r3, #1
 8001454:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	2300      	movs	r3, #0
 800145c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RST_GPIO_Port, &GPIO_InitStruct);
 800145e:	f107 031c 	add.w	r3, r7, #28
 8001462:	4619      	mov	r1, r3
 8001464:	480f      	ldr	r0, [pc, #60]	; (80014a4 <MX_GPIO_Init+0x210>)
 8001466:	f002 fdf9 	bl	800405c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OV7670_XCLK_Pin;
 800146a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800146e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001470:	2302      	movs	r3, #2
 8001472:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001474:	2300      	movs	r3, #0
 8001476:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001478:	2303      	movs	r3, #3
 800147a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800147c:	2300      	movs	r3, #0
 800147e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OV7670_XCLK_GPIO_Port, &GPIO_InitStruct);
 8001480:	f107 031c 	add.w	r3, r7, #28
 8001484:	4619      	mov	r1, r3
 8001486:	4807      	ldr	r0, [pc, #28]	; (80014a4 <MX_GPIO_Init+0x210>)
 8001488:	f002 fde8 	bl	800405c <HAL_GPIO_Init>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);*/

}
 800148c:	bf00      	nop
 800148e:	3730      	adds	r7, #48	; 0x30
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40023800 	.word	0x40023800
 8001498:	40021400 	.word	0x40021400
 800149c:	40020000 	.word	0x40020000
 80014a0:	40020400 	.word	0x40020400
 80014a4:	40020800 	.word	0x40020800
 80014a8:	10210000 	.word	0x10210000
 80014ac:	40021800 	.word	0x40021800
 80014b0:	10310000 	.word	0x10310000

080014b4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014b8:	4b12      	ldr	r3, [pc, #72]	; (8001504 <MX_I2C2_Init+0x50>)
 80014ba:	4a13      	ldr	r2, [pc, #76]	; (8001508 <MX_I2C2_Init+0x54>)
 80014bc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80014be:	4b11      	ldr	r3, [pc, #68]	; (8001504 <MX_I2C2_Init+0x50>)
 80014c0:	4a12      	ldr	r2, [pc, #72]	; (800150c <MX_I2C2_Init+0x58>)
 80014c2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014c4:	4b0f      	ldr	r3, [pc, #60]	; (8001504 <MX_I2C2_Init+0x50>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 66;
 80014ca:	4b0e      	ldr	r3, [pc, #56]	; (8001504 <MX_I2C2_Init+0x50>)
 80014cc:	2242      	movs	r2, #66	; 0x42
 80014ce:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014d0:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <MX_I2C2_Init+0x50>)
 80014d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014d6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014d8:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <MX_I2C2_Init+0x50>)
 80014da:	2200      	movs	r2, #0
 80014dc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80014de:	4b09      	ldr	r3, [pc, #36]	; (8001504 <MX_I2C2_Init+0x50>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014e4:	4b07      	ldr	r3, [pc, #28]	; (8001504 <MX_I2C2_Init+0x50>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80014ea:	4b06      	ldr	r3, [pc, #24]	; (8001504 <MX_I2C2_Init+0x50>)
 80014ec:	2280      	movs	r2, #128	; 0x80
 80014ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80014f0:	4804      	ldr	r0, [pc, #16]	; (8001504 <MX_I2C2_Init+0x50>)
 80014f2:	f002 ff79 	bl	80043e8 <HAL_I2C_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80014fc:	f000 f95c 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20025d00 	.word	0x20025d00
 8001508:	40005800 	.word	0x40005800
 800150c:	00061a80 	.word	0x00061a80

08001510 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08a      	sub	sp, #40	; 0x28
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a1d      	ldr	r2, [pc, #116]	; (80015a4 <HAL_I2C_MspInit+0x94>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d133      	bne.n	800159a <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	613b      	str	r3, [r7, #16]
 8001536:	4b1c      	ldr	r3, [pc, #112]	; (80015a8 <HAL_I2C_MspInit+0x98>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	4a1b      	ldr	r2, [pc, #108]	; (80015a8 <HAL_I2C_MspInit+0x98>)
 800153c:	f043 0320 	orr.w	r3, r3, #32
 8001540:	6313      	str	r3, [r2, #48]	; 0x30
 8001542:	4b19      	ldr	r3, [pc, #100]	; (80015a8 <HAL_I2C_MspInit+0x98>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	f003 0320 	and.w	r3, r3, #32
 800154a:	613b      	str	r3, [r7, #16]
 800154c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800154e:	2303      	movs	r3, #3
 8001550:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001552:	2312      	movs	r3, #18
 8001554:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001556:	2301      	movs	r3, #1
 8001558:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800155a:	2303      	movs	r3, #3
 800155c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800155e:	2304      	movs	r3, #4
 8001560:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	4619      	mov	r1, r3
 8001568:	4810      	ldr	r0, [pc, #64]	; (80015ac <HAL_I2C_MspInit+0x9c>)
 800156a:	f002 fd77 	bl	800405c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	4b0d      	ldr	r3, [pc, #52]	; (80015a8 <HAL_I2C_MspInit+0x98>)
 8001574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001576:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <HAL_I2C_MspInit+0x98>)
 8001578:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800157c:	6413      	str	r3, [r2, #64]	; 0x40
 800157e:	4b0a      	ldr	r3, [pc, #40]	; (80015a8 <HAL_I2C_MspInit+0x98>)
 8001580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	2100      	movs	r1, #0
 800158e:	2021      	movs	r0, #33	; 0x21
 8001590:	f002 f96f 	bl	8003872 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001594:	2021      	movs	r0, #33	; 0x21
 8001596:	f002 f988 	bl	80038aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800159a:	bf00      	nop
 800159c:	3728      	adds	r7, #40	; 0x28
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40005800 	.word	0x40005800
 80015a8:	40023800 	.word	0x40023800
 80015ac:	40021400 	.word	0x40021400

080015b0 <i2c_read_reg>:
extern I2C_HandleTypeDef hi2c2;


//=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~
uint8_t i2c_read_reg(uint8_t address, uint8_t reg)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af02      	add	r7, sp, #8
 80015b6:	4603      	mov	r3, r0
 80015b8:	460a      	mov	r2, r1
 80015ba:	71fb      	strb	r3, [r7, #7]
 80015bc:	4613      	mov	r3, r2
 80015be:	71bb      	strb	r3, [r7, #6]
	tx_data[0] = reg;
 80015c0:	4a0d      	ldr	r2, [pc, #52]	; (80015f8 <i2c_read_reg+0x48>)
 80015c2:	79bb      	ldrb	r3, [r7, #6]
 80015c4:	7013      	strb	r3, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c2, 0x42U, tx_data, 1, 10);
 80015c6:	230a      	movs	r3, #10
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	2301      	movs	r3, #1
 80015cc:	4a0a      	ldr	r2, [pc, #40]	; (80015f8 <i2c_read_reg+0x48>)
 80015ce:	2142      	movs	r1, #66	; 0x42
 80015d0:	480a      	ldr	r0, [pc, #40]	; (80015fc <i2c_read_reg+0x4c>)
 80015d2:	f003 f84d 	bl	8004670 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, 0x42U, rx_data, 1, 10);
 80015d6:	230a      	movs	r3, #10
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	2301      	movs	r3, #1
 80015dc:	4a08      	ldr	r2, [pc, #32]	; (8001600 <i2c_read_reg+0x50>)
 80015de:	2142      	movs	r1, #66	; 0x42
 80015e0:	4806      	ldr	r0, [pc, #24]	; (80015fc <i2c_read_reg+0x4c>)
 80015e2:	f003 f943 	bl	800486c <HAL_I2C_Master_Receive>
	HAL_Delay(1);
 80015e6:	2001      	movs	r0, #1
 80015e8:	f001 fc44 	bl	8002e74 <HAL_Delay>
	return rx_data[0];
 80015ec:	4b04      	ldr	r3, [pc, #16]	; (8001600 <i2c_read_reg+0x50>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	200000ac 	.word	0x200000ac
 80015fc:	20025d00 	.word	0x20025d00
 8001600:	200000b4 	.word	0x200000b4

08001604 <i2c_write_reg>:



//=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~
void i2c_write_reg(uint8_t address, uint8_t reg, uint8_t data)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af02      	add	r7, sp, #8
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
 800160e:	460b      	mov	r3, r1
 8001610:	71bb      	strb	r3, [r7, #6]
 8001612:	4613      	mov	r3, r2
 8001614:	717b      	strb	r3, [r7, #5]
	tx_data[0] = reg;
 8001616:	4a0a      	ldr	r2, [pc, #40]	; (8001640 <i2c_write_reg+0x3c>)
 8001618:	79bb      	ldrb	r3, [r7, #6]
 800161a:	7013      	strb	r3, [r2, #0]
	tx_data[1] = data;
 800161c:	4a08      	ldr	r2, [pc, #32]	; (8001640 <i2c_write_reg+0x3c>)
 800161e:	797b      	ldrb	r3, [r7, #5]
 8001620:	7053      	strb	r3, [r2, #1]
	HAL_I2C_Master_Transmit(&hi2c2, 0x42U, tx_data, 2, 10);
 8001622:	230a      	movs	r3, #10
 8001624:	9300      	str	r3, [sp, #0]
 8001626:	2302      	movs	r3, #2
 8001628:	4a05      	ldr	r2, [pc, #20]	; (8001640 <i2c_write_reg+0x3c>)
 800162a:	2142      	movs	r1, #66	; 0x42
 800162c:	4805      	ldr	r0, [pc, #20]	; (8001644 <i2c_write_reg+0x40>)
 800162e:	f003 f81f 	bl	8004670 <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 8001632:	2001      	movs	r0, #1
 8001634:	f001 fc1e 	bl	8002e74 <HAL_Delay>
}
 8001638:	bf00      	nop
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	200000ac 	.word	0x200000ac
 8001644:	20025d00 	.word	0x20025d00

08001648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800164c:	f001 fba0 	bl	8002d90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001650:	f000 f814 	bl	800167c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001654:	f7ff fe1e 	bl	8001294 <MX_GPIO_Init>
  MX_DMA_Init();
 8001658:	f7ff f946 	bl	80008e8 <MX_DMA_Init>
  MX_TIM1_Init();
 800165c:	f000 fc52 	bl	8001f04 <MX_TIM1_Init>
  MX_FSMC_Init();
 8001660:	f7ff f95c 	bl	800091c <MX_FSMC_Init>
  MX_I2C2_Init();
 8001664:	f7ff ff26 	bl	80014b4 <MX_I2C2_Init>
  MX_USART6_UART_Init();
 8001668:	f001 faec 	bl	8002c44 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 800166c:	f7fe ffac 	bl	80005c8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  app_main_init();
 8001670:	f7ff f830 	bl	80006d4 <app_main_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  app_main_loop();
 8001674:	f7ff f894 	bl	80007a0 <app_main_loop>
 8001678:	e7fc      	b.n	8001674 <main+0x2c>
	...

0800167c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b0aa      	sub	sp, #168	; 0xa8
 8001680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001682:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001686:	2234      	movs	r2, #52	; 0x34
 8001688:	2100      	movs	r1, #0
 800168a:	4618      	mov	r0, r3
 800168c:	f007 fb9a 	bl	8008dc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001690:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016a0:	f107 0308 	add.w	r3, r7, #8
 80016a4:	2258      	movs	r2, #88	; 0x58
 80016a6:	2100      	movs	r1, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	f007 fb8b 	bl	8008dc4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	607b      	str	r3, [r7, #4]
 80016b2:	4b3f      	ldr	r3, [pc, #252]	; (80017b0 <_Z18SystemClock_Configv+0x134>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	4a3e      	ldr	r2, [pc, #248]	; (80017b0 <_Z18SystemClock_Configv+0x134>)
 80016b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016bc:	6413      	str	r3, [r2, #64]	; 0x40
 80016be:	4b3c      	ldr	r3, [pc, #240]	; (80017b0 <_Z18SystemClock_Configv+0x134>)
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016ca:	2300      	movs	r3, #0
 80016cc:	603b      	str	r3, [r7, #0]
 80016ce:	4b39      	ldr	r3, [pc, #228]	; (80017b4 <_Z18SystemClock_Configv+0x138>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a38      	ldr	r2, [pc, #224]	; (80017b4 <_Z18SystemClock_Configv+0x138>)
 80016d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016d8:	6013      	str	r3, [r2, #0]
 80016da:	4b36      	ldr	r3, [pc, #216]	; (80017b4 <_Z18SystemClock_Configv+0x138>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016e6:	2302      	movs	r3, #2
 80016e8:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016ea:	2301      	movs	r3, #1
 80016ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016f0:	2310      	movs	r3, #16
 80016f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016f6:	2302      	movs	r3, #2
 80016f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016fc:	2300      	movs	r3, #0
 80016fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001702:	2308      	movs	r3, #8
 8001704:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001708:	2364      	movs	r3, #100	; 0x64
 800170a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800170e:	2302      	movs	r3, #2
 8001710:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001714:	2302      	movs	r3, #2
 8001716:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLR = 2;
 800171a:	2302      	movs	r3, #2
 800171c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001720:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001724:	4618      	mov	r0, r3
 8001726:	f005 fe55 	bl	80073d4 <HAL_RCC_OscConfig>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	bf14      	ite	ne
 8001730:	2301      	movne	r3, #1
 8001732:	2300      	moveq	r3, #0
 8001734:	b2db      	uxtb	r3, r3
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <_Z18SystemClock_Configv+0xc2>
  {
    Error_Handler();
 800173a:	f000 f83d 	bl	80017b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800173e:	230f      	movs	r3, #15
 8001740:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001742:	2302      	movs	r3, #2
 8001744:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001746:	2300      	movs	r3, #0
 8001748:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800174a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800174e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001750:	2300      	movs	r3, #0
 8001752:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001754:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001758:	2103      	movs	r1, #3
 800175a:	4618      	mov	r0, r3
 800175c:	f005 f976 	bl	8006a4c <HAL_RCC_ClockConfig>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	bf14      	ite	ne
 8001766:	2301      	movne	r3, #1
 8001768:	2300      	moveq	r3, #0
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <_Z18SystemClock_Configv+0xf8>
  {
    Error_Handler();
 8001770:	f000 f822 	bl	80017b8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM;
 8001774:	2304      	movs	r3, #4
 8001776:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8001778:	2301      	movs	r3, #1
 800177a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800177e:	f107 0308 	add.w	r3, r7, #8
 8001782:	4618      	mov	r0, r3
 8001784:	f005 fb9a 	bl	8006ebc <HAL_RCCEx_PeriphCLKConfig>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	bf14      	ite	ne
 800178e:	2301      	movne	r3, #1
 8001790:	2300      	moveq	r3, #0
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <_Z18SystemClock_Configv+0x120>
  {
    Error_Handler();
 8001798:	f000 f80e 	bl	80017b8 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_SYSCLK, RCC_MCODIV_5);
 800179c:	f04f 62e0 	mov.w	r2, #117440512	; 0x7000000
 80017a0:	2100      	movs	r1, #0
 80017a2:	2001      	movs	r0, #1
 80017a4:	f005 fa38 	bl	8006c18 <HAL_RCC_MCOConfig>
}
 80017a8:	bf00      	nop
 80017aa:	37a8      	adds	r7, #168	; 0xa8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40023800 	.word	0x40023800
 80017b4:	40007000 	.word	0x40007000

080017b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017bc:	b672      	cpsid	i
}
 80017be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017c0:	e7fe      	b.n	80017c0 <Error_Handler+0x8>

080017c2 <comp>:

/****************************************************************
 * Compare function used for qsort()
 ****************************************************************/
int comp (const void * elem1, const void * elem2)
{
 80017c2:	b480      	push	{r7}
 80017c4:	b085      	sub	sp, #20
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
 80017ca:	6039      	str	r1, [r7, #0]
    int f = *((int*)elem1);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	60fb      	str	r3, [r7, #12]
    int s = *((int*)elem2);
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	60bb      	str	r3, [r7, #8]
    if (f > s) return  1;
 80017d8:	68fa      	ldr	r2, [r7, #12]
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	429a      	cmp	r2, r3
 80017de:	dd01      	ble.n	80017e4 <comp+0x22>
 80017e0:	2301      	movs	r3, #1
 80017e2:	e007      	b.n	80017f4 <comp+0x32>
    if (f < s) return -1;
 80017e4:	68fa      	ldr	r2, [r7, #12]
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	da02      	bge.n	80017f2 <comp+0x30>
 80017ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017f0:	e000      	b.n	80017f4 <comp+0x32>
    return 0;
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3714      	adds	r7, #20
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <ov7670_saturation>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void ov7670_saturation(int8_t s)  //-2 to 2
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
	ov7670_write_register(OV7670_MTX1,	0x80 + 0x20 * s);
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	3304      	adds	r3, #4
 8001810:	b2db      	uxtb	r3, r3
 8001812:	015b      	lsls	r3, r3, #5
 8001814:	b2db      	uxtb	r3, r3
 8001816:	4619      	mov	r1, r3
 8001818:	204f      	movs	r0, #79	; 0x4f
 800181a:	f000 f8ad 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_MTX2, 	0x80 + 0x20 * s);
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	3304      	adds	r3, #4
 8001824:	b2db      	uxtb	r3, r3
 8001826:	015b      	lsls	r3, r3, #5
 8001828:	b2db      	uxtb	r3, r3
 800182a:	4619      	mov	r1, r3
 800182c:	2050      	movs	r0, #80	; 0x50
 800182e:	f000 f8a3 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_MTX3, 	0x00);
 8001832:	2100      	movs	r1, #0
 8001834:	2051      	movs	r0, #81	; 0x51
 8001836:	f000 f89f 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_MTX4, 	0x22 + (0x11 * s) / 2);
 800183a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800183e:	4613      	mov	r3, r2
 8001840:	011b      	lsls	r3, r3, #4
 8001842:	4413      	add	r3, r2
 8001844:	0fda      	lsrs	r2, r3, #31
 8001846:	4413      	add	r3, r2
 8001848:	105b      	asrs	r3, r3, #1
 800184a:	b2db      	uxtb	r3, r3
 800184c:	3322      	adds	r3, #34	; 0x22
 800184e:	b2db      	uxtb	r3, r3
 8001850:	4619      	mov	r1, r3
 8001852:	2052      	movs	r0, #82	; 0x52
 8001854:	f000 f890 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_MTX5, 	0x5e + (0x2f * s) / 2);
 8001858:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800185c:	4613      	mov	r3, r2
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	4413      	add	r3, r2
 8001862:	011b      	lsls	r3, r3, #4
 8001864:	1a9b      	subs	r3, r3, r2
 8001866:	0fda      	lsrs	r2, r3, #31
 8001868:	4413      	add	r3, r2
 800186a:	105b      	asrs	r3, r3, #1
 800186c:	b2db      	uxtb	r3, r3
 800186e:	335e      	adds	r3, #94	; 0x5e
 8001870:	b2db      	uxtb	r3, r3
 8001872:	4619      	mov	r1, r3
 8001874:	2053      	movs	r0, #83	; 0x53
 8001876:	f000 f87f 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_MTX6, 	0x80 + 0x20 * s);
 800187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187e:	3304      	adds	r3, #4
 8001880:	b2db      	uxtb	r3, r3
 8001882:	015b      	lsls	r3, r3, #5
 8001884:	b2db      	uxtb	r3, r3
 8001886:	4619      	mov	r1, r3
 8001888:	2054      	movs	r0, #84	; 0x54
 800188a:	f000 f875 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_MTXS, 	0x9e);
 800188e:	219e      	movs	r1, #158	; 0x9e
 8001890:	2058      	movs	r0, #88	; 0x58
 8001892:	f000 f871 	bl	8001978 <ov7670_write_register>
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <ov7670_frame_control>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void ov7670_frame_control(int16_t hStart,  int16_t vStart) // 154 14
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	460a      	mov	r2, r1
 80018aa:	80fb      	strh	r3, [r7, #6]
 80018ac:	4613      	mov	r3, r2
 80018ae:	80bb      	strh	r3, [r7, #4]
	int hStop = (hStart + 640) % 784; // 10
 80018b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018b4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80018b8:	4a18      	ldr	r2, [pc, #96]	; (800191c <ov7670_frame_control+0x7c>)
 80018ba:	fb82 1203 	smull	r1, r2, r2, r3
 80018be:	1211      	asrs	r1, r2, #8
 80018c0:	17da      	asrs	r2, r3, #31
 80018c2:	1a8a      	subs	r2, r1, r2
 80018c4:	f44f 7144 	mov.w	r1, #784	; 0x310
 80018c8:	fb01 f202 	mul.w	r2, r1, r2
 80018cc:	1a9b      	subs	r3, r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]
	ov7670_write_register(OV7670_HSTART,	0x15);//hStart >> 3);
 80018d0:	2115      	movs	r1, #21
 80018d2:	2017      	movs	r0, #23
 80018d4:	f000 f850 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_HSTOP,		0x03);//hStop >> 3);
 80018d8:	2103      	movs	r1, #3
 80018da:	2018      	movs	r0, #24
 80018dc:	f000 f84c 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_HREF, 		0x80);//((hStop & 0b111) << 3) | (hStart & 0b111));
 80018e0:	2180      	movs	r1, #128	; 0x80
 80018e2:	2032      	movs	r0, #50	; 0x32
 80018e4:	f000 f848 	bl	8001978 <ov7670_write_register>

	int vStop = (vStart + 480); // 494
 80018e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018ec:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 80018f0:	60bb      	str	r3, [r7, #8]
	ov7670_write_register(OV7670_VSTRT, 	0x03);//vStart >> 2);
 80018f2:	2103      	movs	r1, #3
 80018f4:	2019      	movs	r0, #25
 80018f6:	f000 f83f 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_VSTOP, 	0x7b);//vStop >> 2);
 80018fa:	217b      	movs	r1, #123	; 0x7b
 80018fc:	201a      	movs	r0, #26
 80018fe:	f000 f83b 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_VREF, 		0x00);//((vStop & 0b11) << 2) | (vStart & 0b11));
 8001902:	2100      	movs	r1, #0
 8001904:	2003      	movs	r0, #3
 8001906:	f000 f837 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_COM10, 	0x20U);
 800190a:	2120      	movs	r1, #32
 800190c:	2015      	movs	r0, #21
 800190e:	f000 f833 	bl	8001978 <ov7670_write_register>
}
 8001912:	bf00      	nop
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	5397829d 	.word	0x5397829d

08001920 <ov7670_subsampling_control>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~= 19 11 f1
void ov7670_subsampling_control(int8_t com14, int8_t downSample, int8_t pclk_div)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
 800192a:	460b      	mov	r3, r1
 800192c:	71bb      	strb	r3, [r7, #6]
 800192e:	4613      	mov	r3, r2
 8001930:	717b      	strb	r3, [r7, #5]
	ov7670_write_register(OV7670_COM3, 			0x04);		//DCW enable
 8001932:	2104      	movs	r1, #4
 8001934:	200c      	movs	r0, #12
 8001936:	f000 f81f 	bl	8001978 <ov7670_write_register>

	ov7670_write_register(OV7670_COM14, 		com14);		//pixel clock divided by 4, manual scaling enable, DCW and PCLK controlled by register
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	4619      	mov	r1, r3
 800193e:	203e      	movs	r0, #62	; 0x3e
 8001940:	f000 f81a 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_SCL_XSC, 		0x3a);
 8001944:	213a      	movs	r1, #58	; 0x3a
 8001946:	2070      	movs	r0, #112	; 0x70
 8001948:	f000 f816 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_SCL_YSC, 		0x35);
 800194c:	2135      	movs	r1, #53	; 0x35
 800194e:	2071      	movs	r0, #113	; 0x71
 8001950:	f000 f812 	bl	8001978 <ov7670_write_register>

	ov7670_write_register(OV7670_SCL_DCWCTR, 	downSample);
 8001954:	79bb      	ldrb	r3, [r7, #6]
 8001956:	4619      	mov	r1, r3
 8001958:	2072      	movs	r0, #114	; 0x72
 800195a:	f000 f80d 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_SCL_PCLK_DIV, 	pclk_div);	//pixel clock divided by 4
 800195e:	797b      	ldrb	r3, [r7, #5]
 8001960:	4619      	mov	r1, r3
 8001962:	2073      	movs	r0, #115	; 0x73
 8001964:	f000 f808 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_SCL_PCLK_DLY, 	0x02);
 8001968:	2102      	movs	r1, #2
 800196a:	20a2      	movs	r0, #162	; 0xa2
 800196c:	f000 f804 	bl	8001978 <ov7670_write_register>
}
 8001970:	bf00      	nop
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <ov7670_write_register>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void ov7670_write_register(unsigned char reg, unsigned char val)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	460a      	mov	r2, r1
 8001982:	71fb      	strb	r3, [r7, #7]
 8001984:	4613      	mov	r3, r2
 8001986:	71bb      	strb	r3, [r7, #6]
	i2c_write_reg(0x42U, reg, val);
 8001988:	79ba      	ldrb	r2, [r7, #6]
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	4619      	mov	r1, r3
 800198e:	2042      	movs	r0, #66	; 0x42
 8001990:	f7ff fe38 	bl	8001604 <i2c_write_reg>
}
 8001994:	bf00      	nop
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <ov7670_read_register>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
uint8_t ov7670_read_register(unsigned char reg)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	71fb      	strb	r3, [r7, #7]
	return i2c_read_reg(0x42U, reg);
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	4619      	mov	r1, r3
 80019aa:	2042      	movs	r0, #66	; 0x42
 80019ac:	f7ff fe00 	bl	80015b0 <i2c_read_reg>
 80019b0:	4603      	mov	r3, r0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <ov7670_set_mode>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void ov7670_set_mode(ov7670_res_fmt_t resolution, uint16_t exposure)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b084      	sub	sp, #16
 80019be:	af00      	add	r7, sp, #0
 80019c0:	4603      	mov	r3, r0
 80019c2:	460a      	mov	r2, r1
 80019c4:	71fb      	strb	r3, [r7, #7]
 80019c6:	4613      	mov	r3, r2
 80019c8:	80bb      	strh	r3, [r7, #4]
	if (resolution < 0)
		resolution = 0;
	else if(resolution > 2)
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d901      	bls.n	80019d4 <ov7670_set_mode+0x1a>
		resolution = 2;
 80019d0:	2302      	movs	r3, #2
 80019d2:	71fb      	strb	r3, [r7, #7]

	ov7670_write_register(OV7670_COM7,	0x80U);			// all registers default
 80019d4:	2180      	movs	r1, #128	; 0x80
 80019d6:	2012      	movs	r0, #18
 80019d8:	f7ff ffce 	bl	8001978 <ov7670_write_register>
	HAL_Delay(3);
 80019dc:	2003      	movs	r0, #3
 80019de:	f001 fa49 	bl	8002e74 <HAL_Delay>
	ov7670_write_register(OV7670_CLKRC,	0x80U);
 80019e2:	2180      	movs	r1, #128	; 0x80
 80019e4:	2011      	movs	r0, #17
 80019e6:	f7ff ffc7 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_COM11,	0x08U | 0x02U);	// enable auto 50/60Hz detect + exposure timing can be less
 80019ea:	210a      	movs	r1, #10
 80019ec:	203b      	movs	r0, #59	; 0x3b
 80019ee:	f7ff ffc3 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_COM7,	0x04U);			// RGB
 80019f2:	2104      	movs	r1, #4
 80019f4:	2012      	movs	r0, #18
 80019f6:	f7ff ffbf 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_COM15,	0xC0U | 0x10U);	// RGB565
 80019fa:	21d0      	movs	r1, #208	; 0xd0
 80019fc:	2040      	movs	r0, #64	; 0x40
 80019fe:	f7ff ffbb 	bl	8001978 <ov7670_write_register>

	switch (resolution) {
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d01c      	beq.n	8001a42 <ov7670_set_mode+0x88>
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	dc25      	bgt.n	8001a58 <ov7670_set_mode+0x9e>
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d002      	beq.n	8001a16 <ov7670_set_mode+0x5c>
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d00b      	beq.n	8001a2c <ov7670_set_mode+0x72>
 8001a14:	e020      	b.n	8001a58 <ov7670_set_mode+0x9e>
	case QQQVGA_RGB565:
		ov7670_subsampling_control(0x1B, 0x33, 0xF3);
 8001a16:	f06f 020c 	mvn.w	r2, #12
 8001a1a:	2133      	movs	r1, #51	; 0x33
 8001a1c:	201b      	movs	r0, #27
 8001a1e:	f7ff ff7f 	bl	8001920 <ov7670_subsampling_control>
		ov7670_frame_control(196, 14);
 8001a22:	210e      	movs	r1, #14
 8001a24:	20c4      	movs	r0, #196	; 0xc4
 8001a26:	f7ff ff3b 	bl	80018a0 <ov7670_frame_control>
		break;
 8001a2a:	e015      	b.n	8001a58 <ov7670_set_mode+0x9e>
	case QQVGA_RGB565:
		ov7670_subsampling_control(0x1A, 0x22, 0xF2);
 8001a2c:	f06f 020d 	mvn.w	r2, #13
 8001a30:	2122      	movs	r1, #34	; 0x22
 8001a32:	201a      	movs	r0, #26
 8001a34:	f7ff ff74 	bl	8001920 <ov7670_subsampling_control>
		ov7670_frame_control(174, 14);
 8001a38:	210e      	movs	r1, #14
 8001a3a:	20ae      	movs	r0, #174	; 0xae
 8001a3c:	f7ff ff30 	bl	80018a0 <ov7670_frame_control>
		break;
 8001a40:	e00a      	b.n	8001a58 <ov7670_set_mode+0x9e>
	case QVGA_RGB565:
		ov7670_subsampling_control(0x19, 0x11, 0xF1);
 8001a42:	f06f 020e 	mvn.w	r2, #14
 8001a46:	2111      	movs	r1, #17
 8001a48:	2019      	movs	r0, #25
 8001a4a:	f7ff ff69 	bl	8001920 <ov7670_subsampling_control>
		ov7670_frame_control(154, 14);
 8001a4e:	210e      	movs	r1, #14
 8001a50:	209a      	movs	r0, #154	; 0x9a
 8001a52:	f7ff ff25 	bl	80018a0 <ov7670_frame_control>
		break;
 8001a56:	bf00      	nop
	}

	ov7670_write_register(0xB0U, 			0x84U);
 8001a58:	2184      	movs	r1, #132	; 0x84
 8001a5a:	20b0      	movs	r0, #176	; 0xb0
 8001a5c:	f7ff ff8c 	bl	8001978 <ov7670_write_register>
	ov7670_saturation(0);
 8001a60:	2000      	movs	r0, #0
 8001a62:	f7ff fecd 	bl	8001800 <ov7670_saturation>
	ov7670_write_register(OV7670_COM8,		0xE7U); // AGC AWB AEC on
 8001a66:	21e7      	movs	r1, #231	; 0xe7
 8001a68:	2013      	movs	r0, #19
 8001a6a:	f7ff ff85 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_AWBCTR0,	0x9FU); // AWB
 8001a6e:	219f      	movs	r1, #159	; 0x9f
 8001a70:	206f      	movs	r0, #111	; 0x6f
 8001a72:	f7ff ff81 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_CLKRC, 	0x80U);
 8001a76:	2180      	movs	r1, #128	; 0x80
 8001a78:	2011      	movs	r0, #17
 8001a7a:	f7ff ff7d 	bl	8001978 <ov7670_write_register>

	HAL_Delay(50);
 8001a7e:	2032      	movs	r0, #50	; 0x32
 8001a80:	f001 f9f8 	bl	8002e74 <HAL_Delay>

	uint8_t com1 = exposure & 0x03U;				// AEC[1:0]
 8001a84:	88bb      	ldrh	r3, [r7, #4]
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	f003 0303 	and.w	r3, r3, #3
 8001a8c:	73fb      	strb	r3, [r7, #15]
	uint8_t aech = (exposure >> 2) & 0xFFU;			// AEC[9:2]
 8001a8e:	88bb      	ldrh	r3, [r7, #4]
 8001a90:	089b      	lsrs	r3, r3, #2
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	73bb      	strb	r3, [r7, #14]
	uint8_t aechh = (exposure >> 10) & 0xFFU;		// AEC[15:10]
 8001a96:	88bb      	ldrh	r3, [r7, #4]
 8001a98:	0a9b      	lsrs	r3, r3, #10
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	737b      	strb	r3, [r7, #13]

	ov7670_write_register(OV7670_COM1, 		(ov7670_read_register(OV7670_COM1) & ~0x03U) | com1);
 8001a9e:	2004      	movs	r0, #4
 8001aa0:	f7ff ff7c 	bl	800199c <ov7670_read_register>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	f023 0303 	bic.w	r3, r3, #3
 8001aaa:	b2da      	uxtb	r2, r3
 8001aac:	7bfb      	ldrb	r3, [r7, #15]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	2004      	movs	r0, #4
 8001ab6:	f7ff ff5f 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_AECH, 		aech);
 8001aba:	7bbb      	ldrb	r3, [r7, #14]
 8001abc:	4619      	mov	r1, r3
 8001abe:	2010      	movs	r0, #16
 8001ac0:	f7ff ff5a 	bl	8001978 <ov7670_write_register>
	ov7670_write_register(OV7670_AECHH, 	aechh);
 8001ac4:	7b7b      	ldrb	r3, [r7, #13]
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	2007      	movs	r0, #7
 8001aca:	f7ff ff55 	bl	8001978 <ov7670_write_register>
}
 8001ace:	bf00      	nop
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
	...

08001ad8 <ov7670_init1>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void ov7670_init1()
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
	OV7670_RST_LOW;
 8001adc:	2200      	movs	r2, #0
 8001ade:	2104      	movs	r1, #4
 8001ae0:	4815      	ldr	r0, [pc, #84]	; (8001b38 <ov7670_init1+0x60>)
 8001ae2:	f002 fc4f 	bl	8004384 <HAL_GPIO_WritePin>
	HAL_Delay(300);
 8001ae6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001aea:	f001 f9c3 	bl	8002e74 <HAL_Delay>
	OV7670_RST_HIGH;
 8001aee:	2201      	movs	r2, #1
 8001af0:	2104      	movs	r1, #4
 8001af2:	4811      	ldr	r0, [pc, #68]	; (8001b38 <ov7670_init1+0x60>)
 8001af4:	f002 fc46 	bl	8004384 <HAL_GPIO_WritePin>
	HAL_Delay(300);
 8001af8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001afc:	f001 f9ba 	bl	8002e74 <HAL_Delay>

	ov7670_set_mode(QVGA_RGB565, 300);
 8001b00:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001b04:	2002      	movs	r0, #2
 8001b06:	f7ff ff58 	bl	80019ba <ov7670_set_mode>
	HAL_Delay(300);
 8001b0a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001b0e:	f001 f9b1 	bl	8002e74 <HAL_Delay>

	TIM1->DIER |= TIM_DIER_TDE;
 8001b12:	4b0a      	ldr	r3, [pc, #40]	; (8001b3c <ov7670_init1+0x64>)
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	4a09      	ldr	r2, [pc, #36]	; (8001b3c <ov7670_init1+0x64>)
 8001b18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b1c:	60d3      	str	r3, [r2, #12]
	HAL_TIM_Base_Start(&htim1);
 8001b1e:	4808      	ldr	r0, [pc, #32]	; (8001b40 <ov7670_init1+0x68>)
 8001b20:	f005 ff70 	bl	8007a04 <HAL_TIM_Base_Start>

	HAL_NVIC_SetPriority(OV7670_VSYNC_EXTI_IRQn, 0, 0);
 8001b24:	2200      	movs	r2, #0
 8001b26:	2100      	movs	r1, #0
 8001b28:	2007      	movs	r0, #7
 8001b2a:	f001 fea2 	bl	8003872 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(OV7670_VSYNC_EXTI_IRQn);
 8001b2e:	2007      	movs	r0, #7
 8001b30:	f001 febb 	bl	80038aa <HAL_NVIC_EnableIRQ>
}
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40021400 	.word	0x40021400
 8001b3c:	40010000 	.word	0x40010000
 8001b40:	20025db4 	.word	0x20025db4

08001b44 <EXTI0_HREF_Callback>:



//=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~
void EXTI0_HREF_Callback()
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
	// Falling edge
	HAL_DMA_Abort(&hdma_tim1_trig);
 8001b48:	4810      	ldr	r0, [pc, #64]	; (8001b8c <EXTI0_HREF_Callback+0x48>)
 8001b4a:	f001 ffce 	bl	8003aea <HAL_DMA_Abort>
	HAL_DMA_Start(&hdma_tim1_trig, (uint32_t) &(GPIOB->IDR), (uint32_t)(g_cam_buff + g_offset), 640);
 8001b4e:	4b10      	ldr	r3, [pc, #64]	; (8001b90 <EXTI0_HREF_Callback+0x4c>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a10      	ldr	r2, [pc, #64]	; (8001b94 <EXTI0_HREF_Callback+0x50>)
 8001b54:	4413      	add	r3, r2
 8001b56:	461a      	mov	r2, r3
 8001b58:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001b5c:	490e      	ldr	r1, [pc, #56]	; (8001b98 <EXTI0_HREF_Callback+0x54>)
 8001b5e:	480b      	ldr	r0, [pc, #44]	; (8001b8c <EXTI0_HREF_Callback+0x48>)
 8001b60:	f001 ff88 	bl	8003a74 <HAL_DMA_Start>
	if(g_cam_buff + g_offset >= g_cam_buff + OV7670_FRAME_SIZE_QVGA - 640)//38080=38400-320
 8001b64:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <EXTI0_HREF_Callback+0x4c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a0a      	ldr	r2, [pc, #40]	; (8001b94 <EXTI0_HREF_Callback+0x50>)
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a0b      	ldr	r2, [pc, #44]	; (8001b9c <EXTI0_HREF_Callback+0x58>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d303      	bcc.n	8001b7a <EXTI0_HREF_Callback+0x36>
		g_offset = 0;
 8001b72:	4b07      	ldr	r3, [pc, #28]	; (8001b90 <EXTI0_HREF_Callback+0x4c>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
	else
		g_offset += 640;
}
 8001b78:	e005      	b.n	8001b86 <EXTI0_HREF_Callback+0x42>
		g_offset += 640;
 8001b7a:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <EXTI0_HREF_Callback+0x4c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001b82:	4a03      	ldr	r2, [pc, #12]	; (8001b90 <EXTI0_HREF_Callback+0x4c>)
 8001b84:	6013      	str	r3, [r2, #0]
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20025d54 	.word	0x20025d54
 8001b90:	20025b3c 	.word	0x20025b3c
 8001b94:	200000bc 	.word	0x200000bc
 8001b98:	40020410 	.word	0x40020410
 8001b9c:	2002563c 	.word	0x2002563c

08001ba0 <EXTI1_VSYNC_Callback>:



//=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~
void EXTI1_VSYNC_Callback()
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
	// Rising edge
	if(OV7670_VSYNC_GPIO_Port->IDR & OV7670_VSYNC_Pin)
 8001ba4:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <EXTI1_VSYNC_Callback+0x54>)
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d006      	beq.n	8001bbe <EXTI1_VSYNC_Callback+0x1e>
	{
		HAL_DMA_Abort(&hdma_tim1_trig);
 8001bb0:	4811      	ldr	r0, [pc, #68]	; (8001bf8 <EXTI1_VSYNC_Callback+0x58>)
 8001bb2:	f001 ff9a 	bl	8003aea <HAL_DMA_Abort>
		HAL_NVIC_DisableIRQ(OV7670_HREF_EXTI_IRQn);
 8001bb6:	2006      	movs	r0, #6
 8001bb8:	f001 fe85 	bl	80038c6 <HAL_NVIC_DisableIRQ>
		HAL_NVIC_EnableIRQ(OV7670_HREF_EXTI_IRQn);
		HAL_DMA_Abort(&hdma_tim1_trig);
		HAL_DMA_Start(&hdma_tim1_trig, (uint32_t) &(GPIOB->IDR), (uint32_t)g_cam_buff, 640); // first line
		g_offset += 640;
	}
}
 8001bbc:	e017      	b.n	8001bee <EXTI1_VSYNC_Callback+0x4e>
		HAL_NVIC_SetPriority(OV7670_HREF_EXTI_IRQn, 0, 0);
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	2006      	movs	r0, #6
 8001bc4:	f001 fe55 	bl	8003872 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(OV7670_HREF_EXTI_IRQn);
 8001bc8:	2006      	movs	r0, #6
 8001bca:	f001 fe6e 	bl	80038aa <HAL_NVIC_EnableIRQ>
		HAL_DMA_Abort(&hdma_tim1_trig);
 8001bce:	480a      	ldr	r0, [pc, #40]	; (8001bf8 <EXTI1_VSYNC_Callback+0x58>)
 8001bd0:	f001 ff8b 	bl	8003aea <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim1_trig, (uint32_t) &(GPIOB->IDR), (uint32_t)g_cam_buff, 640); // first line
 8001bd4:	4a09      	ldr	r2, [pc, #36]	; (8001bfc <EXTI1_VSYNC_Callback+0x5c>)
 8001bd6:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001bda:	4909      	ldr	r1, [pc, #36]	; (8001c00 <EXTI1_VSYNC_Callback+0x60>)
 8001bdc:	4806      	ldr	r0, [pc, #24]	; (8001bf8 <EXTI1_VSYNC_Callback+0x58>)
 8001bde:	f001 ff49 	bl	8003a74 <HAL_DMA_Start>
		g_offset += 640;
 8001be2:	4b08      	ldr	r3, [pc, #32]	; (8001c04 <EXTI1_VSYNC_Callback+0x64>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001bea:	4a06      	ldr	r2, [pc, #24]	; (8001c04 <EXTI1_VSYNC_Callback+0x64>)
 8001bec:	6013      	str	r3, [r2, #0]
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40021800 	.word	0x40021800
 8001bf8:	20025d54 	.word	0x20025d54
 8001bfc:	200000bc 	.word	0x200000bc
 8001c00:	40020410 	.word	0x40020410
 8001c04:	20025b3c 	.word	0x20025b3c

08001c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	607b      	str	r3, [r7, #4]
 8001c12:	4b10      	ldr	r3, [pc, #64]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	4a0f      	ldr	r2, [pc, #60]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c1e:	4b0d      	ldr	r3, [pc, #52]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c26:	607b      	str	r3, [r7, #4]
 8001c28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	603b      	str	r3, [r7, #0]
 8001c2e:	4b09      	ldr	r3, [pc, #36]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	4a08      	ldr	r2, [pc, #32]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c38:	6413      	str	r3, [r2, #64]	; 0x40
 8001c3a:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c42:	603b      	str	r3, [r7, #0]
 8001c44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c46:	bf00      	nop
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40023800 	.word	0x40023800

08001c58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c5c:	e7fe      	b.n	8001c5c <NMI_Handler+0x4>

08001c5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c62:	e7fe      	b.n	8001c62 <HardFault_Handler+0x4>

08001c64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c68:	e7fe      	b.n	8001c68 <MemManage_Handler+0x4>

08001c6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c6e:	e7fe      	b.n	8001c6e <BusFault_Handler+0x4>

08001c70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c74:	e7fe      	b.n	8001c74 <UsageFault_Handler+0x4>

08001c76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c76:	b480      	push	{r7}
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c88:	bf00      	nop
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ca4:	f001 f8c6 	bl	8002e34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}

08001cac <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001cb0:	2001      	movs	r0, #1
 8001cb2:	f002 fb81 	bl	80043b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001cbe:	2002      	movs	r0, #2
 8001cc0:	f002 fb7a 	bl	80043b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001ccc:	2008      	movs	r0, #8
 8001cce:	f002 fb73 	bl	80043b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
	...

08001cd8 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001cdc:	4802      	ldr	r0, [pc, #8]	; (8001ce8 <I2C2_EV_IRQHandler+0x10>)
 8001cde:	f002 ffeb 	bl	8004cb8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20025d00 	.word	0x20025d00

08001cec <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if((USART6->SR & USART_SR_RXNE) && (USART6->CR1 & USART_CR1_RXNEIE))
 8001cf0:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <USART6_IRQHandler+0x2c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0320 	and.w	r3, r3, #32
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d007      	beq.n	8001d0c <USART6_IRQHandler+0x20>
 8001cfc:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <USART6_IRQHandler+0x2c>)
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	f003 0320 	and.w	r3, r3, #32
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <USART6_IRQHandler+0x20>
		uart_rx_callback();
 8001d08:	f000 fde2 	bl	80028d0 <uart_rx_callback>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001d0c:	4803      	ldr	r0, [pc, #12]	; (8001d1c <USART6_IRQHandler+0x30>)
 8001d0e:	f006 f9df 	bl	80080d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40011400 	.word	0x40011400
 8001d1c:	20025f30 	.word	0x20025f30

08001d20 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
//=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == OV7670_VSYNC_Pin)
 8001d2a:	88fb      	ldrh	r3, [r7, #6]
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d102      	bne.n	8001d36 <HAL_GPIO_EXTI_Callback+0x16>
		EXTI1_VSYNC_Callback();
 8001d30:	f7ff ff36 	bl	8001ba0 <EXTI1_VSYNC_Callback>
	else if(GPIO_Pin == OV7670_HREF_Pin)
		EXTI0_HREF_Callback();
	else if(GPIO_Pin == TOUCH_YU_Pin)
		//HAL_EXTI_IRQHandler(&hexti_touch_YU);
		EXTI3_TOUCH_Callback();
}
 8001d34:	e00a      	b.n	8001d4c <HAL_GPIO_EXTI_Callback+0x2c>
	else if(GPIO_Pin == OV7670_HREF_Pin)
 8001d36:	88fb      	ldrh	r3, [r7, #6]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d102      	bne.n	8001d42 <HAL_GPIO_EXTI_Callback+0x22>
		EXTI0_HREF_Callback();
 8001d3c:	f7ff ff02 	bl	8001b44 <EXTI0_HREF_Callback>
}
 8001d40:	e004      	b.n	8001d4c <HAL_GPIO_EXTI_Callback+0x2c>
	else if(GPIO_Pin == TOUCH_YU_Pin)
 8001d42:	88fb      	ldrh	r3, [r7, #6]
 8001d44:	2b08      	cmp	r3, #8
 8001d46:	d101      	bne.n	8001d4c <HAL_GPIO_EXTI_Callback+0x2c>
		EXTI3_TOUCH_Callback();
 8001d48:	f000 fb68 	bl	800241c <EXTI3_TOUCH_Callback>
}
 8001d4c:	bf00      	nop
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
	return 1;
 8001d58:	2301      	movs	r3, #1
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <_kill>:

int _kill(int pid, int sig)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d6e:	f006 ffbd 	bl	8008cec <__errno>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2216      	movs	r2, #22
 8001d76:	601a      	str	r2, [r3, #0]
	return -1;
 8001d78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <_exit>:

void _exit (int status)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d8c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f7ff ffe7 	bl	8001d64 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d96:	e7fe      	b.n	8001d96 <_exit+0x12>

08001d98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	e00a      	b.n	8001dc0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001daa:	f3af 8000 	nop.w
 8001dae:	4601      	mov	r1, r0
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	1c5a      	adds	r2, r3, #1
 8001db4:	60ba      	str	r2, [r7, #8]
 8001db6:	b2ca      	uxtb	r2, r1
 8001db8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	697a      	ldr	r2, [r7, #20]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	dbf0      	blt.n	8001daa <_read+0x12>
	}

return len;
 8001dc8:	687b      	ldr	r3, [r7, #4]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b086      	sub	sp, #24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	60f8      	str	r0, [r7, #12]
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
 8001de2:	e009      	b.n	8001df8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	1c5a      	adds	r2, r3, #1
 8001de8:	60ba      	str	r2, [r7, #8]
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	3301      	adds	r3, #1
 8001df6:	617b      	str	r3, [r7, #20]
 8001df8:	697a      	ldr	r2, [r7, #20]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	dbf1      	blt.n	8001de4 <_write+0x12>
	}
	return len;
 8001e00:	687b      	ldr	r3, [r7, #4]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <_close>:

int _close(int file)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
	return -1;
 8001e12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b083      	sub	sp, #12
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e32:	605a      	str	r2, [r3, #4]
	return 0;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <_isatty>:

int _isatty(int file)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
	return 1;
 8001e4a:	2301      	movs	r3, #1
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	60b9      	str	r1, [r7, #8]
 8001e62:	607a      	str	r2, [r7, #4]
	return 0;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
	...

08001e74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e7c:	4a14      	ldr	r2, [pc, #80]	; (8001ed0 <_sbrk+0x5c>)
 8001e7e:	4b15      	ldr	r3, [pc, #84]	; (8001ed4 <_sbrk+0x60>)
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e88:	4b13      	ldr	r3, [pc, #76]	; (8001ed8 <_sbrk+0x64>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d102      	bne.n	8001e96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e90:	4b11      	ldr	r3, [pc, #68]	; (8001ed8 <_sbrk+0x64>)
 8001e92:	4a12      	ldr	r2, [pc, #72]	; (8001edc <_sbrk+0x68>)
 8001e94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e96:	4b10      	ldr	r3, [pc, #64]	; (8001ed8 <_sbrk+0x64>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d207      	bcs.n	8001eb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ea4:	f006 ff22 	bl	8008cec <__errno>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	220c      	movs	r2, #12
 8001eac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001eb2:	e009      	b.n	8001ec8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eb4:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <_sbrk+0x64>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eba:	4b07      	ldr	r3, [pc, #28]	; (8001ed8 <_sbrk+0x64>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	4a05      	ldr	r2, [pc, #20]	; (8001ed8 <_sbrk+0x64>)
 8001ec4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20050000 	.word	0x20050000
 8001ed4:	00000400 	.word	0x00000400
 8001ed8:	20025b40 	.word	0x20025b40
 8001edc:	20025f88 	.word	0x20025f88

08001ee0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <SystemInit+0x20>)
 8001ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eea:	4a05      	ldr	r2, [pc, #20]	; (8001f00 <SystemInit+0x20>)
 8001eec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ef0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
DMA_HandleTypeDef hdma_tim1_trig;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001f0a:	f107 030c 	add.w	r3, r7, #12
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]
 8001f12:	605a      	str	r2, [r3, #4]
 8001f14:	609a      	str	r2, [r3, #8]
 8001f16:	60da      	str	r2, [r3, #12]
 8001f18:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f22:	4b21      	ldr	r3, [pc, #132]	; (8001fa8 <MX_TIM1_Init+0xa4>)
 8001f24:	4a21      	ldr	r2, [pc, #132]	; (8001fac <MX_TIM1_Init+0xa8>)
 8001f26:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001f28:	4b1f      	ldr	r3, [pc, #124]	; (8001fa8 <MX_TIM1_Init+0xa4>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f2e:	4b1e      	ldr	r3, [pc, #120]	; (8001fa8 <MX_TIM1_Init+0xa4>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001f34:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <MX_TIM1_Init+0xa4>)
 8001f36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f3a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f3c:	4b1a      	ldr	r3, [pc, #104]	; (8001fa8 <MX_TIM1_Init+0xa4>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f42:	4b19      	ldr	r3, [pc, #100]	; (8001fa8 <MX_TIM1_Init+0xa4>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f48:	4b17      	ldr	r3, [pc, #92]	; (8001fa8 <MX_TIM1_Init+0xa4>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f4e:	4816      	ldr	r0, [pc, #88]	; (8001fa8 <MX_TIM1_Init+0xa4>)
 8001f50:	f005 fd08 	bl	8007964 <HAL_TIM_Base_Init>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001f5a:	f7ff fc2d 	bl	80017b8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8001f5e:	2307      	movs	r3, #7
 8001f60:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8001f62:	2360      	movs	r3, #96	; 0x60
 8001f64:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001f6e:	f107 030c 	add.w	r3, r7, #12
 8001f72:	4619      	mov	r1, r3
 8001f74:	480c      	ldr	r0, [pc, #48]	; (8001fa8 <MX_TIM1_Init+0xa4>)
 8001f76:	f005 fdad 	bl	8007ad4 <HAL_TIM_SlaveConfigSynchro>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8001f80:	f7ff fc1a 	bl	80017b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f84:	2300      	movs	r3, #0
 8001f86:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f8c:	1d3b      	adds	r3, r7, #4
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4805      	ldr	r0, [pc, #20]	; (8001fa8 <MX_TIM1_Init+0xa4>)
 8001f92:	f005 ff8f 	bl	8007eb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001f9c:	f7ff fc0c 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001fa0:	bf00      	nop
 8001fa2:	3720      	adds	r7, #32
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20025db4 	.word	0x20025db4
 8001fac:	40010000 	.word	0x40010000

08001fb0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	; 0x28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a31      	ldr	r2, [pc, #196]	; (8002094 <HAL_TIM_Base_MspInit+0xe4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d15b      	bne.n	800208a <HAL_TIM_Base_MspInit+0xda>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	4b30      	ldr	r3, [pc, #192]	; (8002098 <HAL_TIM_Base_MspInit+0xe8>)
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fda:	4a2f      	ldr	r2, [pc, #188]	; (8002098 <HAL_TIM_Base_MspInit+0xe8>)
 8001fdc:	f043 0301 	orr.w	r3, r3, #1
 8001fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fe2:	4b2d      	ldr	r3, [pc, #180]	; (8002098 <HAL_TIM_Base_MspInit+0xe8>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	4b29      	ldr	r3, [pc, #164]	; (8002098 <HAL_TIM_Base_MspInit+0xe8>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	4a28      	ldr	r2, [pc, #160]	; (8002098 <HAL_TIM_Base_MspInit+0xe8>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffe:	4b26      	ldr	r3, [pc, #152]	; (8002098 <HAL_TIM_Base_MspInit+0xe8>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = OV7670_PCLK_Pin;
 800200a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800200e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002010:	2302      	movs	r3, #2
 8002012:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002018:	2300      	movs	r3, #0
 800201a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800201c:	2301      	movs	r3, #1
 800201e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(OV7670_PCLK_GPIO_Port, &GPIO_InitStruct);
 8002020:	f107 0314 	add.w	r3, r7, #20
 8002024:	4619      	mov	r1, r3
 8002026:	481d      	ldr	r0, [pc, #116]	; (800209c <HAL_TIM_Base_MspInit+0xec>)
 8002028:	f002 f818 	bl	800405c <HAL_GPIO_Init>

    /* TIM1 DMA Init */
    /* TIM1_TRIG Init */
    hdma_tim1_trig.Instance = DMA2_Stream0;
 800202c:	4b1c      	ldr	r3, [pc, #112]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 800202e:	4a1d      	ldr	r2, [pc, #116]	; (80020a4 <HAL_TIM_Base_MspInit+0xf4>)
 8002030:	601a      	str	r2, [r3, #0]
    hdma_tim1_trig.Init.Channel = DMA_CHANNEL_6;
 8002032:	4b1b      	ldr	r3, [pc, #108]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002034:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8002038:	605a      	str	r2, [r3, #4]
    hdma_tim1_trig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800203a:	4b19      	ldr	r3, [pc, #100]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 800203c:	2200      	movs	r2, #0
 800203e:	609a      	str	r2, [r3, #8]
    hdma_tim1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8002040:	4b17      	ldr	r3, [pc, #92]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002042:	2200      	movs	r2, #0
 8002044:	60da      	str	r2, [r3, #12]
    hdma_tim1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8002046:	4b16      	ldr	r3, [pc, #88]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002048:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800204c:	611a      	str	r2, [r3, #16]
    hdma_tim1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800204e:	4b14      	ldr	r3, [pc, #80]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002050:	2200      	movs	r2, #0
 8002052:	615a      	str	r2, [r3, #20]
    hdma_tim1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002054:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002056:	2200      	movs	r2, #0
 8002058:	619a      	str	r2, [r3, #24]
    hdma_tim1_trig.Init.Mode = DMA_NORMAL;
 800205a:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 800205c:	2200      	movs	r2, #0
 800205e:	61da      	str	r2, [r3, #28]
    hdma_tim1_trig.Init.Priority = DMA_PRIORITY_HIGH;
 8002060:	4b0f      	ldr	r3, [pc, #60]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002062:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002066:	621a      	str	r2, [r3, #32]
    hdma_tim1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002068:	4b0d      	ldr	r3, [pc, #52]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 800206a:	2200      	movs	r2, #0
 800206c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_trig) != HAL_OK)
 800206e:	480c      	ldr	r0, [pc, #48]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002070:	f001 fc52 	bl	8003918 <HAL_DMA_Init>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_TIM_Base_MspInit+0xce>
    {
      Error_Handler();
 800207a:	f7ff fb9d 	bl	80017b8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_trig);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a07      	ldr	r2, [pc, #28]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002082:	639a      	str	r2, [r3, #56]	; 0x38
 8002084:	4a06      	ldr	r2, [pc, #24]	; (80020a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800208a:	bf00      	nop
 800208c:	3728      	adds	r7, #40	; 0x28
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40010000 	.word	0x40010000
 8002098:	40023800 	.word	0x40023800
 800209c:	40020000 	.word	0x40020000
 80020a0:	20025d54 	.word	0x20025d54
 80020a4:	40026410 	.word	0x40026410

080020a8 <adc_select_y>:

/******************************************************
 *
******************************************************/
void adc_select_y(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08a      	sub	sp, #40	; 0x28
 80020ac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ae:	f107 0314 	add.w	r3, r7, #20
 80020b2:	2200      	movs	r2, #0
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	605a      	str	r2, [r3, #4]
 80020b8:	609a      	str	r2, [r3, #8]
 80020ba:	60da      	str	r2, [r3, #12]
 80020bc:	611a      	str	r2, [r3, #16]
	ADC_ChannelConfTypeDef sConfig = {0};
 80020be:	1d3b      	adds	r3, r7, #4
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	60da      	str	r2, [r3, #12]

	//HAL_GPIO_DeInit(TOUCH_YU_GPIO_Port, TOUCH_YU_Pin);
	GPIO_InitStruct.Pin = TOUCH_YU_Pin;
 80020ca:	2308      	movs	r3, #8
 80020cc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ce:	2303      	movs	r3, #3
 80020d0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020d6:	2302      	movs	r3, #2
 80020d8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(TOUCH_YU_GPIO_Port, &GPIO_InitStruct);
 80020da:	f107 0314 	add.w	r3, r7, #20
 80020de:	4619      	mov	r1, r3
 80020e0:	480b      	ldr	r0, [pc, #44]	; (8002110 <adc_select_y+0x68>)
 80020e2:	f001 ffbb 	bl	800405c <HAL_GPIO_Init>

	sConfig.Channel = TOUCH_YU_ADC_CHANNEL;
 80020e6:	2303      	movs	r3, #3
 80020e8:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 80020ea:	2301      	movs	r3, #1
 80020ec:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80020ee:	2300      	movs	r3, #0
 80020f0:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020f2:	1d3b      	adds	r3, r7, #4
 80020f4:	4619      	mov	r1, r3
 80020f6:	4807      	ldr	r0, [pc, #28]	; (8002114 <adc_select_y+0x6c>)
 80020f8:	f001 f870 	bl	80031dc <HAL_ADC_ConfigChannel>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <adc_select_y+0x5e>
	{
		Error_Handler();
 8002102:	f7ff fb59 	bl	80017b8 <Error_Handler>
	}
}
 8002106:	bf00      	nop
 8002108:	3728      	adds	r7, #40	; 0x28
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40020000 	.word	0x40020000
 8002114:	20025c68 	.word	0x20025c68

08002118 <adc_select_x>:

/******************************************************
 *
******************************************************/
void adc_select_x(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08a      	sub	sp, #40	; 0x28
 800211c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211e:	f107 0314 	add.w	r3, r7, #20
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	609a      	str	r2, [r3, #8]
 800212a:	60da      	str	r2, [r3, #12]
 800212c:	611a      	str	r2, [r3, #16]
	ADC_ChannelConfTypeDef sConfig = {0};
 800212e:	1d3b      	adds	r3, r7, #4
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]

	//HAL_GPIO_DeInit(TOUCH_XR_GPIO_Port, TOUCH_XR_Pin);
	GPIO_InitStruct.Pin = TOUCH_XR_Pin;
 800213a:	2304      	movs	r3, #4
 800213c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800213e:	2303      	movs	r3, #3
 8002140:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002142:	2300      	movs	r3, #0
 8002144:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002146:	2302      	movs	r3, #2
 8002148:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(TOUCH_XR_GPIO_Port, &GPIO_InitStruct);
 800214a:	f107 0314 	add.w	r3, r7, #20
 800214e:	4619      	mov	r1, r3
 8002150:	480b      	ldr	r0, [pc, #44]	; (8002180 <adc_select_x+0x68>)
 8002152:	f001 ff83 	bl	800405c <HAL_GPIO_Init>


	sConfig.Channel = TOUCH_XR_ADC_CHANNEL;
 8002156:	2302      	movs	r3, #2
 8002158:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 800215a:	2301      	movs	r3, #1
 800215c:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800215e:	2300      	movs	r3, #0
 8002160:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002162:	1d3b      	adds	r3, r7, #4
 8002164:	4619      	mov	r1, r3
 8002166:	4807      	ldr	r0, [pc, #28]	; (8002184 <adc_select_x+0x6c>)
 8002168:	f001 f838 	bl	80031dc <HAL_ADC_ConfigChannel>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <adc_select_x+0x5e>
	{
		Error_Handler();
 8002172:	f7ff fb21 	bl	80017b8 <Error_Handler>
	}
}
 8002176:	bf00      	nop
 8002178:	3728      	adds	r7, #40	; 0x28
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40020000 	.word	0x40020000
 8002184:	20025c68 	.word	0x20025c68

08002188 <touch_read_coordinates>:
 * ||  read X  || adc  | open | high | low  |
 * ||  read Y  || high | low  | adc  | open |
 * ------------------------------------------
******************************************************/
touch_coordinates_t touch_read_coordinates()
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af00      	add	r7, sp, #0
	touch_coordinates_t ret = {0};
 800218e:	2300      	movs	r3, #0
 8002190:	60fb      	str	r3, [r7, #12]
	uint8_t adc_cnt = 0;
 8002192:	2300      	movs	r3, #0
 8002194:	75fb      	strb	r3, [r7, #23]
	uint16_t adc_values[5] = {0};
 8002196:	463b      	mov	r3, r7
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	811a      	strh	r2, [r3, #8]

	// TOUCH_XR output-high
	//HAL_GPIO_DeInit(TOUCH_XR_GPIO_Port, TOUCH_XR_Pin);
	GPIOA->MODER &= ~GPIO_MODER_MODER2_Msk;
 80021a0:	4b60      	ldr	r3, [pc, #384]	; (8002324 <touch_read_coordinates+0x19c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a5f      	ldr	r2, [pc, #380]	; (8002324 <touch_read_coordinates+0x19c>)
 80021a6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80021aa:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER2_0;
 80021ac:	4b5d      	ldr	r3, [pc, #372]	; (8002324 <touch_read_coordinates+0x19c>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a5c      	ldr	r2, [pc, #368]	; (8002324 <touch_read_coordinates+0x19c>)
 80021b2:	f043 0310 	orr.w	r3, r3, #16
 80021b6:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |= TOUCH_XR_Pin;
 80021b8:	4b5a      	ldr	r3, [pc, #360]	; (8002324 <touch_read_coordinates+0x19c>)
 80021ba:	695b      	ldr	r3, [r3, #20]
 80021bc:	4a59      	ldr	r2, [pc, #356]	; (8002324 <touch_read_coordinates+0x19c>)
 80021be:	f043 0304 	orr.w	r3, r3, #4
 80021c2:	6153      	str	r3, [r2, #20]

	// TOUCH_XL output-low
	GPIOA->MODER &= ~GPIO_MODER_MODER5_Msk;
 80021c4:	4b57      	ldr	r3, [pc, #348]	; (8002324 <touch_read_coordinates+0x19c>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a56      	ldr	r2, [pc, #344]	; (8002324 <touch_read_coordinates+0x19c>)
 80021ca:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80021ce:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER5_0;
 80021d0:	4b54      	ldr	r3, [pc, #336]	; (8002324 <touch_read_coordinates+0x19c>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a53      	ldr	r2, [pc, #332]	; (8002324 <touch_read_coordinates+0x19c>)
 80021d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021da:	6013      	str	r3, [r2, #0]
	GPIOA->ODR &= ~TOUCH_XL_Pin;
 80021dc:	4b51      	ldr	r3, [pc, #324]	; (8002324 <touch_read_coordinates+0x19c>)
 80021de:	695b      	ldr	r3, [r3, #20]
 80021e0:	4a50      	ldr	r2, [pc, #320]	; (8002324 <touch_read_coordinates+0x19c>)
 80021e2:	f023 0320 	bic.w	r3, r3, #32
 80021e6:	6153      	str	r3, [r2, #20]

	// TOUCH_YD inout-open
	GPIOA->MODER &= ~GPIO_MODER_MODER4_Msk;
 80021e8:	4b4e      	ldr	r3, [pc, #312]	; (8002324 <touch_read_coordinates+0x19c>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a4d      	ldr	r2, [pc, #308]	; (8002324 <touch_read_coordinates+0x19c>)
 80021ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021f2:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~GPIO_PUPDR_PUPD4_Msk;
 80021f4:	4b4b      	ldr	r3, [pc, #300]	; (8002324 <touch_read_coordinates+0x19c>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	4a4a      	ldr	r2, [pc, #296]	; (8002324 <touch_read_coordinates+0x19c>)
 80021fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021fe:	60d3      	str	r3, [r2, #12]
	HAL_Delay(5);
 8002200:	2005      	movs	r0, #5
 8002202:	f000 fe37 	bl	8002e74 <HAL_Delay>

	// TOUCH_YU as ADC
	//HAL_GPIO_DeInit(TOUCH_YU_GPIO_Port, TOUCH_YU_Pin);
	adc_select_y();
 8002206:	f7ff ff4f 	bl	80020a8 <adc_select_y>
	for(adc_cnt = 0; adc_cnt < 5; adc_cnt++)
 800220a:	2300      	movs	r3, #0
 800220c:	75fb      	strb	r3, [r7, #23]
 800220e:	e016      	b.n	800223e <touch_read_coordinates+0xb6>
	{
		HAL_ADC_Start(&hadc1);
 8002210:	4845      	ldr	r0, [pc, #276]	; (8002328 <touch_read_coordinates+0x1a0>)
 8002212:	f000 fe97 	bl	8002f44 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 500);
 8002216:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800221a:	4843      	ldr	r0, [pc, #268]	; (8002328 <touch_read_coordinates+0x1a0>)
 800221c:	f000 ff46 	bl	80030ac <HAL_ADC_PollForConversion>
		adc_values[adc_cnt] = HAL_ADC_GetValue(&hadc1);
 8002220:	4841      	ldr	r0, [pc, #260]	; (8002328 <touch_read_coordinates+0x1a0>)
 8002222:	f000 ffce 	bl	80031c2 <HAL_ADC_GetValue>
 8002226:	4602      	mov	r2, r0
 8002228:	7dfb      	ldrb	r3, [r7, #23]
 800222a:	b292      	uxth	r2, r2
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	f107 0118 	add.w	r1, r7, #24
 8002232:	440b      	add	r3, r1
 8002234:	f823 2c18 	strh.w	r2, [r3, #-24]
	for(adc_cnt = 0; adc_cnt < 5; adc_cnt++)
 8002238:	7dfb      	ldrb	r3, [r7, #23]
 800223a:	3301      	adds	r3, #1
 800223c:	75fb      	strb	r3, [r7, #23]
 800223e:	7dfb      	ldrb	r3, [r7, #23]
 8002240:	2b04      	cmp	r3, #4
 8002242:	d9e5      	bls.n	8002210 <touch_read_coordinates+0x88>
	}
	qsort(adc_values,
 8002244:	4638      	mov	r0, r7
 8002246:	4b39      	ldr	r3, [pc, #228]	; (800232c <touch_read_coordinates+0x1a4>)
 8002248:	2202      	movs	r2, #2
 800224a:	2105      	movs	r1, #5
 800224c:	f007 f993 	bl	8009576 <qsort>
			sizeof(adc_values)/sizeof(*adc_values),
			sizeof(*adc_values), comp
			);
	ret.y = adc_values[2];
 8002250:	88bb      	ldrh	r3, [r7, #4]
 8002252:	81fb      	strh	r3, [r7, #14]

	// TOUCH_YU output-high
	//HAL_GPIO_DeInit(TOUCH_YU_GPIO_Port, TOUCH_YU_Pin);
	GPIOA->MODER &= ~GPIO_MODER_MODER3_Msk;
 8002254:	4b33      	ldr	r3, [pc, #204]	; (8002324 <touch_read_coordinates+0x19c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a32      	ldr	r2, [pc, #200]	; (8002324 <touch_read_coordinates+0x19c>)
 800225a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800225e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER3_0;
 8002260:	4b30      	ldr	r3, [pc, #192]	; (8002324 <touch_read_coordinates+0x19c>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a2f      	ldr	r2, [pc, #188]	; (8002324 <touch_read_coordinates+0x19c>)
 8002266:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800226a:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |= TOUCH_YU_Pin;
 800226c:	4b2d      	ldr	r3, [pc, #180]	; (8002324 <touch_read_coordinates+0x19c>)
 800226e:	695b      	ldr	r3, [r3, #20]
 8002270:	4a2c      	ldr	r2, [pc, #176]	; (8002324 <touch_read_coordinates+0x19c>)
 8002272:	f043 0308 	orr.w	r3, r3, #8
 8002276:	6153      	str	r3, [r2, #20]

	// TOUCH_YD output-low
	GPIOA->MODER &= ~GPIO_MODER_MODER4_Msk;
 8002278:	4b2a      	ldr	r3, [pc, #168]	; (8002324 <touch_read_coordinates+0x19c>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a29      	ldr	r2, [pc, #164]	; (8002324 <touch_read_coordinates+0x19c>)
 800227e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002282:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER4_0;
 8002284:	4b27      	ldr	r3, [pc, #156]	; (8002324 <touch_read_coordinates+0x19c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a26      	ldr	r2, [pc, #152]	; (8002324 <touch_read_coordinates+0x19c>)
 800228a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800228e:	6013      	str	r3, [r2, #0]
	GPIOA->ODR &= ~TOUCH_YD_Pin;
 8002290:	4b24      	ldr	r3, [pc, #144]	; (8002324 <touch_read_coordinates+0x19c>)
 8002292:	695b      	ldr	r3, [r3, #20]
 8002294:	4a23      	ldr	r2, [pc, #140]	; (8002324 <touch_read_coordinates+0x19c>)
 8002296:	f023 0310 	bic.w	r3, r3, #16
 800229a:	6153      	str	r3, [r2, #20]

	// TOUCH_XL input-open
	GPIOA->MODER &= ~GPIO_MODER_MODER5_Msk;
 800229c:	4b21      	ldr	r3, [pc, #132]	; (8002324 <touch_read_coordinates+0x19c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a20      	ldr	r2, [pc, #128]	; (8002324 <touch_read_coordinates+0x19c>)
 80022a2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80022a6:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~GPIO_PUPDR_PUPD5_Msk;
 80022a8:	4b1e      	ldr	r3, [pc, #120]	; (8002324 <touch_read_coordinates+0x19c>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	4a1d      	ldr	r2, [pc, #116]	; (8002324 <touch_read_coordinates+0x19c>)
 80022ae:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80022b2:	60d3      	str	r3, [r2, #12]
	HAL_Delay(5);
 80022b4:	2005      	movs	r0, #5
 80022b6:	f000 fddd 	bl	8002e74 <HAL_Delay>

	// TOUCH_XR as ADC
	//HAL_GPIO_DeInit(TOUCH_XR_GPIO_Port, TOUCH_XR_Pin);
	adc_select_x();
 80022ba:	f7ff ff2d 	bl	8002118 <adc_select_x>
	for(adc_cnt = 0; adc_cnt < 5; adc_cnt++)
 80022be:	2300      	movs	r3, #0
 80022c0:	75fb      	strb	r3, [r7, #23]
 80022c2:	e016      	b.n	80022f2 <touch_read_coordinates+0x16a>
	{
		HAL_ADC_Start(&hadc1);
 80022c4:	4818      	ldr	r0, [pc, #96]	; (8002328 <touch_read_coordinates+0x1a0>)
 80022c6:	f000 fe3d 	bl	8002f44 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 500);
 80022ca:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80022ce:	4816      	ldr	r0, [pc, #88]	; (8002328 <touch_read_coordinates+0x1a0>)
 80022d0:	f000 feec 	bl	80030ac <HAL_ADC_PollForConversion>
		adc_values[adc_cnt] = HAL_ADC_GetValue(&hadc1);
 80022d4:	4814      	ldr	r0, [pc, #80]	; (8002328 <touch_read_coordinates+0x1a0>)
 80022d6:	f000 ff74 	bl	80031c2 <HAL_ADC_GetValue>
 80022da:	4602      	mov	r2, r0
 80022dc:	7dfb      	ldrb	r3, [r7, #23]
 80022de:	b292      	uxth	r2, r2
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	f107 0118 	add.w	r1, r7, #24
 80022e6:	440b      	add	r3, r1
 80022e8:	f823 2c18 	strh.w	r2, [r3, #-24]
	for(adc_cnt = 0; adc_cnt < 5; adc_cnt++)
 80022ec:	7dfb      	ldrb	r3, [r7, #23]
 80022ee:	3301      	adds	r3, #1
 80022f0:	75fb      	strb	r3, [r7, #23]
 80022f2:	7dfb      	ldrb	r3, [r7, #23]
 80022f4:	2b04      	cmp	r3, #4
 80022f6:	d9e5      	bls.n	80022c4 <touch_read_coordinates+0x13c>
	}
	qsort(adc_values,
 80022f8:	4638      	mov	r0, r7
 80022fa:	4b0c      	ldr	r3, [pc, #48]	; (800232c <touch_read_coordinates+0x1a4>)
 80022fc:	2202      	movs	r2, #2
 80022fe:	2105      	movs	r1, #5
 8002300:	f007 f939 	bl	8009576 <qsort>
			sizeof(adc_values)/sizeof(*adc_values),
			sizeof(*adc_values), comp);
	ret.x = adc_values[2];
 8002304:	88bb      	ldrh	r3, [r7, #4]
 8002306:	81bb      	strh	r3, [r7, #12]

	return ret;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	613b      	str	r3, [r7, #16]
 800230c:	2300      	movs	r3, #0
 800230e:	8a3a      	ldrh	r2, [r7, #16]
 8002310:	f362 030f 	bfi	r3, r2, #0, #16
 8002314:	8a7a      	ldrh	r2, [r7, #18]
 8002316:	f362 431f 	bfi	r3, r2, #16, #16
}
 800231a:	4618      	mov	r0, r3
 800231c:	3718      	adds	r7, #24
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40020000 	.word	0x40020000
 8002328:	20025c68 	.word	0x20025c68
 800232c:	080017c3 	.word	0x080017c3

08002330 <init_TOUCH_YU_as_adc>:

/******************************************************
 *
******************************************************/
void init_TOUCH_YU_as_adc(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
	// Disable interrupt on TOUCH_YU pin
	HAL_EXTI_ClearPending(&hexti_touch_YU, EXTI_TRIGGER_RISING_FALLING);
 8002334:	2103      	movs	r1, #3
 8002336:	4808      	ldr	r0, [pc, #32]	; (8002358 <init_TOUCH_YU_as_adc+0x28>)
 8002338:	f001 fe60 	bl	8003ffc <HAL_EXTI_ClearPending>
	HAL_EXTI_ClearConfigLine(&hexti_touch_YU);
 800233c:	4806      	ldr	r0, [pc, #24]	; (8002358 <init_TOUCH_YU_as_adc+0x28>)
 800233e:	f001 fdfd 	bl	8003f3c <HAL_EXTI_ClearConfigLine>
	HAL_NVIC_ClearPendingIRQ(TOUCH_YU_EXTI_IRQn);
 8002342:	2009      	movs	r0, #9
 8002344:	f001 fad9 	bl	80038fa <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_DisableIRQ(TOUCH_YU_EXTI_IRQn);
 8002348:	2009      	movs	r0, #9
 800234a:	f001 fabc 	bl	80038c6 <HAL_NVIC_DisableIRQ>
	// Init analog mode on TOUCH_YU pin
	adc_select_y();
 800234e:	f7ff feab 	bl	80020a8 <adc_select_y>
}
 8002352:	bf00      	nop
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000008 	.word	0x20000008

0800235c <init_TOUCH_YU_as_interrupt>:

/******************************************************
 *
******************************************************/
void init_TOUCH_YU_as_interrupt(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002362:	1d3b      	adds	r3, r7, #4
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	605a      	str	r2, [r3, #4]
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	60da      	str	r2, [r3, #12]
 800236e:	611a      	str	r2, [r3, #16]

	// TOUCH_YD as input-open
	GPIOA->MODER &= ~GPIO_MODER_MODER4_Msk;
 8002370:	4b26      	ldr	r3, [pc, #152]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a25      	ldr	r2, [pc, #148]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 8002376:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800237a:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~GPIO_PUPDR_PUPD4_Msk;
 800237c:	4b23      	ldr	r3, [pc, #140]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	4a22      	ldr	r2, [pc, #136]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 8002382:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002386:	60d3      	str	r3, [r2, #12]

	// TOUCH_XL output-low
	GPIOA->MODER &= ~GPIO_MODER_MODER5_Msk;
 8002388:	4b20      	ldr	r3, [pc, #128]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a1f      	ldr	r2, [pc, #124]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 800238e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002392:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER5_0;
 8002394:	4b1d      	ldr	r3, [pc, #116]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a1c      	ldr	r2, [pc, #112]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 800239a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800239e:	6013      	str	r3, [r2, #0]
	GPIOA->ODR &= ~TOUCH_XL_Pin;
 80023a0:	4b1a      	ldr	r3, [pc, #104]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 80023a2:	695b      	ldr	r3, [r3, #20]
 80023a4:	4a19      	ldr	r2, [pc, #100]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 80023a6:	f023 0320 	bic.w	r3, r3, #32
 80023aa:	6153      	str	r3, [r2, #20]

	// TOUCH_XR output-low
	//HAL_GPIO_DeInit(TOUCH_XR_GPIO_Port, TOUCH_XR_Pin);
	GPIOA->MODER &= ~GPIO_MODER_MODER2_Msk;
 80023ac:	4b17      	ldr	r3, [pc, #92]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a16      	ldr	r2, [pc, #88]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 80023b2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80023b6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER2_0;
 80023b8:	4b14      	ldr	r3, [pc, #80]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a13      	ldr	r2, [pc, #76]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 80023be:	f043 0310 	orr.w	r3, r3, #16
 80023c2:	6013      	str	r3, [r2, #0]
	GPIOA->ODR &= ~TOUCH_XR_Pin;
 80023c4:	4b11      	ldr	r3, [pc, #68]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 80023c6:	695b      	ldr	r3, [r3, #20]
 80023c8:	4a10      	ldr	r2, [pc, #64]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 80023ca:	f023 0304 	bic.w	r3, r3, #4
 80023ce:	6153      	str	r3, [r2, #20]

	// TOUCH_YU as interrupt input
	//HAL_GPIO_DeInit(TOUCH_YU_GPIO_Port, TOUCH_YU_Pin);
	GPIO_InitStruct.Pin = TOUCH_YU_Pin;
 80023d0:	2308      	movs	r3, #8
 80023d2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023d4:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <init_TOUCH_YU_as_interrupt+0xb4>)
 80023d6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023d8:	2301      	movs	r3, #1
 80023da:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023dc:	2302      	movs	r3, #2
 80023de:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e0:	1d3b      	adds	r3, r7, #4
 80023e2:	4619      	mov	r1, r3
 80023e4:	4809      	ldr	r0, [pc, #36]	; (800240c <init_TOUCH_YU_as_interrupt+0xb0>)
 80023e6:	f001 fe39 	bl	800405c <HAL_GPIO_Init>

	HAL_EXTI_SetConfigLine(&hexti_touch_YU, &extiConfig_touch_YU);
 80023ea:	490a      	ldr	r1, [pc, #40]	; (8002414 <init_TOUCH_YU_as_interrupt+0xb8>)
 80023ec:	480a      	ldr	r0, [pc, #40]	; (8002418 <init_TOUCH_YU_as_interrupt+0xbc>)
 80023ee:	f001 fcfd 	bl	8003dec <HAL_EXTI_SetConfigLine>
	HAL_NVIC_SetPriority(TOUCH_YU_EXTI_IRQn, 0, 0);
 80023f2:	2200      	movs	r2, #0
 80023f4:	2100      	movs	r1, #0
 80023f6:	2009      	movs	r0, #9
 80023f8:	f001 fa3b 	bl	8003872 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TOUCH_YU_EXTI_IRQn);
 80023fc:	2009      	movs	r0, #9
 80023fe:	f001 fa54 	bl	80038aa <HAL_NVIC_EnableIRQ>
}
 8002402:	bf00      	nop
 8002404:	3718      	adds	r7, #24
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40020000 	.word	0x40020000
 8002410:	10210000 	.word	0x10210000
 8002414:	20000010 	.word	0x20000010
 8002418:	20000008 	.word	0x20000008

0800241c <EXTI3_TOUCH_Callback>:

/******************************************************
 *
******************************************************/
void EXTI3_TOUCH_Callback()
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
	init_TOUCH_YU_as_adc();
 8002420:	f7ff ff86 	bl	8002330 <init_TOUCH_YU_as_adc>
	g_touch_state = TOUCH_TOUCHED;
 8002424:	4b04      	ldr	r3, [pc, #16]	; (8002438 <EXTI3_TOUCH_Callback+0x1c>)
 8002426:	2201      	movs	r2, #1
 8002428:	701a      	strb	r2, [r3, #0]
	touch_timer_start = HAL_GetTick();
 800242a:	f000 fd17 	bl	8002e5c <HAL_GetTick>
 800242e:	4603      	mov	r3, r0
 8002430:	4a02      	ldr	r2, [pc, #8]	; (800243c <EXTI3_TOUCH_Callback+0x20>)
 8002432:	6013      	str	r3, [r2, #0]
}
 8002434:	bf00      	nop
 8002436:	bd80      	pop	{r7, pc}
 8002438:	20025b44 	.word	0x20025b44
 800243c:	20025b4c 	.word	0x20025b4c

08002440 <touch_init>:

/******************************************************
 *
******************************************************/
void touch_init()
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
	// TOUCH_YD as input-open
	GPIOA->MODER &= ~GPIO_MODER_MODER4_Msk;
 8002444:	4b12      	ldr	r3, [pc, #72]	; (8002490 <touch_init+0x50>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a11      	ldr	r2, [pc, #68]	; (8002490 <touch_init+0x50>)
 800244a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800244e:	6013      	str	r3, [r2, #0]

	// TOUCH_XL output-low
	GPIOA->MODER &= ~GPIO_MODER_MODER5_Msk;
 8002450:	4b0f      	ldr	r3, [pc, #60]	; (8002490 <touch_init+0x50>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a0e      	ldr	r2, [pc, #56]	; (8002490 <touch_init+0x50>)
 8002456:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800245a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER5_0;
 800245c:	4b0c      	ldr	r3, [pc, #48]	; (8002490 <touch_init+0x50>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a0b      	ldr	r2, [pc, #44]	; (8002490 <touch_init+0x50>)
 8002462:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002466:	6013      	str	r3, [r2, #0]
	GPIOA->ODR &= ~TOUCH_XL_Pin;
 8002468:	4b09      	ldr	r3, [pc, #36]	; (8002490 <touch_init+0x50>)
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	4a08      	ldr	r2, [pc, #32]	; (8002490 <touch_init+0x50>)
 800246e:	f023 0320 	bic.w	r3, r3, #32
 8002472:	6153      	str	r3, [r2, #20]

	// Enable interrupt
	HAL_EXTI_SetConfigLine(&hexti_touch_YU, &extiConfig_touch_YU);
 8002474:	4907      	ldr	r1, [pc, #28]	; (8002494 <touch_init+0x54>)
 8002476:	4808      	ldr	r0, [pc, #32]	; (8002498 <touch_init+0x58>)
 8002478:	f001 fcb8 	bl	8003dec <HAL_EXTI_SetConfigLine>
	HAL_NVIC_SetPriority(TOUCH_YU_EXTI_IRQn, 0, 0);
 800247c:	2200      	movs	r2, #0
 800247e:	2100      	movs	r1, #0
 8002480:	2009      	movs	r0, #9
 8002482:	f001 f9f6 	bl	8003872 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TOUCH_YU_EXTI_IRQn);
 8002486:	2009      	movs	r0, #9
 8002488:	f001 fa0f 	bl	80038aa <HAL_NVIC_EnableIRQ>
}
 800248c:	bf00      	nop
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40020000 	.word	0x40020000
 8002494:	20000010 	.word	0x20000010
 8002498:	20000008 	.word	0x20000008

0800249c <touch_process>:

/******************************************************
 *
******************************************************/
void touch_process()
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
	switch(g_touch_state)
 80024a0:	4b15      	ldr	r3, [pc, #84]	; (80024f8 <touch_process+0x5c>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d01f      	beq.n	80024e8 <touch_process+0x4c>
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	dc23      	bgt.n	80024f4 <touch_process+0x58>
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d002      	beq.n	80024b6 <touch_process+0x1a>
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d007      	beq.n	80024c4 <touch_process+0x28>
	case TOUCH_RELEASED:
		init_TOUCH_YU_as_interrupt();
		g_touch_state = TOUCH_IDLE;
		break;
	}
}
 80024b4:	e01e      	b.n	80024f4 <touch_process+0x58>
		g_touch_coordinates.x = 0;
 80024b6:	4b11      	ldr	r3, [pc, #68]	; (80024fc <touch_process+0x60>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	801a      	strh	r2, [r3, #0]
		g_touch_coordinates.y = 0;
 80024bc:	4b0f      	ldr	r3, [pc, #60]	; (80024fc <touch_process+0x60>)
 80024be:	2200      	movs	r2, #0
 80024c0:	805a      	strh	r2, [r3, #2]
		break;
 80024c2:	e017      	b.n	80024f4 <touch_process+0x58>
		if((uint32_t) (HAL_GetTick() - touch_timer_start) < TOUCH_TIMEOUT)
 80024c4:	f000 fcca 	bl	8002e5c <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	4b0d      	ldr	r3, [pc, #52]	; (8002500 <touch_process+0x64>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	2bc7      	cmp	r3, #199	; 0xc7
 80024d2:	d805      	bhi.n	80024e0 <touch_process+0x44>
			g_touch_coordinates = touch_read_coordinates();
 80024d4:	f7ff fe58 	bl	8002188 <touch_read_coordinates>
 80024d8:	4603      	mov	r3, r0
 80024da:	4a08      	ldr	r2, [pc, #32]	; (80024fc <touch_process+0x60>)
 80024dc:	6013      	str	r3, [r2, #0]
		break;
 80024de:	e009      	b.n	80024f4 <touch_process+0x58>
			g_touch_state = TOUCH_RELEASED;
 80024e0:	4b05      	ldr	r3, [pc, #20]	; (80024f8 <touch_process+0x5c>)
 80024e2:	2202      	movs	r2, #2
 80024e4:	701a      	strb	r2, [r3, #0]
		break;
 80024e6:	e005      	b.n	80024f4 <touch_process+0x58>
		init_TOUCH_YU_as_interrupt();
 80024e8:	f7ff ff38 	bl	800235c <init_TOUCH_YU_as_interrupt>
		g_touch_state = TOUCH_IDLE;
 80024ec:	4b02      	ldr	r3, [pc, #8]	; (80024f8 <touch_process+0x5c>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	701a      	strb	r2, [r3, #0]
		break;
 80024f2:	bf00      	nop
}
 80024f4:	bf00      	nop
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	20025b44 	.word	0x20025b44
 80024fc:	20025b48 	.word	0x20025b48
 8002500:	20025b4c 	.word	0x20025b4c

08002504 <uart_init>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void uart_init()
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart6, UART_IT_RXNE);
 8002508:	4b06      	ldr	r3, [pc, #24]	; (8002524 <uart_init+0x20>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	68da      	ldr	r2, [r3, #12]
 800250e:	4b05      	ldr	r3, [pc, #20]	; (8002524 <uart_init+0x20>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f042 0220 	orr.w	r2, r2, #32
 8002516:	60da      	str	r2, [r3, #12]
}
 8002518:	bf00      	nop
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	20025f30 	.word	0x20025f30

08002528 <uart_tx_process>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void uart_tx_process()
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
	static uint8_t last_nose = 0;
	uint8_t string_size;

	switch(g_uart_tx_state)
 800252e:	4b34      	ldr	r3, [pc, #208]	; (8002600 <uart_tx_process+0xd8>)
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	2b02      	cmp	r3, #2
 8002534:	d030      	beq.n	8002598 <uart_tx_process+0x70>
 8002536:	2b02      	cmp	r3, #2
 8002538:	dc5e      	bgt.n	80025f8 <uart_tx_process+0xd0>
 800253a:	2b00      	cmp	r3, #0
 800253c:	d002      	beq.n	8002544 <uart_tx_process+0x1c>
 800253e:	2b01      	cmp	r3, #1
 8002540:	d00a      	beq.n	8002558 <uart_tx_process+0x30>
			g_uart_tx_state = UART_TX_TRANSMIT;
		else if((last_nose != g_uart_tx_nose) && (g_uart_tx_tail == g_uart_tx_nose))
			g_uart_tx_state = UART_TX_IDLE;
		break;
	}
}
 8002542:	e059      	b.n	80025f8 <uart_tx_process+0xd0>
		if(g_uart_tx_nose != g_uart_tx_tail)
 8002544:	4b2f      	ldr	r3, [pc, #188]	; (8002604 <uart_tx_process+0xdc>)
 8002546:	881a      	ldrh	r2, [r3, #0]
 8002548:	4b2f      	ldr	r3, [pc, #188]	; (8002608 <uart_tx_process+0xe0>)
 800254a:	881b      	ldrh	r3, [r3, #0]
 800254c:	429a      	cmp	r2, r3
 800254e:	d050      	beq.n	80025f2 <uart_tx_process+0xca>
			g_uart_tx_state = UART_TX_TRANSMIT;
 8002550:	4b2b      	ldr	r3, [pc, #172]	; (8002600 <uart_tx_process+0xd8>)
 8002552:	2201      	movs	r2, #1
 8002554:	701a      	strb	r2, [r3, #0]
		break;
 8002556:	e04c      	b.n	80025f2 <uart_tx_process+0xca>
		string_size = strlen(g_uart_tx_buffer + (g_uart_tx_nose)) + 1;
 8002558:	4b2a      	ldr	r3, [pc, #168]	; (8002604 <uart_tx_process+0xdc>)
 800255a:	881b      	ldrh	r3, [r3, #0]
 800255c:	461a      	mov	r2, r3
 800255e:	4b2b      	ldr	r3, [pc, #172]	; (800260c <uart_tx_process+0xe4>)
 8002560:	4413      	add	r3, r2
 8002562:	4618      	mov	r0, r3
 8002564:	f7fd feac 	bl	80002c0 <strlen>
 8002568:	4603      	mov	r3, r0
 800256a:	b2db      	uxtb	r3, r3
 800256c:	3301      	adds	r3, #1
 800256e:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Transmit_IT(
 8002570:	4b24      	ldr	r3, [pc, #144]	; (8002604 <uart_tx_process+0xdc>)
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	461a      	mov	r2, r3
 8002576:	4b25      	ldr	r3, [pc, #148]	; (800260c <uart_tx_process+0xe4>)
 8002578:	4413      	add	r3, r2
 800257a:	79fa      	ldrb	r2, [r7, #7]
 800257c:	b292      	uxth	r2, r2
 800257e:	4619      	mov	r1, r3
 8002580:	4823      	ldr	r0, [pc, #140]	; (8002610 <uart_tx_process+0xe8>)
 8002582:	f005 fd60 	bl	8008046 <HAL_UART_Transmit_IT>
		last_nose = g_uart_tx_nose;
 8002586:	4b1f      	ldr	r3, [pc, #124]	; (8002604 <uart_tx_process+0xdc>)
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	b2da      	uxtb	r2, r3
 800258c:	4b21      	ldr	r3, [pc, #132]	; (8002614 <uart_tx_process+0xec>)
 800258e:	701a      	strb	r2, [r3, #0]
		g_uart_tx_state = UART_TX_TRANSMITING;
 8002590:	4b1b      	ldr	r3, [pc, #108]	; (8002600 <uart_tx_process+0xd8>)
 8002592:	2202      	movs	r2, #2
 8002594:	701a      	strb	r2, [r3, #0]
		break;
 8002596:	e02f      	b.n	80025f8 <uart_tx_process+0xd0>
		if((last_nose == g_uart_tx_nose))
 8002598:	4b1e      	ldr	r3, [pc, #120]	; (8002614 <uart_tx_process+0xec>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	b29a      	uxth	r2, r3
 800259e:	4b19      	ldr	r3, [pc, #100]	; (8002604 <uart_tx_process+0xdc>)
 80025a0:	881b      	ldrh	r3, [r3, #0]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d103      	bne.n	80025ae <uart_tx_process+0x86>
			g_uart_tx_state = UART_TX_TRANSMITING;
 80025a6:	4b16      	ldr	r3, [pc, #88]	; (8002600 <uart_tx_process+0xd8>)
 80025a8:	2202      	movs	r2, #2
 80025aa:	701a      	strb	r2, [r3, #0]
		break;
 80025ac:	e023      	b.n	80025f6 <uart_tx_process+0xce>
		else if((last_nose != g_uart_tx_nose) && (g_uart_tx_tail != g_uart_tx_nose))
 80025ae:	4b19      	ldr	r3, [pc, #100]	; (8002614 <uart_tx_process+0xec>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	4b13      	ldr	r3, [pc, #76]	; (8002604 <uart_tx_process+0xdc>)
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d009      	beq.n	80025d0 <uart_tx_process+0xa8>
 80025bc:	4b12      	ldr	r3, [pc, #72]	; (8002608 <uart_tx_process+0xe0>)
 80025be:	881a      	ldrh	r2, [r3, #0]
 80025c0:	4b10      	ldr	r3, [pc, #64]	; (8002604 <uart_tx_process+0xdc>)
 80025c2:	881b      	ldrh	r3, [r3, #0]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d003      	beq.n	80025d0 <uart_tx_process+0xa8>
			g_uart_tx_state = UART_TX_TRANSMIT;
 80025c8:	4b0d      	ldr	r3, [pc, #52]	; (8002600 <uart_tx_process+0xd8>)
 80025ca:	2201      	movs	r2, #1
 80025cc:	701a      	strb	r2, [r3, #0]
		break;
 80025ce:	e012      	b.n	80025f6 <uart_tx_process+0xce>
		else if((last_nose != g_uart_tx_nose) && (g_uart_tx_tail == g_uart_tx_nose))
 80025d0:	4b10      	ldr	r3, [pc, #64]	; (8002614 <uart_tx_process+0xec>)
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <uart_tx_process+0xdc>)
 80025d8:	881b      	ldrh	r3, [r3, #0]
 80025da:	429a      	cmp	r2, r3
 80025dc:	d00b      	beq.n	80025f6 <uart_tx_process+0xce>
 80025de:	4b0a      	ldr	r3, [pc, #40]	; (8002608 <uart_tx_process+0xe0>)
 80025e0:	881a      	ldrh	r2, [r3, #0]
 80025e2:	4b08      	ldr	r3, [pc, #32]	; (8002604 <uart_tx_process+0xdc>)
 80025e4:	881b      	ldrh	r3, [r3, #0]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d105      	bne.n	80025f6 <uart_tx_process+0xce>
			g_uart_tx_state = UART_TX_IDLE;
 80025ea:	4b05      	ldr	r3, [pc, #20]	; (8002600 <uart_tx_process+0xd8>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	701a      	strb	r2, [r3, #0]
		break;
 80025f0:	e001      	b.n	80025f6 <uart_tx_process+0xce>
		break;
 80025f2:	bf00      	nop
 80025f4:	e000      	b.n	80025f8 <uart_tx_process+0xd0>
		break;
 80025f6:	bf00      	nop
}
 80025f8:	bf00      	nop
 80025fa:	3708      	adds	r7, #8
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	20025b50 	.word	0x20025b50
 8002604:	20025c54 	.word	0x20025c54
 8002608:	20025c56 	.word	0x20025c56
 800260c:	20025b54 	.word	0x20025b54
 8002610:	20025f30 	.word	0x20025f30
 8002614:	20025c5e 	.word	0x20025c5e

08002618 <uart_write>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void uart_write(uint8_t* buff)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
	uint8_t string_size = strlen(buff) + 1;
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7fd fe4d 	bl	80002c0 <strlen>
 8002626:	4603      	mov	r3, r0
 8002628:	b2db      	uxtb	r3, r3
 800262a:	3301      	adds	r3, #1
 800262c:	73fb      	strb	r3, [r7, #15]

	if(
			((g_uart_tx_tail - g_uart_tx_nose >= 0) && (string_size < UART_TX_BUFFER_MAX - (g_uart_tx_tail - g_uart_tx_nose))) ||
 800262e:	4b3e      	ldr	r3, [pc, #248]	; (8002728 <uart_write+0x110>)
 8002630:	881b      	ldrh	r3, [r3, #0]
 8002632:	461a      	mov	r2, r3
 8002634:	4b3d      	ldr	r3, [pc, #244]	; (800272c <uart_write+0x114>)
 8002636:	881b      	ldrh	r3, [r3, #0]
 8002638:	1ad3      	subs	r3, r2, r3
	if(
 800263a:	2b00      	cmp	r3, #0
 800263c:	db0a      	blt.n	8002654 <uart_write+0x3c>
			((g_uart_tx_tail - g_uart_tx_nose >= 0) && (string_size < UART_TX_BUFFER_MAX - (g_uart_tx_tail - g_uart_tx_nose))) ||
 800263e:	7bfa      	ldrb	r2, [r7, #15]
 8002640:	4b39      	ldr	r3, [pc, #228]	; (8002728 <uart_write+0x110>)
 8002642:	881b      	ldrh	r3, [r3, #0]
 8002644:	4619      	mov	r1, r3
 8002646:	4b39      	ldr	r3, [pc, #228]	; (800272c <uart_write+0x114>)
 8002648:	881b      	ldrh	r3, [r3, #0]
 800264a:	1acb      	subs	r3, r1, r3
 800264c:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8002650:	429a      	cmp	r2, r3
 8002652:	db10      	blt.n	8002676 <uart_write+0x5e>
			((g_uart_tx_tail - g_uart_tx_nose <= 0) && (string_size < g_uart_tx_nose - g_uart_tx_tail)))
 8002654:	4b34      	ldr	r3, [pc, #208]	; (8002728 <uart_write+0x110>)
 8002656:	881b      	ldrh	r3, [r3, #0]
 8002658:	461a      	mov	r2, r3
 800265a:	4b34      	ldr	r3, [pc, #208]	; (800272c <uart_write+0x114>)
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	1ad3      	subs	r3, r2, r3
			((g_uart_tx_tail - g_uart_tx_nose >= 0) && (string_size < UART_TX_BUFFER_MAX - (g_uart_tx_tail - g_uart_tx_nose))) ||
 8002660:	2b00      	cmp	r3, #0
 8002662:	dc5c      	bgt.n	800271e <uart_write+0x106>
			((g_uart_tx_tail - g_uart_tx_nose <= 0) && (string_size < g_uart_tx_nose - g_uart_tx_tail)))
 8002664:	7bfa      	ldrb	r2, [r7, #15]
 8002666:	4b31      	ldr	r3, [pc, #196]	; (800272c <uart_write+0x114>)
 8002668:	881b      	ldrh	r3, [r3, #0]
 800266a:	4619      	mov	r1, r3
 800266c:	4b2e      	ldr	r3, [pc, #184]	; (8002728 <uart_write+0x110>)
 800266e:	881b      	ldrh	r3, [r3, #0]
 8002670:	1acb      	subs	r3, r1, r3
 8002672:	429a      	cmp	r2, r3
 8002674:	da53      	bge.n	800271e <uart_write+0x106>
	{
		if(((g_uart_tx_tail - g_uart_tx_nose >= 0)) && (string_size > (UART_TX_BUFFER_MAX - g_uart_tx_tail)))
 8002676:	4b2c      	ldr	r3, [pc, #176]	; (8002728 <uart_write+0x110>)
 8002678:	881b      	ldrh	r3, [r3, #0]
 800267a:	461a      	mov	r2, r3
 800267c:	4b2b      	ldr	r3, [pc, #172]	; (800272c <uart_write+0x114>)
 800267e:	881b      	ldrh	r3, [r3, #0]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b00      	cmp	r3, #0
 8002684:	db2f      	blt.n	80026e6 <uart_write+0xce>
 8002686:	7bfa      	ldrb	r2, [r7, #15]
 8002688:	4b27      	ldr	r3, [pc, #156]	; (8002728 <uart_write+0x110>)
 800268a:	881b      	ldrh	r3, [r3, #0]
 800268c:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8002690:	429a      	cmp	r2, r3
 8002692:	dd28      	ble.n	80026e6 <uart_write+0xce>
		{
			strncpy(g_uart_tx_buffer + g_uart_tx_tail, buff, UART_TX_BUFFER_MAX - g_uart_tx_tail);
 8002694:	4b24      	ldr	r3, [pc, #144]	; (8002728 <uart_write+0x110>)
 8002696:	881b      	ldrh	r3, [r3, #0]
 8002698:	461a      	mov	r2, r3
 800269a:	4b25      	ldr	r3, [pc, #148]	; (8002730 <uart_write+0x118>)
 800269c:	4413      	add	r3, r2
 800269e:	4a22      	ldr	r2, [pc, #136]	; (8002728 <uart_write+0x110>)
 80026a0:	8812      	ldrh	r2, [r2, #0]
 80026a2:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f007 f943 	bl	8009934 <strncpy>
			string_size -= (UART_TX_BUFFER_MAX - g_uart_tx_tail);
 80026ae:	4b1e      	ldr	r3, [pc, #120]	; (8002728 <uart_write+0x110>)
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	b2da      	uxtb	r2, r3
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
 80026b6:	4413      	add	r3, r2
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	3301      	adds	r3, #1
 80026bc:	73fb      	strb	r3, [r7, #15]
			strncpy(g_uart_tx_buffer + 0, buff + (UART_TX_BUFFER_MAX - g_uart_tx_tail), string_size);
 80026be:	4b1a      	ldr	r3, [pc, #104]	; (8002728 <uart_write+0x110>)
 80026c0:	881b      	ldrh	r3, [r3, #0]
 80026c2:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80026c6:	461a      	mov	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4413      	add	r3, r2
 80026cc:	7bfa      	ldrb	r2, [r7, #15]
 80026ce:	4619      	mov	r1, r3
 80026d0:	4817      	ldr	r0, [pc, #92]	; (8002730 <uart_write+0x118>)
 80026d2:	f007 f92f 	bl	8009934 <strncpy>
			g_uart_tx_tail = 0;
 80026d6:	4b14      	ldr	r3, [pc, #80]	; (8002728 <uart_write+0x110>)
 80026d8:	2200      	movs	r2, #0
 80026da:	801a      	strh	r2, [r3, #0]
			g_uart_tx_tail = string_size;
 80026dc:	7bfb      	ldrb	r3, [r7, #15]
 80026de:	b29a      	uxth	r2, r3
 80026e0:	4b11      	ldr	r3, [pc, #68]	; (8002728 <uart_write+0x110>)
 80026e2:	801a      	strh	r2, [r3, #0]
				g_uart_tx_tail += string_size;
			else
				g_uart_tx_tail = 0;
		}
	}
}
 80026e4:	e01b      	b.n	800271e <uart_write+0x106>
			strcpy(g_uart_tx_buffer + g_uart_tx_tail, buff);
 80026e6:	4b10      	ldr	r3, [pc, #64]	; (8002728 <uart_write+0x110>)
 80026e8:	881b      	ldrh	r3, [r3, #0]
 80026ea:	461a      	mov	r2, r3
 80026ec:	4b10      	ldr	r3, [pc, #64]	; (8002730 <uart_write+0x118>)
 80026ee:	4413      	add	r3, r2
 80026f0:	6879      	ldr	r1, [r7, #4]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f007 f904 	bl	8009900 <strcpy>
			if(g_uart_tx_tail + string_size < UART_TX_BUFFER_MAX)
 80026f8:	4b0b      	ldr	r3, [pc, #44]	; (8002728 <uart_write+0x110>)
 80026fa:	881b      	ldrh	r3, [r3, #0]
 80026fc:	461a      	mov	r2, r3
 80026fe:	7bfb      	ldrb	r3, [r7, #15]
 8002700:	4413      	add	r3, r2
 8002702:	2bfe      	cmp	r3, #254	; 0xfe
 8002704:	dc08      	bgt.n	8002718 <uart_write+0x100>
				g_uart_tx_tail += string_size;
 8002706:	7bfb      	ldrb	r3, [r7, #15]
 8002708:	b29a      	uxth	r2, r3
 800270a:	4b07      	ldr	r3, [pc, #28]	; (8002728 <uart_write+0x110>)
 800270c:	881b      	ldrh	r3, [r3, #0]
 800270e:	4413      	add	r3, r2
 8002710:	b29a      	uxth	r2, r3
 8002712:	4b05      	ldr	r3, [pc, #20]	; (8002728 <uart_write+0x110>)
 8002714:	801a      	strh	r2, [r3, #0]
}
 8002716:	e002      	b.n	800271e <uart_write+0x106>
				g_uart_tx_tail = 0;
 8002718:	4b03      	ldr	r3, [pc, #12]	; (8002728 <uart_write+0x110>)
 800271a:	2200      	movs	r2, #0
 800271c:	801a      	strh	r2, [r3, #0]
}
 800271e:	bf00      	nop
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20025c56 	.word	0x20025c56
 800272c:	20025c54 	.word	0x20025c54
 8002730:	20025b54 	.word	0x20025b54

08002734 <HAL_UART_TxCpltCallback>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
	g_uart_tx_nose += strlen(g_uart_tx_buffer + g_uart_tx_nose) + 1;
 800273c:	4b0e      	ldr	r3, [pc, #56]	; (8002778 <HAL_UART_TxCpltCallback+0x44>)
 800273e:	881b      	ldrh	r3, [r3, #0]
 8002740:	461a      	mov	r2, r3
 8002742:	4b0e      	ldr	r3, [pc, #56]	; (800277c <HAL_UART_TxCpltCallback+0x48>)
 8002744:	4413      	add	r3, r2
 8002746:	4618      	mov	r0, r3
 8002748:	f7fd fdba 	bl	80002c0 <strlen>
 800274c:	4603      	mov	r3, r0
 800274e:	b29a      	uxth	r2, r3
 8002750:	4b09      	ldr	r3, [pc, #36]	; (8002778 <HAL_UART_TxCpltCallback+0x44>)
 8002752:	881b      	ldrh	r3, [r3, #0]
 8002754:	4413      	add	r3, r2
 8002756:	b29b      	uxth	r3, r3
 8002758:	3301      	adds	r3, #1
 800275a:	b29a      	uxth	r2, r3
 800275c:	4b06      	ldr	r3, [pc, #24]	; (8002778 <HAL_UART_TxCpltCallback+0x44>)
 800275e:	801a      	strh	r2, [r3, #0]

	if(g_uart_tx_nose >= UART_TX_BUFFER_MAX)
 8002760:	4b05      	ldr	r3, [pc, #20]	; (8002778 <HAL_UART_TxCpltCallback+0x44>)
 8002762:	881b      	ldrh	r3, [r3, #0]
 8002764:	2bfe      	cmp	r3, #254	; 0xfe
 8002766:	d902      	bls.n	800276e <HAL_UART_TxCpltCallback+0x3a>
		g_uart_tx_nose = 0;
 8002768:	4b03      	ldr	r3, [pc, #12]	; (8002778 <HAL_UART_TxCpltCallback+0x44>)
 800276a:	2200      	movs	r2, #0
 800276c:	801a      	strh	r2, [r3, #0]

}
 800276e:	bf00      	nop
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	20025c54 	.word	0x20025c54
 800277c:	20025b54 	.word	0x20025b54

08002780 <uart_rx_process>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void uart_rx_process()
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
	uint8_t string_size = strlen(g_uart_rx_buffer + g_uart_rx_nose + 1) + 1;
 8002786:	4b4b      	ldr	r3, [pc, #300]	; (80028b4 <uart_rx_process+0x134>)
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	3301      	adds	r3, #1
 800278c:	4a4a      	ldr	r2, [pc, #296]	; (80028b8 <uart_rx_process+0x138>)
 800278e:	4413      	add	r3, r2
 8002790:	4618      	mov	r0, r3
 8002792:	f7fd fd95 	bl	80002c0 <strlen>
 8002796:	4603      	mov	r3, r0
 8002798:	b2db      	uxtb	r3, r3
 800279a:	3301      	adds	r3, #1
 800279c:	71fb      	strb	r3, [r7, #7]

	switch(g_uart_rx_state)
 800279e:	4b47      	ldr	r3, [pc, #284]	; (80028bc <uart_rx_process+0x13c>)
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d002      	beq.n	80027ac <uart_rx_process+0x2c>
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d008      	beq.n	80027bc <uart_rx_process+0x3c>
			g_uart_rx_state = UART_RX_IDLE;
		break;


	}
}
 80027aa:	e07e      	b.n	80028aa <uart_rx_process+0x12a>
		if(g_uart_rx_cnt)
 80027ac:	4b44      	ldr	r3, [pc, #272]	; (80028c0 <uart_rx_process+0x140>)
 80027ae:	881b      	ldrh	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d077      	beq.n	80028a4 <uart_rx_process+0x124>
			g_uart_rx_state = UART_RX_RECEIVE;
 80027b4:	4b41      	ldr	r3, [pc, #260]	; (80028bc <uart_rx_process+0x13c>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	701a      	strb	r2, [r3, #0]
		break;
 80027ba:	e073      	b.n	80028a4 <uart_rx_process+0x124>
		if(g_uart_rx_nose < g_uart_rx_tail &&
 80027bc:	4b3d      	ldr	r3, [pc, #244]	; (80028b4 <uart_rx_process+0x134>)
 80027be:	881a      	ldrh	r2, [r3, #0]
 80027c0:	4b40      	ldr	r3, [pc, #256]	; (80028c4 <uart_rx_process+0x144>)
 80027c2:	881b      	ldrh	r3, [r3, #0]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d21c      	bcs.n	8002802 <uart_rx_process+0x82>
				(g_uart_rx_buffer[g_uart_rx_nose + string_size - 2] == '\r') &&
 80027c8:	4b3a      	ldr	r3, [pc, #232]	; (80028b4 <uart_rx_process+0x134>)
 80027ca:	881b      	ldrh	r3, [r3, #0]
 80027cc:	461a      	mov	r2, r3
 80027ce:	79fb      	ldrb	r3, [r7, #7]
 80027d0:	4413      	add	r3, r2
 80027d2:	3b02      	subs	r3, #2
 80027d4:	4a38      	ldr	r2, [pc, #224]	; (80028b8 <uart_rx_process+0x138>)
 80027d6:	5cd3      	ldrb	r3, [r2, r3]
		if(g_uart_rx_nose < g_uart_rx_tail &&
 80027d8:	2b0d      	cmp	r3, #13
 80027da:	d112      	bne.n	8002802 <uart_rx_process+0x82>
				(g_uart_rx_buffer[g_uart_rx_nose + string_size - 1] == '\n'))
 80027dc:	4b35      	ldr	r3, [pc, #212]	; (80028b4 <uart_rx_process+0x134>)
 80027de:	881b      	ldrh	r3, [r3, #0]
 80027e0:	461a      	mov	r2, r3
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	4413      	add	r3, r2
 80027e6:	3b01      	subs	r3, #1
 80027e8:	4a33      	ldr	r2, [pc, #204]	; (80028b8 <uart_rx_process+0x138>)
 80027ea:	5cd3      	ldrb	r3, [r2, r3]
				(g_uart_rx_buffer[g_uart_rx_nose + string_size - 2] == '\r') &&
 80027ec:	2b0a      	cmp	r3, #10
 80027ee:	d108      	bne.n	8002802 <uart_rx_process+0x82>
			serial_protocol(g_uart_rx_buffer + g_uart_rx_nose + 1);
 80027f0:	4b30      	ldr	r3, [pc, #192]	; (80028b4 <uart_rx_process+0x134>)
 80027f2:	881b      	ldrh	r3, [r3, #0]
 80027f4:	3301      	adds	r3, #1
 80027f6:	4a30      	ldr	r2, [pc, #192]	; (80028b8 <uart_rx_process+0x138>)
 80027f8:	4413      	add	r3, r2
 80027fa:	4618      	mov	r0, r3
 80027fc:	f000 f92c 	bl	8002a58 <serial_protocol>
 8002800:	e02e      	b.n	8002860 <uart_rx_process+0xe0>
		else if((g_uart_rx_nose > g_uart_rx_tail) &&
 8002802:	4b2c      	ldr	r3, [pc, #176]	; (80028b4 <uart_rx_process+0x134>)
 8002804:	881a      	ldrh	r2, [r3, #0]
 8002806:	4b2f      	ldr	r3, [pc, #188]	; (80028c4 <uart_rx_process+0x144>)
 8002808:	881b      	ldrh	r3, [r3, #0]
 800280a:	429a      	cmp	r2, r3
 800280c:	d928      	bls.n	8002860 <uart_rx_process+0xe0>
							(g_uart_rx_buffer[strlen(g_uart_rx_buffer) - 1] == '\n'))
 800280e:	482a      	ldr	r0, [pc, #168]	; (80028b8 <uart_rx_process+0x138>)
 8002810:	f7fd fd56 	bl	80002c0 <strlen>
 8002814:	4603      	mov	r3, r0
 8002816:	3b01      	subs	r3, #1
 8002818:	4a27      	ldr	r2, [pc, #156]	; (80028b8 <uart_rx_process+0x138>)
 800281a:	5cd3      	ldrb	r3, [r2, r3]
		else if((g_uart_rx_nose > g_uart_rx_tail) &&
 800281c:	2b0a      	cmp	r3, #10
 800281e:	d11f      	bne.n	8002860 <uart_rx_process+0xe0>
			strncpy(g_uart_rx_tmp_buf, g_uart_rx_buffer + g_uart_rx_nose + 1, string_size);
 8002820:	4b24      	ldr	r3, [pc, #144]	; (80028b4 <uart_rx_process+0x134>)
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	3301      	adds	r3, #1
 8002826:	4a24      	ldr	r2, [pc, #144]	; (80028b8 <uart_rx_process+0x138>)
 8002828:	4413      	add	r3, r2
 800282a:	79fa      	ldrb	r2, [r7, #7]
 800282c:	4619      	mov	r1, r3
 800282e:	4826      	ldr	r0, [pc, #152]	; (80028c8 <uart_rx_process+0x148>)
 8002830:	f007 f880 	bl	8009934 <strncpy>
			string_size = strlen(g_uart_rx_buffer + 1) + 1;
 8002834:	4b25      	ldr	r3, [pc, #148]	; (80028cc <uart_rx_process+0x14c>)
 8002836:	4618      	mov	r0, r3
 8002838:	f7fd fd42 	bl	80002c0 <strlen>
 800283c:	4603      	mov	r3, r0
 800283e:	b2db      	uxtb	r3, r3
 8002840:	3301      	adds	r3, #1
 8002842:	71fb      	strb	r3, [r7, #7]
			strncpy(g_uart_rx_tmp_buf + strlen(g_uart_rx_tmp_buf), g_uart_rx_buffer , string_size);
 8002844:	4820      	ldr	r0, [pc, #128]	; (80028c8 <uart_rx_process+0x148>)
 8002846:	f7fd fd3b 	bl	80002c0 <strlen>
 800284a:	4603      	mov	r3, r0
 800284c:	4a1e      	ldr	r2, [pc, #120]	; (80028c8 <uart_rx_process+0x148>)
 800284e:	4413      	add	r3, r2
 8002850:	79fa      	ldrb	r2, [r7, #7]
 8002852:	4919      	ldr	r1, [pc, #100]	; (80028b8 <uart_rx_process+0x138>)
 8002854:	4618      	mov	r0, r3
 8002856:	f007 f86d 	bl	8009934 <strncpy>
			serial_protocol(g_uart_rx_tmp_buf);
 800285a:	481b      	ldr	r0, [pc, #108]	; (80028c8 <uart_rx_process+0x148>)
 800285c:	f000 f8fc 	bl	8002a58 <serial_protocol>
		g_uart_rx_cnt--;
 8002860:	4b17      	ldr	r3, [pc, #92]	; (80028c0 <uart_rx_process+0x140>)
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	3b01      	subs	r3, #1
 8002866:	b29a      	uxth	r2, r3
 8002868:	4b15      	ldr	r3, [pc, #84]	; (80028c0 <uart_rx_process+0x140>)
 800286a:	801a      	strh	r2, [r3, #0]
		if(g_uart_rx_nose + string_size < UART_RX_BUFFER_MAX)
 800286c:	4b11      	ldr	r3, [pc, #68]	; (80028b4 <uart_rx_process+0x134>)
 800286e:	881b      	ldrh	r3, [r3, #0]
 8002870:	461a      	mov	r2, r3
 8002872:	79fb      	ldrb	r3, [r7, #7]
 8002874:	4413      	add	r3, r2
 8002876:	2bfe      	cmp	r3, #254	; 0xfe
 8002878:	dc08      	bgt.n	800288c <uart_rx_process+0x10c>
			g_uart_rx_nose += string_size;
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	b29a      	uxth	r2, r3
 800287e:	4b0d      	ldr	r3, [pc, #52]	; (80028b4 <uart_rx_process+0x134>)
 8002880:	881b      	ldrh	r3, [r3, #0]
 8002882:	4413      	add	r3, r2
 8002884:	b29a      	uxth	r2, r3
 8002886:	4b0b      	ldr	r3, [pc, #44]	; (80028b4 <uart_rx_process+0x134>)
 8002888:	801a      	strh	r2, [r3, #0]
 800288a:	e003      	b.n	8002894 <uart_rx_process+0x114>
			g_uart_rx_nose = string_size;
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	b29a      	uxth	r2, r3
 8002890:	4b08      	ldr	r3, [pc, #32]	; (80028b4 <uart_rx_process+0x134>)
 8002892:	801a      	strh	r2, [r3, #0]
		if(!g_uart_rx_cnt)
 8002894:	4b0a      	ldr	r3, [pc, #40]	; (80028c0 <uart_rx_process+0x140>)
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d105      	bne.n	80028a8 <uart_rx_process+0x128>
			g_uart_rx_state = UART_RX_IDLE;
 800289c:	4b07      	ldr	r3, [pc, #28]	; (80028bc <uart_rx_process+0x13c>)
 800289e:	2200      	movs	r2, #0
 80028a0:	701a      	strb	r2, [r3, #0]
		break;
 80028a2:	e001      	b.n	80028a8 <uart_rx_process+0x128>
		break;
 80028a4:	bf00      	nop
 80028a6:	e000      	b.n	80028aa <uart_rx_process+0x12a>
		break;
 80028a8:	bf00      	nop
}
 80028aa:	bf00      	nop
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20025c58 	.word	0x20025c58
 80028b8:	20025e30 	.word	0x20025e30
 80028bc:	20025b51 	.word	0x20025b51
 80028c0:	20025c5c 	.word	0x20025c5c
 80028c4:	20025c5a 	.word	0x20025c5a
 80028c8:	20025dfc 	.word	0x20025dfc
 80028cc:	20025e31 	.word	0x20025e31

080028d0 <uart_rx_callback>:



//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void uart_rx_callback()
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
	g_uart_rx_tail++;
 80028d4:	4b5b      	ldr	r3, [pc, #364]	; (8002a44 <uart_rx_callback+0x174>)
 80028d6:	881b      	ldrh	r3, [r3, #0]
 80028d8:	3301      	adds	r3, #1
 80028da:	b29a      	uxth	r2, r3
 80028dc:	4b59      	ldr	r3, [pc, #356]	; (8002a44 <uart_rx_callback+0x174>)
 80028de:	801a      	strh	r2, [r3, #0]

	if((g_uart_rx_tail < (UART_RX_BUFFER_MAX - 1)) && ((g_uart_rx_nose < g_uart_rx_tail) || (g_uart_rx_nose - g_uart_rx_tail > 2/*1*/)))
 80028e0:	4b58      	ldr	r3, [pc, #352]	; (8002a44 <uart_rx_callback+0x174>)
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	2bfd      	cmp	r3, #253	; 0xfd
 80028e6:	d847      	bhi.n	8002978 <uart_rx_callback+0xa8>
 80028e8:	4b57      	ldr	r3, [pc, #348]	; (8002a48 <uart_rx_callback+0x178>)
 80028ea:	881a      	ldrh	r2, [r3, #0]
 80028ec:	4b55      	ldr	r3, [pc, #340]	; (8002a44 <uart_rx_callback+0x174>)
 80028ee:	881b      	ldrh	r3, [r3, #0]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d307      	bcc.n	8002904 <uart_rx_callback+0x34>
 80028f4:	4b54      	ldr	r3, [pc, #336]	; (8002a48 <uart_rx_callback+0x178>)
 80028f6:	881b      	ldrh	r3, [r3, #0]
 80028f8:	461a      	mov	r2, r3
 80028fa:	4b52      	ldr	r3, [pc, #328]	; (8002a44 <uart_rx_callback+0x174>)
 80028fc:	881b      	ldrh	r3, [r3, #0]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	2b02      	cmp	r3, #2
 8002902:	dd39      	ble.n	8002978 <uart_rx_callback+0xa8>
	{
		g_uart_rx_buffer[g_uart_rx_tail] = (0x00FFU & USART6->DR);//253
 8002904:	4b51      	ldr	r3, [pc, #324]	; (8002a4c <uart_rx_callback+0x17c>)
 8002906:	6859      	ldr	r1, [r3, #4]
 8002908:	4b4e      	ldr	r3, [pc, #312]	; (8002a44 <uart_rx_callback+0x174>)
 800290a:	881b      	ldrh	r3, [r3, #0]
 800290c:	461a      	mov	r2, r3
 800290e:	b2c9      	uxtb	r1, r1
 8002910:	4b4f      	ldr	r3, [pc, #316]	; (8002a50 <uart_rx_callback+0x180>)
 8002912:	5499      	strb	r1, [r3, r2]
		if((g_uart_rx_buffer[g_uart_rx_tail] == '\r') /*&& ((g_uart_rx_nose < g_uart_rx_tail) || (g_uart_rx_nose - g_uart_rx_tail > 2))*/)
 8002914:	4b4b      	ldr	r3, [pc, #300]	; (8002a44 <uart_rx_callback+0x174>)
 8002916:	881b      	ldrh	r3, [r3, #0]
 8002918:	461a      	mov	r2, r3
 800291a:	4b4d      	ldr	r3, [pc, #308]	; (8002a50 <uart_rx_callback+0x180>)
 800291c:	5c9b      	ldrb	r3, [r3, r2]
 800291e:	2b0d      	cmp	r3, #13
 8002920:	f040 8087 	bne.w	8002a32 <uart_rx_callback+0x162>
		{
			g_uart_rx_buffer[++g_uart_rx_tail] = '\n';//254
 8002924:	4b47      	ldr	r3, [pc, #284]	; (8002a44 <uart_rx_callback+0x174>)
 8002926:	881b      	ldrh	r3, [r3, #0]
 8002928:	3301      	adds	r3, #1
 800292a:	b29a      	uxth	r2, r3
 800292c:	4b45      	ldr	r3, [pc, #276]	; (8002a44 <uart_rx_callback+0x174>)
 800292e:	801a      	strh	r2, [r3, #0]
 8002930:	4b44      	ldr	r3, [pc, #272]	; (8002a44 <uart_rx_callback+0x174>)
 8002932:	881b      	ldrh	r3, [r3, #0]
 8002934:	461a      	mov	r2, r3
 8002936:	4b46      	ldr	r3, [pc, #280]	; (8002a50 <uart_rx_callback+0x180>)
 8002938:	210a      	movs	r1, #10
 800293a:	5499      	strb	r1, [r3, r2]
			g_uart_rx_cnt++;
 800293c:	4b45      	ldr	r3, [pc, #276]	; (8002a54 <uart_rx_callback+0x184>)
 800293e:	881b      	ldrh	r3, [r3, #0]
 8002940:	3301      	adds	r3, #1
 8002942:	b29a      	uxth	r2, r3
 8002944:	4b43      	ldr	r3, [pc, #268]	; (8002a54 <uart_rx_callback+0x184>)
 8002946:	801a      	strh	r2, [r3, #0]
			g_uart_rx_buffer[++g_uart_rx_tail] = '\0';//255
 8002948:	4b3e      	ldr	r3, [pc, #248]	; (8002a44 <uart_rx_callback+0x174>)
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	3301      	adds	r3, #1
 800294e:	b29a      	uxth	r2, r3
 8002950:	4b3c      	ldr	r3, [pc, #240]	; (8002a44 <uart_rx_callback+0x174>)
 8002952:	801a      	strh	r2, [r3, #0]
 8002954:	4b3b      	ldr	r3, [pc, #236]	; (8002a44 <uart_rx_callback+0x174>)
 8002956:	881b      	ldrh	r3, [r3, #0]
 8002958:	461a      	mov	r2, r3
 800295a:	4b3d      	ldr	r3, [pc, #244]	; (8002a50 <uart_rx_callback+0x180>)
 800295c:	2100      	movs	r1, #0
 800295e:	5499      	strb	r1, [r3, r2]
			if((g_uart_rx_tail == UART_RX_BUFFER_MAX) && (g_uart_rx_nose > 0))
 8002960:	4b38      	ldr	r3, [pc, #224]	; (8002a44 <uart_rx_callback+0x174>)
 8002962:	881b      	ldrh	r3, [r3, #0]
 8002964:	2bff      	cmp	r3, #255	; 0xff
 8002966:	d164      	bne.n	8002a32 <uart_rx_callback+0x162>
 8002968:	4b37      	ldr	r3, [pc, #220]	; (8002a48 <uart_rx_callback+0x178>)
 800296a:	881b      	ldrh	r3, [r3, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d060      	beq.n	8002a32 <uart_rx_callback+0x162>
			{
				g_uart_rx_tail = 0;
 8002970:	4b34      	ldr	r3, [pc, #208]	; (8002a44 <uart_rx_callback+0x174>)
 8002972:	2200      	movs	r2, #0
 8002974:	801a      	strh	r2, [r3, #0]
		if((g_uart_rx_buffer[g_uart_rx_tail] == '\r') /*&& ((g_uart_rx_nose < g_uart_rx_tail) || (g_uart_rx_nose - g_uart_rx_tail > 2))*/)
 8002976:	e05c      	b.n	8002a32 <uart_rx_callback+0x162>
			}
		}
	}
	else if((g_uart_rx_tail == (UART_RX_BUFFER_MAX - 1)) && (g_uart_rx_nose > 1)/*(g_uart_rx_nose < g_uart_rx_tail)*/)
 8002978:	4b32      	ldr	r3, [pc, #200]	; (8002a44 <uart_rx_callback+0x174>)
 800297a:	881b      	ldrh	r3, [r3, #0]
 800297c:	2bfe      	cmp	r3, #254	; 0xfe
 800297e:	d13e      	bne.n	80029fe <uart_rx_callback+0x12e>
 8002980:	4b31      	ldr	r3, [pc, #196]	; (8002a48 <uart_rx_callback+0x178>)
 8002982:	881b      	ldrh	r3, [r3, #0]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d93a      	bls.n	80029fe <uart_rx_callback+0x12e>
	{
		g_uart_rx_buffer[g_uart_rx_tail] = (0x00FFU & USART6->DR);//254
 8002988:	4b30      	ldr	r3, [pc, #192]	; (8002a4c <uart_rx_callback+0x17c>)
 800298a:	6859      	ldr	r1, [r3, #4]
 800298c:	4b2d      	ldr	r3, [pc, #180]	; (8002a44 <uart_rx_callback+0x174>)
 800298e:	881b      	ldrh	r3, [r3, #0]
 8002990:	461a      	mov	r2, r3
 8002992:	b2c9      	uxtb	r1, r1
 8002994:	4b2e      	ldr	r3, [pc, #184]	; (8002a50 <uart_rx_callback+0x180>)
 8002996:	5499      	strb	r1, [r3, r2]
		g_uart_rx_buffer[++g_uart_rx_tail] = '\0';//255
 8002998:	4b2a      	ldr	r3, [pc, #168]	; (8002a44 <uart_rx_callback+0x174>)
 800299a:	881b      	ldrh	r3, [r3, #0]
 800299c:	3301      	adds	r3, #1
 800299e:	b29a      	uxth	r2, r3
 80029a0:	4b28      	ldr	r3, [pc, #160]	; (8002a44 <uart_rx_callback+0x174>)
 80029a2:	801a      	strh	r2, [r3, #0]
 80029a4:	4b27      	ldr	r3, [pc, #156]	; (8002a44 <uart_rx_callback+0x174>)
 80029a6:	881b      	ldrh	r3, [r3, #0]
 80029a8:	461a      	mov	r2, r3
 80029aa:	4b29      	ldr	r3, [pc, #164]	; (8002a50 <uart_rx_callback+0x180>)
 80029ac:	2100      	movs	r1, #0
 80029ae:	5499      	strb	r1, [r3, r2]
		if(g_uart_rx_buffer[g_uart_rx_tail - 1] == '\r')
 80029b0:	4b24      	ldr	r3, [pc, #144]	; (8002a44 <uart_rx_callback+0x174>)
 80029b2:	881b      	ldrh	r3, [r3, #0]
 80029b4:	3b01      	subs	r3, #1
 80029b6:	4a26      	ldr	r2, [pc, #152]	; (8002a50 <uart_rx_callback+0x180>)
 80029b8:	5cd3      	ldrb	r3, [r2, r3]
 80029ba:	2b0d      	cmp	r3, #13
 80029bc:	d13b      	bne.n	8002a36 <uart_rx_callback+0x166>
		{
			g_uart_rx_cnt++;
 80029be:	4b25      	ldr	r3, [pc, #148]	; (8002a54 <uart_rx_callback+0x184>)
 80029c0:	881b      	ldrh	r3, [r3, #0]
 80029c2:	3301      	adds	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	4b23      	ldr	r3, [pc, #140]	; (8002a54 <uart_rx_callback+0x184>)
 80029c8:	801a      	strh	r2, [r3, #0]
			if(g_uart_rx_nose > 1)
 80029ca:	4b1f      	ldr	r3, [pc, #124]	; (8002a48 <uart_rx_callback+0x178>)
 80029cc:	881b      	ldrh	r3, [r3, #0]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d931      	bls.n	8002a36 <uart_rx_callback+0x166>
			{
				g_uart_rx_tail = 0;
 80029d2:	4b1c      	ldr	r3, [pc, #112]	; (8002a44 <uart_rx_callback+0x174>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	801a      	strh	r2, [r3, #0]
				g_uart_rx_buffer[g_uart_rx_tail] = '\n';//0
 80029d8:	4b1a      	ldr	r3, [pc, #104]	; (8002a44 <uart_rx_callback+0x174>)
 80029da:	881b      	ldrh	r3, [r3, #0]
 80029dc:	461a      	mov	r2, r3
 80029de:	4b1c      	ldr	r3, [pc, #112]	; (8002a50 <uart_rx_callback+0x180>)
 80029e0:	210a      	movs	r1, #10
 80029e2:	5499      	strb	r1, [r3, r2]
				g_uart_rx_buffer[++g_uart_rx_tail] = '\0';//1
 80029e4:	4b17      	ldr	r3, [pc, #92]	; (8002a44 <uart_rx_callback+0x174>)
 80029e6:	881b      	ldrh	r3, [r3, #0]
 80029e8:	3301      	adds	r3, #1
 80029ea:	b29a      	uxth	r2, r3
 80029ec:	4b15      	ldr	r3, [pc, #84]	; (8002a44 <uart_rx_callback+0x174>)
 80029ee:	801a      	strh	r2, [r3, #0]
 80029f0:	4b14      	ldr	r3, [pc, #80]	; (8002a44 <uart_rx_callback+0x174>)
 80029f2:	881b      	ldrh	r3, [r3, #0]
 80029f4:	461a      	mov	r2, r3
 80029f6:	4b16      	ldr	r3, [pc, #88]	; (8002a50 <uart_rx_callback+0x180>)
 80029f8:	2100      	movs	r1, #0
 80029fa:	5499      	strb	r1, [r3, r2]
		if(g_uart_rx_buffer[g_uart_rx_tail - 1] == '\r')
 80029fc:	e01b      	b.n	8002a36 <uart_rx_callback+0x166>
			{
				//error - full
			}
		}
	}
	else if((g_uart_rx_tail == UART_RX_BUFFER_MAX) && (g_uart_rx_nose > 1))
 80029fe:	4b11      	ldr	r3, [pc, #68]	; (8002a44 <uart_rx_callback+0x174>)
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	2bff      	cmp	r3, #255	; 0xff
 8002a04:	d118      	bne.n	8002a38 <uart_rx_callback+0x168>
 8002a06:	4b10      	ldr	r3, [pc, #64]	; (8002a48 <uart_rx_callback+0x178>)
 8002a08:	881b      	ldrh	r3, [r3, #0]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d914      	bls.n	8002a38 <uart_rx_callback+0x168>
	{
		g_uart_rx_buffer[g_uart_rx_tail] = '\0';
 8002a0e:	4b0d      	ldr	r3, [pc, #52]	; (8002a44 <uart_rx_callback+0x174>)
 8002a10:	881b      	ldrh	r3, [r3, #0]
 8002a12:	461a      	mov	r2, r3
 8002a14:	4b0e      	ldr	r3, [pc, #56]	; (8002a50 <uart_rx_callback+0x180>)
 8002a16:	2100      	movs	r1, #0
 8002a18:	5499      	strb	r1, [r3, r2]
		g_uart_rx_tail = 1;
 8002a1a:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <uart_rx_callback+0x174>)
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	801a      	strh	r2, [r3, #0]
		g_uart_rx_buffer[g_uart_rx_tail] = (0x00FFU & USART6->DR);
 8002a20:	4b0a      	ldr	r3, [pc, #40]	; (8002a4c <uart_rx_callback+0x17c>)
 8002a22:	6859      	ldr	r1, [r3, #4]
 8002a24:	4b07      	ldr	r3, [pc, #28]	; (8002a44 <uart_rx_callback+0x174>)
 8002a26:	881b      	ldrh	r3, [r3, #0]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	b2c9      	uxtb	r1, r1
 8002a2c:	4b08      	ldr	r3, [pc, #32]	; (8002a50 <uart_rx_callback+0x180>)
 8002a2e:	5499      	strb	r1, [r3, r2]

	}

}
 8002a30:	e002      	b.n	8002a38 <uart_rx_callback+0x168>
		if((g_uart_rx_buffer[g_uart_rx_tail] == '\r') /*&& ((g_uart_rx_nose < g_uart_rx_tail) || (g_uart_rx_nose - g_uart_rx_tail > 2))*/)
 8002a32:	bf00      	nop
 8002a34:	e000      	b.n	8002a38 <uart_rx_callback+0x168>
		if(g_uart_rx_buffer[g_uart_rx_tail - 1] == '\r')
 8002a36:	bf00      	nop
}
 8002a38:	bf00      	nop
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	20025c5a 	.word	0x20025c5a
 8002a48:	20025c58 	.word	0x20025c58
 8002a4c:	40011400 	.word	0x40011400
 8002a50:	20025e30 	.word	0x20025e30
 8002a54:	20025c5c 	.word	0x20025c5c

08002a58 <serial_protocol>:


#include <stdlib.h>
//~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=~=
void serial_protocol(uint8_t* buff)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b088      	sub	sp, #32
 8002a5c:	af02      	add	r7, sp, #8
 8002a5e:	6078      	str	r0, [r7, #4]
	char *token;
	char temp_buff[5] = {0};
 8002a60:	2300      	movs	r3, #0
 8002a62:	60bb      	str	r3, [r7, #8]
 8002a64:	2300      	movs	r3, #0
 8002a66:	733b      	strb	r3, [r7, #12]
	unsigned short address, value = 0xFF;
 8002a68:	23ff      	movs	r3, #255	; 0xff
 8002a6a:	82fb      	strh	r3, [r7, #22]

	token = strtok(buff, ",");
 8002a6c:	496e      	ldr	r1, [pc, #440]	; (8002c28 <serial_protocol+0x1d0>)
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f006 ff74 	bl	800995c <strtok>
 8002a74:	6138      	str	r0, [r7, #16]

	if (strncmp(buff, "OVW", 3) == 0)
 8002a76:	2203      	movs	r2, #3
 8002a78:	496c      	ldr	r1, [pc, #432]	; (8002c2c <serial_protocol+0x1d4>)
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f006 ff48 	bl	8009910 <strncmp>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d164      	bne.n	8002b50 <serial_protocol+0xf8>
	{
		token = strtok(NULL, ",");
 8002a86:	4968      	ldr	r1, [pc, #416]	; (8002c28 <serial_protocol+0x1d0>)
 8002a88:	2000      	movs	r0, #0
 8002a8a:	f006 ff67 	bl	800995c <strtok>
 8002a8e:	6138      	str	r0, [r7, #16]
		strncpy(temp_buff, token, 2);
 8002a90:	f107 0308 	add.w	r3, r7, #8
 8002a94:	2202      	movs	r2, #2
 8002a96:	6939      	ldr	r1, [r7, #16]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f006 ff4b 	bl	8009934 <strncpy>
		address = strtoll(temp_buff, NULL, 16);
 8002a9e:	f107 0308 	add.w	r3, r7, #8
 8002aa2:	2210      	movs	r2, #16
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f007 f84a 	bl	8009b40 <strtoll>
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	81fb      	strh	r3, [r7, #14]

		token = strtok(NULL, ",");
 8002ab4:	495c      	ldr	r1, [pc, #368]	; (8002c28 <serial_protocol+0x1d0>)
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	f006 ff50 	bl	800995c <strtok>
 8002abc:	6138      	str	r0, [r7, #16]
		strncpy(temp_buff, token, 2);
 8002abe:	f107 0308 	add.w	r3, r7, #8
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	6939      	ldr	r1, [r7, #16]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f006 ff34 	bl	8009934 <strncpy>
		value = strtoll(temp_buff, NULL, 16);
 8002acc:	f107 0308 	add.w	r3, r7, #8
 8002ad0:	2210      	movs	r2, #16
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f007 f833 	bl	8009b40 <strtoll>
 8002ada:	4602      	mov	r2, r0
 8002adc:	460b      	mov	r3, r1
 8002ade:	4613      	mov	r3, r2
 8002ae0:	82fb      	strh	r3, [r7, #22]

		ov7670_write_register(address, value);
 8002ae2:	89fb      	ldrh	r3, [r7, #14]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	8afa      	ldrh	r2, [r7, #22]
 8002ae8:	b2d2      	uxtb	r2, r2
 8002aea:	4611      	mov	r1, r2
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fe ff43 	bl	8001978 <ov7670_write_register>
		sprintf(temp_buff, "%02X\0", address);
 8002af2:	89fa      	ldrh	r2, [r7, #14]
 8002af4:	f107 0308 	add.w	r3, r7, #8
 8002af8:	494d      	ldr	r1, [pc, #308]	; (8002c30 <serial_protocol+0x1d8>)
 8002afa:	4618      	mov	r0, r3
 8002afc:	f006 fee0 	bl	80098c0 <siprintf>
		LCD_PrintStr(20, 400, 0, 0x841FU, temp_buff, 5);
 8002b00:	2305      	movs	r3, #5
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	f107 0308 	add.w	r3, r7, #8
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	f248 431f 	movw	r3, #33823	; 0x841f
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002b14:	2014      	movs	r0, #20
 8002b16:	f7fe f96b 	bl	8000df0 <LCD_PrintStr>
		sprintf(temp_buff, "%02X\0", ov7670_read_register(address));
 8002b1a:	89fb      	ldrh	r3, [r7, #14]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fe ff3c 	bl	800199c <ov7670_read_register>
 8002b24:	4603      	mov	r3, r0
 8002b26:	461a      	mov	r2, r3
 8002b28:	f107 0308 	add.w	r3, r7, #8
 8002b2c:	4940      	ldr	r1, [pc, #256]	; (8002c30 <serial_protocol+0x1d8>)
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f006 fec6 	bl	80098c0 <siprintf>
		LCD_PrintStr(20, 440, 0, 0x841FU, temp_buff, 5);
 8002b34:	2305      	movs	r3, #5
 8002b36:	9301      	str	r3, [sp, #4]
 8002b38:	f107 0308 	add.w	r3, r7, #8
 8002b3c:	9300      	str	r3, [sp, #0]
 8002b3e:	f248 431f 	movw	r3, #33823	; 0x841f
 8002b42:	2200      	movs	r2, #0
 8002b44:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 8002b48:	2014      	movs	r0, #20
 8002b4a:	f7fe f951 	bl	8000df0 <LCD_PrintStr>
	{
		token = strtok(NULL, ",");
		if (strncmp(token, "touch", 5) == 00)
			HAL_EXTI_GenerateSWI(&hexti_touch_YU);
	}
}
 8002b4e:	e066      	b.n	8002c1e <serial_protocol+0x1c6>
	else if (strncmp(buff, "OVR", 3) == 0)
 8002b50:	2203      	movs	r2, #3
 8002b52:	4938      	ldr	r1, [pc, #224]	; (8002c34 <serial_protocol+0x1dc>)
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f006 fedb 	bl	8009910 <strncmp>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d146      	bne.n	8002bee <serial_protocol+0x196>
		token = strtok(NULL, ",");
 8002b60:	4931      	ldr	r1, [pc, #196]	; (8002c28 <serial_protocol+0x1d0>)
 8002b62:	2000      	movs	r0, #0
 8002b64:	f006 fefa 	bl	800995c <strtok>
 8002b68:	6138      	str	r0, [r7, #16]
		strncpy(temp_buff, token, 2);
 8002b6a:	f107 0308 	add.w	r3, r7, #8
 8002b6e:	2202      	movs	r2, #2
 8002b70:	6939      	ldr	r1, [r7, #16]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f006 fede 	bl	8009934 <strncpy>
		address = strtoll(temp_buff, NULL, 16);
 8002b78:	f107 0308 	add.w	r3, r7, #8
 8002b7c:	2210      	movs	r2, #16
 8002b7e:	2100      	movs	r1, #0
 8002b80:	4618      	mov	r0, r3
 8002b82:	f006 ffdd 	bl	8009b40 <strtoll>
 8002b86:	4602      	mov	r2, r0
 8002b88:	460b      	mov	r3, r1
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	81fb      	strh	r3, [r7, #14]
		value = ov7670_read_register(address);
 8002b8e:	89fb      	ldrh	r3, [r7, #14]
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7fe ff02 	bl	800199c <ov7670_read_register>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	82fb      	strh	r3, [r7, #22]
		sprintf(temp_buff, "%02X\0", address);
 8002b9c:	89fa      	ldrh	r2, [r7, #14]
 8002b9e:	f107 0308 	add.w	r3, r7, #8
 8002ba2:	4923      	ldr	r1, [pc, #140]	; (8002c30 <serial_protocol+0x1d8>)
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f006 fe8b 	bl	80098c0 <siprintf>
		LCD_PrintStr(20, 400, 0, 0x841FU, temp_buff, 5);
 8002baa:	2305      	movs	r3, #5
 8002bac:	9301      	str	r3, [sp, #4]
 8002bae:	f107 0308 	add.w	r3, r7, #8
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	f248 431f 	movw	r3, #33823	; 0x841f
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002bbe:	2014      	movs	r0, #20
 8002bc0:	f7fe f916 	bl	8000df0 <LCD_PrintStr>
		sprintf(temp_buff, "%02X\0", value);
 8002bc4:	8afa      	ldrh	r2, [r7, #22]
 8002bc6:	f107 0308 	add.w	r3, r7, #8
 8002bca:	4919      	ldr	r1, [pc, #100]	; (8002c30 <serial_protocol+0x1d8>)
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f006 fe77 	bl	80098c0 <siprintf>
		LCD_PrintStr(20, 440, 0, 0x841FU, temp_buff, 5);
 8002bd2:	2305      	movs	r3, #5
 8002bd4:	9301      	str	r3, [sp, #4]
 8002bd6:	f107 0308 	add.w	r3, r7, #8
 8002bda:	9300      	str	r3, [sp, #0]
 8002bdc:	f248 431f 	movw	r3, #33823	; 0x841f
 8002be0:	2200      	movs	r2, #0
 8002be2:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 8002be6:	2014      	movs	r0, #20
 8002be8:	f7fe f902 	bl	8000df0 <LCD_PrintStr>
}
 8002bec:	e017      	b.n	8002c1e <serial_protocol+0x1c6>
	else if (strncmp(buff, "SWI", 3) == 0)
 8002bee:	2203      	movs	r2, #3
 8002bf0:	4911      	ldr	r1, [pc, #68]	; (8002c38 <serial_protocol+0x1e0>)
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f006 fe8c 	bl	8009910 <strncmp>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d10f      	bne.n	8002c1e <serial_protocol+0x1c6>
		token = strtok(NULL, ",");
 8002bfe:	490a      	ldr	r1, [pc, #40]	; (8002c28 <serial_protocol+0x1d0>)
 8002c00:	2000      	movs	r0, #0
 8002c02:	f006 feab 	bl	800995c <strtok>
 8002c06:	6138      	str	r0, [r7, #16]
		if (strncmp(token, "touch", 5) == 00)
 8002c08:	2205      	movs	r2, #5
 8002c0a:	490c      	ldr	r1, [pc, #48]	; (8002c3c <serial_protocol+0x1e4>)
 8002c0c:	6938      	ldr	r0, [r7, #16]
 8002c0e:	f006 fe7f 	bl	8009910 <strncmp>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d102      	bne.n	8002c1e <serial_protocol+0x1c6>
			HAL_EXTI_GenerateSWI(&hexti_touch_YU);
 8002c18:	4809      	ldr	r0, [pc, #36]	; (8002c40 <serial_protocol+0x1e8>)
 8002c1a:	f001 fa07 	bl	800402c <HAL_EXTI_GenerateSWI>
}
 8002c1e:	bf00      	nop
 8002c20:	3718      	adds	r7, #24
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	0800a5c0 	.word	0x0800a5c0
 8002c2c:	0800a5c4 	.word	0x0800a5c4
 8002c30:	0800a5c8 	.word	0x0800a5c8
 8002c34:	0800a5d0 	.word	0x0800a5d0
 8002c38:	0800a5d4 	.word	0x0800a5d4
 8002c3c:	0800a5d8 	.word	0x0800a5d8
 8002c40:	20000008 	.word	0x20000008

08002c44 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002c48:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <MX_USART6_UART_Init+0x4c>)
 8002c4a:	4a12      	ldr	r2, [pc, #72]	; (8002c94 <MX_USART6_UART_Init+0x50>)
 8002c4c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <MX_USART6_UART_Init+0x4c>)
 8002c50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c54:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002c56:	4b0e      	ldr	r3, [pc, #56]	; (8002c90 <MX_USART6_UART_Init+0x4c>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002c5c:	4b0c      	ldr	r3, [pc, #48]	; (8002c90 <MX_USART6_UART_Init+0x4c>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002c62:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <MX_USART6_UART_Init+0x4c>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002c68:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <MX_USART6_UART_Init+0x4c>)
 8002c6a:	220c      	movs	r2, #12
 8002c6c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c6e:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <MX_USART6_UART_Init+0x4c>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c74:	4b06      	ldr	r3, [pc, #24]	; (8002c90 <MX_USART6_UART_Init+0x4c>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002c7a:	4805      	ldr	r0, [pc, #20]	; (8002c90 <MX_USART6_UART_Init+0x4c>)
 8002c7c:	f005 f996 	bl	8007fac <HAL_UART_Init>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002c86:	f7fe fd97 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	20025f30 	.word	0x20025f30
 8002c94:	40011400 	.word	0x40011400

08002c98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08a      	sub	sp, #40	; 0x28
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca0:	f107 0314 	add.w	r3, r7, #20
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	605a      	str	r2, [r3, #4]
 8002caa:	609a      	str	r2, [r3, #8]
 8002cac:	60da      	str	r2, [r3, #12]
 8002cae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a1e      	ldr	r2, [pc, #120]	; (8002d30 <HAL_UART_MspInit+0x98>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d136      	bne.n	8002d28 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	613b      	str	r3, [r7, #16]
 8002cbe:	4b1d      	ldr	r3, [pc, #116]	; (8002d34 <HAL_UART_MspInit+0x9c>)
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc2:	4a1c      	ldr	r2, [pc, #112]	; (8002d34 <HAL_UART_MspInit+0x9c>)
 8002cc4:	f043 0320 	orr.w	r3, r3, #32
 8002cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8002cca:	4b1a      	ldr	r3, [pc, #104]	; (8002d34 <HAL_UART_MspInit+0x9c>)
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cce:	f003 0320 	and.w	r3, r3, #32
 8002cd2:	613b      	str	r3, [r7, #16]
 8002cd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	60fb      	str	r3, [r7, #12]
 8002cda:	4b16      	ldr	r3, [pc, #88]	; (8002d34 <HAL_UART_MspInit+0x9c>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	4a15      	ldr	r2, [pc, #84]	; (8002d34 <HAL_UART_MspInit+0x9c>)
 8002ce0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ce6:	4b13      	ldr	r3, [pc, #76]	; (8002d34 <HAL_UART_MspInit+0x9c>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PG9     ------> USART6_RX
    PG14     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8002cf2:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8002cf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d00:	2303      	movs	r3, #3
 8002d02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002d04:	2308      	movs	r3, #8
 8002d06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002d08:	f107 0314 	add.w	r3, r7, #20
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	480a      	ldr	r0, [pc, #40]	; (8002d38 <HAL_UART_MspInit+0xa0>)
 8002d10:	f001 f9a4 	bl	800405c <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002d14:	2200      	movs	r2, #0
 8002d16:	2100      	movs	r1, #0
 8002d18:	2047      	movs	r0, #71	; 0x47
 8002d1a:	f000 fdaa 	bl	8003872 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002d1e:	2047      	movs	r0, #71	; 0x47
 8002d20:	f000 fdc3 	bl	80038aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */
    uart_init();
 8002d24:	f7ff fbee 	bl	8002504 <uart_init>
  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002d28:	bf00      	nop
 8002d2a:	3728      	adds	r7, #40	; 0x28
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40011400 	.word	0x40011400
 8002d34:	40023800 	.word	0x40023800
 8002d38:	40021800 	.word	0x40021800

08002d3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002d3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d74 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d40:	480d      	ldr	r0, [pc, #52]	; (8002d78 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d42:	490e      	ldr	r1, [pc, #56]	; (8002d7c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d44:	4a0e      	ldr	r2, [pc, #56]	; (8002d80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d48:	e002      	b.n	8002d50 <LoopCopyDataInit>

08002d4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d4e:	3304      	adds	r3, #4

08002d50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d54:	d3f9      	bcc.n	8002d4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d56:	4a0b      	ldr	r2, [pc, #44]	; (8002d84 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d58:	4c0b      	ldr	r4, [pc, #44]	; (8002d88 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d5c:	e001      	b.n	8002d62 <LoopFillZerobss>

08002d5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d60:	3204      	adds	r2, #4

08002d62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d64:	d3fb      	bcc.n	8002d5e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d66:	f7ff f8bb 	bl	8001ee0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d6a:	f005 ffd7 	bl	8008d1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d6e:	f7fe fc6b 	bl	8001648 <main>
  bx  lr    
 8002d72:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002d74:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002d78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d7c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8002d80:	0801c1dc 	.word	0x0801c1dc
  ldr r2, =_sbss
 8002d84:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8002d88:	20025f88 	.word	0x20025f88

08002d8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d8c:	e7fe      	b.n	8002d8c <ADC_IRQHandler>
	...

08002d90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d94:	4b0e      	ldr	r3, [pc, #56]	; (8002dd0 <HAL_Init+0x40>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a0d      	ldr	r2, [pc, #52]	; (8002dd0 <HAL_Init+0x40>)
 8002d9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002da0:	4b0b      	ldr	r3, [pc, #44]	; (8002dd0 <HAL_Init+0x40>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a0a      	ldr	r2, [pc, #40]	; (8002dd0 <HAL_Init+0x40>)
 8002da6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002daa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dac:	4b08      	ldr	r3, [pc, #32]	; (8002dd0 <HAL_Init+0x40>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a07      	ldr	r2, [pc, #28]	; (8002dd0 <HAL_Init+0x40>)
 8002db2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002db6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002db8:	2003      	movs	r0, #3
 8002dba:	f000 fd4f 	bl	800385c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dbe:	2000      	movs	r0, #0
 8002dc0:	f000 f808 	bl	8002dd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dc4:	f7fe ff20 	bl	8001c08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40023c00 	.word	0x40023c00

08002dd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ddc:	4b12      	ldr	r3, [pc, #72]	; (8002e28 <HAL_InitTick+0x54>)
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	4b12      	ldr	r3, [pc, #72]	; (8002e2c <HAL_InitTick+0x58>)
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	4619      	mov	r1, r3
 8002de6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dea:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df2:	4618      	mov	r0, r3
 8002df4:	f000 fd75 	bl	80038e2 <HAL_SYSTICK_Config>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e00e      	b.n	8002e20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b0f      	cmp	r3, #15
 8002e06:	d80a      	bhi.n	8002e1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e08:	2200      	movs	r2, #0
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e10:	f000 fd2f 	bl	8003872 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e14:	4a06      	ldr	r2, [pc, #24]	; (8002e30 <HAL_InitTick+0x5c>)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	e000      	b.n	8002e20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	20000004 	.word	0x20000004
 8002e2c:	20000024 	.word	0x20000024
 8002e30:	20000020 	.word	0x20000020

08002e34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e38:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <HAL_IncTick+0x20>)
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	4b06      	ldr	r3, [pc, #24]	; (8002e58 <HAL_IncTick+0x24>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4413      	add	r3, r2
 8002e44:	4a04      	ldr	r2, [pc, #16]	; (8002e58 <HAL_IncTick+0x24>)
 8002e46:	6013      	str	r3, [r2, #0]
}
 8002e48:	bf00      	nop
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	20000024 	.word	0x20000024
 8002e58:	20025f74 	.word	0x20025f74

08002e5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e60:	4b03      	ldr	r3, [pc, #12]	; (8002e70 <HAL_GetTick+0x14>)
 8002e62:	681b      	ldr	r3, [r3, #0]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	20025f74 	.word	0x20025f74

08002e74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e7c:	f7ff ffee 	bl	8002e5c <HAL_GetTick>
 8002e80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e8c:	d005      	beq.n	8002e9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e8e:	4b0a      	ldr	r3, [pc, #40]	; (8002eb8 <HAL_Delay+0x44>)
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	461a      	mov	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4413      	add	r3, r2
 8002e98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e9a:	bf00      	nop
 8002e9c:	f7ff ffde 	bl	8002e5c <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d8f7      	bhi.n	8002e9c <HAL_Delay+0x28>
  {
  }
}
 8002eac:	bf00      	nop
 8002eae:	bf00      	nop
 8002eb0:	3710      	adds	r7, #16
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000024 	.word	0x20000024

08002ebc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e033      	b.n	8002f3a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d109      	bne.n	8002eee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7fd fbb6 	bl	800064c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef2:	f003 0310 	and.w	r3, r3, #16
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d118      	bne.n	8002f2c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f02:	f023 0302 	bic.w	r3, r3, #2
 8002f06:	f043 0202 	orr.w	r2, r3, #2
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f000 fa96 	bl	8003440 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	f023 0303 	bic.w	r3, r3, #3
 8002f22:	f043 0201 	orr.w	r2, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	641a      	str	r2, [r3, #64]	; 0x40
 8002f2a:	e001      	b.n	8002f30 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
	...

08002f44 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d101      	bne.n	8002f5e <HAL_ADC_Start+0x1a>
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	e097      	b.n	800308e <HAL_ADC_Start+0x14a>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d018      	beq.n	8002fa6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689a      	ldr	r2, [r3, #8]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f042 0201 	orr.w	r2, r2, #1
 8002f82:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f84:	4b45      	ldr	r3, [pc, #276]	; (800309c <HAL_ADC_Start+0x158>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a45      	ldr	r2, [pc, #276]	; (80030a0 <HAL_ADC_Start+0x15c>)
 8002f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8e:	0c9a      	lsrs	r2, r3, #18
 8002f90:	4613      	mov	r3, r2
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	4413      	add	r3, r2
 8002f96:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002f98:	e002      	b.n	8002fa0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1f9      	bne.n	8002f9a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d15f      	bne.n	8003074 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002fbc:	f023 0301 	bic.w	r3, r3, #1
 8002fc0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d007      	beq.n	8002fe6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fde:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ff2:	d106      	bne.n	8003002 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff8:	f023 0206 	bic.w	r2, r3, #6
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	645a      	str	r2, [r3, #68]	; 0x44
 8003000:	e002      	b.n	8003008 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003010:	4b24      	ldr	r3, [pc, #144]	; (80030a4 <HAL_ADC_Start+0x160>)
 8003012:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800301c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f003 031f 	and.w	r3, r3, #31
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10f      	bne.n	800304a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d129      	bne.n	800308c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689a      	ldr	r2, [r3, #8]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003046:	609a      	str	r2, [r3, #8]
 8003048:	e020      	b.n	800308c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a16      	ldr	r2, [pc, #88]	; (80030a8 <HAL_ADC_Start+0x164>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d11b      	bne.n	800308c <HAL_ADC_Start+0x148>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d114      	bne.n	800308c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003070:	609a      	str	r2, [r3, #8]
 8003072:	e00b      	b.n	800308c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003078:	f043 0210 	orr.w	r2, r3, #16
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003084:	f043 0201 	orr.w	r2, r3, #1
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3714      	adds	r7, #20
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	20000004 	.word	0x20000004
 80030a0:	431bde83 	.word	0x431bde83
 80030a4:	40012300 	.word	0x40012300
 80030a8:	40012000 	.word	0x40012000

080030ac <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80030b6:	2300      	movs	r3, #0
 80030b8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030c8:	d113      	bne.n	80030f2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80030d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030d8:	d10b      	bne.n	80030f2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	f043 0220 	orr.w	r2, r3, #32
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e063      	b.n	80031ba <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80030f2:	f7ff feb3 	bl	8002e5c <HAL_GetTick>
 80030f6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80030f8:	e021      	b.n	800313e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003100:	d01d      	beq.n	800313e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d007      	beq.n	8003118 <HAL_ADC_PollForConversion+0x6c>
 8003108:	f7ff fea8 	bl	8002e5c <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	683a      	ldr	r2, [r7, #0]
 8003114:	429a      	cmp	r2, r3
 8003116:	d212      	bcs.n	800313e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b02      	cmp	r3, #2
 8003124:	d00b      	beq.n	800313e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	f043 0204 	orr.w	r2, r3, #4
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e03d      	b.n	80031ba <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0302 	and.w	r3, r3, #2
 8003148:	2b02      	cmp	r3, #2
 800314a:	d1d6      	bne.n	80030fa <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f06f 0212 	mvn.w	r2, #18
 8003154:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d123      	bne.n	80031b8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003174:	2b00      	cmp	r3, #0
 8003176:	d11f      	bne.n	80031b8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003182:	2b00      	cmp	r3, #0
 8003184:	d006      	beq.n	8003194 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003190:	2b00      	cmp	r3, #0
 8003192:	d111      	bne.n	80031b8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003198:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d105      	bne.n	80031b8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b0:	f043 0201 	orr.w	r2, r3, #1
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80031c2:	b480      	push	{r7}
 80031c4:	b083      	sub	sp, #12
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80031dc:	b480      	push	{r7}
 80031de:	b085      	sub	sp, #20
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d101      	bne.n	80031f8 <HAL_ADC_ConfigChannel+0x1c>
 80031f4:	2302      	movs	r3, #2
 80031f6:	e113      	b.n	8003420 <HAL_ADC_ConfigChannel+0x244>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b09      	cmp	r3, #9
 8003206:	d925      	bls.n	8003254 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68d9      	ldr	r1, [r3, #12]
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	b29b      	uxth	r3, r3
 8003214:	461a      	mov	r2, r3
 8003216:	4613      	mov	r3, r2
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	4413      	add	r3, r2
 800321c:	3b1e      	subs	r3, #30
 800321e:	2207      	movs	r2, #7
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	43da      	mvns	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	400a      	ands	r2, r1
 800322c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68d9      	ldr	r1, [r3, #12]
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	689a      	ldr	r2, [r3, #8]
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	b29b      	uxth	r3, r3
 800323e:	4618      	mov	r0, r3
 8003240:	4603      	mov	r3, r0
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	4403      	add	r3, r0
 8003246:	3b1e      	subs	r3, #30
 8003248:	409a      	lsls	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	430a      	orrs	r2, r1
 8003250:	60da      	str	r2, [r3, #12]
 8003252:	e022      	b.n	800329a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6919      	ldr	r1, [r3, #16]
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	b29b      	uxth	r3, r3
 8003260:	461a      	mov	r2, r3
 8003262:	4613      	mov	r3, r2
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	4413      	add	r3, r2
 8003268:	2207      	movs	r2, #7
 800326a:	fa02 f303 	lsl.w	r3, r2, r3
 800326e:	43da      	mvns	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	400a      	ands	r2, r1
 8003276:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6919      	ldr	r1, [r3, #16]
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	689a      	ldr	r2, [r3, #8]
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	b29b      	uxth	r3, r3
 8003288:	4618      	mov	r0, r3
 800328a:	4603      	mov	r3, r0
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	4403      	add	r3, r0
 8003290:	409a      	lsls	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	430a      	orrs	r2, r1
 8003298:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	2b06      	cmp	r3, #6
 80032a0:	d824      	bhi.n	80032ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685a      	ldr	r2, [r3, #4]
 80032ac:	4613      	mov	r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4413      	add	r3, r2
 80032b2:	3b05      	subs	r3, #5
 80032b4:	221f      	movs	r2, #31
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43da      	mvns	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	400a      	ands	r2, r1
 80032c2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	4618      	mov	r0, r3
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685a      	ldr	r2, [r3, #4]
 80032d6:	4613      	mov	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	4413      	add	r3, r2
 80032dc:	3b05      	subs	r3, #5
 80032de:	fa00 f203 	lsl.w	r2, r0, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	430a      	orrs	r2, r1
 80032e8:	635a      	str	r2, [r3, #52]	; 0x34
 80032ea:	e04c      	b.n	8003386 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	2b0c      	cmp	r3, #12
 80032f2:	d824      	bhi.n	800333e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	4613      	mov	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4413      	add	r3, r2
 8003304:	3b23      	subs	r3, #35	; 0x23
 8003306:	221f      	movs	r2, #31
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43da      	mvns	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	400a      	ands	r2, r1
 8003314:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	b29b      	uxth	r3, r3
 8003322:	4618      	mov	r0, r3
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4413      	add	r3, r2
 800332e:	3b23      	subs	r3, #35	; 0x23
 8003330:	fa00 f203 	lsl.w	r2, r0, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	430a      	orrs	r2, r1
 800333a:	631a      	str	r2, [r3, #48]	; 0x30
 800333c:	e023      	b.n	8003386 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	4613      	mov	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	3b41      	subs	r3, #65	; 0x41
 8003350:	221f      	movs	r2, #31
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	43da      	mvns	r2, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	400a      	ands	r2, r1
 800335e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	b29b      	uxth	r3, r3
 800336c:	4618      	mov	r0, r3
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	4613      	mov	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4413      	add	r3, r2
 8003378:	3b41      	subs	r3, #65	; 0x41
 800337a:	fa00 f203 	lsl.w	r2, r0, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	430a      	orrs	r2, r1
 8003384:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003386:	4b29      	ldr	r3, [pc, #164]	; (800342c <HAL_ADC_ConfigChannel+0x250>)
 8003388:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a28      	ldr	r2, [pc, #160]	; (8003430 <HAL_ADC_ConfigChannel+0x254>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d10f      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x1d8>
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2b12      	cmp	r3, #18
 800339a:	d10b      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a1d      	ldr	r2, [pc, #116]	; (8003430 <HAL_ADC_ConfigChannel+0x254>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d12b      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x23a>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a1c      	ldr	r2, [pc, #112]	; (8003434 <HAL_ADC_ConfigChannel+0x258>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d003      	beq.n	80033d0 <HAL_ADC_ConfigChannel+0x1f4>
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2b11      	cmp	r3, #17
 80033ce:	d122      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a11      	ldr	r2, [pc, #68]	; (8003434 <HAL_ADC_ConfigChannel+0x258>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d111      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80033f2:	4b11      	ldr	r3, [pc, #68]	; (8003438 <HAL_ADC_ConfigChannel+0x25c>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a11      	ldr	r2, [pc, #68]	; (800343c <HAL_ADC_ConfigChannel+0x260>)
 80033f8:	fba2 2303 	umull	r2, r3, r2, r3
 80033fc:	0c9a      	lsrs	r2, r3, #18
 80033fe:	4613      	mov	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	4413      	add	r3, r2
 8003404:	005b      	lsls	r3, r3, #1
 8003406:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003408:	e002      	b.n	8003410 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	3b01      	subs	r3, #1
 800340e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1f9      	bne.n	800340a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3714      	adds	r7, #20
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	40012300 	.word	0x40012300
 8003430:	40012000 	.word	0x40012000
 8003434:	10000012 	.word	0x10000012
 8003438:	20000004 	.word	0x20000004
 800343c:	431bde83 	.word	0x431bde83

08003440 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003440:	b480      	push	{r7}
 8003442:	b085      	sub	sp, #20
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003448:	4b79      	ldr	r3, [pc, #484]	; (8003630 <ADC_Init+0x1f0>)
 800344a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	685a      	ldr	r2, [r3, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	431a      	orrs	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003474:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6859      	ldr	r1, [r3, #4]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	021a      	lsls	r2, r3, #8
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	430a      	orrs	r2, r1
 8003488:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003498:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	6859      	ldr	r1, [r3, #4]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689a      	ldr	r2, [r3, #8]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689a      	ldr	r2, [r3, #8]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	6899      	ldr	r1, [r3, #8]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68da      	ldr	r2, [r3, #12]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d2:	4a58      	ldr	r2, [pc, #352]	; (8003634 <ADC_Init+0x1f4>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d022      	beq.n	800351e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689a      	ldr	r2, [r3, #8]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6899      	ldr	r1, [r3, #8]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689a      	ldr	r2, [r3, #8]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003508:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6899      	ldr	r1, [r3, #8]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	430a      	orrs	r2, r1
 800351a:	609a      	str	r2, [r3, #8]
 800351c:	e00f      	b.n	800353e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800352c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800353c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0202 	bic.w	r2, r2, #2
 800354c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6899      	ldr	r1, [r3, #8]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	7e1b      	ldrb	r3, [r3, #24]
 8003558:	005a      	lsls	r2, r3, #1
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d01b      	beq.n	80035a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	685a      	ldr	r2, [r3, #4]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800357a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800358a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6859      	ldr	r1, [r3, #4]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003596:	3b01      	subs	r3, #1
 8003598:	035a      	lsls	r2, r3, #13
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	605a      	str	r2, [r3, #4]
 80035a2:	e007      	b.n	80035b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	685a      	ldr	r2, [r3, #4]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80035c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	3b01      	subs	r3, #1
 80035d0:	051a      	lsls	r2, r3, #20
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	430a      	orrs	r2, r1
 80035d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80035e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6899      	ldr	r1, [r3, #8]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035f6:	025a      	lsls	r2, r3, #9
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	430a      	orrs	r2, r1
 80035fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	689a      	ldr	r2, [r3, #8]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800360e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6899      	ldr	r1, [r3, #8]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	695b      	ldr	r3, [r3, #20]
 800361a:	029a      	lsls	r2, r3, #10
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	609a      	str	r2, [r3, #8]
}
 8003624:	bf00      	nop
 8003626:	3714      	adds	r7, #20
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr
 8003630:	40012300 	.word	0x40012300
 8003634:	0f000001 	.word	0x0f000001

08003638 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f003 0307 	and.w	r3, r3, #7
 8003646:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003648:	4b0c      	ldr	r3, [pc, #48]	; (800367c <__NVIC_SetPriorityGrouping+0x44>)
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800364e:	68ba      	ldr	r2, [r7, #8]
 8003650:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003654:	4013      	ands	r3, r2
 8003656:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003660:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003664:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003668:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800366a:	4a04      	ldr	r2, [pc, #16]	; (800367c <__NVIC_SetPriorityGrouping+0x44>)
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	60d3      	str	r3, [r2, #12]
}
 8003670:	bf00      	nop
 8003672:	3714      	adds	r7, #20
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	e000ed00 	.word	0xe000ed00

08003680 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003684:	4b04      	ldr	r3, [pc, #16]	; (8003698 <__NVIC_GetPriorityGrouping+0x18>)
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	0a1b      	lsrs	r3, r3, #8
 800368a:	f003 0307 	and.w	r3, r3, #7
}
 800368e:	4618      	mov	r0, r3
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	e000ed00 	.word	0xe000ed00

0800369c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	db0b      	blt.n	80036c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	f003 021f 	and.w	r2, r3, #31
 80036b4:	4907      	ldr	r1, [pc, #28]	; (80036d4 <__NVIC_EnableIRQ+0x38>)
 80036b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ba:	095b      	lsrs	r3, r3, #5
 80036bc:	2001      	movs	r0, #1
 80036be:	fa00 f202 	lsl.w	r2, r0, r2
 80036c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036c6:	bf00      	nop
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	e000e100 	.word	0xe000e100

080036d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	4603      	mov	r3, r0
 80036e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	db12      	blt.n	8003710 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036ea:	79fb      	ldrb	r3, [r7, #7]
 80036ec:	f003 021f 	and.w	r2, r3, #31
 80036f0:	490a      	ldr	r1, [pc, #40]	; (800371c <__NVIC_DisableIRQ+0x44>)
 80036f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f6:	095b      	lsrs	r3, r3, #5
 80036f8:	2001      	movs	r0, #1
 80036fa:	fa00 f202 	lsl.w	r2, r0, r2
 80036fe:	3320      	adds	r3, #32
 8003700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003704:	f3bf 8f4f 	dsb	sy
}
 8003708:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800370a:	f3bf 8f6f 	isb	sy
}
 800370e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003710:	bf00      	nop
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr
 800371c:	e000e100 	.word	0xe000e100

08003720 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	4603      	mov	r3, r0
 8003728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800372a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800372e:	2b00      	cmp	r3, #0
 8003730:	db0c      	blt.n	800374c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003732:	79fb      	ldrb	r3, [r7, #7]
 8003734:	f003 021f 	and.w	r2, r3, #31
 8003738:	4907      	ldr	r1, [pc, #28]	; (8003758 <__NVIC_ClearPendingIRQ+0x38>)
 800373a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800373e:	095b      	lsrs	r3, r3, #5
 8003740:	2001      	movs	r0, #1
 8003742:	fa00 f202 	lsl.w	r2, r0, r2
 8003746:	3360      	adds	r3, #96	; 0x60
 8003748:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr
 8003758:	e000e100 	.word	0xe000e100

0800375c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	4603      	mov	r3, r0
 8003764:	6039      	str	r1, [r7, #0]
 8003766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800376c:	2b00      	cmp	r3, #0
 800376e:	db0a      	blt.n	8003786 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	b2da      	uxtb	r2, r3
 8003774:	490c      	ldr	r1, [pc, #48]	; (80037a8 <__NVIC_SetPriority+0x4c>)
 8003776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377a:	0112      	lsls	r2, r2, #4
 800377c:	b2d2      	uxtb	r2, r2
 800377e:	440b      	add	r3, r1
 8003780:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003784:	e00a      	b.n	800379c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	b2da      	uxtb	r2, r3
 800378a:	4908      	ldr	r1, [pc, #32]	; (80037ac <__NVIC_SetPriority+0x50>)
 800378c:	79fb      	ldrb	r3, [r7, #7]
 800378e:	f003 030f 	and.w	r3, r3, #15
 8003792:	3b04      	subs	r3, #4
 8003794:	0112      	lsls	r2, r2, #4
 8003796:	b2d2      	uxtb	r2, r2
 8003798:	440b      	add	r3, r1
 800379a:	761a      	strb	r2, [r3, #24]
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	e000e100 	.word	0xe000e100
 80037ac:	e000ed00 	.word	0xe000ed00

080037b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b089      	sub	sp, #36	; 0x24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f1c3 0307 	rsb	r3, r3, #7
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	bf28      	it	cs
 80037ce:	2304      	movcs	r3, #4
 80037d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	3304      	adds	r3, #4
 80037d6:	2b06      	cmp	r3, #6
 80037d8:	d902      	bls.n	80037e0 <NVIC_EncodePriority+0x30>
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	3b03      	subs	r3, #3
 80037de:	e000      	b.n	80037e2 <NVIC_EncodePriority+0x32>
 80037e0:	2300      	movs	r3, #0
 80037e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	43da      	mvns	r2, r3
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	401a      	ands	r2, r3
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003802:	43d9      	mvns	r1, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003808:	4313      	orrs	r3, r2
         );
}
 800380a:	4618      	mov	r0, r3
 800380c:	3724      	adds	r7, #36	; 0x24
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
	...

08003818 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	3b01      	subs	r3, #1
 8003824:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003828:	d301      	bcc.n	800382e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800382a:	2301      	movs	r3, #1
 800382c:	e00f      	b.n	800384e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800382e:	4a0a      	ldr	r2, [pc, #40]	; (8003858 <SysTick_Config+0x40>)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	3b01      	subs	r3, #1
 8003834:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003836:	210f      	movs	r1, #15
 8003838:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800383c:	f7ff ff8e 	bl	800375c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003840:	4b05      	ldr	r3, [pc, #20]	; (8003858 <SysTick_Config+0x40>)
 8003842:	2200      	movs	r2, #0
 8003844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003846:	4b04      	ldr	r3, [pc, #16]	; (8003858 <SysTick_Config+0x40>)
 8003848:	2207      	movs	r2, #7
 800384a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3708      	adds	r7, #8
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	e000e010 	.word	0xe000e010

0800385c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f7ff fee7 	bl	8003638 <__NVIC_SetPriorityGrouping>
}
 800386a:	bf00      	nop
 800386c:	3708      	adds	r7, #8
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}

08003872 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003872:	b580      	push	{r7, lr}
 8003874:	b086      	sub	sp, #24
 8003876:	af00      	add	r7, sp, #0
 8003878:	4603      	mov	r3, r0
 800387a:	60b9      	str	r1, [r7, #8]
 800387c:	607a      	str	r2, [r7, #4]
 800387e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003880:	2300      	movs	r3, #0
 8003882:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003884:	f7ff fefc 	bl	8003680 <__NVIC_GetPriorityGrouping>
 8003888:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	68b9      	ldr	r1, [r7, #8]
 800388e:	6978      	ldr	r0, [r7, #20]
 8003890:	f7ff ff8e 	bl	80037b0 <NVIC_EncodePriority>
 8003894:	4602      	mov	r2, r0
 8003896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800389a:	4611      	mov	r1, r2
 800389c:	4618      	mov	r0, r3
 800389e:	f7ff ff5d 	bl	800375c <__NVIC_SetPriority>
}
 80038a2:	bf00      	nop
 80038a4:	3718      	adds	r7, #24
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b082      	sub	sp, #8
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	4603      	mov	r3, r0
 80038b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff feef 	bl	800369c <__NVIC_EnableIRQ>
}
 80038be:	bf00      	nop
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b082      	sub	sp, #8
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	4603      	mov	r3, r0
 80038ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80038d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7ff feff 	bl	80036d8 <__NVIC_DisableIRQ>
}
 80038da:	bf00      	nop
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b082      	sub	sp, #8
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7ff ff94 	bl	8003818 <SysTick_Config>
 80038f0:	4603      	mov	r3, r0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b082      	sub	sp, #8
 80038fe:	af00      	add	r7, sp, #0
 8003900:	4603      	mov	r3, r0
 8003902:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8003904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003908:	4618      	mov	r0, r3
 800390a:	f7ff ff09 	bl	8003720 <__NVIC_ClearPendingIRQ>
}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
	...

08003918 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b086      	sub	sp, #24
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003920:	2300      	movs	r3, #0
 8003922:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003924:	f7ff fa9a 	bl	8002e5c <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e099      	b.n	8003a68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f022 0201 	bic.w	r2, r2, #1
 8003952:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003954:	e00f      	b.n	8003976 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003956:	f7ff fa81 	bl	8002e5c <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	2b05      	cmp	r3, #5
 8003962:	d908      	bls.n	8003976 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2220      	movs	r2, #32
 8003968:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2203      	movs	r2, #3
 800396e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e078      	b.n	8003a68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0301 	and.w	r3, r3, #1
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1e8      	bne.n	8003956 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800398c:	697a      	ldr	r2, [r7, #20]
 800398e:	4b38      	ldr	r3, [pc, #224]	; (8003a70 <HAL_DMA_Init+0x158>)
 8003990:	4013      	ands	r3, r2
 8003992:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039c2:	697a      	ldr	r2, [r7, #20]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039cc:	2b04      	cmp	r3, #4
 80039ce:	d107      	bne.n	80039e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d8:	4313      	orrs	r3, r2
 80039da:	697a      	ldr	r2, [r7, #20]
 80039dc:	4313      	orrs	r3, r2
 80039de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	697a      	ldr	r2, [r7, #20]
 80039e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	f023 0307 	bic.w	r3, r3, #7
 80039f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fc:	697a      	ldr	r2, [r7, #20]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a06:	2b04      	cmp	r3, #4
 8003a08:	d117      	bne.n	8003a3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00e      	beq.n	8003a3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f000 f969 	bl	8003cf4 <DMA_CheckFifoParam>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d008      	beq.n	8003a3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2240      	movs	r2, #64	; 0x40
 8003a2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003a36:	2301      	movs	r3, #1
 8003a38:	e016      	b.n	8003a68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	697a      	ldr	r2, [r7, #20]
 8003a40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f920 	bl	8003c88 <DMA_CalcBaseAndBitshift>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a50:	223f      	movs	r2, #63	; 0x3f
 8003a52:	409a      	lsls	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2201      	movs	r2, #1
 8003a62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003a66:	2300      	movs	r3, #0
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3718      	adds	r7, #24
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	e010803f 	.word	0xe010803f

08003a74 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b086      	sub	sp, #24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
 8003a80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a82:	2300      	movs	r3, #0
 8003a84:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d101      	bne.n	8003a94 <HAL_DMA_Start+0x20>
 8003a90:	2302      	movs	r3, #2
 8003a92:	e026      	b.n	8003ae2 <HAL_DMA_Start+0x6e>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d115      	bne.n	8003ad4 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2202      	movs	r2, #2
 8003aac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	68b9      	ldr	r1, [r7, #8]
 8003abc:	68f8      	ldr	r0, [r7, #12]
 8003abe:	f000 f8b4 	bl	8003c2a <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f042 0201 	orr.w	r2, r2, #1
 8003ad0:	601a      	str	r2, [r3, #0]
 8003ad2:	e005      	b.n	8003ae0 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003adc:	2302      	movs	r3, #2
 8003ade:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8003ae0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3718      	adds	r7, #24
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b084      	sub	sp, #16
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003af8:	f7ff f9b0 	bl	8002e5c <HAL_GetTick>
 8003afc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d008      	beq.n	8003b1c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2280      	movs	r2, #128	; 0x80
 8003b0e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e052      	b.n	8003bc2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0216 	bic.w	r2, r2, #22
 8003b2a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	695a      	ldr	r2, [r3, #20]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b3a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d103      	bne.n	8003b4c <HAL_DMA_Abort+0x62>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d007      	beq.n	8003b5c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f022 0208 	bic.w	r2, r2, #8
 8003b5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0201 	bic.w	r2, r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b6c:	e013      	b.n	8003b96 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b6e:	f7ff f975 	bl	8002e5c <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b05      	cmp	r3, #5
 8003b7a:	d90c      	bls.n	8003b96 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2220      	movs	r2, #32
 8003b80:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2203      	movs	r2, #3
 8003b8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e015      	b.n	8003bc2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1e4      	bne.n	8003b6e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ba8:	223f      	movs	r2, #63	; 0x3f
 8003baa:	409a      	lsls	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b083      	sub	sp, #12
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d004      	beq.n	8003be8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2280      	movs	r2, #128	; 0x80
 8003be2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e00c      	b.n	8003c02 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2205      	movs	r2, #5
 8003bec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f022 0201 	bic.w	r2, r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b083      	sub	sp, #12
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c1c:	b2db      	uxtb	r3, r3
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr

08003c2a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b085      	sub	sp, #20
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	60f8      	str	r0, [r7, #12]
 8003c32:	60b9      	str	r1, [r7, #8]
 8003c34:	607a      	str	r2, [r7, #4]
 8003c36:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c46:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	683a      	ldr	r2, [r7, #0]
 8003c4e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	2b40      	cmp	r3, #64	; 0x40
 8003c56:	d108      	bne.n	8003c6a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68ba      	ldr	r2, [r7, #8]
 8003c66:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c68:	e007      	b.n	8003c7a <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	60da      	str	r2, [r3, #12]
}
 8003c7a:	bf00      	nop
 8003c7c:	3714      	adds	r7, #20
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
	...

08003c88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	3b10      	subs	r3, #16
 8003c98:	4a14      	ldr	r2, [pc, #80]	; (8003cec <DMA_CalcBaseAndBitshift+0x64>)
 8003c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9e:	091b      	lsrs	r3, r3, #4
 8003ca0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003ca2:	4a13      	ldr	r2, [pc, #76]	; (8003cf0 <DMA_CalcBaseAndBitshift+0x68>)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	461a      	mov	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2b03      	cmp	r3, #3
 8003cb4:	d909      	bls.n	8003cca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003cbe:	f023 0303 	bic.w	r3, r3, #3
 8003cc2:	1d1a      	adds	r2, r3, #4
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	659a      	str	r2, [r3, #88]	; 0x58
 8003cc8:	e007      	b.n	8003cda <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003cd2:	f023 0303 	bic.w	r3, r3, #3
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3714      	adds	r7, #20
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	aaaaaaab 	.word	0xaaaaaaab
 8003cf0:	0801bf78 	.word	0x0801bf78

08003cf4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d04:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d11f      	bne.n	8003d4e <DMA_CheckFifoParam+0x5a>
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	2b03      	cmp	r3, #3
 8003d12:	d856      	bhi.n	8003dc2 <DMA_CheckFifoParam+0xce>
 8003d14:	a201      	add	r2, pc, #4	; (adr r2, 8003d1c <DMA_CheckFifoParam+0x28>)
 8003d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d1a:	bf00      	nop
 8003d1c:	08003d2d 	.word	0x08003d2d
 8003d20:	08003d3f 	.word	0x08003d3f
 8003d24:	08003d2d 	.word	0x08003d2d
 8003d28:	08003dc3 	.word	0x08003dc3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d046      	beq.n	8003dc6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d3c:	e043      	b.n	8003dc6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d42:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d46:	d140      	bne.n	8003dca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d4c:	e03d      	b.n	8003dca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d56:	d121      	bne.n	8003d9c <DMA_CheckFifoParam+0xa8>
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	2b03      	cmp	r3, #3
 8003d5c:	d837      	bhi.n	8003dce <DMA_CheckFifoParam+0xda>
 8003d5e:	a201      	add	r2, pc, #4	; (adr r2, 8003d64 <DMA_CheckFifoParam+0x70>)
 8003d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d64:	08003d75 	.word	0x08003d75
 8003d68:	08003d7b 	.word	0x08003d7b
 8003d6c:	08003d75 	.word	0x08003d75
 8003d70:	08003d8d 	.word	0x08003d8d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	73fb      	strb	r3, [r7, #15]
      break;
 8003d78:	e030      	b.n	8003ddc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d025      	beq.n	8003dd2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d8a:	e022      	b.n	8003dd2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d94:	d11f      	bne.n	8003dd6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d9a:	e01c      	b.n	8003dd6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d903      	bls.n	8003daa <DMA_CheckFifoParam+0xb6>
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	2b03      	cmp	r3, #3
 8003da6:	d003      	beq.n	8003db0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003da8:	e018      	b.n	8003ddc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	73fb      	strb	r3, [r7, #15]
      break;
 8003dae:	e015      	b.n	8003ddc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d00e      	beq.n	8003dda <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003dc0:	e00b      	b.n	8003dda <DMA_CheckFifoParam+0xe6>
      break;
 8003dc2:	bf00      	nop
 8003dc4:	e00a      	b.n	8003ddc <DMA_CheckFifoParam+0xe8>
      break;
 8003dc6:	bf00      	nop
 8003dc8:	e008      	b.n	8003ddc <DMA_CheckFifoParam+0xe8>
      break;
 8003dca:	bf00      	nop
 8003dcc:	e006      	b.n	8003ddc <DMA_CheckFifoParam+0xe8>
      break;
 8003dce:	bf00      	nop
 8003dd0:	e004      	b.n	8003ddc <DMA_CheckFifoParam+0xe8>
      break;
 8003dd2:	bf00      	nop
 8003dd4:	e002      	b.n	8003ddc <DMA_CheckFifoParam+0xe8>
      break;   
 8003dd6:	bf00      	nop
 8003dd8:	e000      	b.n	8003ddc <DMA_CheckFifoParam+0xe8>
      break;
 8003dda:	bf00      	nop
    }
  } 
  
  return status; 
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop

08003dec <HAL_EXTI_SetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on EXTI configuration to be set.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b087      	sub	sp, #28
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d002      	beq.n	8003e02 <HAL_EXTI_SetConfigLine+0x16>
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <HAL_EXTI_SetConfigLine+0x1a>
  {
    return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e08f      	b.n	8003f26 <HAL_EXTI_SetConfigLine+0x13a>
  /* Check parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	601a      	str	r2, [r3, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 031f 	and.w	r3, r3, #31
 8003e16:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 8003e18:	2201      	movs	r2, #1
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	613b      	str	r3, [r7, #16]

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d052      	beq.n	8003ed4 <HAL_EXTI_SetConfigLine+0xe8>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d006      	beq.n	8003e48 <HAL_EXTI_SetConfigLine+0x5c>
    {
      EXTI->RTSR |= maskline;
 8003e3a:	4b3e      	ldr	r3, [pc, #248]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003e3c:	689a      	ldr	r2, [r3, #8]
 8003e3e:	493d      	ldr	r1, [pc, #244]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	608b      	str	r3, [r1, #8]
 8003e46:	e006      	b.n	8003e56 <HAL_EXTI_SetConfigLine+0x6a>
    }
    else
    {
      EXTI->RTSR &= ~maskline;
 8003e48:	4b3a      	ldr	r3, [pc, #232]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003e4a:	689a      	ldr	r2, [r3, #8]
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	43db      	mvns	r3, r3
 8003e50:	4938      	ldr	r1, [pc, #224]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003e52:	4013      	ands	r3, r2
 8003e54:	608b      	str	r3, [r1, #8]
    }

    /* Configure falling trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d006      	beq.n	8003e70 <HAL_EXTI_SetConfigLine+0x84>
    {
      EXTI->FTSR |= maskline;
 8003e62:	4b34      	ldr	r3, [pc, #208]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	4933      	ldr	r1, [pc, #204]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	60cb      	str	r3, [r1, #12]
 8003e6e:	e006      	b.n	8003e7e <HAL_EXTI_SetConfigLine+0x92>
    }
    else
    {
      EXTI->FTSR &= ~maskline;
 8003e70:	4b30      	ldr	r3, [pc, #192]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003e72:	68da      	ldr	r2, [r3, #12]
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	43db      	mvns	r3, r3
 8003e78:	492e      	ldr	r1, [pc, #184]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	60cb      	str	r3, [r1, #12]
    }


    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8003e86:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8003e8a:	d123      	bne.n	8003ed4 <HAL_EXTI_SetConfigLine+0xe8>
    {
      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 8003e8c:	4a2a      	ldr	r2, [pc, #168]	; (8003f38 <HAL_EXTI_SetConfigLine+0x14c>)
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	089b      	lsrs	r3, r3, #2
 8003e92:	3302      	adds	r3, #2
 8003e94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e98:	60fb      	str	r3, [r7, #12]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	f003 0303 	and.w	r3, r3, #3
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	220f      	movs	r2, #15
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	4013      	ands	r3, r2
 8003eae:	60fb      	str	r3, [r7, #12]
      regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	68da      	ldr	r2, [r3, #12]
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	f003 0303 	and.w	r3, r3, #3
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]
      SYSCFG->EXTICR[linepos >> 2u] = regval;
 8003ec6:	491c      	ldr	r1, [pc, #112]	; (8003f38 <HAL_EXTI_SetConfigLine+0x14c>)
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	089b      	lsrs	r3, r3, #2
 8003ecc:	3302      	adds	r3, #2
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  /* Configure interrupt mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d006      	beq.n	8003eee <HAL_EXTI_SetConfigLine+0x102>
  {
    EXTI->IMR |= maskline;
 8003ee0:	4b14      	ldr	r3, [pc, #80]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	4913      	ldr	r1, [pc, #76]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	600b      	str	r3, [r1, #0]
 8003eec:	e006      	b.n	8003efc <HAL_EXTI_SetConfigLine+0x110>
  }
  else
  {
    EXTI->IMR &= ~maskline;
 8003eee:	4b11      	ldr	r3, [pc, #68]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	43db      	mvns	r3, r3
 8003ef6:	490f      	ldr	r1, [pc, #60]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003ef8:	4013      	ands	r3, r2
 8003efa:	600b      	str	r3, [r1, #0]
  }

  /* Configure event mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d006      	beq.n	8003f16 <HAL_EXTI_SetConfigLine+0x12a>
  {
    EXTI->EMR |= maskline;
 8003f08:	4b0a      	ldr	r3, [pc, #40]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	4909      	ldr	r1, [pc, #36]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	604b      	str	r3, [r1, #4]
 8003f14:	e006      	b.n	8003f24 <HAL_EXTI_SetConfigLine+0x138>
  }
  else
  {
    EXTI->EMR &= ~maskline;
 8003f16:	4b07      	ldr	r3, [pc, #28]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	4905      	ldr	r1, [pc, #20]	; (8003f34 <HAL_EXTI_SetConfigLine+0x148>)
 8003f20:	4013      	ands	r3, r2
 8003f22:	604b      	str	r3, [r1, #4]
  }

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	371c      	adds	r7, #28
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	40013c00 	.word	0x40013c00
 8003f38:	40013800 	.word	0x40013800

08003f3c <HAL_EXTI_ClearConfigLine>:
  * @brief  Clear whole configuration of a dedicated Exti line.
  * @param  hexti Exti handle.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b087      	sub	sp, #28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if (hexti == NULL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d101      	bne.n	8003f4e <HAL_EXTI_ClearConfigLine+0x12>
  {
    return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e04c      	b.n	8003fe8 <HAL_EXTI_ClearConfigLine+0xac>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 031f 	and.w	r3, r3, #31
 8003f56:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 8003f58:	2201      	movs	r2, #1
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	613b      	str	r3, [r7, #16]

  /* 1] Clear interrupt mode */
  EXTI->IMR = (EXTI->IMR & ~maskline);
 8003f62:	4b24      	ldr	r3, [pc, #144]	; (8003ff4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	43db      	mvns	r3, r3
 8003f6a:	4922      	ldr	r1, [pc, #136]	; (8003ff4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	600b      	str	r3, [r1, #0]

  /* 2] Clear event mode */
  EXTI->EMR = (EXTI->EMR & ~maskline);
 8003f70:	4b20      	ldr	r3, [pc, #128]	; (8003ff4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8003f72:	685a      	ldr	r2, [r3, #4]
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	43db      	mvns	r3, r3
 8003f78:	491e      	ldr	r1, [pc, #120]	; (8003ff4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	604b      	str	r3, [r1, #4]

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0x00u)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d02d      	beq.n	8003fe6 <HAL_EXTI_ClearConfigLine+0xaa>
  {
    EXTI->RTSR = (EXTI->RTSR & ~maskline);
 8003f8a:	4b1a      	ldr	r3, [pc, #104]	; (8003ff4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8003f8c:	689a      	ldr	r2, [r3, #8]
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	43db      	mvns	r3, r3
 8003f92:	4918      	ldr	r1, [pc, #96]	; (8003ff4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	608b      	str	r3, [r1, #8]
    EXTI->FTSR = (EXTI->FTSR & ~maskline);
 8003f98:	4b16      	ldr	r3, [pc, #88]	; (8003ff4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8003f9a:	68da      	ldr	r2, [r3, #12]
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	43db      	mvns	r3, r3
 8003fa0:	4914      	ldr	r1, [pc, #80]	; (8003ff4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	60cb      	str	r3, [r1, #12]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8003fae:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8003fb2:	d118      	bne.n	8003fe6 <HAL_EXTI_ClearConfigLine+0xaa>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 8003fb4:	4a10      	ldr	r2, [pc, #64]	; (8003ff8 <HAL_EXTI_ClearConfigLine+0xbc>)
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	089b      	lsrs	r3, r3, #2
 8003fba:	3302      	adds	r3, #2
 8003fbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fc0:	60fb      	str	r3, [r7, #12]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f003 0303 	and.w	r3, r3, #3
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	220f      	movs	r2, #15
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	60fb      	str	r3, [r7, #12]
      SYSCFG->EXTICR[linepos >> 2u] = regval;
 8003fd8:	4907      	ldr	r1, [pc, #28]	; (8003ff8 <HAL_EXTI_ClearConfigLine+0xbc>)
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	089b      	lsrs	r3, r3, #2
 8003fde:	3302      	adds	r3, #2
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	371c      	adds	r7, #28
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr
 8003ff4:	40013c00 	.word	0x40013c00
 8003ff8:	40013800 	.word	0x40013800

08003ffc <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b085      	sub	sp, #20
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 031f 	and.w	r3, r3, #31
 800400e:	2201      	movs	r2, #1
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 8004016:	4a04      	ldr	r2, [pc, #16]	; (8004028 <HAL_EXTI_ClearPending+0x2c>)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6153      	str	r3, [r2, #20]
}
 800401c:	bf00      	nop
 800401e:	3714      	adds	r7, #20
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	40013c00 	.word	0x40013c00

0800402c <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti)
{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 031f 	and.w	r3, r3, #31
 800403c:	2201      	movs	r2, #1
 800403e:	fa02 f303 	lsl.w	r3, r2, r3
 8004042:	60fb      	str	r3, [r7, #12]

  /* Generate Software interrupt */
  EXTI->SWIER = maskline;
 8004044:	4a04      	ldr	r2, [pc, #16]	; (8004058 <HAL_EXTI_GenerateSWI+0x2c>)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6113      	str	r3, [r2, #16]
}
 800404a:	bf00      	nop
 800404c:	3714      	adds	r7, #20
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	40013c00 	.word	0x40013c00

0800405c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800405c:	b480      	push	{r7}
 800405e:	b089      	sub	sp, #36	; 0x24
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004066:	2300      	movs	r3, #0
 8004068:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800406a:	2300      	movs	r3, #0
 800406c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800406e:	2300      	movs	r3, #0
 8004070:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004072:	2300      	movs	r3, #0
 8004074:	61fb      	str	r3, [r7, #28]
 8004076:	e165      	b.n	8004344 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004078:	2201      	movs	r2, #1
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	4013      	ands	r3, r2
 800408a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800408c:	693a      	ldr	r2, [r7, #16]
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	429a      	cmp	r2, r3
 8004092:	f040 8154 	bne.w	800433e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f003 0303 	and.w	r3, r3, #3
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d005      	beq.n	80040ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d130      	bne.n	8004110 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	2203      	movs	r2, #3
 80040ba:	fa02 f303 	lsl.w	r3, r2, r3
 80040be:	43db      	mvns	r3, r3
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	4013      	ands	r3, r2
 80040c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	68da      	ldr	r2, [r3, #12]
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	005b      	lsls	r3, r3, #1
 80040ce:	fa02 f303 	lsl.w	r3, r2, r3
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	4313      	orrs	r3, r2
 80040d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	69ba      	ldr	r2, [r7, #24]
 80040dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040e4:	2201      	movs	r2, #1
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ec:	43db      	mvns	r3, r3
 80040ee:	69ba      	ldr	r2, [r7, #24]
 80040f0:	4013      	ands	r3, r2
 80040f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	091b      	lsrs	r3, r3, #4
 80040fa:	f003 0201 	and.w	r2, r3, #1
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	fa02 f303 	lsl.w	r3, r2, r3
 8004104:	69ba      	ldr	r2, [r7, #24]
 8004106:	4313      	orrs	r3, r2
 8004108:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	69ba      	ldr	r2, [r7, #24]
 800410e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f003 0303 	and.w	r3, r3, #3
 8004118:	2b03      	cmp	r3, #3
 800411a:	d017      	beq.n	800414c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	2203      	movs	r2, #3
 8004128:	fa02 f303 	lsl.w	r3, r2, r3
 800412c:	43db      	mvns	r3, r3
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	4013      	ands	r3, r2
 8004132:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	689a      	ldr	r2, [r3, #8]
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	005b      	lsls	r3, r3, #1
 800413c:	fa02 f303 	lsl.w	r3, r2, r3
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	4313      	orrs	r3, r2
 8004144:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	69ba      	ldr	r2, [r7, #24]
 800414a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f003 0303 	and.w	r3, r3, #3
 8004154:	2b02      	cmp	r3, #2
 8004156:	d123      	bne.n	80041a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	08da      	lsrs	r2, r3, #3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	3208      	adds	r2, #8
 8004160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004164:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	f003 0307 	and.w	r3, r3, #7
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	220f      	movs	r2, #15
 8004170:	fa02 f303 	lsl.w	r3, r2, r3
 8004174:	43db      	mvns	r3, r3
 8004176:	69ba      	ldr	r2, [r7, #24]
 8004178:	4013      	ands	r3, r2
 800417a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	691a      	ldr	r2, [r3, #16]
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	f003 0307 	and.w	r3, r3, #7
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	fa02 f303 	lsl.w	r3, r2, r3
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	4313      	orrs	r3, r2
 8004190:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	08da      	lsrs	r2, r3, #3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	3208      	adds	r2, #8
 800419a:	69b9      	ldr	r1, [r7, #24]
 800419c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	2203      	movs	r2, #3
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	43db      	mvns	r3, r3
 80041b2:	69ba      	ldr	r2, [r7, #24]
 80041b4:	4013      	ands	r3, r2
 80041b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f003 0203 	and.w	r2, r3, #3
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	005b      	lsls	r3, r3, #1
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	69ba      	ldr	r2, [r7, #24]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	f000 80ae 	beq.w	800433e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041e2:	2300      	movs	r3, #0
 80041e4:	60fb      	str	r3, [r7, #12]
 80041e6:	4b5d      	ldr	r3, [pc, #372]	; (800435c <HAL_GPIO_Init+0x300>)
 80041e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ea:	4a5c      	ldr	r2, [pc, #368]	; (800435c <HAL_GPIO_Init+0x300>)
 80041ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041f0:	6453      	str	r3, [r2, #68]	; 0x44
 80041f2:	4b5a      	ldr	r3, [pc, #360]	; (800435c <HAL_GPIO_Init+0x300>)
 80041f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041fa:	60fb      	str	r3, [r7, #12]
 80041fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80041fe:	4a58      	ldr	r2, [pc, #352]	; (8004360 <HAL_GPIO_Init+0x304>)
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	089b      	lsrs	r3, r3, #2
 8004204:	3302      	adds	r3, #2
 8004206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800420a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	f003 0303 	and.w	r3, r3, #3
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	220f      	movs	r2, #15
 8004216:	fa02 f303 	lsl.w	r3, r2, r3
 800421a:	43db      	mvns	r3, r3
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	4013      	ands	r3, r2
 8004220:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a4f      	ldr	r2, [pc, #316]	; (8004364 <HAL_GPIO_Init+0x308>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d025      	beq.n	8004276 <HAL_GPIO_Init+0x21a>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a4e      	ldr	r2, [pc, #312]	; (8004368 <HAL_GPIO_Init+0x30c>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d01f      	beq.n	8004272 <HAL_GPIO_Init+0x216>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a4d      	ldr	r2, [pc, #308]	; (800436c <HAL_GPIO_Init+0x310>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d019      	beq.n	800426e <HAL_GPIO_Init+0x212>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a4c      	ldr	r2, [pc, #304]	; (8004370 <HAL_GPIO_Init+0x314>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d013      	beq.n	800426a <HAL_GPIO_Init+0x20e>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a4b      	ldr	r2, [pc, #300]	; (8004374 <HAL_GPIO_Init+0x318>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d00d      	beq.n	8004266 <HAL_GPIO_Init+0x20a>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a4a      	ldr	r2, [pc, #296]	; (8004378 <HAL_GPIO_Init+0x31c>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d007      	beq.n	8004262 <HAL_GPIO_Init+0x206>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a49      	ldr	r2, [pc, #292]	; (800437c <HAL_GPIO_Init+0x320>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d101      	bne.n	800425e <HAL_GPIO_Init+0x202>
 800425a:	2306      	movs	r3, #6
 800425c:	e00c      	b.n	8004278 <HAL_GPIO_Init+0x21c>
 800425e:	2307      	movs	r3, #7
 8004260:	e00a      	b.n	8004278 <HAL_GPIO_Init+0x21c>
 8004262:	2305      	movs	r3, #5
 8004264:	e008      	b.n	8004278 <HAL_GPIO_Init+0x21c>
 8004266:	2304      	movs	r3, #4
 8004268:	e006      	b.n	8004278 <HAL_GPIO_Init+0x21c>
 800426a:	2303      	movs	r3, #3
 800426c:	e004      	b.n	8004278 <HAL_GPIO_Init+0x21c>
 800426e:	2302      	movs	r3, #2
 8004270:	e002      	b.n	8004278 <HAL_GPIO_Init+0x21c>
 8004272:	2301      	movs	r3, #1
 8004274:	e000      	b.n	8004278 <HAL_GPIO_Init+0x21c>
 8004276:	2300      	movs	r3, #0
 8004278:	69fa      	ldr	r2, [r7, #28]
 800427a:	f002 0203 	and.w	r2, r2, #3
 800427e:	0092      	lsls	r2, r2, #2
 8004280:	4093      	lsls	r3, r2
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	4313      	orrs	r3, r2
 8004286:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004288:	4935      	ldr	r1, [pc, #212]	; (8004360 <HAL_GPIO_Init+0x304>)
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	089b      	lsrs	r3, r3, #2
 800428e:	3302      	adds	r3, #2
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004296:	4b3a      	ldr	r3, [pc, #232]	; (8004380 <HAL_GPIO_Init+0x324>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	43db      	mvns	r3, r3
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	4013      	ands	r3, r2
 80042a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d003      	beq.n	80042ba <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80042b2:	69ba      	ldr	r2, [r7, #24]
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042ba:	4a31      	ldr	r2, [pc, #196]	; (8004380 <HAL_GPIO_Init+0x324>)
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80042c0:	4b2f      	ldr	r3, [pc, #188]	; (8004380 <HAL_GPIO_Init+0x324>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	43db      	mvns	r3, r3
 80042ca:	69ba      	ldr	r2, [r7, #24]
 80042cc:	4013      	ands	r3, r2
 80042ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d003      	beq.n	80042e4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80042dc:	69ba      	ldr	r2, [r7, #24]
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80042e4:	4a26      	ldr	r2, [pc, #152]	; (8004380 <HAL_GPIO_Init+0x324>)
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042ea:	4b25      	ldr	r3, [pc, #148]	; (8004380 <HAL_GPIO_Init+0x324>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	43db      	mvns	r3, r3
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	4013      	ands	r3, r2
 80042f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d003      	beq.n	800430e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004306:	69ba      	ldr	r2, [r7, #24]
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	4313      	orrs	r3, r2
 800430c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800430e:	4a1c      	ldr	r2, [pc, #112]	; (8004380 <HAL_GPIO_Init+0x324>)
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004314:	4b1a      	ldr	r3, [pc, #104]	; (8004380 <HAL_GPIO_Init+0x324>)
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	43db      	mvns	r3, r3
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	4013      	ands	r3, r2
 8004322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d003      	beq.n	8004338 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	4313      	orrs	r3, r2
 8004336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004338:	4a11      	ldr	r2, [pc, #68]	; (8004380 <HAL_GPIO_Init+0x324>)
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	3301      	adds	r3, #1
 8004342:	61fb      	str	r3, [r7, #28]
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	2b0f      	cmp	r3, #15
 8004348:	f67f ae96 	bls.w	8004078 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800434c:	bf00      	nop
 800434e:	bf00      	nop
 8004350:	3724      	adds	r7, #36	; 0x24
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	40023800 	.word	0x40023800
 8004360:	40013800 	.word	0x40013800
 8004364:	40020000 	.word	0x40020000
 8004368:	40020400 	.word	0x40020400
 800436c:	40020800 	.word	0x40020800
 8004370:	40020c00 	.word	0x40020c00
 8004374:	40021000 	.word	0x40021000
 8004378:	40021400 	.word	0x40021400
 800437c:	40021800 	.word	0x40021800
 8004380:	40013c00 	.word	0x40013c00

08004384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	460b      	mov	r3, r1
 800438e:	807b      	strh	r3, [r7, #2]
 8004390:	4613      	mov	r3, r2
 8004392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004394:	787b      	ldrb	r3, [r7, #1]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d003      	beq.n	80043a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800439a:	887a      	ldrh	r2, [r7, #2]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80043a0:	e003      	b.n	80043aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80043a2:	887b      	ldrh	r3, [r7, #2]
 80043a4:	041a      	lsls	r2, r3, #16
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	619a      	str	r2, [r3, #24]
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
	...

080043b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	4603      	mov	r3, r0
 80043c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80043c2:	4b08      	ldr	r3, [pc, #32]	; (80043e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043c4:	695a      	ldr	r2, [r3, #20]
 80043c6:	88fb      	ldrh	r3, [r7, #6]
 80043c8:	4013      	ands	r3, r2
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d006      	beq.n	80043dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80043ce:	4a05      	ldr	r2, [pc, #20]	; (80043e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043d0:	88fb      	ldrh	r3, [r7, #6]
 80043d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80043d4:	88fb      	ldrh	r3, [r7, #6]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fd fca2 	bl	8001d20 <HAL_GPIO_EXTI_Callback>
  }
}
 80043dc:	bf00      	nop
 80043de:	3708      	adds	r7, #8
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	40013c00 	.word	0x40013c00

080043e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e12b      	b.n	8004652 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d106      	bne.n	8004414 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f7fd f87e 	bl	8001510 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2224      	movs	r2, #36	; 0x24
 8004418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f022 0201 	bic.w	r2, r2, #1
 800442a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800443a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800444a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800444c:	f002 fd0e 	bl	8006e6c <HAL_RCC_GetPCLK1Freq>
 8004450:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	4a81      	ldr	r2, [pc, #516]	; (800465c <HAL_I2C_Init+0x274>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d807      	bhi.n	800446c <HAL_I2C_Init+0x84>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4a80      	ldr	r2, [pc, #512]	; (8004660 <HAL_I2C_Init+0x278>)
 8004460:	4293      	cmp	r3, r2
 8004462:	bf94      	ite	ls
 8004464:	2301      	movls	r3, #1
 8004466:	2300      	movhi	r3, #0
 8004468:	b2db      	uxtb	r3, r3
 800446a:	e006      	b.n	800447a <HAL_I2C_Init+0x92>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	4a7d      	ldr	r2, [pc, #500]	; (8004664 <HAL_I2C_Init+0x27c>)
 8004470:	4293      	cmp	r3, r2
 8004472:	bf94      	ite	ls
 8004474:	2301      	movls	r3, #1
 8004476:	2300      	movhi	r3, #0
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e0e7      	b.n	8004652 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	4a78      	ldr	r2, [pc, #480]	; (8004668 <HAL_I2C_Init+0x280>)
 8004486:	fba2 2303 	umull	r2, r3, r2, r3
 800448a:	0c9b      	lsrs	r3, r3, #18
 800448c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	430a      	orrs	r2, r1
 80044a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	4a6a      	ldr	r2, [pc, #424]	; (800465c <HAL_I2C_Init+0x274>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d802      	bhi.n	80044bc <HAL_I2C_Init+0xd4>
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	3301      	adds	r3, #1
 80044ba:	e009      	b.n	80044d0 <HAL_I2C_Init+0xe8>
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80044c2:	fb02 f303 	mul.w	r3, r2, r3
 80044c6:	4a69      	ldr	r2, [pc, #420]	; (800466c <HAL_I2C_Init+0x284>)
 80044c8:	fba2 2303 	umull	r2, r3, r2, r3
 80044cc:	099b      	lsrs	r3, r3, #6
 80044ce:	3301      	adds	r3, #1
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	6812      	ldr	r2, [r2, #0]
 80044d4:	430b      	orrs	r3, r1
 80044d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	69db      	ldr	r3, [r3, #28]
 80044de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80044e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	495c      	ldr	r1, [pc, #368]	; (800465c <HAL_I2C_Init+0x274>)
 80044ec:	428b      	cmp	r3, r1
 80044ee:	d819      	bhi.n	8004524 <HAL_I2C_Init+0x13c>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	1e59      	subs	r1, r3, #1
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	005b      	lsls	r3, r3, #1
 80044fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80044fe:	1c59      	adds	r1, r3, #1
 8004500:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004504:	400b      	ands	r3, r1
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00a      	beq.n	8004520 <HAL_I2C_Init+0x138>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	1e59      	subs	r1, r3, #1
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	005b      	lsls	r3, r3, #1
 8004514:	fbb1 f3f3 	udiv	r3, r1, r3
 8004518:	3301      	adds	r3, #1
 800451a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800451e:	e051      	b.n	80045c4 <HAL_I2C_Init+0x1dc>
 8004520:	2304      	movs	r3, #4
 8004522:	e04f      	b.n	80045c4 <HAL_I2C_Init+0x1dc>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d111      	bne.n	8004550 <HAL_I2C_Init+0x168>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	1e58      	subs	r0, r3, #1
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6859      	ldr	r1, [r3, #4]
 8004534:	460b      	mov	r3, r1
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	440b      	add	r3, r1
 800453a:	fbb0 f3f3 	udiv	r3, r0, r3
 800453e:	3301      	adds	r3, #1
 8004540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004544:	2b00      	cmp	r3, #0
 8004546:	bf0c      	ite	eq
 8004548:	2301      	moveq	r3, #1
 800454a:	2300      	movne	r3, #0
 800454c:	b2db      	uxtb	r3, r3
 800454e:	e012      	b.n	8004576 <HAL_I2C_Init+0x18e>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	1e58      	subs	r0, r3, #1
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6859      	ldr	r1, [r3, #4]
 8004558:	460b      	mov	r3, r1
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	440b      	add	r3, r1
 800455e:	0099      	lsls	r1, r3, #2
 8004560:	440b      	add	r3, r1
 8004562:	fbb0 f3f3 	udiv	r3, r0, r3
 8004566:	3301      	adds	r3, #1
 8004568:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800456c:	2b00      	cmp	r3, #0
 800456e:	bf0c      	ite	eq
 8004570:	2301      	moveq	r3, #1
 8004572:	2300      	movne	r3, #0
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <HAL_I2C_Init+0x196>
 800457a:	2301      	movs	r3, #1
 800457c:	e022      	b.n	80045c4 <HAL_I2C_Init+0x1dc>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d10e      	bne.n	80045a4 <HAL_I2C_Init+0x1bc>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	1e58      	subs	r0, r3, #1
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6859      	ldr	r1, [r3, #4]
 800458e:	460b      	mov	r3, r1
 8004590:	005b      	lsls	r3, r3, #1
 8004592:	440b      	add	r3, r1
 8004594:	fbb0 f3f3 	udiv	r3, r0, r3
 8004598:	3301      	adds	r3, #1
 800459a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800459e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045a2:	e00f      	b.n	80045c4 <HAL_I2C_Init+0x1dc>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	1e58      	subs	r0, r3, #1
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6859      	ldr	r1, [r3, #4]
 80045ac:	460b      	mov	r3, r1
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	440b      	add	r3, r1
 80045b2:	0099      	lsls	r1, r3, #2
 80045b4:	440b      	add	r3, r1
 80045b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80045ba:	3301      	adds	r3, #1
 80045bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	6809      	ldr	r1, [r1, #0]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	69da      	ldr	r2, [r3, #28]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	431a      	orrs	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80045f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6911      	ldr	r1, [r2, #16]
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	68d2      	ldr	r2, [r2, #12]
 80045fe:	4311      	orrs	r1, r2
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	6812      	ldr	r2, [r2, #0]
 8004604:	430b      	orrs	r3, r1
 8004606:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	695a      	ldr	r2, [r3, #20]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	430a      	orrs	r2, r1
 8004622:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f042 0201 	orr.w	r2, r2, #1
 8004632:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2220      	movs	r2, #32
 800463e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	000186a0 	.word	0x000186a0
 8004660:	001e847f 	.word	0x001e847f
 8004664:	003d08ff 	.word	0x003d08ff
 8004668:	431bde83 	.word	0x431bde83
 800466c:	10624dd3 	.word	0x10624dd3

08004670 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b088      	sub	sp, #32
 8004674:	af02      	add	r7, sp, #8
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	607a      	str	r2, [r7, #4]
 800467a:	461a      	mov	r2, r3
 800467c:	460b      	mov	r3, r1
 800467e:	817b      	strh	r3, [r7, #10]
 8004680:	4613      	mov	r3, r2
 8004682:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004684:	f7fe fbea 	bl	8002e5c <HAL_GetTick>
 8004688:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b20      	cmp	r3, #32
 8004694:	f040 80e0 	bne.w	8004858 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	9300      	str	r3, [sp, #0]
 800469c:	2319      	movs	r3, #25
 800469e:	2201      	movs	r2, #1
 80046a0:	4970      	ldr	r1, [pc, #448]	; (8004864 <HAL_I2C_Master_Transmit+0x1f4>)
 80046a2:	68f8      	ldr	r0, [r7, #12]
 80046a4:	f001 ffa8 	bl	80065f8 <I2C_WaitOnFlagUntilTimeout>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80046ae:	2302      	movs	r3, #2
 80046b0:	e0d3      	b.n	800485a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d101      	bne.n	80046c0 <HAL_I2C_Master_Transmit+0x50>
 80046bc:	2302      	movs	r3, #2
 80046be:	e0cc      	b.n	800485a <HAL_I2C_Master_Transmit+0x1ea>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d007      	beq.n	80046e6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f042 0201 	orr.w	r2, r2, #1
 80046e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2221      	movs	r2, #33	; 0x21
 80046fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2210      	movs	r2, #16
 8004702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	893a      	ldrh	r2, [r7, #8]
 8004716:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800471c:	b29a      	uxth	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	4a50      	ldr	r2, [pc, #320]	; (8004868 <HAL_I2C_Master_Transmit+0x1f8>)
 8004726:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004728:	8979      	ldrh	r1, [r7, #10]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	6a3a      	ldr	r2, [r7, #32]
 800472e:	68f8      	ldr	r0, [r7, #12]
 8004730:	f001 fd6a 	bl	8006208 <I2C_MasterRequestWrite>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d001      	beq.n	800473e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e08d      	b.n	800485a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800473e:	2300      	movs	r3, #0
 8004740:	613b      	str	r3, [r7, #16]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	695b      	ldr	r3, [r3, #20]
 8004748:	613b      	str	r3, [r7, #16]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	613b      	str	r3, [r7, #16]
 8004752:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004754:	e066      	b.n	8004824 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004756:	697a      	ldr	r2, [r7, #20]
 8004758:	6a39      	ldr	r1, [r7, #32]
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f002 f822 	bl	80067a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00d      	beq.n	8004782 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	2b04      	cmp	r3, #4
 800476c:	d107      	bne.n	800477e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800477c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e06b      	b.n	800485a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004786:	781a      	ldrb	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004792:	1c5a      	adds	r2, r3, #1
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800479c:	b29b      	uxth	r3, r3
 800479e:	3b01      	subs	r3, #1
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047aa:	3b01      	subs	r3, #1
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	f003 0304 	and.w	r3, r3, #4
 80047bc:	2b04      	cmp	r3, #4
 80047be:	d11b      	bne.n	80047f8 <HAL_I2C_Master_Transmit+0x188>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d017      	beq.n	80047f8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047cc:	781a      	ldrb	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d8:	1c5a      	adds	r2, r3, #1
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	3b01      	subs	r3, #1
 80047e6:	b29a      	uxth	r2, r3
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f0:	3b01      	subs	r3, #1
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047f8:	697a      	ldr	r2, [r7, #20]
 80047fa:	6a39      	ldr	r1, [r7, #32]
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f002 f812 	bl	8006826 <I2C_WaitOnBTFFlagUntilTimeout>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00d      	beq.n	8004824 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480c:	2b04      	cmp	r3, #4
 800480e:	d107      	bne.n	8004820 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800481e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e01a      	b.n	800485a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004828:	2b00      	cmp	r3, #0
 800482a:	d194      	bne.n	8004756 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800483a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2220      	movs	r2, #32
 8004840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004854:	2300      	movs	r3, #0
 8004856:	e000      	b.n	800485a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004858:	2302      	movs	r3, #2
  }
}
 800485a:	4618      	mov	r0, r3
 800485c:	3718      	adds	r7, #24
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	00100002 	.word	0x00100002
 8004868:	ffff0000 	.word	0xffff0000

0800486c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b08c      	sub	sp, #48	; 0x30
 8004870:	af02      	add	r7, sp, #8
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	607a      	str	r2, [r7, #4]
 8004876:	461a      	mov	r2, r3
 8004878:	460b      	mov	r3, r1
 800487a:	817b      	strh	r3, [r7, #10]
 800487c:	4613      	mov	r3, r2
 800487e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004880:	f7fe faec 	bl	8002e5c <HAL_GetTick>
 8004884:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b20      	cmp	r3, #32
 8004890:	f040 820b 	bne.w	8004caa <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004896:	9300      	str	r3, [sp, #0]
 8004898:	2319      	movs	r3, #25
 800489a:	2201      	movs	r2, #1
 800489c:	497c      	ldr	r1, [pc, #496]	; (8004a90 <HAL_I2C_Master_Receive+0x224>)
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f001 feaa 	bl	80065f8 <I2C_WaitOnFlagUntilTimeout>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d001      	beq.n	80048ae <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80048aa:	2302      	movs	r3, #2
 80048ac:	e1fe      	b.n	8004cac <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d101      	bne.n	80048bc <HAL_I2C_Master_Receive+0x50>
 80048b8:	2302      	movs	r3, #2
 80048ba:	e1f7      	b.n	8004cac <HAL_I2C_Master_Receive+0x440>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d007      	beq.n	80048e2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f042 0201 	orr.w	r2, r2, #1
 80048e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048f0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2222      	movs	r2, #34	; 0x22
 80048f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2210      	movs	r2, #16
 80048fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	893a      	ldrh	r2, [r7, #8]
 8004912:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004918:	b29a      	uxth	r2, r3
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	4a5c      	ldr	r2, [pc, #368]	; (8004a94 <HAL_I2C_Master_Receive+0x228>)
 8004922:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004924:	8979      	ldrh	r1, [r7, #10]
 8004926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004928:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800492a:	68f8      	ldr	r0, [r7, #12]
 800492c:	f001 fcee 	bl	800630c <I2C_MasterRequestRead>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e1b8      	b.n	8004cac <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800493e:	2b00      	cmp	r3, #0
 8004940:	d113      	bne.n	800496a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004942:	2300      	movs	r3, #0
 8004944:	623b      	str	r3, [r7, #32]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	695b      	ldr	r3, [r3, #20]
 800494c:	623b      	str	r3, [r7, #32]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	623b      	str	r3, [r7, #32]
 8004956:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004966:	601a      	str	r2, [r3, #0]
 8004968:	e18c      	b.n	8004c84 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800496e:	2b01      	cmp	r3, #1
 8004970:	d11b      	bne.n	80049aa <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004980:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004982:	2300      	movs	r3, #0
 8004984:	61fb      	str	r3, [r7, #28]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	695b      	ldr	r3, [r3, #20]
 800498c:	61fb      	str	r3, [r7, #28]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	61fb      	str	r3, [r7, #28]
 8004996:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049a6:	601a      	str	r2, [r3, #0]
 80049a8:	e16c      	b.n	8004c84 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d11b      	bne.n	80049ea <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049c0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d2:	2300      	movs	r3, #0
 80049d4:	61bb      	str	r3, [r7, #24]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	61bb      	str	r3, [r7, #24]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	61bb      	str	r3, [r7, #24]
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	e14c      	b.n	8004c84 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80049f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049fa:	2300      	movs	r3, #0
 80049fc:	617b      	str	r3, [r7, #20]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	695b      	ldr	r3, [r3, #20]
 8004a04:	617b      	str	r3, [r7, #20]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	617b      	str	r3, [r7, #20]
 8004a0e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004a10:	e138      	b.n	8004c84 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a16:	2b03      	cmp	r3, #3
 8004a18:	f200 80f1 	bhi.w	8004bfe <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d123      	bne.n	8004a6c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a26:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a28:	68f8      	ldr	r0, [r7, #12]
 8004a2a:	f001 ff6f 	bl	800690c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d001      	beq.n	8004a38 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e139      	b.n	8004cac <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	691a      	ldr	r2, [r3, #16]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a42:	b2d2      	uxtb	r2, r2
 8004a44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	1c5a      	adds	r2, r3, #1
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a54:	3b01      	subs	r3, #1
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	3b01      	subs	r3, #1
 8004a64:	b29a      	uxth	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a6a:	e10b      	b.n	8004c84 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d14e      	bne.n	8004b12 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a76:	9300      	str	r3, [sp, #0]
 8004a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	4906      	ldr	r1, [pc, #24]	; (8004a98 <HAL_I2C_Master_Receive+0x22c>)
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f001 fdba 	bl	80065f8 <I2C_WaitOnFlagUntilTimeout>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d008      	beq.n	8004a9c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e10e      	b.n	8004cac <HAL_I2C_Master_Receive+0x440>
 8004a8e:	bf00      	nop
 8004a90:	00100002 	.word	0x00100002
 8004a94:	ffff0000 	.word	0xffff0000
 8004a98:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aaa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	691a      	ldr	r2, [r3, #16]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab6:	b2d2      	uxtb	r2, r2
 8004ab8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abe:	1c5a      	adds	r2, r3, #1
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ac8:	3b01      	subs	r3, #1
 8004aca:	b29a      	uxth	r2, r3
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	691a      	ldr	r2, [r3, #16]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae8:	b2d2      	uxtb	r2, r2
 8004aea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af0:	1c5a      	adds	r2, r3, #1
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004afa:	3b01      	subs	r3, #1
 8004afc:	b29a      	uxth	r2, r3
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b10:	e0b8      	b.n	8004c84 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b14:	9300      	str	r3, [sp, #0]
 8004b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b18:	2200      	movs	r2, #0
 8004b1a:	4966      	ldr	r1, [pc, #408]	; (8004cb4 <HAL_I2C_Master_Receive+0x448>)
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f001 fd6b 	bl	80065f8 <I2C_WaitOnFlagUntilTimeout>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d001      	beq.n	8004b2c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e0bf      	b.n	8004cac <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	691a      	ldr	r2, [r3, #16]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b46:	b2d2      	uxtb	r2, r2
 8004b48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4e:	1c5a      	adds	r2, r3, #1
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	3b01      	subs	r3, #1
 8004b68:	b29a      	uxth	r2, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b70:	9300      	str	r3, [sp, #0]
 8004b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b74:	2200      	movs	r2, #0
 8004b76:	494f      	ldr	r1, [pc, #316]	; (8004cb4 <HAL_I2C_Master_Receive+0x448>)
 8004b78:	68f8      	ldr	r0, [r7, #12]
 8004b7a:	f001 fd3d 	bl	80065f8 <I2C_WaitOnFlagUntilTimeout>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d001      	beq.n	8004b88 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e091      	b.n	8004cac <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	691a      	ldr	r2, [r3, #16]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba2:	b2d2      	uxtb	r2, r2
 8004ba4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	691a      	ldr	r2, [r3, #16]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd4:	b2d2      	uxtb	r2, r2
 8004bd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bdc:	1c5a      	adds	r2, r3, #1
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004be6:	3b01      	subs	r3, #1
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004bfc:	e042      	b.n	8004c84 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f001 fe82 	bl	800690c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e04c      	b.n	8004cac <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	691a      	ldr	r2, [r3, #16]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1c:	b2d2      	uxtb	r2, r2
 8004c1e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c24:	1c5a      	adds	r2, r3, #1
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	f003 0304 	and.w	r3, r3, #4
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d118      	bne.n	8004c84 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	691a      	ldr	r2, [r3, #16]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	f47f aec2 	bne.w	8004a12 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2220      	movs	r2, #32
 8004c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	e000      	b.n	8004cac <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004caa:	2302      	movs	r3, #2
  }
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3728      	adds	r7, #40	; 0x28
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	00010004 	.word	0x00010004

08004cb8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b088      	sub	sp, #32
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cd8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ce0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004ce2:	7bfb      	ldrb	r3, [r7, #15]
 8004ce4:	2b10      	cmp	r3, #16
 8004ce6:	d003      	beq.n	8004cf0 <HAL_I2C_EV_IRQHandler+0x38>
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
 8004cea:	2b40      	cmp	r3, #64	; 0x40
 8004cec:	f040 80bd 	bne.w	8004e6a <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10d      	bne.n	8004d26 <HAL_I2C_EV_IRQHandler+0x6e>
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004d10:	d003      	beq.n	8004d1a <HAL_I2C_EV_IRQHandler+0x62>
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004d18:	d101      	bne.n	8004d1e <HAL_I2C_EV_IRQHandler+0x66>
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e000      	b.n	8004d20 <HAL_I2C_EV_IRQHandler+0x68>
 8004d1e:	2300      	movs	r3, #0
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	f000 812e 	beq.w	8004f82 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d00c      	beq.n	8004d4a <HAL_I2C_EV_IRQHandler+0x92>
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	0a5b      	lsrs	r3, r3, #9
 8004d34:	f003 0301 	and.w	r3, r3, #1
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d006      	beq.n	8004d4a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f001 fe6a 	bl	8006a16 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 fcbb 	bl	80056be <I2C_Master_SB>
 8004d48:	e08e      	b.n	8004e68 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	08db      	lsrs	r3, r3, #3
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d009      	beq.n	8004d6a <HAL_I2C_EV_IRQHandler+0xb2>
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	0a5b      	lsrs	r3, r3, #9
 8004d5a:	f003 0301 	and.w	r3, r3, #1
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d003      	beq.n	8004d6a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 fd31 	bl	80057ca <I2C_Master_ADD10>
 8004d68:	e07e      	b.n	8004e68 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	085b      	lsrs	r3, r3, #1
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d009      	beq.n	8004d8a <HAL_I2C_EV_IRQHandler+0xd2>
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	0a5b      	lsrs	r3, r3, #9
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d003      	beq.n	8004d8a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 fd4b 	bl	800581e <I2C_Master_ADDR>
 8004d88:	e06e      	b.n	8004e68 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	089b      	lsrs	r3, r3, #2
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d037      	beq.n	8004e06 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004da0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004da4:	f000 80ef 	beq.w	8004f86 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	09db      	lsrs	r3, r3, #7
 8004dac:	f003 0301 	and.w	r3, r3, #1
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d00f      	beq.n	8004dd4 <HAL_I2C_EV_IRQHandler+0x11c>
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	0a9b      	lsrs	r3, r3, #10
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d009      	beq.n	8004dd4 <HAL_I2C_EV_IRQHandler+0x11c>
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	089b      	lsrs	r3, r3, #2
 8004dc4:	f003 0301 	and.w	r3, r3, #1
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d103      	bne.n	8004dd4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 f948 	bl	8005062 <I2C_MasterTransmit_TXE>
 8004dd2:	e049      	b.n	8004e68 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	089b      	lsrs	r3, r3, #2
 8004dd8:	f003 0301 	and.w	r3, r3, #1
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f000 80d2 	beq.w	8004f86 <HAL_I2C_EV_IRQHandler+0x2ce>
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	0a5b      	lsrs	r3, r3, #9
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	f000 80cb 	beq.w	8004f86 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8004df0:	7bfb      	ldrb	r3, [r7, #15]
 8004df2:	2b10      	cmp	r3, #16
 8004df4:	d103      	bne.n	8004dfe <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f000 f9cf 	bl	800519a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004dfc:	e0c3      	b.n	8004f86 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fa33 	bl	800526a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e04:	e0bf      	b.n	8004f86 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e14:	f000 80b7 	beq.w	8004f86 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	099b      	lsrs	r3, r3, #6
 8004e1c:	f003 0301 	and.w	r3, r3, #1
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d00f      	beq.n	8004e44 <HAL_I2C_EV_IRQHandler+0x18c>
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	0a9b      	lsrs	r3, r3, #10
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d009      	beq.n	8004e44 <HAL_I2C_EV_IRQHandler+0x18c>
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	089b      	lsrs	r3, r3, #2
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d103      	bne.n	8004e44 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 faa3 	bl	8005388 <I2C_MasterReceive_RXNE>
 8004e42:	e011      	b.n	8004e68 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	089b      	lsrs	r3, r3, #2
 8004e48:	f003 0301 	and.w	r3, r3, #1
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	f000 809a 	beq.w	8004f86 <HAL_I2C_EV_IRQHandler+0x2ce>
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	0a5b      	lsrs	r3, r3, #9
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	f000 8093 	beq.w	8004f86 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f000 fb42 	bl	80054ea <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e66:	e08e      	b.n	8004f86 <HAL_I2C_EV_IRQHandler+0x2ce>
 8004e68:	e08d      	b.n	8004f86 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d004      	beq.n	8004e7c <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	61fb      	str	r3, [r7, #28]
 8004e7a:	e007      	b.n	8004e8c <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	695b      	ldr	r3, [r3, #20]
 8004e8a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	085b      	lsrs	r3, r3, #1
 8004e90:	f003 0301 	and.w	r3, r3, #1
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d012      	beq.n	8004ebe <HAL_I2C_EV_IRQHandler+0x206>
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	0a5b      	lsrs	r3, r3, #9
 8004e9c:	f003 0301 	and.w	r3, r3, #1
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00c      	beq.n	8004ebe <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d003      	beq.n	8004eb4 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004eb4:	69b9      	ldr	r1, [r7, #24]
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 ff00 	bl	8005cbc <I2C_Slave_ADDR>
 8004ebc:	e066      	b.n	8004f8c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	091b      	lsrs	r3, r3, #4
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d009      	beq.n	8004ede <HAL_I2C_EV_IRQHandler+0x226>
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	0a5b      	lsrs	r3, r3, #9
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 ff34 	bl	8005d44 <I2C_Slave_STOPF>
 8004edc:	e056      	b.n	8004f8c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004ede:	7bbb      	ldrb	r3, [r7, #14]
 8004ee0:	2b21      	cmp	r3, #33	; 0x21
 8004ee2:	d002      	beq.n	8004eea <HAL_I2C_EV_IRQHandler+0x232>
 8004ee4:	7bbb      	ldrb	r3, [r7, #14]
 8004ee6:	2b29      	cmp	r3, #41	; 0x29
 8004ee8:	d125      	bne.n	8004f36 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	09db      	lsrs	r3, r3, #7
 8004eee:	f003 0301 	and.w	r3, r3, #1
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00f      	beq.n	8004f16 <HAL_I2C_EV_IRQHandler+0x25e>
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	0a9b      	lsrs	r3, r3, #10
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d009      	beq.n	8004f16 <HAL_I2C_EV_IRQHandler+0x25e>
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	089b      	lsrs	r3, r3, #2
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d103      	bne.n	8004f16 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 fe16 	bl	8005b40 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f14:	e039      	b.n	8004f8a <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	089b      	lsrs	r3, r3, #2
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d033      	beq.n	8004f8a <HAL_I2C_EV_IRQHandler+0x2d2>
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	0a5b      	lsrs	r3, r3, #9
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d02d      	beq.n	8004f8a <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 fe43 	bl	8005bba <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f34:	e029      	b.n	8004f8a <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	099b      	lsrs	r3, r3, #6
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00f      	beq.n	8004f62 <HAL_I2C_EV_IRQHandler+0x2aa>
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	0a9b      	lsrs	r3, r3, #10
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d009      	beq.n	8004f62 <HAL_I2C_EV_IRQHandler+0x2aa>
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	089b      	lsrs	r3, r3, #2
 8004f52:	f003 0301 	and.w	r3, r3, #1
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d103      	bne.n	8004f62 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 fe4e 	bl	8005bfc <I2C_SlaveReceive_RXNE>
 8004f60:	e014      	b.n	8004f8c <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	089b      	lsrs	r3, r3, #2
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00e      	beq.n	8004f8c <HAL_I2C_EV_IRQHandler+0x2d4>
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	0a5b      	lsrs	r3, r3, #9
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d008      	beq.n	8004f8c <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 fe7c 	bl	8005c78 <I2C_SlaveReceive_BTF>
 8004f80:	e004      	b.n	8004f8c <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8004f82:	bf00      	nop
 8004f84:	e002      	b.n	8004f8c <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f86:	bf00      	nop
 8004f88:	e000      	b.n	8004f8c <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f8a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004f8c:	3720      	adds	r7, #32
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}

08004f92 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f92:	b480      	push	{r7}
 8004f94:	b083      	sub	sp, #12
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b083      	sub	sp, #12
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004fae:	bf00      	nop
 8004fb0:	370c      	adds	r7, #12
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b083      	sub	sp, #12
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004fc2:	bf00      	nop
 8004fc4:	370c      	adds	r7, #12
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b083      	sub	sp, #12
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004fd6:	bf00      	nop
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr

08004fe2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	b083      	sub	sp, #12
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
 8004fea:	460b      	mov	r3, r1
 8004fec:	70fb      	strb	r3, [r7, #3]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004ff2:	bf00      	nop
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr

08004ffe <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ffe:	b480      	push	{r7}
 8005000:	b083      	sub	sp, #12
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005006:	bf00      	nop
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr

08005012 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005012:	b480      	push	{r7}
 8005014:	b083      	sub	sp, #12
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800501a:	bf00      	nop
 800501c:	370c      	adds	r7, #12
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr

08005026 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005026:	b480      	push	{r7}
 8005028:	b083      	sub	sp, #12
 800502a:	af00      	add	r7, sp, #0
 800502c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800502e:	bf00      	nop
 8005030:	370c      	adds	r7, #12
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr

0800503a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800503a:	b480      	push	{r7}
 800503c:	b083      	sub	sp, #12
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005042:	bf00      	nop
 8005044:	370c      	adds	r7, #12
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr

0800504e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800504e:	b480      	push	{r7}
 8005050:	b083      	sub	sp, #12
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005056:	bf00      	nop
 8005058:	370c      	adds	r7, #12
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr

08005062 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005062:	b580      	push	{r7, lr}
 8005064:	b084      	sub	sp, #16
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005070:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005078:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800507e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005084:	2b00      	cmp	r3, #0
 8005086:	d150      	bne.n	800512a <I2C_MasterTransmit_TXE+0xc8>
 8005088:	7bfb      	ldrb	r3, [r7, #15]
 800508a:	2b21      	cmp	r3, #33	; 0x21
 800508c:	d14d      	bne.n	800512a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	2b08      	cmp	r3, #8
 8005092:	d01d      	beq.n	80050d0 <I2C_MasterTransmit_TXE+0x6e>
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	2b20      	cmp	r3, #32
 8005098:	d01a      	beq.n	80050d0 <I2C_MasterTransmit_TXE+0x6e>
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80050a0:	d016      	beq.n	80050d0 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	685a      	ldr	r2, [r3, #4]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050b0:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2211      	movs	r2, #17
 80050b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2220      	movs	r2, #32
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f7ff ff62 	bl	8004f92 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80050ce:	e060      	b.n	8005192 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685a      	ldr	r2, [r3, #4]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050de:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050ee:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2220      	movs	r2, #32
 80050fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005104:	b2db      	uxtb	r3, r3
 8005106:	2b40      	cmp	r3, #64	; 0x40
 8005108:	d107      	bne.n	800511a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7ff ff7d 	bl	8005012 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005118:	e03b      	b.n	8005192 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f7ff ff35 	bl	8004f92 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005128:	e033      	b.n	8005192 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800512a:	7bfb      	ldrb	r3, [r7, #15]
 800512c:	2b21      	cmp	r3, #33	; 0x21
 800512e:	d005      	beq.n	800513c <I2C_MasterTransmit_TXE+0xda>
 8005130:	7bbb      	ldrb	r3, [r7, #14]
 8005132:	2b40      	cmp	r3, #64	; 0x40
 8005134:	d12d      	bne.n	8005192 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005136:	7bfb      	ldrb	r3, [r7, #15]
 8005138:	2b22      	cmp	r3, #34	; 0x22
 800513a:	d12a      	bne.n	8005192 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005140:	b29b      	uxth	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	d108      	bne.n	8005158 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	685a      	ldr	r2, [r3, #4]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005154:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005156:	e01c      	b.n	8005192 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800515e:	b2db      	uxtb	r3, r3
 8005160:	2b40      	cmp	r3, #64	; 0x40
 8005162:	d103      	bne.n	800516c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f000 f880 	bl	800526a <I2C_MemoryTransmit_TXE_BTF>
}
 800516a:	e012      	b.n	8005192 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005170:	781a      	ldrb	r2, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517c:	1c5a      	adds	r2, r3, #1
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005186:	b29b      	uxth	r3, r3
 8005188:	3b01      	subs	r3, #1
 800518a:	b29a      	uxth	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005190:	e7ff      	b.n	8005192 <I2C_MasterTransmit_TXE+0x130>
 8005192:	bf00      	nop
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}

0800519a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800519a:	b580      	push	{r7, lr}
 800519c:	b084      	sub	sp, #16
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a6:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	2b21      	cmp	r3, #33	; 0x21
 80051b2:	d156      	bne.n	8005262 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d012      	beq.n	80051e4 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c2:	781a      	ldrb	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ce:	1c5a      	adds	r2, r3, #1
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051d8:	b29b      	uxth	r3, r3
 80051da:	3b01      	subs	r3, #1
 80051dc:	b29a      	uxth	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80051e2:	e03e      	b.n	8005262 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2b08      	cmp	r3, #8
 80051e8:	d01d      	beq.n	8005226 <I2C_MasterTransmit_BTF+0x8c>
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2b20      	cmp	r3, #32
 80051ee:	d01a      	beq.n	8005226 <I2C_MasterTransmit_BTF+0x8c>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80051f6:	d016      	beq.n	8005226 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005206:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2211      	movs	r2, #17
 800520c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2220      	movs	r2, #32
 800521a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f7ff feb7 	bl	8004f92 <HAL_I2C_MasterTxCpltCallback>
}
 8005224:	e01d      	b.n	8005262 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005234:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005244:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2220      	movs	r2, #32
 8005250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f7ff fe98 	bl	8004f92 <HAL_I2C_MasterTxCpltCallback>
}
 8005262:	bf00      	nop
 8005264:	3710      	adds	r7, #16
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800526a:	b580      	push	{r7, lr}
 800526c:	b084      	sub	sp, #16
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005278:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800527e:	2b00      	cmp	r3, #0
 8005280:	d11d      	bne.n	80052be <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005286:	2b01      	cmp	r3, #1
 8005288:	d10b      	bne.n	80052a2 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800528e:	b2da      	uxtb	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800529a:	1c9a      	adds	r2, r3, #2
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80052a0:	e06e      	b.n	8005380 <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	121b      	asrs	r3, r3, #8
 80052aa:	b2da      	uxtb	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052b6:	1c5a      	adds	r2, r3, #1
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	651a      	str	r2, [r3, #80]	; 0x50
}
 80052bc:	e060      	b.n	8005380 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d10b      	bne.n	80052de <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052ca:	b2da      	uxtb	r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052d6:	1c5a      	adds	r2, r3, #1
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	651a      	str	r2, [r3, #80]	; 0x50
}
 80052dc:	e050      	b.n	8005380 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	d14c      	bne.n	8005380 <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80052e6:	7bfb      	ldrb	r3, [r7, #15]
 80052e8:	2b22      	cmp	r3, #34	; 0x22
 80052ea:	d108      	bne.n	80052fe <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052fa:	601a      	str	r2, [r3, #0]
}
 80052fc:	e040      	b.n	8005380 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005302:	b29b      	uxth	r3, r3
 8005304:	2b00      	cmp	r3, #0
 8005306:	d015      	beq.n	8005334 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8005308:	7bfb      	ldrb	r3, [r7, #15]
 800530a:	2b21      	cmp	r3, #33	; 0x21
 800530c:	d112      	bne.n	8005334 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005312:	781a      	ldrb	r2, [r3, #0]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531e:	1c5a      	adds	r2, r3, #1
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005328:	b29b      	uxth	r3, r3
 800532a:	3b01      	subs	r3, #1
 800532c:	b29a      	uxth	r2, r3
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005332:	e025      	b.n	8005380 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005338:	b29b      	uxth	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d120      	bne.n	8005380 <I2C_MemoryTransmit_TXE_BTF+0x116>
 800533e:	7bfb      	ldrb	r3, [r7, #15]
 8005340:	2b21      	cmp	r3, #33	; 0x21
 8005342:	d11d      	bne.n	8005380 <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	685a      	ldr	r2, [r3, #4]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005352:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005362:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2220      	movs	r2, #32
 800536e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f7ff fe49 	bl	8005012 <HAL_I2C_MemTxCpltCallback>
}
 8005380:	bf00      	nop
 8005382:	3710      	adds	r7, #16
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b22      	cmp	r3, #34	; 0x22
 800539a:	f040 80a2 	bne.w	80054e2 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2b03      	cmp	r3, #3
 80053aa:	d921      	bls.n	80053f0 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	691a      	ldr	r2, [r3, #16]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b6:	b2d2      	uxtb	r2, r2
 80053b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053be:	1c5a      	adds	r2, r3, #1
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	3b01      	subs	r3, #1
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	2b03      	cmp	r3, #3
 80053da:	f040 8082 	bne.w	80054e2 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	685a      	ldr	r2, [r3, #4]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053ec:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80053ee:	e078      	b.n	80054e2 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d074      	beq.n	80054e2 <I2C_MasterReceive_RXNE+0x15a>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d002      	beq.n	8005404 <I2C_MasterReceive_RXNE+0x7c>
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d16e      	bne.n	80054e2 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f001 fa4f 	bl	80068a8 <I2C_WaitOnSTOPRequestThroughIT>
 800540a:	4603      	mov	r3, r0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d142      	bne.n	8005496 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800541e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685a      	ldr	r2, [r3, #4]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800542e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	691a      	ldr	r2, [r3, #16]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800544c:	b29b      	uxth	r3, r3
 800544e:	3b01      	subs	r3, #1
 8005450:	b29a      	uxth	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2220      	movs	r2, #32
 800545a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005464:	b2db      	uxtb	r3, r3
 8005466:	2b40      	cmp	r3, #64	; 0x40
 8005468:	d10a      	bne.n	8005480 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f7ff fdd4 	bl	8005026 <HAL_I2C_MemRxCpltCallback>
}
 800547e:	e030      	b.n	80054e2 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2212      	movs	r2, #18
 800548c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f7ff fd89 	bl	8004fa6 <HAL_I2C_MasterRxCpltCallback>
}
 8005494:	e025      	b.n	80054e2 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	685a      	ldr	r2, [r3, #4]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80054a4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	691a      	ldr	r2, [r3, #16]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b0:	b2d2      	uxtb	r2, r2
 80054b2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b8:	1c5a      	adds	r2, r3, #1
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	3b01      	subs	r3, #1
 80054c6:	b29a      	uxth	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2220      	movs	r2, #32
 80054d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f7ff fdac 	bl	800503a <HAL_I2C_ErrorCallback>
}
 80054e2:	bf00      	nop
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80054ea:	b580      	push	{r7, lr}
 80054ec:	b084      	sub	sp, #16
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f6:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	2b04      	cmp	r3, #4
 8005500:	d11b      	bne.n	800553a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005510:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	691a      	ldr	r2, [r3, #16]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	b2d2      	uxtb	r2, r2
 800551e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005524:	1c5a      	adds	r2, r3, #1
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800552e:	b29b      	uxth	r3, r3
 8005530:	3b01      	subs	r3, #1
 8005532:	b29a      	uxth	r2, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005538:	e0bd      	b.n	80056b6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800553e:	b29b      	uxth	r3, r3
 8005540:	2b03      	cmp	r3, #3
 8005542:	d129      	bne.n	8005598 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	685a      	ldr	r2, [r3, #4]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005552:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2b04      	cmp	r3, #4
 8005558:	d00a      	beq.n	8005570 <I2C_MasterReceive_BTF+0x86>
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2b02      	cmp	r3, #2
 800555e:	d007      	beq.n	8005570 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800556e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	691a      	ldr	r2, [r3, #16]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	b2d2      	uxtb	r2, r2
 800557c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005582:	1c5a      	adds	r2, r3, #1
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800558c:	b29b      	uxth	r3, r3
 800558e:	3b01      	subs	r3, #1
 8005590:	b29a      	uxth	r2, r3
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005596:	e08e      	b.n	80056b6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800559c:	b29b      	uxth	r3, r3
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d176      	bne.n	8005690 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d002      	beq.n	80055ae <I2C_MasterReceive_BTF+0xc4>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2b10      	cmp	r3, #16
 80055ac:	d108      	bne.n	80055c0 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055bc:	601a      	str	r2, [r3, #0]
 80055be:	e019      	b.n	80055f4 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2b04      	cmp	r3, #4
 80055c4:	d002      	beq.n	80055cc <I2C_MasterReceive_BTF+0xe2>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d108      	bne.n	80055de <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80055da:	601a      	str	r2, [r3, #0]
 80055dc:	e00a      	b.n	80055f4 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2b10      	cmp	r3, #16
 80055e2:	d007      	beq.n	80055f4 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055f2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	691a      	ldr	r2, [r3, #16]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fe:	b2d2      	uxtb	r2, r2
 8005600:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005606:	1c5a      	adds	r2, r3, #1
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005610:	b29b      	uxth	r3, r3
 8005612:	3b01      	subs	r3, #1
 8005614:	b29a      	uxth	r2, r3
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	691a      	ldr	r2, [r3, #16]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005624:	b2d2      	uxtb	r2, r2
 8005626:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562c:	1c5a      	adds	r2, r3, #1
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005636:	b29b      	uxth	r3, r3
 8005638:	3b01      	subs	r3, #1
 800563a:	b29a      	uxth	r2, r3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	685a      	ldr	r2, [r3, #4]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800564e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2220      	movs	r2, #32
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b40      	cmp	r3, #64	; 0x40
 8005662:	d10a      	bne.n	800567a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7ff fcd7 	bl	8005026 <HAL_I2C_MemRxCpltCallback>
}
 8005678:	e01d      	b.n	80056b6 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2212      	movs	r2, #18
 8005686:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f7ff fc8c 	bl	8004fa6 <HAL_I2C_MasterRxCpltCallback>
}
 800568e:	e012      	b.n	80056b6 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	691a      	ldr	r2, [r3, #16]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569a:	b2d2      	uxtb	r2, r2
 800569c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a2:	1c5a      	adds	r2, r3, #1
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	3b01      	subs	r3, #1
 80056b0:	b29a      	uxth	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80056b6:	bf00      	nop
 80056b8:	3710      	adds	r7, #16
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}

080056be <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80056be:	b480      	push	{r7}
 80056c0:	b083      	sub	sp, #12
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b40      	cmp	r3, #64	; 0x40
 80056d0:	d117      	bne.n	8005702 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d109      	bne.n	80056ee <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	461a      	mov	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80056ea:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80056ec:	e067      	b.n	80057be <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	f043 0301 	orr.w	r3, r3, #1
 80056f8:	b2da      	uxtb	r2, r3
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	611a      	str	r2, [r3, #16]
}
 8005700:	e05d      	b.n	80057be <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	691b      	ldr	r3, [r3, #16]
 8005706:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800570a:	d133      	bne.n	8005774 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b21      	cmp	r3, #33	; 0x21
 8005716:	d109      	bne.n	800572c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800571c:	b2db      	uxtb	r3, r3
 800571e:	461a      	mov	r2, r3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005728:	611a      	str	r2, [r3, #16]
 800572a:	e008      	b.n	800573e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005730:	b2db      	uxtb	r3, r3
 8005732:	f043 0301 	orr.w	r3, r3, #1
 8005736:	b2da      	uxtb	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005742:	2b00      	cmp	r3, #0
 8005744:	d004      	beq.n	8005750 <I2C_Master_SB+0x92>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800574c:	2b00      	cmp	r3, #0
 800574e:	d108      	bne.n	8005762 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005754:	2b00      	cmp	r3, #0
 8005756:	d032      	beq.n	80057be <I2C_Master_SB+0x100>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800575e:	2b00      	cmp	r3, #0
 8005760:	d02d      	beq.n	80057be <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	685a      	ldr	r2, [r3, #4]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005770:	605a      	str	r2, [r3, #4]
}
 8005772:	e024      	b.n	80057be <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005778:	2b00      	cmp	r3, #0
 800577a:	d10e      	bne.n	800579a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005780:	b29b      	uxth	r3, r3
 8005782:	11db      	asrs	r3, r3, #7
 8005784:	b2db      	uxtb	r3, r3
 8005786:	f003 0306 	and.w	r3, r3, #6
 800578a:	b2db      	uxtb	r3, r3
 800578c:	f063 030f 	orn	r3, r3, #15
 8005790:	b2da      	uxtb	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	611a      	str	r2, [r3, #16]
}
 8005798:	e011      	b.n	80057be <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d10d      	bne.n	80057be <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	11db      	asrs	r3, r3, #7
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	f003 0306 	and.w	r3, r3, #6
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	f063 030e 	orn	r3, r3, #14
 80057b6:	b2da      	uxtb	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	611a      	str	r2, [r3, #16]
}
 80057be:	bf00      	nop
 80057c0:	370c      	adds	r7, #12
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr

080057ca <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80057ca:	b480      	push	{r7}
 80057cc:	b083      	sub	sp, #12
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057d6:	b2da      	uxtb	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d004      	beq.n	80057f0 <I2C_Master_ADD10+0x26>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d108      	bne.n	8005802 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00c      	beq.n	8005812 <I2C_Master_ADD10+0x48>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d007      	beq.n	8005812 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	685a      	ldr	r2, [r3, #4]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005810:	605a      	str	r2, [r3, #4]
  }
}
 8005812:	bf00      	nop
 8005814:	370c      	adds	r7, #12
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr

0800581e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800581e:	b480      	push	{r7}
 8005820:	b091      	sub	sp, #68	; 0x44
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800582c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005834:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800583a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b22      	cmp	r3, #34	; 0x22
 8005846:	f040 8169 	bne.w	8005b1c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10f      	bne.n	8005872 <I2C_Master_ADDR+0x54>
 8005852:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005856:	2b40      	cmp	r3, #64	; 0x40
 8005858:	d10b      	bne.n	8005872 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800585a:	2300      	movs	r3, #0
 800585c:	633b      	str	r3, [r7, #48]	; 0x30
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	695b      	ldr	r3, [r3, #20]
 8005864:	633b      	str	r3, [r7, #48]	; 0x30
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	633b      	str	r3, [r7, #48]	; 0x30
 800586e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005870:	e160      	b.n	8005b34 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005876:	2b00      	cmp	r3, #0
 8005878:	d11d      	bne.n	80058b6 <I2C_Master_ADDR+0x98>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005882:	d118      	bne.n	80058b6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005884:	2300      	movs	r3, #0
 8005886:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	695b      	ldr	r3, [r3, #20]
 800588e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	699b      	ldr	r3, [r3, #24]
 8005896:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005898:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058a8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058ae:	1c5a      	adds	r2, r3, #1
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	651a      	str	r2, [r3, #80]	; 0x50
 80058b4:	e13e      	b.n	8005b34 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d113      	bne.n	80058e8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058c0:	2300      	movs	r3, #0
 80058c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80058d4:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058e4:	601a      	str	r2, [r3, #0]
 80058e6:	e115      	b.n	8005b14 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	f040 808a 	bne.w	8005a08 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80058f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058f6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80058fa:	d137      	bne.n	800596c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800590a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005916:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800591a:	d113      	bne.n	8005944 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800592a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800592c:	2300      	movs	r3, #0
 800592e:	627b      	str	r3, [r7, #36]	; 0x24
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	627b      	str	r3, [r7, #36]	; 0x24
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	699b      	ldr	r3, [r3, #24]
 800593e:	627b      	str	r3, [r7, #36]	; 0x24
 8005940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005942:	e0e7      	b.n	8005b14 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005944:	2300      	movs	r3, #0
 8005946:	623b      	str	r3, [r7, #32]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	623b      	str	r3, [r7, #32]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	623b      	str	r3, [r7, #32]
 8005958:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005968:	601a      	str	r2, [r3, #0]
 800596a:	e0d3      	b.n	8005b14 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800596c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800596e:	2b08      	cmp	r3, #8
 8005970:	d02e      	beq.n	80059d0 <I2C_Master_ADDR+0x1b2>
 8005972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005974:	2b20      	cmp	r3, #32
 8005976:	d02b      	beq.n	80059d0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800597a:	2b12      	cmp	r3, #18
 800597c:	d102      	bne.n	8005984 <I2C_Master_ADDR+0x166>
 800597e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005980:	2b01      	cmp	r3, #1
 8005982:	d125      	bne.n	80059d0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005986:	2b04      	cmp	r3, #4
 8005988:	d00e      	beq.n	80059a8 <I2C_Master_ADDR+0x18a>
 800598a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598c:	2b02      	cmp	r3, #2
 800598e:	d00b      	beq.n	80059a8 <I2C_Master_ADDR+0x18a>
 8005990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005992:	2b10      	cmp	r3, #16
 8005994:	d008      	beq.n	80059a8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059a4:	601a      	str	r2, [r3, #0]
 80059a6:	e007      	b.n	80059b8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80059b6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059b8:	2300      	movs	r3, #0
 80059ba:	61fb      	str	r3, [r7, #28]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	61fb      	str	r3, [r7, #28]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	61fb      	str	r3, [r7, #28]
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	e0a1      	b.n	8005b14 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059de:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059e0:	2300      	movs	r3, #0
 80059e2:	61bb      	str	r3, [r7, #24]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	61bb      	str	r3, [r7, #24]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	699b      	ldr	r3, [r3, #24]
 80059f2:	61bb      	str	r3, [r7, #24]
 80059f4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a04:	601a      	str	r2, [r3, #0]
 8005a06:	e085      	b.n	8005b14 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d14d      	bne.n	8005aae <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a14:	2b04      	cmp	r3, #4
 8005a16:	d016      	beq.n	8005a46 <I2C_Master_ADDR+0x228>
 8005a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a1a:	2b02      	cmp	r3, #2
 8005a1c:	d013      	beq.n	8005a46 <I2C_Master_ADDR+0x228>
 8005a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a20:	2b10      	cmp	r3, #16
 8005a22:	d010      	beq.n	8005a46 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a32:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a42:	601a      	str	r2, [r3, #0]
 8005a44:	e007      	b.n	8005a56 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a54:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a64:	d117      	bne.n	8005a96 <I2C_Master_ADDR+0x278>
 8005a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a68:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a6c:	d00b      	beq.n	8005a86 <I2C_Master_ADDR+0x268>
 8005a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d008      	beq.n	8005a86 <I2C_Master_ADDR+0x268>
 8005a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a76:	2b08      	cmp	r3, #8
 8005a78:	d005      	beq.n	8005a86 <I2C_Master_ADDR+0x268>
 8005a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a7c:	2b10      	cmp	r3, #16
 8005a7e:	d002      	beq.n	8005a86 <I2C_Master_ADDR+0x268>
 8005a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a82:	2b20      	cmp	r3, #32
 8005a84:	d107      	bne.n	8005a96 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	685a      	ldr	r2, [r3, #4]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a94:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a96:	2300      	movs	r3, #0
 8005a98:	617b      	str	r3, [r7, #20]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	695b      	ldr	r3, [r3, #20]
 8005aa0:	617b      	str	r3, [r7, #20]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	617b      	str	r3, [r7, #20]
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	e032      	b.n	8005b14 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005abc:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ac8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005acc:	d117      	bne.n	8005afe <I2C_Master_ADDR+0x2e0>
 8005ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ad4:	d00b      	beq.n	8005aee <I2C_Master_ADDR+0x2d0>
 8005ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d008      	beq.n	8005aee <I2C_Master_ADDR+0x2d0>
 8005adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ade:	2b08      	cmp	r3, #8
 8005ae0:	d005      	beq.n	8005aee <I2C_Master_ADDR+0x2d0>
 8005ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ae4:	2b10      	cmp	r3, #16
 8005ae6:	d002      	beq.n	8005aee <I2C_Master_ADDR+0x2d0>
 8005ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aea:	2b20      	cmp	r3, #32
 8005aec:	d107      	bne.n	8005afe <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005afc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005afe:	2300      	movs	r3, #0
 8005b00:	613b      	str	r3, [r7, #16]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	695b      	ldr	r3, [r3, #20]
 8005b08:	613b      	str	r3, [r7, #16]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	613b      	str	r3, [r7, #16]
 8005b12:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005b1a:	e00b      	b.n	8005b34 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	60fb      	str	r3, [r7, #12]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	60fb      	str	r3, [r7, #12]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	60fb      	str	r3, [r7, #12]
 8005b30:	68fb      	ldr	r3, [r7, #12]
}
 8005b32:	e7ff      	b.n	8005b34 <I2C_Master_ADDR+0x316>
 8005b34:	bf00      	nop
 8005b36:	3744      	adds	r7, #68	; 0x44
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b4e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d02b      	beq.n	8005bb2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b5e:	781a      	ldrb	r2, [r3, #0]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b6a:	1c5a      	adds	r2, r3, #1
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	3b01      	subs	r3, #1
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d114      	bne.n	8005bb2 <I2C_SlaveTransmit_TXE+0x72>
 8005b88:	7bfb      	ldrb	r3, [r7, #15]
 8005b8a:	2b29      	cmp	r3, #41	; 0x29
 8005b8c:	d111      	bne.n	8005bb2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	685a      	ldr	r2, [r3, #4]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b9c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2221      	movs	r2, #33	; 0x21
 8005ba2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2228      	movs	r2, #40	; 0x28
 8005ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f7ff fa04 	bl	8004fba <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005bb2:	bf00      	nop
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b083      	sub	sp, #12
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d011      	beq.n	8005bf0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd0:	781a      	ldrb	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bdc:	1c5a      	adds	r2, r3, #1
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	3b01      	subs	r3, #1
 8005bea:	b29a      	uxth	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005bf0:	bf00      	nop
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c0a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d02c      	beq.n	8005c70 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	691a      	ldr	r2, [r3, #16]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c20:	b2d2      	uxtb	r2, r2
 8005c22:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c28:	1c5a      	adds	r2, r3, #1
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	3b01      	subs	r3, #1
 8005c36:	b29a      	uxth	r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d114      	bne.n	8005c70 <I2C_SlaveReceive_RXNE+0x74>
 8005c46:	7bfb      	ldrb	r3, [r7, #15]
 8005c48:	2b2a      	cmp	r3, #42	; 0x2a
 8005c4a:	d111      	bne.n	8005c70 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	685a      	ldr	r2, [r3, #4]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c5a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2222      	movs	r2, #34	; 0x22
 8005c60:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2228      	movs	r2, #40	; 0x28
 8005c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f7ff f9af 	bl	8004fce <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005c70:	bf00      	nop
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d012      	beq.n	8005cb0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	691a      	ldr	r2, [r3, #16]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c94:	b2d2      	uxtb	r2, r2
 8005c96:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9c:	1c5a      	adds	r2, r3, #1
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005cd6:	2b28      	cmp	r3, #40	; 0x28
 8005cd8:	d127      	bne.n	8005d2a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	685a      	ldr	r2, [r3, #4]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ce8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	089b      	lsrs	r3, r3, #2
 8005cee:	f003 0301 	and.w	r3, r3, #1
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d101      	bne.n	8005cfa <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	09db      	lsrs	r3, r3, #7
 8005cfe:	f003 0301 	and.w	r3, r3, #1
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d103      	bne.n	8005d0e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	81bb      	strh	r3, [r7, #12]
 8005d0c:	e002      	b.n	8005d14 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005d1c:	89ba      	ldrh	r2, [r7, #12]
 8005d1e:	7bfb      	ldrb	r3, [r7, #15]
 8005d20:	4619      	mov	r1, r3
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f7ff f95d 	bl	8004fe2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005d28:	e008      	b.n	8005d3c <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f06f 0202 	mvn.w	r2, #2
 8005d32:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005d3c:	bf00      	nop
 8005d3e:	3710      	adds	r7, #16
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d52:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005d62:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005d64:	2300      	movs	r3, #0
 8005d66:	60bb      	str	r3, [r7, #8]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	60bb      	str	r3, [r7, #8]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f042 0201 	orr.w	r2, r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d90:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005da0:	d172      	bne.n	8005e88 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005da2:	7bfb      	ldrb	r3, [r7, #15]
 8005da4:	2b22      	cmp	r3, #34	; 0x22
 8005da6:	d002      	beq.n	8005dae <I2C_Slave_STOPF+0x6a>
 8005da8:	7bfb      	ldrb	r3, [r7, #15]
 8005daa:	2b2a      	cmp	r3, #42	; 0x2a
 8005dac:	d135      	bne.n	8005e1a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	b29a      	uxth	r2, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d005      	beq.n	8005dd2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dca:	f043 0204 	orr.w	r2, r3, #4
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	685a      	ldr	r2, [r3, #4]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005de0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7fd ff11 	bl	8003c0e <HAL_DMA_GetState>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d049      	beq.n	8005e86 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df6:	4a69      	ldr	r2, [pc, #420]	; (8005f9c <I2C_Slave_STOPF+0x258>)
 8005df8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f7fd fee3 	bl	8003bca <HAL_DMA_Abort_IT>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d03d      	beq.n	8005e86 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005e14:	4610      	mov	r0, r2
 8005e16:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e18:	e035      	b.n	8005e86 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d005      	beq.n	8005e3e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e36:	f043 0204 	orr.w	r2, r3, #4
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	685a      	ldr	r2, [r3, #4]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e4c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7fd fedb 	bl	8003c0e <HAL_DMA_GetState>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d014      	beq.n	8005e88 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e62:	4a4e      	ldr	r2, [pc, #312]	; (8005f9c <I2C_Slave_STOPF+0x258>)
 8005e64:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7fd fead 	bl	8003bca <HAL_DMA_Abort_IT>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d008      	beq.n	8005e88 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e7c:	687a      	ldr	r2, [r7, #4]
 8005e7e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e80:	4610      	mov	r0, r2
 8005e82:	4798      	blx	r3
 8005e84:	e000      	b.n	8005e88 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e86:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d03e      	beq.n	8005f10 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	f003 0304 	and.w	r3, r3, #4
 8005e9c:	2b04      	cmp	r3, #4
 8005e9e:	d112      	bne.n	8005ec6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	691a      	ldr	r2, [r3, #16]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eaa:	b2d2      	uxtb	r2, r2
 8005eac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb2:	1c5a      	adds	r2, r3, #1
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	695b      	ldr	r3, [r3, #20]
 8005ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ed0:	2b40      	cmp	r3, #64	; 0x40
 8005ed2:	d112      	bne.n	8005efa <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	691a      	ldr	r2, [r3, #16]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ede:	b2d2      	uxtb	r2, r2
 8005ee0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee6:	1c5a      	adds	r2, r3, #1
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	b29a      	uxth	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d005      	beq.n	8005f10 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f08:	f043 0204 	orr.w	r2, r3, #4
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d003      	beq.n	8005f20 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 f843 	bl	8005fa4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005f1e:	e039      	b.n	8005f94 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005f20:	7bfb      	ldrb	r3, [r7, #15]
 8005f22:	2b2a      	cmp	r3, #42	; 0x2a
 8005f24:	d109      	bne.n	8005f3a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2228      	movs	r2, #40	; 0x28
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f7ff f84a 	bl	8004fce <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	2b28      	cmp	r3, #40	; 0x28
 8005f44:	d111      	bne.n	8005f6a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a15      	ldr	r2, [pc, #84]	; (8005fa0 <I2C_Slave_STOPF+0x25c>)
 8005f4a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2220      	movs	r2, #32
 8005f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f7ff f84b 	bl	8004ffe <HAL_I2C_ListenCpltCallback>
}
 8005f68:	e014      	b.n	8005f94 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f6e:	2b22      	cmp	r3, #34	; 0x22
 8005f70:	d002      	beq.n	8005f78 <I2C_Slave_STOPF+0x234>
 8005f72:	7bfb      	ldrb	r3, [r7, #15]
 8005f74:	2b22      	cmp	r3, #34	; 0x22
 8005f76:	d10d      	bne.n	8005f94 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2220      	movs	r2, #32
 8005f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f7ff f81d 	bl	8004fce <HAL_I2C_SlaveRxCpltCallback>
}
 8005f94:	bf00      	nop
 8005f96:	3710      	adds	r7, #16
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	080064a9 	.word	0x080064a9
 8005fa0:	ffff0000 	.word	0xffff0000

08005fa4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fb2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fba:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005fbc:	7bbb      	ldrb	r3, [r7, #14]
 8005fbe:	2b10      	cmp	r3, #16
 8005fc0:	d002      	beq.n	8005fc8 <I2C_ITError+0x24>
 8005fc2:	7bbb      	ldrb	r3, [r7, #14]
 8005fc4:	2b40      	cmp	r3, #64	; 0x40
 8005fc6:	d10a      	bne.n	8005fde <I2C_ITError+0x3a>
 8005fc8:	7bfb      	ldrb	r3, [r7, #15]
 8005fca:	2b22      	cmp	r3, #34	; 0x22
 8005fcc:	d107      	bne.n	8005fde <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fdc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005fde:	7bfb      	ldrb	r3, [r7, #15]
 8005fe0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005fe4:	2b28      	cmp	r3, #40	; 0x28
 8005fe6:	d107      	bne.n	8005ff8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2228      	movs	r2, #40	; 0x28
 8005ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005ff6:	e015      	b.n	8006024 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006002:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006006:	d00a      	beq.n	800601e <I2C_ITError+0x7a>
 8006008:	7bfb      	ldrb	r3, [r7, #15]
 800600a:	2b60      	cmp	r3, #96	; 0x60
 800600c:	d007      	beq.n	800601e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2220      	movs	r2, #32
 8006012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800602e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006032:	d162      	bne.n	80060fa <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685a      	ldr	r2, [r3, #4]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006042:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006048:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800604c:	b2db      	uxtb	r3, r3
 800604e:	2b01      	cmp	r3, #1
 8006050:	d020      	beq.n	8006094 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006056:	4a6a      	ldr	r2, [pc, #424]	; (8006200 <I2C_ITError+0x25c>)
 8006058:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800605e:	4618      	mov	r0, r3
 8006060:	f7fd fdb3 	bl	8003bca <HAL_DMA_Abort_IT>
 8006064:	4603      	mov	r3, r0
 8006066:	2b00      	cmp	r3, #0
 8006068:	f000 8089 	beq.w	800617e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f022 0201 	bic.w	r2, r2, #1
 800607a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2220      	movs	r2, #32
 8006080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006088:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800608e:	4610      	mov	r0, r2
 8006090:	4798      	blx	r3
 8006092:	e074      	b.n	800617e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006098:	4a59      	ldr	r2, [pc, #356]	; (8006200 <I2C_ITError+0x25c>)
 800609a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a0:	4618      	mov	r0, r3
 80060a2:	f7fd fd92 	bl	8003bca <HAL_DMA_Abort_IT>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d068      	beq.n	800617e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060b6:	2b40      	cmp	r3, #64	; 0x40
 80060b8:	d10b      	bne.n	80060d2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	691a      	ldr	r2, [r3, #16]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c4:	b2d2      	uxtb	r2, r2
 80060c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060cc:	1c5a      	adds	r2, r3, #1
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 0201 	bic.w	r2, r2, #1
 80060e0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2220      	movs	r2, #32
 80060e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80060f4:	4610      	mov	r0, r2
 80060f6:	4798      	blx	r3
 80060f8:	e041      	b.n	800617e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006100:	b2db      	uxtb	r3, r3
 8006102:	2b60      	cmp	r3, #96	; 0x60
 8006104:	d125      	bne.n	8006152 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2220      	movs	r2, #32
 800610a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800611e:	2b40      	cmp	r3, #64	; 0x40
 8006120:	d10b      	bne.n	800613a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	691a      	ldr	r2, [r3, #16]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612c:	b2d2      	uxtb	r2, r2
 800612e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006134:	1c5a      	adds	r2, r3, #1
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f022 0201 	bic.w	r2, r2, #1
 8006148:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f7fe ff7f 	bl	800504e <HAL_I2C_AbortCpltCallback>
 8006150:	e015      	b.n	800617e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800615c:	2b40      	cmp	r3, #64	; 0x40
 800615e:	d10b      	bne.n	8006178 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	691a      	ldr	r2, [r3, #16]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616a:	b2d2      	uxtb	r2, r2
 800616c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006172:	1c5a      	adds	r2, r3, #1
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f7fe ff5e 	bl	800503a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006182:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	f003 0301 	and.w	r3, r3, #1
 800618a:	2b00      	cmp	r3, #0
 800618c:	d10e      	bne.n	80061ac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006194:	2b00      	cmp	r3, #0
 8006196:	d109      	bne.n	80061ac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d104      	bne.n	80061ac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d007      	beq.n	80061bc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685a      	ldr	r2, [r3, #4]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80061ba:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061c2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c8:	f003 0304 	and.w	r3, r3, #4
 80061cc:	2b04      	cmp	r3, #4
 80061ce:	d113      	bne.n	80061f8 <I2C_ITError+0x254>
 80061d0:	7bfb      	ldrb	r3, [r7, #15]
 80061d2:	2b28      	cmp	r3, #40	; 0x28
 80061d4:	d110      	bne.n	80061f8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4a0a      	ldr	r2, [pc, #40]	; (8006204 <I2C_ITError+0x260>)
 80061da:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2220      	movs	r2, #32
 80061e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f7fe ff03 	bl	8004ffe <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80061f8:	bf00      	nop
 80061fa:	3710      	adds	r7, #16
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	080064a9 	.word	0x080064a9
 8006204:	ffff0000 	.word	0xffff0000

08006208 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b088      	sub	sp, #32
 800620c:	af02      	add	r7, sp, #8
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	607a      	str	r2, [r7, #4]
 8006212:	603b      	str	r3, [r7, #0]
 8006214:	460b      	mov	r3, r1
 8006216:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800621c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	2b08      	cmp	r3, #8
 8006222:	d006      	beq.n	8006232 <I2C_MasterRequestWrite+0x2a>
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	2b01      	cmp	r3, #1
 8006228:	d003      	beq.n	8006232 <I2C_MasterRequestWrite+0x2a>
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006230:	d108      	bne.n	8006244 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006240:	601a      	str	r2, [r3, #0]
 8006242:	e00b      	b.n	800625c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006248:	2b12      	cmp	r3, #18
 800624a:	d107      	bne.n	800625c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800625a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	9300      	str	r3, [sp, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f000 f9c5 	bl	80065f8 <I2C_WaitOnFlagUntilTimeout>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d00d      	beq.n	8006290 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800627e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006282:	d103      	bne.n	800628c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f44f 7200 	mov.w	r2, #512	; 0x200
 800628a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800628c:	2303      	movs	r3, #3
 800628e:	e035      	b.n	80062fc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	691b      	ldr	r3, [r3, #16]
 8006294:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006298:	d108      	bne.n	80062ac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800629a:	897b      	ldrh	r3, [r7, #10]
 800629c:	b2db      	uxtb	r3, r3
 800629e:	461a      	mov	r2, r3
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80062a8:	611a      	str	r2, [r3, #16]
 80062aa:	e01b      	b.n	80062e4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80062ac:	897b      	ldrh	r3, [r7, #10]
 80062ae:	11db      	asrs	r3, r3, #7
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	f003 0306 	and.w	r3, r3, #6
 80062b6:	b2db      	uxtb	r3, r3
 80062b8:	f063 030f 	orn	r3, r3, #15
 80062bc:	b2da      	uxtb	r2, r3
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	490e      	ldr	r1, [pc, #56]	; (8006304 <I2C_MasterRequestWrite+0xfc>)
 80062ca:	68f8      	ldr	r0, [r7, #12]
 80062cc:	f000 f9eb 	bl	80066a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d001      	beq.n	80062da <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e010      	b.n	80062fc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80062da:	897b      	ldrh	r3, [r7, #10]
 80062dc:	b2da      	uxtb	r2, r3
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	4907      	ldr	r1, [pc, #28]	; (8006308 <I2C_MasterRequestWrite+0x100>)
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f000 f9db 	bl	80066a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e000      	b.n	80062fc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3718      	adds	r7, #24
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	00010008 	.word	0x00010008
 8006308:	00010002 	.word	0x00010002

0800630c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b088      	sub	sp, #32
 8006310:	af02      	add	r7, sp, #8
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	607a      	str	r2, [r7, #4]
 8006316:	603b      	str	r3, [r7, #0]
 8006318:	460b      	mov	r3, r1
 800631a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006320:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006330:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	2b08      	cmp	r3, #8
 8006336:	d006      	beq.n	8006346 <I2C_MasterRequestRead+0x3a>
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	2b01      	cmp	r3, #1
 800633c:	d003      	beq.n	8006346 <I2C_MasterRequestRead+0x3a>
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006344:	d108      	bne.n	8006358 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006354:	601a      	str	r2, [r3, #0]
 8006356:	e00b      	b.n	8006370 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800635c:	2b11      	cmp	r3, #17
 800635e:	d107      	bne.n	8006370 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800636e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800637c:	68f8      	ldr	r0, [r7, #12]
 800637e:	f000 f93b 	bl	80065f8 <I2C_WaitOnFlagUntilTimeout>
 8006382:	4603      	mov	r3, r0
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00d      	beq.n	80063a4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006392:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006396:	d103      	bne.n	80063a0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800639e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80063a0:	2303      	movs	r3, #3
 80063a2:	e079      	b.n	8006498 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80063ac:	d108      	bne.n	80063c0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80063ae:	897b      	ldrh	r3, [r7, #10]
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	f043 0301 	orr.w	r3, r3, #1
 80063b6:	b2da      	uxtb	r2, r3
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	611a      	str	r2, [r3, #16]
 80063be:	e05f      	b.n	8006480 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80063c0:	897b      	ldrh	r3, [r7, #10]
 80063c2:	11db      	asrs	r3, r3, #7
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	f003 0306 	and.w	r3, r3, #6
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	f063 030f 	orn	r3, r3, #15
 80063d0:	b2da      	uxtb	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	4930      	ldr	r1, [pc, #192]	; (80064a0 <I2C_MasterRequestRead+0x194>)
 80063de:	68f8      	ldr	r0, [r7, #12]
 80063e0:	f000 f961 	bl	80066a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d001      	beq.n	80063ee <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e054      	b.n	8006498 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80063ee:	897b      	ldrh	r3, [r7, #10]
 80063f0:	b2da      	uxtb	r2, r3
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	4929      	ldr	r1, [pc, #164]	; (80064a4 <I2C_MasterRequestRead+0x198>)
 80063fe:	68f8      	ldr	r0, [r7, #12]
 8006400:	f000 f951 	bl	80066a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d001      	beq.n	800640e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e044      	b.n	8006498 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800640e:	2300      	movs	r3, #0
 8006410:	613b      	str	r3, [r7, #16]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	695b      	ldr	r3, [r3, #20]
 8006418:	613b      	str	r3, [r7, #16]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	699b      	ldr	r3, [r3, #24]
 8006420:	613b      	str	r3, [r7, #16]
 8006422:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006432:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f000 f8d9 	bl	80065f8 <I2C_WaitOnFlagUntilTimeout>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00d      	beq.n	8006468 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800645a:	d103      	bne.n	8006464 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006462:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e017      	b.n	8006498 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006468:	897b      	ldrh	r3, [r7, #10]
 800646a:	11db      	asrs	r3, r3, #7
 800646c:	b2db      	uxtb	r3, r3
 800646e:	f003 0306 	and.w	r3, r3, #6
 8006472:	b2db      	uxtb	r3, r3
 8006474:	f063 030e 	orn	r3, r3, #14
 8006478:	b2da      	uxtb	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	4907      	ldr	r1, [pc, #28]	; (80064a4 <I2C_MasterRequestRead+0x198>)
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	f000 f90d 	bl	80066a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d001      	beq.n	8006496 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e000      	b.n	8006498 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006496:	2300      	movs	r3, #0
}
 8006498:	4618      	mov	r0, r3
 800649a:	3718      	adds	r7, #24
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	00010008 	.word	0x00010008
 80064a4:	00010002 	.word	0x00010002

080064a8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b086      	sub	sp, #24
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064b0:	2300      	movs	r3, #0
 80064b2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064c0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80064c2:	4b4b      	ldr	r3, [pc, #300]	; (80065f0 <I2C_DMAAbort+0x148>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	08db      	lsrs	r3, r3, #3
 80064c8:	4a4a      	ldr	r2, [pc, #296]	; (80065f4 <I2C_DMAAbort+0x14c>)
 80064ca:	fba2 2303 	umull	r2, r3, r2, r3
 80064ce:	0a1a      	lsrs	r2, r3, #8
 80064d0:	4613      	mov	r3, r2
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	4413      	add	r3, r2
 80064d6:	00da      	lsls	r2, r3, #3
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d106      	bne.n	80064f0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e6:	f043 0220 	orr.w	r2, r3, #32
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80064ee:	e00a      	b.n	8006506 <I2C_DMAAbort+0x5e>
    }
    count--;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	3b01      	subs	r3, #1
 80064f4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006500:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006504:	d0ea      	beq.n	80064dc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800650a:	2b00      	cmp	r3, #0
 800650c:	d003      	beq.n	8006516 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006512:	2200      	movs	r2, #0
 8006514:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800651a:	2b00      	cmp	r3, #0
 800651c:	d003      	beq.n	8006526 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006522:	2200      	movs	r2, #0
 8006524:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006534:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	2200      	movs	r2, #0
 800653a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006540:	2b00      	cmp	r3, #0
 8006542:	d003      	beq.n	800654c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006548:	2200      	movs	r2, #0
 800654a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006550:	2b00      	cmp	r3, #0
 8006552:	d003      	beq.n	800655c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006558:	2200      	movs	r2, #0
 800655a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f022 0201 	bic.w	r2, r2, #1
 800656a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006572:	b2db      	uxtb	r3, r3
 8006574:	2b60      	cmp	r3, #96	; 0x60
 8006576:	d10e      	bne.n	8006596 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	2220      	movs	r2, #32
 800657c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	2200      	movs	r2, #0
 8006584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	2200      	movs	r2, #0
 800658c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800658e:	6978      	ldr	r0, [r7, #20]
 8006590:	f7fe fd5d 	bl	800504e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006594:	e027      	b.n	80065e6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006596:	7cfb      	ldrb	r3, [r7, #19]
 8006598:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800659c:	2b28      	cmp	r3, #40	; 0x28
 800659e:	d117      	bne.n	80065d0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f042 0201 	orr.w	r2, r2, #1
 80065ae:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065be:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	2200      	movs	r2, #0
 80065c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	2228      	movs	r2, #40	; 0x28
 80065ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80065ce:	e007      	b.n	80065e0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	2220      	movs	r2, #32
 80065d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	2200      	movs	r2, #0
 80065dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80065e0:	6978      	ldr	r0, [r7, #20]
 80065e2:	f7fe fd2a 	bl	800503a <HAL_I2C_ErrorCallback>
}
 80065e6:	bf00      	nop
 80065e8:	3718      	adds	r7, #24
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	20000004 	.word	0x20000004
 80065f4:	14f8b589 	.word	0x14f8b589

080065f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	603b      	str	r3, [r7, #0]
 8006604:	4613      	mov	r3, r2
 8006606:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006608:	e025      	b.n	8006656 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006610:	d021      	beq.n	8006656 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006612:	f7fc fc23 	bl	8002e5c <HAL_GetTick>
 8006616:	4602      	mov	r2, r0
 8006618:	69bb      	ldr	r3, [r7, #24]
 800661a:	1ad3      	subs	r3, r2, r3
 800661c:	683a      	ldr	r2, [r7, #0]
 800661e:	429a      	cmp	r2, r3
 8006620:	d302      	bcc.n	8006628 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d116      	bne.n	8006656 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2200      	movs	r2, #0
 800662c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	2220      	movs	r2, #32
 8006632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2200      	movs	r2, #0
 800663a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006642:	f043 0220 	orr.w	r2, r3, #32
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2200      	movs	r2, #0
 800664e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e023      	b.n	800669e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	0c1b      	lsrs	r3, r3, #16
 800665a:	b2db      	uxtb	r3, r3
 800665c:	2b01      	cmp	r3, #1
 800665e:	d10d      	bne.n	800667c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	695b      	ldr	r3, [r3, #20]
 8006666:	43da      	mvns	r2, r3
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	4013      	ands	r3, r2
 800666c:	b29b      	uxth	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	bf0c      	ite	eq
 8006672:	2301      	moveq	r3, #1
 8006674:	2300      	movne	r3, #0
 8006676:	b2db      	uxtb	r3, r3
 8006678:	461a      	mov	r2, r3
 800667a:	e00c      	b.n	8006696 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	699b      	ldr	r3, [r3, #24]
 8006682:	43da      	mvns	r2, r3
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	4013      	ands	r3, r2
 8006688:	b29b      	uxth	r3, r3
 800668a:	2b00      	cmp	r3, #0
 800668c:	bf0c      	ite	eq
 800668e:	2301      	moveq	r3, #1
 8006690:	2300      	movne	r3, #0
 8006692:	b2db      	uxtb	r3, r3
 8006694:	461a      	mov	r2, r3
 8006696:	79fb      	ldrb	r3, [r7, #7]
 8006698:	429a      	cmp	r2, r3
 800669a:	d0b6      	beq.n	800660a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3710      	adds	r7, #16
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80066a6:	b580      	push	{r7, lr}
 80066a8:	b084      	sub	sp, #16
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	60f8      	str	r0, [r7, #12]
 80066ae:	60b9      	str	r1, [r7, #8]
 80066b0:	607a      	str	r2, [r7, #4]
 80066b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80066b4:	e051      	b.n	800675a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	695b      	ldr	r3, [r3, #20]
 80066bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066c4:	d123      	bne.n	800670e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80066de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2220      	movs	r2, #32
 80066ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fa:	f043 0204 	orr.w	r2, r3, #4
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	e046      	b.n	800679c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006714:	d021      	beq.n	800675a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006716:	f7fc fba1 	bl	8002e5c <HAL_GetTick>
 800671a:	4602      	mov	r2, r0
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	1ad3      	subs	r3, r2, r3
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	429a      	cmp	r2, r3
 8006724:	d302      	bcc.n	800672c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d116      	bne.n	800675a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2200      	movs	r2, #0
 8006730:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2220      	movs	r2, #32
 8006736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006746:	f043 0220 	orr.w	r2, r3, #32
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	e020      	b.n	800679c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	0c1b      	lsrs	r3, r3, #16
 800675e:	b2db      	uxtb	r3, r3
 8006760:	2b01      	cmp	r3, #1
 8006762:	d10c      	bne.n	800677e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	695b      	ldr	r3, [r3, #20]
 800676a:	43da      	mvns	r2, r3
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	4013      	ands	r3, r2
 8006770:	b29b      	uxth	r3, r3
 8006772:	2b00      	cmp	r3, #0
 8006774:	bf14      	ite	ne
 8006776:	2301      	movne	r3, #1
 8006778:	2300      	moveq	r3, #0
 800677a:	b2db      	uxtb	r3, r3
 800677c:	e00b      	b.n	8006796 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	699b      	ldr	r3, [r3, #24]
 8006784:	43da      	mvns	r2, r3
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	4013      	ands	r3, r2
 800678a:	b29b      	uxth	r3, r3
 800678c:	2b00      	cmp	r3, #0
 800678e:	bf14      	ite	ne
 8006790:	2301      	movne	r3, #1
 8006792:	2300      	moveq	r3, #0
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b00      	cmp	r3, #0
 8006798:	d18d      	bne.n	80066b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	4618      	mov	r0, r3
 800679e:	3710      	adds	r7, #16
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067b0:	e02d      	b.n	800680e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80067b2:	68f8      	ldr	r0, [r7, #12]
 80067b4:	f000 f900 	bl	80069b8 <I2C_IsAcknowledgeFailed>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d001      	beq.n	80067c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e02d      	b.n	800681e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067c8:	d021      	beq.n	800680e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ca:	f7fc fb47 	bl	8002e5c <HAL_GetTick>
 80067ce:	4602      	mov	r2, r0
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	1ad3      	subs	r3, r2, r3
 80067d4:	68ba      	ldr	r2, [r7, #8]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d302      	bcc.n	80067e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d116      	bne.n	800680e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2200      	movs	r2, #0
 80067e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2220      	movs	r2, #32
 80067ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fa:	f043 0220 	orr.w	r2, r3, #32
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e007      	b.n	800681e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	695b      	ldr	r3, [r3, #20]
 8006814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006818:	2b80      	cmp	r3, #128	; 0x80
 800681a:	d1ca      	bne.n	80067b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3710      	adds	r7, #16
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b084      	sub	sp, #16
 800682a:	af00      	add	r7, sp, #0
 800682c:	60f8      	str	r0, [r7, #12]
 800682e:	60b9      	str	r1, [r7, #8]
 8006830:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006832:	e02d      	b.n	8006890 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f000 f8bf 	bl	80069b8 <I2C_IsAcknowledgeFailed>
 800683a:	4603      	mov	r3, r0
 800683c:	2b00      	cmp	r3, #0
 800683e:	d001      	beq.n	8006844 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e02d      	b.n	80068a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800684a:	d021      	beq.n	8006890 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800684c:	f7fc fb06 	bl	8002e5c <HAL_GetTick>
 8006850:	4602      	mov	r2, r0
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	1ad3      	subs	r3, r2, r3
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	429a      	cmp	r2, r3
 800685a:	d302      	bcc.n	8006862 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d116      	bne.n	8006890 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2220      	movs	r2, #32
 800686c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687c:	f043 0220 	orr.w	r2, r3, #32
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2200      	movs	r2, #0
 8006888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e007      	b.n	80068a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	695b      	ldr	r3, [r3, #20]
 8006896:	f003 0304 	and.w	r3, r3, #4
 800689a:	2b04      	cmp	r3, #4
 800689c:	d1ca      	bne.n	8006834 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3710      	adds	r7, #16
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80068b0:	2300      	movs	r3, #0
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80068b4:	4b13      	ldr	r3, [pc, #76]	; (8006904 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	08db      	lsrs	r3, r3, #3
 80068ba:	4a13      	ldr	r2, [pc, #76]	; (8006908 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80068bc:	fba2 2303 	umull	r2, r3, r2, r3
 80068c0:	0a1a      	lsrs	r2, r3, #8
 80068c2:	4613      	mov	r3, r2
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	4413      	add	r3, r2
 80068c8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	3b01      	subs	r3, #1
 80068ce:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d107      	bne.n	80068e6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068da:	f043 0220 	orr.w	r2, r3, #32
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e008      	b.n	80068f8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068f4:	d0e9      	beq.n	80068ca <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80068f6:	2300      	movs	r3, #0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3714      	adds	r7, #20
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr
 8006904:	20000004 	.word	0x20000004
 8006908:	14f8b589 	.word	0x14f8b589

0800690c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006918:	e042      	b.n	80069a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	695b      	ldr	r3, [r3, #20]
 8006920:	f003 0310 	and.w	r3, r3, #16
 8006924:	2b10      	cmp	r3, #16
 8006926:	d119      	bne.n	800695c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f06f 0210 	mvn.w	r2, #16
 8006930:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2200      	movs	r2, #0
 8006936:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2220      	movs	r2, #32
 800693c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2200      	movs	r2, #0
 8006954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	e029      	b.n	80069b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800695c:	f7fc fa7e 	bl	8002e5c <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	68ba      	ldr	r2, [r7, #8]
 8006968:	429a      	cmp	r2, r3
 800696a:	d302      	bcc.n	8006972 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d116      	bne.n	80069a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2220      	movs	r2, #32
 800697c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2200      	movs	r2, #0
 8006984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800698c:	f043 0220 	orr.w	r2, r3, #32
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	e007      	b.n	80069b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	695b      	ldr	r3, [r3, #20]
 80069a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069aa:	2b40      	cmp	r3, #64	; 0x40
 80069ac:	d1b5      	bne.n	800691a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3710      	adds	r7, #16
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	695b      	ldr	r3, [r3, #20]
 80069c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069ce:	d11b      	bne.n	8006a08 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80069d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2220      	movs	r2, #32
 80069e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f4:	f043 0204 	orr.w	r2, r3, #4
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2200      	movs	r2, #0
 8006a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e000      	b.n	8006a0a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	370c      	adds	r7, #12
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr

08006a16 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006a16:	b480      	push	{r7}
 8006a18:	b083      	sub	sp, #12
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a22:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006a26:	d103      	bne.n	8006a30 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006a2e:	e007      	b.n	8006a40 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a34:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006a38:	d102      	bne.n	8006a40 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2208      	movs	r2, #8
 8006a3e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006a40:	bf00      	nop
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d101      	bne.n	8006a60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e0cc      	b.n	8006bfa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a60:	4b68      	ldr	r3, [pc, #416]	; (8006c04 <HAL_RCC_ClockConfig+0x1b8>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 0307 	and.w	r3, r3, #7
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d90c      	bls.n	8006a88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a6e:	4b65      	ldr	r3, [pc, #404]	; (8006c04 <HAL_RCC_ClockConfig+0x1b8>)
 8006a70:	683a      	ldr	r2, [r7, #0]
 8006a72:	b2d2      	uxtb	r2, r2
 8006a74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a76:	4b63      	ldr	r3, [pc, #396]	; (8006c04 <HAL_RCC_ClockConfig+0x1b8>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 0307 	and.w	r3, r3, #7
 8006a7e:	683a      	ldr	r2, [r7, #0]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d001      	beq.n	8006a88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	e0b8      	b.n	8006bfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 0302 	and.w	r3, r3, #2
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d020      	beq.n	8006ad6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 0304 	and.w	r3, r3, #4
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d005      	beq.n	8006aac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006aa0:	4b59      	ldr	r3, [pc, #356]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	4a58      	ldr	r2, [pc, #352]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006aaa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0308 	and.w	r3, r3, #8
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d005      	beq.n	8006ac4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ab8:	4b53      	ldr	r3, [pc, #332]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	4a52      	ldr	r2, [pc, #328]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006abe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006ac2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ac4:	4b50      	ldr	r3, [pc, #320]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	494d      	ldr	r1, [pc, #308]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 0301 	and.w	r3, r3, #1
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d044      	beq.n	8006b6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d107      	bne.n	8006afa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006aea:	4b47      	ldr	r3, [pc, #284]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d119      	bne.n	8006b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	e07f      	b.n	8006bfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d003      	beq.n	8006b0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b06:	2b03      	cmp	r3, #3
 8006b08:	d107      	bne.n	8006b1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b0a:	4b3f      	ldr	r3, [pc, #252]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d109      	bne.n	8006b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	e06f      	b.n	8006bfa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b1a:	4b3b      	ldr	r3, [pc, #236]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f003 0302 	and.w	r3, r3, #2
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d101      	bne.n	8006b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	e067      	b.n	8006bfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b2a:	4b37      	ldr	r3, [pc, #220]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	f023 0203 	bic.w	r2, r3, #3
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	4934      	ldr	r1, [pc, #208]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b3c:	f7fc f98e 	bl	8002e5c <HAL_GetTick>
 8006b40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b42:	e00a      	b.n	8006b5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b44:	f7fc f98a 	bl	8002e5c <HAL_GetTick>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d901      	bls.n	8006b5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b56:	2303      	movs	r3, #3
 8006b58:	e04f      	b.n	8006bfa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b5a:	4b2b      	ldr	r3, [pc, #172]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	f003 020c 	and.w	r2, r3, #12
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d1eb      	bne.n	8006b44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b6c:	4b25      	ldr	r3, [pc, #148]	; (8006c04 <HAL_RCC_ClockConfig+0x1b8>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 0307 	and.w	r3, r3, #7
 8006b74:	683a      	ldr	r2, [r7, #0]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d20c      	bcs.n	8006b94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b7a:	4b22      	ldr	r3, [pc, #136]	; (8006c04 <HAL_RCC_ClockConfig+0x1b8>)
 8006b7c:	683a      	ldr	r2, [r7, #0]
 8006b7e:	b2d2      	uxtb	r2, r2
 8006b80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b82:	4b20      	ldr	r3, [pc, #128]	; (8006c04 <HAL_RCC_ClockConfig+0x1b8>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0307 	and.w	r3, r3, #7
 8006b8a:	683a      	ldr	r2, [r7, #0]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d001      	beq.n	8006b94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e032      	b.n	8006bfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0304 	and.w	r3, r3, #4
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d008      	beq.n	8006bb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ba0:	4b19      	ldr	r3, [pc, #100]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	4916      	ldr	r1, [pc, #88]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f003 0308 	and.w	r3, r3, #8
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d009      	beq.n	8006bd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006bbe:	4b12      	ldr	r3, [pc, #72]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	00db      	lsls	r3, r3, #3
 8006bcc:	490e      	ldr	r1, [pc, #56]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006bd2:	f000 f889 	bl	8006ce8 <HAL_RCC_GetSysClockFreq>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	4b0b      	ldr	r3, [pc, #44]	; (8006c08 <HAL_RCC_ClockConfig+0x1bc>)
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	091b      	lsrs	r3, r3, #4
 8006bde:	f003 030f 	and.w	r3, r3, #15
 8006be2:	490a      	ldr	r1, [pc, #40]	; (8006c0c <HAL_RCC_ClockConfig+0x1c0>)
 8006be4:	5ccb      	ldrb	r3, [r1, r3]
 8006be6:	fa22 f303 	lsr.w	r3, r2, r3
 8006bea:	4a09      	ldr	r2, [pc, #36]	; (8006c10 <HAL_RCC_ClockConfig+0x1c4>)
 8006bec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006bee:	4b09      	ldr	r3, [pc, #36]	; (8006c14 <HAL_RCC_ClockConfig+0x1c8>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f7fc f8ee 	bl	8002dd4 <HAL_InitTick>

  return HAL_OK;
 8006bf8:	2300      	movs	r3, #0
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3710      	adds	r7, #16
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	40023c00 	.word	0x40023c00
 8006c08:	40023800 	.word	0x40023800
 8006c0c:	0801bf60 	.word	0x0801bf60
 8006c10:	20000004 	.word	0x20000004
 8006c14:	20000020 	.word	0x20000020

08006c18 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b08c      	sub	sp, #48	; 0x30
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	60f8      	str	r0, [r7, #12]
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d129      	bne.n	8006c7e <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	61bb      	str	r3, [r7, #24]
 8006c2e:	4b2b      	ldr	r3, [pc, #172]	; (8006cdc <HAL_RCC_MCOConfig+0xc4>)
 8006c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c32:	4a2a      	ldr	r2, [pc, #168]	; (8006cdc <HAL_RCC_MCOConfig+0xc4>)
 8006c34:	f043 0301 	orr.w	r3, r3, #1
 8006c38:	6313      	str	r3, [r2, #48]	; 0x30
 8006c3a:	4b28      	ldr	r3, [pc, #160]	; (8006cdc <HAL_RCC_MCOConfig+0xc4>)
 8006c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c3e:	f003 0301 	and.w	r3, r3, #1
 8006c42:	61bb      	str	r3, [r7, #24]
 8006c44:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8006c46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c4c:	2302      	movs	r3, #2
 8006c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c50:	2303      	movs	r3, #3
 8006c52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c54:	2300      	movs	r3, #0
 8006c56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006c5c:	f107 031c 	add.w	r3, r7, #28
 8006c60:	4619      	mov	r1, r3
 8006c62:	481f      	ldr	r0, [pc, #124]	; (8006ce0 <HAL_RCC_MCOConfig+0xc8>)
 8006c64:	f7fd f9fa 	bl	800405c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8006c68:	4b1c      	ldr	r3, [pc, #112]	; (8006cdc <HAL_RCC_MCOConfig+0xc4>)
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8006c70:	68b9      	ldr	r1, [r7, #8]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	430b      	orrs	r3, r1
 8006c76:	4919      	ldr	r1, [pc, #100]	; (8006cdc <HAL_RCC_MCOConfig+0xc4>)
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8006c7c:	e029      	b.n	8006cd2 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8006c7e:	2300      	movs	r3, #0
 8006c80:	617b      	str	r3, [r7, #20]
 8006c82:	4b16      	ldr	r3, [pc, #88]	; (8006cdc <HAL_RCC_MCOConfig+0xc4>)
 8006c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c86:	4a15      	ldr	r2, [pc, #84]	; (8006cdc <HAL_RCC_MCOConfig+0xc4>)
 8006c88:	f043 0304 	orr.w	r3, r3, #4
 8006c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8006c8e:	4b13      	ldr	r3, [pc, #76]	; (8006cdc <HAL_RCC_MCOConfig+0xc4>)
 8006c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c92:	f003 0304 	and.w	r3, r3, #4
 8006c96:	617b      	str	r3, [r7, #20]
 8006c98:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006c9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ca0:	2302      	movs	r3, #2
 8006ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ca4:	2303      	movs	r3, #3
 8006ca6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006cac:	2300      	movs	r3, #0
 8006cae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006cb0:	f107 031c 	add.w	r3, r7, #28
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	480b      	ldr	r0, [pc, #44]	; (8006ce4 <HAL_RCC_MCOConfig+0xcc>)
 8006cb8:	f7fd f9d0 	bl	800405c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8006cbc:	4b07      	ldr	r3, [pc, #28]	; (8006cdc <HAL_RCC_MCOConfig+0xc4>)
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	00d9      	lsls	r1, r3, #3
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	430b      	orrs	r3, r1
 8006ccc:	4903      	ldr	r1, [pc, #12]	; (8006cdc <HAL_RCC_MCOConfig+0xc4>)
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	608b      	str	r3, [r1, #8]
}
 8006cd2:	bf00      	nop
 8006cd4:	3730      	adds	r7, #48	; 0x30
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	40023800 	.word	0x40023800
 8006ce0:	40020000 	.word	0x40020000
 8006ce4:	40020800 	.word	0x40020800

08006ce8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ce8:	b5b0      	push	{r4, r5, r7, lr}
 8006cea:	b084      	sub	sp, #16
 8006cec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006cee:	2100      	movs	r1, #0
 8006cf0:	6079      	str	r1, [r7, #4]
 8006cf2:	2100      	movs	r1, #0
 8006cf4:	60f9      	str	r1, [r7, #12]
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006cfe:	4952      	ldr	r1, [pc, #328]	; (8006e48 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d00:	6889      	ldr	r1, [r1, #8]
 8006d02:	f001 010c 	and.w	r1, r1, #12
 8006d06:	2908      	cmp	r1, #8
 8006d08:	d00d      	beq.n	8006d26 <HAL_RCC_GetSysClockFreq+0x3e>
 8006d0a:	2908      	cmp	r1, #8
 8006d0c:	f200 8094 	bhi.w	8006e38 <HAL_RCC_GetSysClockFreq+0x150>
 8006d10:	2900      	cmp	r1, #0
 8006d12:	d002      	beq.n	8006d1a <HAL_RCC_GetSysClockFreq+0x32>
 8006d14:	2904      	cmp	r1, #4
 8006d16:	d003      	beq.n	8006d20 <HAL_RCC_GetSysClockFreq+0x38>
 8006d18:	e08e      	b.n	8006e38 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d1a:	4b4c      	ldr	r3, [pc, #304]	; (8006e4c <HAL_RCC_GetSysClockFreq+0x164>)
 8006d1c:	60bb      	str	r3, [r7, #8]
       break;
 8006d1e:	e08e      	b.n	8006e3e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d20:	4b4b      	ldr	r3, [pc, #300]	; (8006e50 <HAL_RCC_GetSysClockFreq+0x168>)
 8006d22:	60bb      	str	r3, [r7, #8]
      break;
 8006d24:	e08b      	b.n	8006e3e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d26:	4948      	ldr	r1, [pc, #288]	; (8006e48 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d28:	6849      	ldr	r1, [r1, #4]
 8006d2a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006d2e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d30:	4945      	ldr	r1, [pc, #276]	; (8006e48 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d32:	6849      	ldr	r1, [r1, #4]
 8006d34:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006d38:	2900      	cmp	r1, #0
 8006d3a:	d024      	beq.n	8006d86 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d3c:	4942      	ldr	r1, [pc, #264]	; (8006e48 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d3e:	6849      	ldr	r1, [r1, #4]
 8006d40:	0989      	lsrs	r1, r1, #6
 8006d42:	4608      	mov	r0, r1
 8006d44:	f04f 0100 	mov.w	r1, #0
 8006d48:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006d4c:	f04f 0500 	mov.w	r5, #0
 8006d50:	ea00 0204 	and.w	r2, r0, r4
 8006d54:	ea01 0305 	and.w	r3, r1, r5
 8006d58:	493d      	ldr	r1, [pc, #244]	; (8006e50 <HAL_RCC_GetSysClockFreq+0x168>)
 8006d5a:	fb01 f003 	mul.w	r0, r1, r3
 8006d5e:	2100      	movs	r1, #0
 8006d60:	fb01 f102 	mul.w	r1, r1, r2
 8006d64:	1844      	adds	r4, r0, r1
 8006d66:	493a      	ldr	r1, [pc, #232]	; (8006e50 <HAL_RCC_GetSysClockFreq+0x168>)
 8006d68:	fba2 0101 	umull	r0, r1, r2, r1
 8006d6c:	1863      	adds	r3, r4, r1
 8006d6e:	4619      	mov	r1, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	461a      	mov	r2, r3
 8006d74:	f04f 0300 	mov.w	r3, #0
 8006d78:	f7f9 faaa 	bl	80002d0 <__aeabi_uldivmod>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	460b      	mov	r3, r1
 8006d80:	4613      	mov	r3, r2
 8006d82:	60fb      	str	r3, [r7, #12]
 8006d84:	e04a      	b.n	8006e1c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d86:	4b30      	ldr	r3, [pc, #192]	; (8006e48 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	099b      	lsrs	r3, r3, #6
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	f04f 0300 	mov.w	r3, #0
 8006d92:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006d96:	f04f 0100 	mov.w	r1, #0
 8006d9a:	ea02 0400 	and.w	r4, r2, r0
 8006d9e:	ea03 0501 	and.w	r5, r3, r1
 8006da2:	4620      	mov	r0, r4
 8006da4:	4629      	mov	r1, r5
 8006da6:	f04f 0200 	mov.w	r2, #0
 8006daa:	f04f 0300 	mov.w	r3, #0
 8006dae:	014b      	lsls	r3, r1, #5
 8006db0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006db4:	0142      	lsls	r2, r0, #5
 8006db6:	4610      	mov	r0, r2
 8006db8:	4619      	mov	r1, r3
 8006dba:	1b00      	subs	r0, r0, r4
 8006dbc:	eb61 0105 	sbc.w	r1, r1, r5
 8006dc0:	f04f 0200 	mov.w	r2, #0
 8006dc4:	f04f 0300 	mov.w	r3, #0
 8006dc8:	018b      	lsls	r3, r1, #6
 8006dca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006dce:	0182      	lsls	r2, r0, #6
 8006dd0:	1a12      	subs	r2, r2, r0
 8006dd2:	eb63 0301 	sbc.w	r3, r3, r1
 8006dd6:	f04f 0000 	mov.w	r0, #0
 8006dda:	f04f 0100 	mov.w	r1, #0
 8006dde:	00d9      	lsls	r1, r3, #3
 8006de0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006de4:	00d0      	lsls	r0, r2, #3
 8006de6:	4602      	mov	r2, r0
 8006de8:	460b      	mov	r3, r1
 8006dea:	1912      	adds	r2, r2, r4
 8006dec:	eb45 0303 	adc.w	r3, r5, r3
 8006df0:	f04f 0000 	mov.w	r0, #0
 8006df4:	f04f 0100 	mov.w	r1, #0
 8006df8:	0299      	lsls	r1, r3, #10
 8006dfa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006dfe:	0290      	lsls	r0, r2, #10
 8006e00:	4602      	mov	r2, r0
 8006e02:	460b      	mov	r3, r1
 8006e04:	4610      	mov	r0, r2
 8006e06:	4619      	mov	r1, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	f04f 0300 	mov.w	r3, #0
 8006e10:	f7f9 fa5e 	bl	80002d0 <__aeabi_uldivmod>
 8006e14:	4602      	mov	r2, r0
 8006e16:	460b      	mov	r3, r1
 8006e18:	4613      	mov	r3, r2
 8006e1a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006e1c:	4b0a      	ldr	r3, [pc, #40]	; (8006e48 <HAL_RCC_GetSysClockFreq+0x160>)
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	0c1b      	lsrs	r3, r3, #16
 8006e22:	f003 0303 	and.w	r3, r3, #3
 8006e26:	3301      	adds	r3, #1
 8006e28:	005b      	lsls	r3, r3, #1
 8006e2a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e34:	60bb      	str	r3, [r7, #8]
      break;
 8006e36:	e002      	b.n	8006e3e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e38:	4b04      	ldr	r3, [pc, #16]	; (8006e4c <HAL_RCC_GetSysClockFreq+0x164>)
 8006e3a:	60bb      	str	r3, [r7, #8]
      break;
 8006e3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e3e:	68bb      	ldr	r3, [r7, #8]
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3710      	adds	r7, #16
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bdb0      	pop	{r4, r5, r7, pc}
 8006e48:	40023800 	.word	0x40023800
 8006e4c:	00f42400 	.word	0x00f42400
 8006e50:	017d7840 	.word	0x017d7840

08006e54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e54:	b480      	push	{r7}
 8006e56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e58:	4b03      	ldr	r3, [pc, #12]	; (8006e68 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr
 8006e66:	bf00      	nop
 8006e68:	20000004 	.word	0x20000004

08006e6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006e70:	f7ff fff0 	bl	8006e54 <HAL_RCC_GetHCLKFreq>
 8006e74:	4602      	mov	r2, r0
 8006e76:	4b05      	ldr	r3, [pc, #20]	; (8006e8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	0a9b      	lsrs	r3, r3, #10
 8006e7c:	f003 0307 	and.w	r3, r3, #7
 8006e80:	4903      	ldr	r1, [pc, #12]	; (8006e90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e82:	5ccb      	ldrb	r3, [r1, r3]
 8006e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	40023800 	.word	0x40023800
 8006e90:	0801bf70 	.word	0x0801bf70

08006e94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006e98:	f7ff ffdc 	bl	8006e54 <HAL_RCC_GetHCLKFreq>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	4b05      	ldr	r3, [pc, #20]	; (8006eb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	0b5b      	lsrs	r3, r3, #13
 8006ea4:	f003 0307 	and.w	r3, r3, #7
 8006ea8:	4903      	ldr	r1, [pc, #12]	; (8006eb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006eaa:	5ccb      	ldrb	r3, [r1, r3]
 8006eac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	bd80      	pop	{r7, pc}
 8006eb4:	40023800 	.word	0x40023800
 8006eb8:	0801bf70 	.word	0x0801bf70

08006ebc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b088      	sub	sp, #32
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f003 0301 	and.w	r3, r3, #1
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d010      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006ee0:	4b7a      	ldr	r3, [pc, #488]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006ee2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ee6:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	69db      	ldr	r3, [r3, #28]
 8006eee:	4977      	ldr	r1, [pc, #476]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d101      	bne.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 8006efe:	2301      	movs	r3, #1
 8006f00:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f003 0302 	and.w	r3, r3, #2
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d010      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8006f0e:	4b6f      	ldr	r3, [pc, #444]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006f10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f14:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a1b      	ldr	r3, [r3, #32]
 8006f1c:	496b      	ldr	r1, [pc, #428]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a1b      	ldr	r3, [r3, #32]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d101      	bne.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d022      	beq.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 8006f3c:	4b63      	ldr	r3, [pc, #396]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006f3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f42:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f4a:	4960      	ldr	r1, [pc, #384]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d101      	bne.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f62:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f66:	d10c      	bne.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8006f68:	4b58      	ldr	r3, [pc, #352]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006f6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f6e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	695b      	ldr	r3, [r3, #20]
 8006f76:	3b01      	subs	r3, #1
 8006f78:	021b      	lsls	r3, r3, #8
 8006f7a:	4954      	ldr	r1, [pc, #336]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d022      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 8006f8e:	4b4f      	ldr	r3, [pc, #316]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006f90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f94:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f9c:	494b      	ldr	r1, [pc, #300]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d101      	bne.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8006fac:	2301      	movs	r3, #1
 8006fae:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fb4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006fb8:	d10c      	bne.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8006fba:	4b44      	ldr	r3, [pc, #272]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006fbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fc0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	695b      	ldr	r3, [r3, #20]
 8006fc8:	3b01      	subs	r3, #1
 8006fca:	021b      	lsls	r3, r3, #8
 8006fcc:	493f      	ldr	r1, [pc, #252]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f003 0308 	and.w	r3, r3, #8
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f000 808a 	beq.w	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	60fb      	str	r3, [r7, #12]
 8006fe6:	4b39      	ldr	r3, [pc, #228]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fea:	4a38      	ldr	r2, [pc, #224]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006fec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ff0:	6413      	str	r3, [r2, #64]	; 0x40
 8006ff2:	4b36      	ldr	r3, [pc, #216]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ffa:	60fb      	str	r3, [r7, #12]
 8006ffc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006ffe:	4b34      	ldr	r3, [pc, #208]	; (80070d0 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a33      	ldr	r2, [pc, #204]	; (80070d0 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8007004:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007008:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800700a:	f7fb ff27 	bl	8002e5c <HAL_GetTick>
 800700e:	61b8      	str	r0, [r7, #24]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007010:	e008      	b.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007012:	f7fb ff23 	bl	8002e5c <HAL_GetTick>
 8007016:	4602      	mov	r2, r0
 8007018:	69bb      	ldr	r3, [r7, #24]
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	2b02      	cmp	r3, #2
 800701e:	d901      	bls.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	e1d1      	b.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007024:	4b2a      	ldr	r3, [pc, #168]	; (80070d0 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800702c:	2b00      	cmp	r3, #0
 800702e:	d0f0      	beq.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007030:	4b26      	ldr	r3, [pc, #152]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8007032:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007034:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007038:	617b      	str	r3, [r7, #20]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d02f      	beq.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007044:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007048:	697a      	ldr	r2, [r7, #20]
 800704a:	429a      	cmp	r2, r3
 800704c:	d028      	beq.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800704e:	4b1f      	ldr	r3, [pc, #124]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8007050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007052:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007056:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007058:	4b1e      	ldr	r3, [pc, #120]	; (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 800705a:	2201      	movs	r2, #1
 800705c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800705e:	4b1d      	ldr	r3, [pc, #116]	; (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8007060:	2200      	movs	r2, #0
 8007062:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007064:	4a19      	ldr	r2, [pc, #100]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800706a:	4b18      	ldr	r3, [pc, #96]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800706c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800706e:	f003 0301 	and.w	r3, r3, #1
 8007072:	2b01      	cmp	r3, #1
 8007074:	d114      	bne.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007076:	f7fb fef1 	bl	8002e5c <HAL_GetTick>
 800707a:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800707c:	e00a      	b.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800707e:	f7fb feed 	bl	8002e5c <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	f241 3288 	movw	r2, #5000	; 0x1388
 800708c:	4293      	cmp	r3, r2
 800708e:	d901      	bls.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	e199      	b.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007094:	4b0d      	ldr	r3, [pc, #52]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8007096:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007098:	f003 0302 	and.w	r3, r3, #2
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0ee      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070ac:	d114      	bne.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 80070ae:	4b07      	ldr	r3, [pc, #28]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ba:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80070be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070c2:	4902      	ldr	r1, [pc, #8]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80070c4:	4313      	orrs	r3, r2
 80070c6:	608b      	str	r3, [r1, #8]
 80070c8:	e00c      	b.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x228>
 80070ca:	bf00      	nop
 80070cc:	40023800 	.word	0x40023800
 80070d0:	40007000 	.word	0x40007000
 80070d4:	42470e40 	.word	0x42470e40
 80070d8:	4b89      	ldr	r3, [pc, #548]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	4a88      	ldr	r2, [pc, #544]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80070de:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80070e2:	6093      	str	r3, [r2, #8]
 80070e4:	4b86      	ldr	r3, [pc, #536]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80070e6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070f0:	4983      	ldr	r1, [pc, #524]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80070f2:	4313      	orrs	r3, r2
 80070f4:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f003 0304 	and.w	r3, r3, #4
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d004      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 8007108:	4b7e      	ldr	r3, [pc, #504]	; (8007304 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800710a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f003 0310 	and.w	r3, r3, #16
 8007114:	2b00      	cmp	r3, #0
 8007116:	d00a      	beq.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007118:	4b79      	ldr	r3, [pc, #484]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800711a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800711e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007126:	4976      	ldr	r1, [pc, #472]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007128:	4313      	orrs	r3, r2
 800712a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 0320 	and.w	r3, r3, #32
 8007136:	2b00      	cmp	r3, #0
 8007138:	d011      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800713a:	4b71      	ldr	r3, [pc, #452]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800713c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007140:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007148:	496d      	ldr	r1, [pc, #436]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800714a:	4313      	orrs	r3, r2
 800714c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007154:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007158:	d101      	bne.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 800715a:	2301      	movs	r3, #1
 800715c:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00a      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800716a:	4b65      	ldr	r3, [pc, #404]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800716c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007170:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007178:	4961      	ldr	r1, [pc, #388]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800717a:	4313      	orrs	r3, r2
 800717c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	2b01      	cmp	r3, #1
 8007184:	d004      	beq.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2b80      	cmp	r3, #128	; 0x80
 800718c:	f040 80c6 	bne.w	800731c <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007190:	4b5d      	ldr	r3, [pc, #372]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8007192:	2200      	movs	r2, #0
 8007194:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007196:	f7fb fe61 	bl	8002e5c <HAL_GetTick>
 800719a:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800719c:	e008      	b.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800719e:	f7fb fe5d 	bl	8002e5c <HAL_GetTick>
 80071a2:	4602      	mov	r2, r0
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	1ad3      	subs	r3, r2, r3
 80071a8:	2b02      	cmp	r3, #2
 80071aa:	d901      	bls.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071ac:	2303      	movs	r3, #3
 80071ae:	e10b      	b.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80071b0:	4b53      	ldr	r3, [pc, #332]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d1f0      	bne.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 80071bc:	4a53      	ldr	r2, [pc, #332]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071c2:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 0301 	and.w	r3, r3, #1
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d003      	beq.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	69db      	ldr	r3, [r3, #28]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d023      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d003      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x330>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6a1b      	ldr	r3, [r3, #32]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d019      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d004      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x346>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007200:	d00e      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 800720a:	2b00      	cmp	r3, #0
 800720c:	d019      	beq.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x386>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007212:	2b00      	cmp	r3, #0
 8007214:	d115      	bne.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800721a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800721e:	d110      	bne.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	685a      	ldr	r2, [r3, #4]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	019b      	lsls	r3, r3, #6
 800722a:	431a      	orrs	r2, r3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	061b      	lsls	r3, r3, #24
 8007232:	431a      	orrs	r2, r3
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	691b      	ldr	r3, [r3, #16]
 8007238:	071b      	lsls	r3, r3, #28
 800723a:	4931      	ldr	r1, [pc, #196]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800723c:	4313      	orrs	r3, r2
 800723e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800724a:	2b00      	cmp	r3, #0
 800724c:	d003      	beq.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007252:	2b00      	cmp	r3, #0
 8007254:	d009      	beq.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 800725e:	2b00      	cmp	r3, #0
 8007260:	d026      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007266:	2b00      	cmp	r3, #0
 8007268:	d122      	bne.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800726a:	4b25      	ldr	r3, [pc, #148]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800726c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007270:	0e1b      	lsrs	r3, r3, #24
 8007272:	f003 030f 	and.w	r3, r3, #15
 8007276:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	685a      	ldr	r2, [r3, #4]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	019b      	lsls	r3, r3, #6
 8007282:	431a      	orrs	r2, r3
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	061b      	lsls	r3, r3, #24
 8007288:	431a      	orrs	r2, r3
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	071b      	lsls	r3, r3, #28
 8007290:	491b      	ldr	r1, [pc, #108]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007292:	4313      	orrs	r3, r2
 8007294:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 8007298:	4b19      	ldr	r3, [pc, #100]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800729a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800729e:	f023 021f 	bic.w	r2, r3, #31
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	3b01      	subs	r3, #1
 80072a8:	4915      	ldr	r1, [pc, #84]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80072aa:	4313      	orrs	r3, r2
 80072ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d010      	beq.n	80072de <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	685a      	ldr	r2, [r3, #4]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	019b      	lsls	r3, r3, #6
 80072c6:	431a      	orrs	r2, r3
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	061b      	lsls	r3, r3, #24
 80072ce:	431a      	orrs	r2, r3
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	691b      	ldr	r3, [r3, #16]
 80072d4:	071b      	lsls	r3, r3, #28
 80072d6:	490a      	ldr	r1, [pc, #40]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80072d8:	4313      	orrs	r3, r2
 80072da:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80072de:	4b0a      	ldr	r3, [pc, #40]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 80072e0:	2201      	movs	r2, #1
 80072e2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80072e4:	f7fb fdba 	bl	8002e5c <HAL_GetTick>
 80072e8:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80072ea:	e011      	b.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80072ec:	f7fb fdb6 	bl	8002e5c <HAL_GetTick>
 80072f0:	4602      	mov	r2, r0
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	d90a      	bls.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	e064      	b.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80072fe:	bf00      	nop
 8007300:	40023800 	.word	0x40023800
 8007304:	424711e0 	.word	0x424711e0
 8007308:	42470068 	.word	0x42470068
 800730c:	424710d8 	.word	0x424710d8
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007310:	4b2f      	ldr	r3, [pc, #188]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d0e7      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007324:	2b00      	cmp	r3, #0
 8007326:	d00a      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007328:	4b29      	ldr	r3, [pc, #164]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800732a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800732e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007336:	4926      	ldr	r1, [pc, #152]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007338:	4313      	orrs	r3, r2
 800733a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007346:	2b00      	cmp	r3, #0
 8007348:	d00a      	beq.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800734a:	4b21      	ldr	r3, [pc, #132]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800734c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007350:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007358:	491d      	ldr	r1, [pc, #116]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800735a:	4313      	orrs	r3, r2
 800735c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007368:	2b00      	cmp	r3, #0
 800736a:	d00a      	beq.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 800736c:	4b18      	ldr	r3, [pc, #96]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800736e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007372:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800737a:	4915      	ldr	r1, [pc, #84]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800737c:	4313      	orrs	r3, r2
 800737e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00a      	beq.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 800738e:	4b10      	ldr	r3, [pc, #64]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007390:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007394:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800739c:	490c      	ldr	r1, [pc, #48]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800739e:	4313      	orrs	r3, r2
 80073a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00a      	beq.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80073b0:	4b07      	ldr	r3, [pc, #28]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80073b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80073b6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073be:	4904      	ldr	r1, [pc, #16]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80073c0:	4313      	orrs	r3, r2
 80073c2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 80073c6:	2300      	movs	r3, #0
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3720      	adds	r7, #32
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	40023800 	.word	0x40023800

080073d4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b086      	sub	sp, #24
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d101      	bne.n	80073e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	e270      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 0301 	and.w	r3, r3, #1
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d075      	beq.n	80074de <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80073f2:	4ba3      	ldr	r3, [pc, #652]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	f003 030c 	and.w	r3, r3, #12
 80073fa:	2b04      	cmp	r3, #4
 80073fc:	d00c      	beq.n	8007418 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80073fe:	4ba0      	ldr	r3, [pc, #640]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007406:	2b08      	cmp	r3, #8
 8007408:	d112      	bne.n	8007430 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800740a:	4b9d      	ldr	r3, [pc, #628]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007412:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007416:	d10b      	bne.n	8007430 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007418:	4b99      	ldr	r3, [pc, #612]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007420:	2b00      	cmp	r3, #0
 8007422:	d05b      	beq.n	80074dc <HAL_RCC_OscConfig+0x108>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d157      	bne.n	80074dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	e24b      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007438:	d106      	bne.n	8007448 <HAL_RCC_OscConfig+0x74>
 800743a:	4b91      	ldr	r3, [pc, #580]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a90      	ldr	r2, [pc, #576]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007440:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007444:	6013      	str	r3, [r2, #0]
 8007446:	e01d      	b.n	8007484 <HAL_RCC_OscConfig+0xb0>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007450:	d10c      	bne.n	800746c <HAL_RCC_OscConfig+0x98>
 8007452:	4b8b      	ldr	r3, [pc, #556]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a8a      	ldr	r2, [pc, #552]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007458:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800745c:	6013      	str	r3, [r2, #0]
 800745e:	4b88      	ldr	r3, [pc, #544]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a87      	ldr	r2, [pc, #540]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007464:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007468:	6013      	str	r3, [r2, #0]
 800746a:	e00b      	b.n	8007484 <HAL_RCC_OscConfig+0xb0>
 800746c:	4b84      	ldr	r3, [pc, #528]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a83      	ldr	r2, [pc, #524]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007472:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007476:	6013      	str	r3, [r2, #0]
 8007478:	4b81      	ldr	r3, [pc, #516]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a80      	ldr	r2, [pc, #512]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 800747e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d013      	beq.n	80074b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800748c:	f7fb fce6 	bl	8002e5c <HAL_GetTick>
 8007490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007492:	e008      	b.n	80074a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007494:	f7fb fce2 	bl	8002e5c <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	2b64      	cmp	r3, #100	; 0x64
 80074a0:	d901      	bls.n	80074a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80074a2:	2303      	movs	r3, #3
 80074a4:	e210      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074a6:	4b76      	ldr	r3, [pc, #472]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d0f0      	beq.n	8007494 <HAL_RCC_OscConfig+0xc0>
 80074b2:	e014      	b.n	80074de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074b4:	f7fb fcd2 	bl	8002e5c <HAL_GetTick>
 80074b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80074ba:	e008      	b.n	80074ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80074bc:	f7fb fcce 	bl	8002e5c <HAL_GetTick>
 80074c0:	4602      	mov	r2, r0
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	1ad3      	subs	r3, r2, r3
 80074c6:	2b64      	cmp	r3, #100	; 0x64
 80074c8:	d901      	bls.n	80074ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80074ca:	2303      	movs	r3, #3
 80074cc:	e1fc      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80074ce:	4b6c      	ldr	r3, [pc, #432]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d1f0      	bne.n	80074bc <HAL_RCC_OscConfig+0xe8>
 80074da:	e000      	b.n	80074de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 0302 	and.w	r3, r3, #2
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d063      	beq.n	80075b2 <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80074ea:	4b65      	ldr	r3, [pc, #404]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f003 030c 	and.w	r3, r3, #12
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00b      	beq.n	800750e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80074f6:	4b62      	ldr	r3, [pc, #392]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80074fe:	2b08      	cmp	r3, #8
 8007500:	d11c      	bne.n	800753c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007502:	4b5f      	ldr	r3, [pc, #380]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d116      	bne.n	800753c <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800750e:	4b5c      	ldr	r3, [pc, #368]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f003 0302 	and.w	r3, r3, #2
 8007516:	2b00      	cmp	r3, #0
 8007518:	d005      	beq.n	8007526 <HAL_RCC_OscConfig+0x152>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	2b01      	cmp	r3, #1
 8007520:	d001      	beq.n	8007526 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	e1d0      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007526:	4b56      	ldr	r3, [pc, #344]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	00db      	lsls	r3, r3, #3
 8007534:	4952      	ldr	r1, [pc, #328]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007536:	4313      	orrs	r3, r2
 8007538:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800753a:	e03a      	b.n	80075b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	68db      	ldr	r3, [r3, #12]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d020      	beq.n	8007586 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007544:	4b4f      	ldr	r3, [pc, #316]	; (8007684 <HAL_RCC_OscConfig+0x2b0>)
 8007546:	2201      	movs	r2, #1
 8007548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800754a:	f7fb fc87 	bl	8002e5c <HAL_GetTick>
 800754e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007550:	e008      	b.n	8007564 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007552:	f7fb fc83 	bl	8002e5c <HAL_GetTick>
 8007556:	4602      	mov	r2, r0
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	1ad3      	subs	r3, r2, r3
 800755c:	2b02      	cmp	r3, #2
 800755e:	d901      	bls.n	8007564 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007560:	2303      	movs	r3, #3
 8007562:	e1b1      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007564:	4b46      	ldr	r3, [pc, #280]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f003 0302 	and.w	r3, r3, #2
 800756c:	2b00      	cmp	r3, #0
 800756e:	d0f0      	beq.n	8007552 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007570:	4b43      	ldr	r3, [pc, #268]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	691b      	ldr	r3, [r3, #16]
 800757c:	00db      	lsls	r3, r3, #3
 800757e:	4940      	ldr	r1, [pc, #256]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007580:	4313      	orrs	r3, r2
 8007582:	600b      	str	r3, [r1, #0]
 8007584:	e015      	b.n	80075b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007586:	4b3f      	ldr	r3, [pc, #252]	; (8007684 <HAL_RCC_OscConfig+0x2b0>)
 8007588:	2200      	movs	r2, #0
 800758a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800758c:	f7fb fc66 	bl	8002e5c <HAL_GetTick>
 8007590:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007592:	e008      	b.n	80075a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007594:	f7fb fc62 	bl	8002e5c <HAL_GetTick>
 8007598:	4602      	mov	r2, r0
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	1ad3      	subs	r3, r2, r3
 800759e:	2b02      	cmp	r3, #2
 80075a0:	d901      	bls.n	80075a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80075a2:	2303      	movs	r3, #3
 80075a4:	e190      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075a6:	4b36      	ldr	r3, [pc, #216]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f003 0302 	and.w	r3, r3, #2
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1f0      	bne.n	8007594 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f003 0308 	and.w	r3, r3, #8
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d030      	beq.n	8007620 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d016      	beq.n	80075f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80075c6:	4b30      	ldr	r3, [pc, #192]	; (8007688 <HAL_RCC_OscConfig+0x2b4>)
 80075c8:	2201      	movs	r2, #1
 80075ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075cc:	f7fb fc46 	bl	8002e5c <HAL_GetTick>
 80075d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075d2:	e008      	b.n	80075e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80075d4:	f7fb fc42 	bl	8002e5c <HAL_GetTick>
 80075d8:	4602      	mov	r2, r0
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	1ad3      	subs	r3, r2, r3
 80075de:	2b02      	cmp	r3, #2
 80075e0:	d901      	bls.n	80075e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	e170      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075e6:	4b26      	ldr	r3, [pc, #152]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 80075e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075ea:	f003 0302 	and.w	r3, r3, #2
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d0f0      	beq.n	80075d4 <HAL_RCC_OscConfig+0x200>
 80075f2:	e015      	b.n	8007620 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80075f4:	4b24      	ldr	r3, [pc, #144]	; (8007688 <HAL_RCC_OscConfig+0x2b4>)
 80075f6:	2200      	movs	r2, #0
 80075f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075fa:	f7fb fc2f 	bl	8002e5c <HAL_GetTick>
 80075fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007600:	e008      	b.n	8007614 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007602:	f7fb fc2b 	bl	8002e5c <HAL_GetTick>
 8007606:	4602      	mov	r2, r0
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	1ad3      	subs	r3, r2, r3
 800760c:	2b02      	cmp	r3, #2
 800760e:	d901      	bls.n	8007614 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007610:	2303      	movs	r3, #3
 8007612:	e159      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007614:	4b1a      	ldr	r3, [pc, #104]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007616:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007618:	f003 0302 	and.w	r3, r3, #2
 800761c:	2b00      	cmp	r3, #0
 800761e:	d1f0      	bne.n	8007602 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f003 0304 	and.w	r3, r3, #4
 8007628:	2b00      	cmp	r3, #0
 800762a:	f000 80a0 	beq.w	800776e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800762e:	2300      	movs	r3, #0
 8007630:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007632:	4b13      	ldr	r3, [pc, #76]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d10f      	bne.n	800765e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800763e:	2300      	movs	r3, #0
 8007640:	60bb      	str	r3, [r7, #8]
 8007642:	4b0f      	ldr	r3, [pc, #60]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007646:	4a0e      	ldr	r2, [pc, #56]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800764c:	6413      	str	r3, [r2, #64]	; 0x40
 800764e:	4b0c      	ldr	r3, [pc, #48]	; (8007680 <HAL_RCC_OscConfig+0x2ac>)
 8007650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007656:	60bb      	str	r3, [r7, #8]
 8007658:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800765a:	2301      	movs	r3, #1
 800765c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800765e:	4b0b      	ldr	r3, [pc, #44]	; (800768c <HAL_RCC_OscConfig+0x2b8>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007666:	2b00      	cmp	r3, #0
 8007668:	d121      	bne.n	80076ae <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800766a:	4b08      	ldr	r3, [pc, #32]	; (800768c <HAL_RCC_OscConfig+0x2b8>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4a07      	ldr	r2, [pc, #28]	; (800768c <HAL_RCC_OscConfig+0x2b8>)
 8007670:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007674:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007676:	f7fb fbf1 	bl	8002e5c <HAL_GetTick>
 800767a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800767c:	e011      	b.n	80076a2 <HAL_RCC_OscConfig+0x2ce>
 800767e:	bf00      	nop
 8007680:	40023800 	.word	0x40023800
 8007684:	42470000 	.word	0x42470000
 8007688:	42470e80 	.word	0x42470e80
 800768c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007690:	f7fb fbe4 	bl	8002e5c <HAL_GetTick>
 8007694:	4602      	mov	r2, r0
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	2b02      	cmp	r3, #2
 800769c:	d901      	bls.n	80076a2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800769e:	2303      	movs	r3, #3
 80076a0:	e112      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076a2:	4b8b      	ldr	r3, [pc, #556]	; (80078d0 <HAL_RCC_OscConfig+0x4fc>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d0f0      	beq.n	8007690 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d106      	bne.n	80076c4 <HAL_RCC_OscConfig+0x2f0>
 80076b6:	4b87      	ldr	r3, [pc, #540]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80076b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ba:	4a86      	ldr	r2, [pc, #536]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80076bc:	f043 0301 	orr.w	r3, r3, #1
 80076c0:	6713      	str	r3, [r2, #112]	; 0x70
 80076c2:	e01c      	b.n	80076fe <HAL_RCC_OscConfig+0x32a>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	2b05      	cmp	r3, #5
 80076ca:	d10c      	bne.n	80076e6 <HAL_RCC_OscConfig+0x312>
 80076cc:	4b81      	ldr	r3, [pc, #516]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80076ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076d0:	4a80      	ldr	r2, [pc, #512]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80076d2:	f043 0304 	orr.w	r3, r3, #4
 80076d6:	6713      	str	r3, [r2, #112]	; 0x70
 80076d8:	4b7e      	ldr	r3, [pc, #504]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80076da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076dc:	4a7d      	ldr	r2, [pc, #500]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80076de:	f043 0301 	orr.w	r3, r3, #1
 80076e2:	6713      	str	r3, [r2, #112]	; 0x70
 80076e4:	e00b      	b.n	80076fe <HAL_RCC_OscConfig+0x32a>
 80076e6:	4b7b      	ldr	r3, [pc, #492]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80076e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ea:	4a7a      	ldr	r2, [pc, #488]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80076ec:	f023 0301 	bic.w	r3, r3, #1
 80076f0:	6713      	str	r3, [r2, #112]	; 0x70
 80076f2:	4b78      	ldr	r3, [pc, #480]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80076f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076f6:	4a77      	ldr	r2, [pc, #476]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80076f8:	f023 0304 	bic.w	r3, r3, #4
 80076fc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d015      	beq.n	8007732 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007706:	f7fb fba9 	bl	8002e5c <HAL_GetTick>
 800770a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800770c:	e00a      	b.n	8007724 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800770e:	f7fb fba5 	bl	8002e5c <HAL_GetTick>
 8007712:	4602      	mov	r2, r0
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	1ad3      	subs	r3, r2, r3
 8007718:	f241 3288 	movw	r2, #5000	; 0x1388
 800771c:	4293      	cmp	r3, r2
 800771e:	d901      	bls.n	8007724 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007720:	2303      	movs	r3, #3
 8007722:	e0d1      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007724:	4b6b      	ldr	r3, [pc, #428]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 8007726:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007728:	f003 0302 	and.w	r3, r3, #2
 800772c:	2b00      	cmp	r3, #0
 800772e:	d0ee      	beq.n	800770e <HAL_RCC_OscConfig+0x33a>
 8007730:	e014      	b.n	800775c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007732:	f7fb fb93 	bl	8002e5c <HAL_GetTick>
 8007736:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007738:	e00a      	b.n	8007750 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800773a:	f7fb fb8f 	bl	8002e5c <HAL_GetTick>
 800773e:	4602      	mov	r2, r0
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	f241 3288 	movw	r2, #5000	; 0x1388
 8007748:	4293      	cmp	r3, r2
 800774a:	d901      	bls.n	8007750 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800774c:	2303      	movs	r3, #3
 800774e:	e0bb      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007750:	4b60      	ldr	r3, [pc, #384]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 8007752:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007754:	f003 0302 	and.w	r3, r3, #2
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1ee      	bne.n	800773a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800775c:	7dfb      	ldrb	r3, [r7, #23]
 800775e:	2b01      	cmp	r3, #1
 8007760:	d105      	bne.n	800776e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007762:	4b5c      	ldr	r3, [pc, #368]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 8007764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007766:	4a5b      	ldr	r2, [pc, #364]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 8007768:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800776c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	699b      	ldr	r3, [r3, #24]
 8007772:	2b00      	cmp	r3, #0
 8007774:	f000 80a7 	beq.w	80078c6 <HAL_RCC_OscConfig+0x4f2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007778:	4b56      	ldr	r3, [pc, #344]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	f003 030c 	and.w	r3, r3, #12
 8007780:	2b08      	cmp	r3, #8
 8007782:	d060      	beq.n	8007846 <HAL_RCC_OscConfig+0x472>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	699b      	ldr	r3, [r3, #24]
 8007788:	2b02      	cmp	r3, #2
 800778a:	d145      	bne.n	8007818 <HAL_RCC_OscConfig+0x444>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800778c:	4b52      	ldr	r3, [pc, #328]	; (80078d8 <HAL_RCC_OscConfig+0x504>)
 800778e:	2200      	movs	r2, #0
 8007790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007792:	f7fb fb63 	bl	8002e5c <HAL_GetTick>
 8007796:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007798:	e008      	b.n	80077ac <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800779a:	f7fb fb5f 	bl	8002e5c <HAL_GetTick>
 800779e:	4602      	mov	r2, r0
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	2b02      	cmp	r3, #2
 80077a6:	d901      	bls.n	80077ac <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e08d      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077ac:	4b49      	ldr	r3, [pc, #292]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d1f0      	bne.n	800779a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	69da      	ldr	r2, [r3, #28]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6a1b      	ldr	r3, [r3, #32]
 80077c0:	431a      	orrs	r2, r3
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077c6:	019b      	lsls	r3, r3, #6
 80077c8:	431a      	orrs	r2, r3
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077ce:	085b      	lsrs	r3, r3, #1
 80077d0:	3b01      	subs	r3, #1
 80077d2:	041b      	lsls	r3, r3, #16
 80077d4:	431a      	orrs	r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077da:	061b      	lsls	r3, r3, #24
 80077dc:	431a      	orrs	r2, r3
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077e2:	071b      	lsls	r3, r3, #28
 80077e4:	493b      	ldr	r1, [pc, #236]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 80077e6:	4313      	orrs	r3, r2
 80077e8:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80077ea:	4b3b      	ldr	r3, [pc, #236]	; (80078d8 <HAL_RCC_OscConfig+0x504>)
 80077ec:	2201      	movs	r2, #1
 80077ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077f0:	f7fb fb34 	bl	8002e5c <HAL_GetTick>
 80077f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077f6:	e008      	b.n	800780a <HAL_RCC_OscConfig+0x436>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077f8:	f7fb fb30 	bl	8002e5c <HAL_GetTick>
 80077fc:	4602      	mov	r2, r0
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	2b02      	cmp	r3, #2
 8007804:	d901      	bls.n	800780a <HAL_RCC_OscConfig+0x436>
          {
            return HAL_TIMEOUT;
 8007806:	2303      	movs	r3, #3
 8007808:	e05e      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800780a:	4b32      	ldr	r3, [pc, #200]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007812:	2b00      	cmp	r3, #0
 8007814:	d0f0      	beq.n	80077f8 <HAL_RCC_OscConfig+0x424>
 8007816:	e056      	b.n	80078c6 <HAL_RCC_OscConfig+0x4f2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007818:	4b2f      	ldr	r3, [pc, #188]	; (80078d8 <HAL_RCC_OscConfig+0x504>)
 800781a:	2200      	movs	r2, #0
 800781c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800781e:	f7fb fb1d 	bl	8002e5c <HAL_GetTick>
 8007822:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007824:	e008      	b.n	8007838 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007826:	f7fb fb19 	bl	8002e5c <HAL_GetTick>
 800782a:	4602      	mov	r2, r0
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	1ad3      	subs	r3, r2, r3
 8007830:	2b02      	cmp	r3, #2
 8007832:	d901      	bls.n	8007838 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007834:	2303      	movs	r3, #3
 8007836:	e047      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007838:	4b26      	ldr	r3, [pc, #152]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1f0      	bne.n	8007826 <HAL_RCC_OscConfig+0x452>
 8007844:	e03f      	b.n	80078c6 <HAL_RCC_OscConfig+0x4f2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	699b      	ldr	r3, [r3, #24]
 800784a:	2b01      	cmp	r3, #1
 800784c:	d101      	bne.n	8007852 <HAL_RCC_OscConfig+0x47e>
      {
        return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e03a      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007852:	4b20      	ldr	r3, [pc, #128]	; (80078d4 <HAL_RCC_OscConfig+0x500>)
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	699b      	ldr	r3, [r3, #24]
 800785c:	2b01      	cmp	r3, #1
 800785e:	d030      	beq.n	80078c2 <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800786a:	429a      	cmp	r2, r3
 800786c:	d129      	bne.n	80078c2 <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007878:	429a      	cmp	r2, r3
 800787a:	d122      	bne.n	80078c2 <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800787c:	68fa      	ldr	r2, [r7, #12]
 800787e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007882:	4013      	ands	r3, r2
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007888:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800788a:	4293      	cmp	r3, r2
 800788c:	d119      	bne.n	80078c2 <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007898:	085b      	lsrs	r3, r3, #1
 800789a:	3b01      	subs	r3, #1
 800789c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800789e:	429a      	cmp	r2, r3
 80078a0:	d10f      	bne.n	80078c2 <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ac:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d107      	bne.n	80078c2 <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078bc:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80078be:	429a      	cmp	r2, r3
 80078c0:	d001      	beq.n	80078c6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e000      	b.n	80078c8 <HAL_RCC_OscConfig+0x4f4>
        }
      }
    }
  }
  return HAL_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3718      	adds	r7, #24
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}
 80078d0:	40007000 	.word	0x40007000
 80078d4:	40023800 	.word	0x40023800
 80078d8:	42470060 	.word	0x42470060

080078dc <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	60b9      	str	r1, [r7, #8]
 80078e6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d101      	bne.n	80078f2 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80078ee:	2301      	movs	r3, #1
 80078f0:	e034      	b.n	800795c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80078f8:	b2db      	uxtb	r3, r3
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d106      	bne.n	800790c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2200      	movs	r2, #0
 8007902:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007906:	68f8      	ldr	r0, [r7, #12]
 8007908:	f7f9 f8f4 	bl	8000af4 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	3308      	adds	r3, #8
 8007914:	4619      	mov	r1, r3
 8007916:	4610      	mov	r0, r2
 8007918:	f001 f8be 	bl	8008a98 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6818      	ldr	r0, [r3, #0]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	461a      	mov	r2, r3
 8007926:	68b9      	ldr	r1, [r7, #8]
 8007928:	f001 f926 	bl	8008b78 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6858      	ldr	r0, [r3, #4]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	689a      	ldr	r2, [r3, #8]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007938:	6879      	ldr	r1, [r7, #4]
 800793a:	f001 f971 	bl	8008c20 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68fa      	ldr	r2, [r7, #12]
 8007944:	6892      	ldr	r2, [r2, #8]
 8007946:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68fa      	ldr	r2, [r7, #12]
 8007950:	6892      	ldr	r2, [r2, #8]
 8007952:	f041 0101 	orr.w	r1, r1, #1
 8007956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800795a:	2300      	movs	r3, #0
}
 800795c:	4618      	mov	r0, r3
 800795e:	3710      	adds	r7, #16
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b082      	sub	sp, #8
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d101      	bne.n	8007976 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	e041      	b.n	80079fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800797c:	b2db      	uxtb	r3, r3
 800797e:	2b00      	cmp	r3, #0
 8007980:	d106      	bne.n	8007990 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2200      	movs	r2, #0
 8007986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7fa fb10 	bl	8001fb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2202      	movs	r2, #2
 8007994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	3304      	adds	r3, #4
 80079a0:	4619      	mov	r1, r3
 80079a2:	4610      	mov	r0, r2
 80079a4:	f000 f8d8 	bl	8007b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2201      	movs	r2, #1
 80079c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2201      	movs	r2, #1
 80079cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2201      	movs	r2, #1
 80079d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2201      	movs	r2, #1
 80079e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2201      	movs	r2, #1
 80079ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079f8:	2300      	movs	r3, #0
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3708      	adds	r7, #8
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
	...

08007a04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b085      	sub	sp, #20
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a12:	b2db      	uxtb	r3, r3
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d001      	beq.n	8007a1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e046      	b.n	8007aaa <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2202      	movs	r2, #2
 8007a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a23      	ldr	r2, [pc, #140]	; (8007ab8 <HAL_TIM_Base_Start+0xb4>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d022      	beq.n	8007a74 <HAL_TIM_Base_Start+0x70>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a36:	d01d      	beq.n	8007a74 <HAL_TIM_Base_Start+0x70>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a1f      	ldr	r2, [pc, #124]	; (8007abc <HAL_TIM_Base_Start+0xb8>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d018      	beq.n	8007a74 <HAL_TIM_Base_Start+0x70>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a1e      	ldr	r2, [pc, #120]	; (8007ac0 <HAL_TIM_Base_Start+0xbc>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d013      	beq.n	8007a74 <HAL_TIM_Base_Start+0x70>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a1c      	ldr	r2, [pc, #112]	; (8007ac4 <HAL_TIM_Base_Start+0xc0>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d00e      	beq.n	8007a74 <HAL_TIM_Base_Start+0x70>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a1b      	ldr	r2, [pc, #108]	; (8007ac8 <HAL_TIM_Base_Start+0xc4>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d009      	beq.n	8007a74 <HAL_TIM_Base_Start+0x70>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a19      	ldr	r2, [pc, #100]	; (8007acc <HAL_TIM_Base_Start+0xc8>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d004      	beq.n	8007a74 <HAL_TIM_Base_Start+0x70>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a18      	ldr	r2, [pc, #96]	; (8007ad0 <HAL_TIM_Base_Start+0xcc>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d111      	bne.n	8007a98 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	f003 0307 	and.w	r3, r3, #7
 8007a7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2b06      	cmp	r3, #6
 8007a84:	d010      	beq.n	8007aa8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f042 0201 	orr.w	r2, r2, #1
 8007a94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a96:	e007      	b.n	8007aa8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f042 0201 	orr.w	r2, r2, #1
 8007aa6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3714      	adds	r7, #20
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr
 8007ab6:	bf00      	nop
 8007ab8:	40010000 	.word	0x40010000
 8007abc:	40000400 	.word	0x40000400
 8007ac0:	40000800 	.word	0x40000800
 8007ac4:	40000c00 	.word	0x40000c00
 8007ac8:	40010400 	.word	0x40010400
 8007acc:	40014000 	.word	0x40014000
 8007ad0:	40001800 	.word	0x40001800

08007ad4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b082      	sub	sp, #8
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d101      	bne.n	8007aec <HAL_TIM_SlaveConfigSynchro+0x18>
 8007ae8:	2302      	movs	r3, #2
 8007aea:	e031      	b.n	8007b50 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2202      	movs	r2, #2
 8007af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007afc:	6839      	ldr	r1, [r7, #0]
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 f8ca 	bl	8007c98 <TIM_SlaveTimer_SetConfig>
 8007b04:	4603      	mov	r3, r0
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d009      	beq.n	8007b1e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e018      	b.n	8007b50 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	68da      	ldr	r2, [r3, #12]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b2c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	68da      	ldr	r2, [r3, #12]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007b3c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2201      	movs	r2, #1
 8007b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b4e:	2300      	movs	r3, #0
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3708      	adds	r7, #8
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}

08007b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b085      	sub	sp, #20
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a40      	ldr	r2, [pc, #256]	; (8007c6c <TIM_Base_SetConfig+0x114>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d013      	beq.n	8007b98 <TIM_Base_SetConfig+0x40>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b76:	d00f      	beq.n	8007b98 <TIM_Base_SetConfig+0x40>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a3d      	ldr	r2, [pc, #244]	; (8007c70 <TIM_Base_SetConfig+0x118>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d00b      	beq.n	8007b98 <TIM_Base_SetConfig+0x40>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4a3c      	ldr	r2, [pc, #240]	; (8007c74 <TIM_Base_SetConfig+0x11c>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d007      	beq.n	8007b98 <TIM_Base_SetConfig+0x40>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	4a3b      	ldr	r2, [pc, #236]	; (8007c78 <TIM_Base_SetConfig+0x120>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d003      	beq.n	8007b98 <TIM_Base_SetConfig+0x40>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	4a3a      	ldr	r2, [pc, #232]	; (8007c7c <TIM_Base_SetConfig+0x124>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d108      	bne.n	8007baa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4a2f      	ldr	r2, [pc, #188]	; (8007c6c <TIM_Base_SetConfig+0x114>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d02b      	beq.n	8007c0a <TIM_Base_SetConfig+0xb2>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bb8:	d027      	beq.n	8007c0a <TIM_Base_SetConfig+0xb2>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	4a2c      	ldr	r2, [pc, #176]	; (8007c70 <TIM_Base_SetConfig+0x118>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d023      	beq.n	8007c0a <TIM_Base_SetConfig+0xb2>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4a2b      	ldr	r2, [pc, #172]	; (8007c74 <TIM_Base_SetConfig+0x11c>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d01f      	beq.n	8007c0a <TIM_Base_SetConfig+0xb2>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4a2a      	ldr	r2, [pc, #168]	; (8007c78 <TIM_Base_SetConfig+0x120>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d01b      	beq.n	8007c0a <TIM_Base_SetConfig+0xb2>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a29      	ldr	r2, [pc, #164]	; (8007c7c <TIM_Base_SetConfig+0x124>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d017      	beq.n	8007c0a <TIM_Base_SetConfig+0xb2>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a28      	ldr	r2, [pc, #160]	; (8007c80 <TIM_Base_SetConfig+0x128>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d013      	beq.n	8007c0a <TIM_Base_SetConfig+0xb2>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a27      	ldr	r2, [pc, #156]	; (8007c84 <TIM_Base_SetConfig+0x12c>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d00f      	beq.n	8007c0a <TIM_Base_SetConfig+0xb2>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a26      	ldr	r2, [pc, #152]	; (8007c88 <TIM_Base_SetConfig+0x130>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d00b      	beq.n	8007c0a <TIM_Base_SetConfig+0xb2>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a25      	ldr	r2, [pc, #148]	; (8007c8c <TIM_Base_SetConfig+0x134>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d007      	beq.n	8007c0a <TIM_Base_SetConfig+0xb2>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a24      	ldr	r2, [pc, #144]	; (8007c90 <TIM_Base_SetConfig+0x138>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d003      	beq.n	8007c0a <TIM_Base_SetConfig+0xb2>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	4a23      	ldr	r2, [pc, #140]	; (8007c94 <TIM_Base_SetConfig+0x13c>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d108      	bne.n	8007c1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	695b      	ldr	r3, [r3, #20]
 8007c26:	4313      	orrs	r3, r2
 8007c28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	68fa      	ldr	r2, [r7, #12]
 8007c2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	689a      	ldr	r2, [r3, #8]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4a0a      	ldr	r2, [pc, #40]	; (8007c6c <TIM_Base_SetConfig+0x114>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d003      	beq.n	8007c50 <TIM_Base_SetConfig+0xf8>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a0c      	ldr	r2, [pc, #48]	; (8007c7c <TIM_Base_SetConfig+0x124>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d103      	bne.n	8007c58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	691a      	ldr	r2, [r3, #16]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	615a      	str	r2, [r3, #20]
}
 8007c5e:	bf00      	nop
 8007c60:	3714      	adds	r7, #20
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr
 8007c6a:	bf00      	nop
 8007c6c:	40010000 	.word	0x40010000
 8007c70:	40000400 	.word	0x40000400
 8007c74:	40000800 	.word	0x40000800
 8007c78:	40000c00 	.word	0x40000c00
 8007c7c:	40010400 	.word	0x40010400
 8007c80:	40014000 	.word	0x40014000
 8007c84:	40014400 	.word	0x40014400
 8007c88:	40014800 	.word	0x40014800
 8007c8c:	40001800 	.word	0x40001800
 8007c90:	40001c00 	.word	0x40001c00
 8007c94:	40002000 	.word	0x40002000

08007c98 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b086      	sub	sp, #24
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cb0:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	f023 0307 	bic.w	r3, r3, #7
 8007cc2:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	697a      	ldr	r2, [r7, #20]
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	697a      	ldr	r2, [r7, #20]
 8007cd4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	2b70      	cmp	r3, #112	; 0x70
 8007cdc:	d01a      	beq.n	8007d14 <TIM_SlaveTimer_SetConfig+0x7c>
 8007cde:	2b70      	cmp	r3, #112	; 0x70
 8007ce0:	d860      	bhi.n	8007da4 <TIM_SlaveTimer_SetConfig+0x10c>
 8007ce2:	2b60      	cmp	r3, #96	; 0x60
 8007ce4:	d054      	beq.n	8007d90 <TIM_SlaveTimer_SetConfig+0xf8>
 8007ce6:	2b60      	cmp	r3, #96	; 0x60
 8007ce8:	d85c      	bhi.n	8007da4 <TIM_SlaveTimer_SetConfig+0x10c>
 8007cea:	2b50      	cmp	r3, #80	; 0x50
 8007cec:	d046      	beq.n	8007d7c <TIM_SlaveTimer_SetConfig+0xe4>
 8007cee:	2b50      	cmp	r3, #80	; 0x50
 8007cf0:	d858      	bhi.n	8007da4 <TIM_SlaveTimer_SetConfig+0x10c>
 8007cf2:	2b40      	cmp	r3, #64	; 0x40
 8007cf4:	d019      	beq.n	8007d2a <TIM_SlaveTimer_SetConfig+0x92>
 8007cf6:	2b40      	cmp	r3, #64	; 0x40
 8007cf8:	d854      	bhi.n	8007da4 <TIM_SlaveTimer_SetConfig+0x10c>
 8007cfa:	2b30      	cmp	r3, #48	; 0x30
 8007cfc:	d054      	beq.n	8007da8 <TIM_SlaveTimer_SetConfig+0x110>
 8007cfe:	2b30      	cmp	r3, #48	; 0x30
 8007d00:	d850      	bhi.n	8007da4 <TIM_SlaveTimer_SetConfig+0x10c>
 8007d02:	2b20      	cmp	r3, #32
 8007d04:	d050      	beq.n	8007da8 <TIM_SlaveTimer_SetConfig+0x110>
 8007d06:	2b20      	cmp	r3, #32
 8007d08:	d84c      	bhi.n	8007da4 <TIM_SlaveTimer_SetConfig+0x10c>
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d04c      	beq.n	8007da8 <TIM_SlaveTimer_SetConfig+0x110>
 8007d0e:	2b10      	cmp	r3, #16
 8007d10:	d04a      	beq.n	8007da8 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8007d12:	e047      	b.n	8007da4 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6818      	ldr	r0, [r3, #0]
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	68d9      	ldr	r1, [r3, #12]
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	689a      	ldr	r2, [r3, #8]
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	f000 f8a5 	bl	8007e72 <TIM_ETR_SetConfig>
      break;
 8007d28:	e03f      	b.n	8007daa <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2b05      	cmp	r3, #5
 8007d30:	d101      	bne.n	8007d36 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	e03a      	b.n	8007dac <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	6a1b      	ldr	r3, [r3, #32]
 8007d3c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	6a1a      	ldr	r2, [r3, #32]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f022 0201 	bic.w	r2, r2, #1
 8007d4c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d5c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	011b      	lsls	r3, r3, #4
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	4313      	orrs	r3, r2
 8007d68:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	693a      	ldr	r2, [r7, #16]
 8007d78:	621a      	str	r2, [r3, #32]
      break;
 8007d7a:	e016      	b.n	8007daa <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6818      	ldr	r0, [r3, #0]
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	6899      	ldr	r1, [r3, #8]
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	691b      	ldr	r3, [r3, #16]
 8007d88:	461a      	mov	r2, r3
 8007d8a:	f000 f813 	bl	8007db4 <TIM_TI1_ConfigInputStage>
      break;
 8007d8e:	e00c      	b.n	8007daa <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6818      	ldr	r0, [r3, #0]
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	6899      	ldr	r1, [r3, #8]
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	691b      	ldr	r3, [r3, #16]
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	f000 f838 	bl	8007e12 <TIM_TI2_ConfigInputStage>
      break;
 8007da2:	e002      	b.n	8007daa <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8007da4:	bf00      	nop
 8007da6:	e000      	b.n	8007daa <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8007da8:	bf00      	nop
  }
  return HAL_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3718      	adds	r7, #24
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b087      	sub	sp, #28
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	60f8      	str	r0, [r7, #12]
 8007dbc:	60b9      	str	r1, [r7, #8]
 8007dbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6a1b      	ldr	r3, [r3, #32]
 8007dc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	6a1b      	ldr	r3, [r3, #32]
 8007dca:	f023 0201 	bic.w	r2, r3, #1
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007dde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	011b      	lsls	r3, r3, #4
 8007de4:	693a      	ldr	r2, [r7, #16]
 8007de6:	4313      	orrs	r3, r2
 8007de8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	f023 030a 	bic.w	r3, r3, #10
 8007df0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007df2:	697a      	ldr	r2, [r7, #20]
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	693a      	ldr	r2, [r7, #16]
 8007dfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	697a      	ldr	r2, [r7, #20]
 8007e04:	621a      	str	r2, [r3, #32]
}
 8007e06:	bf00      	nop
 8007e08:	371c      	adds	r7, #28
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr

08007e12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e12:	b480      	push	{r7}
 8007e14:	b087      	sub	sp, #28
 8007e16:	af00      	add	r7, sp, #0
 8007e18:	60f8      	str	r0, [r7, #12]
 8007e1a:	60b9      	str	r1, [r7, #8]
 8007e1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	6a1b      	ldr	r3, [r3, #32]
 8007e22:	f023 0210 	bic.w	r2, r3, #16
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	699b      	ldr	r3, [r3, #24]
 8007e2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	6a1b      	ldr	r3, [r3, #32]
 8007e34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	031b      	lsls	r3, r3, #12
 8007e42:	697a      	ldr	r2, [r7, #20]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007e4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	011b      	lsls	r3, r3, #4
 8007e54:	693a      	ldr	r2, [r7, #16]
 8007e56:	4313      	orrs	r3, r2
 8007e58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	697a      	ldr	r2, [r7, #20]
 8007e5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	693a      	ldr	r2, [r7, #16]
 8007e64:	621a      	str	r2, [r3, #32]
}
 8007e66:	bf00      	nop
 8007e68:	371c      	adds	r7, #28
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr

08007e72 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e72:	b480      	push	{r7}
 8007e74:	b087      	sub	sp, #28
 8007e76:	af00      	add	r7, sp, #0
 8007e78:	60f8      	str	r0, [r7, #12]
 8007e7a:	60b9      	str	r1, [r7, #8]
 8007e7c:	607a      	str	r2, [r7, #4]
 8007e7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e8c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	021a      	lsls	r2, r3, #8
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	431a      	orrs	r2, r3
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	697a      	ldr	r2, [r7, #20]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	697a      	ldr	r2, [r7, #20]
 8007ea4:	609a      	str	r2, [r3, #8]
}
 8007ea6:	bf00      	nop
 8007ea8:	371c      	adds	r7, #28
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr
	...

08007eb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b085      	sub	sp, #20
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
 8007ebc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d101      	bne.n	8007ecc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ec8:	2302      	movs	r3, #2
 8007eca:	e05a      	b.n	8007f82 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2202      	movs	r2, #2
 8007ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ef2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	68fa      	ldr	r2, [r7, #12]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	68fa      	ldr	r2, [r7, #12]
 8007f04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a21      	ldr	r2, [pc, #132]	; (8007f90 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d022      	beq.n	8007f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f18:	d01d      	beq.n	8007f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a1d      	ldr	r2, [pc, #116]	; (8007f94 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d018      	beq.n	8007f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a1b      	ldr	r2, [pc, #108]	; (8007f98 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d013      	beq.n	8007f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a1a      	ldr	r2, [pc, #104]	; (8007f9c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d00e      	beq.n	8007f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4a18      	ldr	r2, [pc, #96]	; (8007fa0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d009      	beq.n	8007f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a17      	ldr	r2, [pc, #92]	; (8007fa4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d004      	beq.n	8007f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a15      	ldr	r2, [pc, #84]	; (8007fa8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d10c      	bne.n	8007f70 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	68ba      	ldr	r2, [r7, #8]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	68ba      	ldr	r2, [r7, #8]
 8007f6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2201      	movs	r2, #1
 8007f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3714      	adds	r7, #20
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr
 8007f8e:	bf00      	nop
 8007f90:	40010000 	.word	0x40010000
 8007f94:	40000400 	.word	0x40000400
 8007f98:	40000800 	.word	0x40000800
 8007f9c:	40000c00 	.word	0x40000c00
 8007fa0:	40010400 	.word	0x40010400
 8007fa4:	40014000 	.word	0x40014000
 8007fa8:	40001800 	.word	0x40001800

08007fac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d101      	bne.n	8007fbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e03f      	b.n	800803e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d106      	bne.n	8007fd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f7fa fe60 	bl	8002c98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2224      	movs	r2, #36	; 0x24
 8007fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	68da      	ldr	r2, [r3, #12]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007fee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f000 fb79 	bl	80086e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	691a      	ldr	r2, [r3, #16]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008004:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	695a      	ldr	r2, [r3, #20]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008014:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	68da      	ldr	r2, [r3, #12]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008024:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2200      	movs	r2, #0
 800802a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2220      	movs	r2, #32
 8008030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2220      	movs	r2, #32
 8008038:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800803c:	2300      	movs	r3, #0
}
 800803e:	4618      	mov	r0, r3
 8008040:	3708      	adds	r7, #8
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}

08008046 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008046:	b480      	push	{r7}
 8008048:	b085      	sub	sp, #20
 800804a:	af00      	add	r7, sp, #0
 800804c:	60f8      	str	r0, [r7, #12]
 800804e:	60b9      	str	r1, [r7, #8]
 8008050:	4613      	mov	r3, r2
 8008052:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800805a:	b2db      	uxtb	r3, r3
 800805c:	2b20      	cmp	r3, #32
 800805e:	d130      	bne.n	80080c2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d002      	beq.n	800806c <HAL_UART_Transmit_IT+0x26>
 8008066:	88fb      	ldrh	r3, [r7, #6]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d101      	bne.n	8008070 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	e029      	b.n	80080c4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008076:	2b01      	cmp	r3, #1
 8008078:	d101      	bne.n	800807e <HAL_UART_Transmit_IT+0x38>
 800807a:	2302      	movs	r3, #2
 800807c:	e022      	b.n	80080c4 <HAL_UART_Transmit_IT+0x7e>
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2201      	movs	r2, #1
 8008082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	68ba      	ldr	r2, [r7, #8]
 800808a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	88fa      	ldrh	r2, [r7, #6]
 8008090:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	88fa      	ldrh	r2, [r7, #6]
 8008096:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2200      	movs	r2, #0
 800809c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2221      	movs	r2, #33	; 0x21
 80080a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2200      	movs	r2, #0
 80080aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	68da      	ldr	r2, [r3, #12]
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80080bc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80080be:	2300      	movs	r3, #0
 80080c0:	e000      	b.n	80080c4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80080c2:	2302      	movs	r3, #2
  }
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3714      	adds	r7, #20
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b08a      	sub	sp, #40	; 0x28
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	695b      	ldr	r3, [r3, #20]
 80080ee:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80080f0:	2300      	movs	r3, #0
 80080f2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80080f4:	2300      	movs	r3, #0
 80080f6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80080f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080fa:	f003 030f 	and.w	r3, r3, #15
 80080fe:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8008100:	69bb      	ldr	r3, [r7, #24]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d10d      	bne.n	8008122 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008108:	f003 0320 	and.w	r3, r3, #32
 800810c:	2b00      	cmp	r3, #0
 800810e:	d008      	beq.n	8008122 <HAL_UART_IRQHandler+0x52>
 8008110:	6a3b      	ldr	r3, [r7, #32]
 8008112:	f003 0320 	and.w	r3, r3, #32
 8008116:	2b00      	cmp	r3, #0
 8008118:	d003      	beq.n	8008122 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fa4d 	bl	80085ba <UART_Receive_IT>
      return;
 8008120:	e17c      	b.n	800841c <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008122:	69bb      	ldr	r3, [r7, #24]
 8008124:	2b00      	cmp	r3, #0
 8008126:	f000 80b1 	beq.w	800828c <HAL_UART_IRQHandler+0x1bc>
 800812a:	69fb      	ldr	r3, [r7, #28]
 800812c:	f003 0301 	and.w	r3, r3, #1
 8008130:	2b00      	cmp	r3, #0
 8008132:	d105      	bne.n	8008140 <HAL_UART_IRQHandler+0x70>
 8008134:	6a3b      	ldr	r3, [r7, #32]
 8008136:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800813a:	2b00      	cmp	r3, #0
 800813c:	f000 80a6 	beq.w	800828c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008142:	f003 0301 	and.w	r3, r3, #1
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00a      	beq.n	8008160 <HAL_UART_IRQHandler+0x90>
 800814a:	6a3b      	ldr	r3, [r7, #32]
 800814c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008150:	2b00      	cmp	r3, #0
 8008152:	d005      	beq.n	8008160 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008158:	f043 0201 	orr.w	r2, r3, #1
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008162:	f003 0304 	and.w	r3, r3, #4
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00a      	beq.n	8008180 <HAL_UART_IRQHandler+0xb0>
 800816a:	69fb      	ldr	r3, [r7, #28]
 800816c:	f003 0301 	and.w	r3, r3, #1
 8008170:	2b00      	cmp	r3, #0
 8008172:	d005      	beq.n	8008180 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008178:	f043 0202 	orr.w	r2, r3, #2
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008182:	f003 0302 	and.w	r3, r3, #2
 8008186:	2b00      	cmp	r3, #0
 8008188:	d00a      	beq.n	80081a0 <HAL_UART_IRQHandler+0xd0>
 800818a:	69fb      	ldr	r3, [r7, #28]
 800818c:	f003 0301 	and.w	r3, r3, #1
 8008190:	2b00      	cmp	r3, #0
 8008192:	d005      	beq.n	80081a0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008198:	f043 0204 	orr.w	r2, r3, #4
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80081a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a2:	f003 0308 	and.w	r3, r3, #8
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d00f      	beq.n	80081ca <HAL_UART_IRQHandler+0xfa>
 80081aa:	6a3b      	ldr	r3, [r7, #32]
 80081ac:	f003 0320 	and.w	r3, r3, #32
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d104      	bne.n	80081be <HAL_UART_IRQHandler+0xee>
 80081b4:	69fb      	ldr	r3, [r7, #28]
 80081b6:	f003 0301 	and.w	r3, r3, #1
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d005      	beq.n	80081ca <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081c2:	f043 0208 	orr.w	r2, r3, #8
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	f000 811f 	beq.w	8008412 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d6:	f003 0320 	and.w	r3, r3, #32
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d007      	beq.n	80081ee <HAL_UART_IRQHandler+0x11e>
 80081de:	6a3b      	ldr	r3, [r7, #32]
 80081e0:	f003 0320 	and.w	r3, r3, #32
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d002      	beq.n	80081ee <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 f9e6 	bl	80085ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	695b      	ldr	r3, [r3, #20]
 80081f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081f8:	2b40      	cmp	r3, #64	; 0x40
 80081fa:	bf0c      	ite	eq
 80081fc:	2301      	moveq	r3, #1
 80081fe:	2300      	movne	r3, #0
 8008200:	b2db      	uxtb	r3, r3
 8008202:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008208:	f003 0308 	and.w	r3, r3, #8
 800820c:	2b00      	cmp	r3, #0
 800820e:	d102      	bne.n	8008216 <HAL_UART_IRQHandler+0x146>
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d031      	beq.n	800827a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f000 f926 	bl	8008468 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	695b      	ldr	r3, [r3, #20]
 8008222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008226:	2b40      	cmp	r3, #64	; 0x40
 8008228:	d123      	bne.n	8008272 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	695a      	ldr	r2, [r3, #20]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008238:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800823e:	2b00      	cmp	r3, #0
 8008240:	d013      	beq.n	800826a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008246:	4a77      	ldr	r2, [pc, #476]	; (8008424 <HAL_UART_IRQHandler+0x354>)
 8008248:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800824e:	4618      	mov	r0, r3
 8008250:	f7fb fcbb 	bl	8003bca <HAL_DMA_Abort_IT>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d016      	beq.n	8008288 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800825e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008264:	4610      	mov	r0, r2
 8008266:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008268:	e00e      	b.n	8008288 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 f8e6 	bl	800843c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008270:	e00a      	b.n	8008288 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f000 f8e2 	bl	800843c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008278:	e006      	b.n	8008288 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 f8de 	bl	800843c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2200      	movs	r2, #0
 8008284:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008286:	e0c4      	b.n	8008412 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008288:	bf00      	nop
    return;
 800828a:	e0c2      	b.n	8008412 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008290:	2b01      	cmp	r3, #1
 8008292:	f040 80a2 	bne.w	80083da <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8008296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008298:	f003 0310 	and.w	r3, r3, #16
 800829c:	2b00      	cmp	r3, #0
 800829e:	f000 809c 	beq.w	80083da <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80082a2:	6a3b      	ldr	r3, [r7, #32]
 80082a4:	f003 0310 	and.w	r3, r3, #16
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f000 8096 	beq.w	80083da <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082ae:	2300      	movs	r3, #0
 80082b0:	60fb      	str	r3, [r7, #12]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	60fb      	str	r3, [r7, #12]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	60fb      	str	r3, [r7, #12]
 80082c2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ce:	2b40      	cmp	r3, #64	; 0x40
 80082d0:	d14f      	bne.n	8008372 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80082dc:	8a3b      	ldrh	r3, [r7, #16]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	f000 8099 	beq.w	8008416 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80082e8:	8a3a      	ldrh	r2, [r7, #16]
 80082ea:	429a      	cmp	r2, r3
 80082ec:	f080 8093 	bcs.w	8008416 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	8a3a      	ldrh	r2, [r7, #16]
 80082f4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082fa:	69db      	ldr	r3, [r3, #28]
 80082fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008300:	d02b      	beq.n	800835a <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	68da      	ldr	r2, [r3, #12]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008310:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	695a      	ldr	r2, [r3, #20]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 0201 	bic.w	r2, r2, #1
 8008320:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	695a      	ldr	r2, [r3, #20]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008330:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2220      	movs	r2, #32
 8008336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	68da      	ldr	r2, [r3, #12]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f022 0210 	bic.w	r2, r2, #16
 800834e:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008354:	4618      	mov	r0, r3
 8008356:	f7fb fbc8 	bl	8003aea <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008362:	b29b      	uxth	r3, r3
 8008364:	1ad3      	subs	r3, r2, r3
 8008366:	b29b      	uxth	r3, r3
 8008368:	4619      	mov	r1, r3
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 f870 	bl	8008450 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008370:	e051      	b.n	8008416 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800837a:	b29b      	uxth	r3, r3
 800837c:	1ad3      	subs	r3, r2, r3
 800837e:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008384:	b29b      	uxth	r3, r3
 8008386:	2b00      	cmp	r3, #0
 8008388:	d047      	beq.n	800841a <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800838a:	8a7b      	ldrh	r3, [r7, #18]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d044      	beq.n	800841a <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68da      	ldr	r2, [r3, #12]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800839e:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	695a      	ldr	r2, [r3, #20]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f022 0201 	bic.w	r2, r2, #1
 80083ae:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2220      	movs	r2, #32
 80083b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	68da      	ldr	r2, [r3, #12]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f022 0210 	bic.w	r2, r2, #16
 80083cc:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80083ce:	8a7b      	ldrh	r3, [r7, #18]
 80083d0:	4619      	mov	r1, r3
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 f83c 	bl	8008450 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80083d8:	e01f      	b.n	800841a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80083da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d008      	beq.n	80083f6 <HAL_UART_IRQHandler+0x326>
 80083e4:	6a3b      	ldr	r3, [r7, #32]
 80083e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d003      	beq.n	80083f6 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 f87b 	bl	80084ea <UART_Transmit_IT>
    return;
 80083f4:	e012      	b.n	800841c <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80083f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d00d      	beq.n	800841c <HAL_UART_IRQHandler+0x34c>
 8008400:	6a3b      	ldr	r3, [r7, #32]
 8008402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008406:	2b00      	cmp	r3, #0
 8008408:	d008      	beq.n	800841c <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f8bd 	bl	800858a <UART_EndTransmit_IT>
    return;
 8008410:	e004      	b.n	800841c <HAL_UART_IRQHandler+0x34c>
    return;
 8008412:	bf00      	nop
 8008414:	e002      	b.n	800841c <HAL_UART_IRQHandler+0x34c>
      return;
 8008416:	bf00      	nop
 8008418:	e000      	b.n	800841c <HAL_UART_IRQHandler+0x34c>
      return;
 800841a:	bf00      	nop
  }
}
 800841c:	3728      	adds	r7, #40	; 0x28
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}
 8008422:	bf00      	nop
 8008424:	080084c3 	.word	0x080084c3

08008428 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008430:	bf00      	nop
 8008432:	370c      	adds	r7, #12
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr

0800843c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800843c:	b480      	push	{r7}
 800843e:	b083      	sub	sp, #12
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008444:	bf00      	nop
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008450:	b480      	push	{r7}
 8008452:	b083      	sub	sp, #12
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	460b      	mov	r3, r1
 800845a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800845c:	bf00      	nop
 800845e:	370c      	adds	r7, #12
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr

08008468 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008468:	b480      	push	{r7}
 800846a:	b083      	sub	sp, #12
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	68da      	ldr	r2, [r3, #12]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800847e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	695a      	ldr	r2, [r3, #20]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f022 0201 	bic.w	r2, r2, #1
 800848e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008494:	2b01      	cmp	r3, #1
 8008496:	d107      	bne.n	80084a8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	68da      	ldr	r2, [r3, #12]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f022 0210 	bic.w	r2, r2, #16
 80084a6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2220      	movs	r2, #32
 80084ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80084b6:	bf00      	nop
 80084b8:	370c      	adds	r7, #12
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr

080084c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084c2:	b580      	push	{r7, lr}
 80084c4:	b084      	sub	sp, #16
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2200      	movs	r2, #0
 80084d4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2200      	movs	r2, #0
 80084da:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084dc:	68f8      	ldr	r0, [r7, #12]
 80084de:	f7ff ffad 	bl	800843c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084e2:	bf00      	nop
 80084e4:	3710      	adds	r7, #16
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}

080084ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80084ea:	b480      	push	{r7}
 80084ec:	b085      	sub	sp, #20
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084f8:	b2db      	uxtb	r3, r3
 80084fa:	2b21      	cmp	r3, #33	; 0x21
 80084fc:	d13e      	bne.n	800857c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008506:	d114      	bne.n	8008532 <UART_Transmit_IT+0x48>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	691b      	ldr	r3, [r3, #16]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d110      	bne.n	8008532 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6a1b      	ldr	r3, [r3, #32]
 8008514:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	881b      	ldrh	r3, [r3, #0]
 800851a:	461a      	mov	r2, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008524:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a1b      	ldr	r3, [r3, #32]
 800852a:	1c9a      	adds	r2, r3, #2
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	621a      	str	r2, [r3, #32]
 8008530:	e008      	b.n	8008544 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6a1b      	ldr	r3, [r3, #32]
 8008536:	1c59      	adds	r1, r3, #1
 8008538:	687a      	ldr	r2, [r7, #4]
 800853a:	6211      	str	r1, [r2, #32]
 800853c:	781a      	ldrb	r2, [r3, #0]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008548:	b29b      	uxth	r3, r3
 800854a:	3b01      	subs	r3, #1
 800854c:	b29b      	uxth	r3, r3
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	4619      	mov	r1, r3
 8008552:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008554:	2b00      	cmp	r3, #0
 8008556:	d10f      	bne.n	8008578 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	68da      	ldr	r2, [r3, #12]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008566:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	68da      	ldr	r2, [r3, #12]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008576:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008578:	2300      	movs	r3, #0
 800857a:	e000      	b.n	800857e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800857c:	2302      	movs	r3, #2
  }
}
 800857e:	4618      	mov	r0, r3
 8008580:	3714      	adds	r7, #20
 8008582:	46bd      	mov	sp, r7
 8008584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008588:	4770      	bx	lr

0800858a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800858a:	b580      	push	{r7, lr}
 800858c:	b082      	sub	sp, #8
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	68da      	ldr	r2, [r3, #12]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2220      	movs	r2, #32
 80085a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f7fa f8c2 	bl	8002734 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80085b0:	2300      	movs	r3, #0
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3708      	adds	r7, #8
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}

080085ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80085ba:	b580      	push	{r7, lr}
 80085bc:	b084      	sub	sp, #16
 80085be:	af00      	add	r7, sp, #0
 80085c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	2b22      	cmp	r3, #34	; 0x22
 80085cc:	f040 8087 	bne.w	80086de <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085d8:	d117      	bne.n	800860a <UART_Receive_IT+0x50>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	691b      	ldr	r3, [r3, #16]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d113      	bne.n	800860a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80085e2:	2300      	movs	r3, #0
 80085e4:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ea:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085f8:	b29a      	uxth	r2, r3
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008602:	1c9a      	adds	r2, r3, #2
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	629a      	str	r2, [r3, #40]	; 0x28
 8008608:	e026      	b.n	8008658 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800860e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8008610:	2300      	movs	r3, #0
 8008612:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800861c:	d007      	beq.n	800862e <UART_Receive_IT+0x74>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d10a      	bne.n	800863c <UART_Receive_IT+0x82>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	691b      	ldr	r3, [r3, #16]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d106      	bne.n	800863c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	b2da      	uxtb	r2, r3
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	701a      	strb	r2, [r3, #0]
 800863a:	e008      	b.n	800864e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	b2db      	uxtb	r3, r3
 8008644:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008648:	b2da      	uxtb	r2, r3
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008652:	1c5a      	adds	r2, r3, #1
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800865c:	b29b      	uxth	r3, r3
 800865e:	3b01      	subs	r3, #1
 8008660:	b29b      	uxth	r3, r3
 8008662:	687a      	ldr	r2, [r7, #4]
 8008664:	4619      	mov	r1, r3
 8008666:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008668:	2b00      	cmp	r3, #0
 800866a:	d136      	bne.n	80086da <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	68da      	ldr	r2, [r3, #12]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f022 0220 	bic.w	r2, r2, #32
 800867a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	68da      	ldr	r2, [r3, #12]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800868a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	695a      	ldr	r2, [r3, #20]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f022 0201 	bic.w	r2, r2, #1
 800869a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2220      	movs	r2, #32
 80086a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d10e      	bne.n	80086ca <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	68da      	ldr	r2, [r3, #12]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f022 0210 	bic.w	r2, r2, #16
 80086ba:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80086c0:	4619      	mov	r1, r3
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f7ff fec4 	bl	8008450 <HAL_UARTEx_RxEventCallback>
 80086c8:	e002      	b.n	80086d0 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f7ff feac 	bl	8008428 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 80086d6:	2300      	movs	r3, #0
 80086d8:	e002      	b.n	80086e0 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 80086da:	2300      	movs	r3, #0
 80086dc:	e000      	b.n	80086e0 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 80086de:	2302      	movs	r3, #2
  }
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3710      	adds	r7, #16
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ec:	b09f      	sub	sp, #124	; 0x7c
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	691b      	ldr	r3, [r3, #16]
 80086f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80086fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086fe:	68d9      	ldr	r1, [r3, #12]
 8008700:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	ea40 0301 	orr.w	r3, r0, r1
 8008708:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800870a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800870c:	689a      	ldr	r2, [r3, #8]
 800870e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008710:	691b      	ldr	r3, [r3, #16]
 8008712:	431a      	orrs	r2, r3
 8008714:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008716:	695b      	ldr	r3, [r3, #20]
 8008718:	431a      	orrs	r2, r3
 800871a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800871c:	69db      	ldr	r3, [r3, #28]
 800871e:	4313      	orrs	r3, r2
 8008720:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008722:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	68db      	ldr	r3, [r3, #12]
 8008728:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800872c:	f021 010c 	bic.w	r1, r1, #12
 8008730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008736:	430b      	orrs	r3, r1
 8008738:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800873a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	695b      	ldr	r3, [r3, #20]
 8008740:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008744:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008746:	6999      	ldr	r1, [r3, #24]
 8008748:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	ea40 0301 	orr.w	r3, r0, r1
 8008750:	6153      	str	r3, [r2, #20]


#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8008752:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	4b6a      	ldr	r3, [pc, #424]	; (8008900 <UART_SetConfig+0x218>)
 8008758:	429a      	cmp	r2, r3
 800875a:	d00e      	beq.n	800877a <UART_SetConfig+0x92>
 800875c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	4b68      	ldr	r3, [pc, #416]	; (8008904 <UART_SetConfig+0x21c>)
 8008762:	429a      	cmp	r2, r3
 8008764:	d009      	beq.n	800877a <UART_SetConfig+0x92>
 8008766:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	4b67      	ldr	r3, [pc, #412]	; (8008908 <UART_SetConfig+0x220>)
 800876c:	429a      	cmp	r2, r3
 800876e:	d004      	beq.n	800877a <UART_SetConfig+0x92>
 8008770:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008772:	681a      	ldr	r2, [r3, #0]
 8008774:	4b65      	ldr	r3, [pc, #404]	; (800890c <UART_SetConfig+0x224>)
 8008776:	429a      	cmp	r2, r3
 8008778:	d103      	bne.n	8008782 <UART_SetConfig+0x9a>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800877a:	f7fe fb8b 	bl	8006e94 <HAL_RCC_GetPCLK2Freq>
 800877e:	6778      	str	r0, [r7, #116]	; 0x74
 8008780:	e002      	b.n	8008788 <UART_SetConfig+0xa0>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008782:	f7fe fb73 	bl	8006e6c <HAL_RCC_GetPCLK1Freq>
 8008786:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008788:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800878a:	69db      	ldr	r3, [r3, #28]
 800878c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008790:	f040 80c0 	bne.w	8008914 <UART_SetConfig+0x22c>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008794:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008796:	461c      	mov	r4, r3
 8008798:	f04f 0500 	mov.w	r5, #0
 800879c:	4622      	mov	r2, r4
 800879e:	462b      	mov	r3, r5
 80087a0:	1891      	adds	r1, r2, r2
 80087a2:	6439      	str	r1, [r7, #64]	; 0x40
 80087a4:	415b      	adcs	r3, r3
 80087a6:	647b      	str	r3, [r7, #68]	; 0x44
 80087a8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80087ac:	1912      	adds	r2, r2, r4
 80087ae:	eb45 0303 	adc.w	r3, r5, r3
 80087b2:	f04f 0000 	mov.w	r0, #0
 80087b6:	f04f 0100 	mov.w	r1, #0
 80087ba:	00d9      	lsls	r1, r3, #3
 80087bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80087c0:	00d0      	lsls	r0, r2, #3
 80087c2:	4602      	mov	r2, r0
 80087c4:	460b      	mov	r3, r1
 80087c6:	1911      	adds	r1, r2, r4
 80087c8:	6639      	str	r1, [r7, #96]	; 0x60
 80087ca:	416b      	adcs	r3, r5
 80087cc:	667b      	str	r3, [r7, #100]	; 0x64
 80087ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	461a      	mov	r2, r3
 80087d4:	f04f 0300 	mov.w	r3, #0
 80087d8:	1891      	adds	r1, r2, r2
 80087da:	63b9      	str	r1, [r7, #56]	; 0x38
 80087dc:	415b      	adcs	r3, r3
 80087de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80087e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80087e4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80087e8:	f7f7 fd72 	bl	80002d0 <__aeabi_uldivmod>
 80087ec:	4602      	mov	r2, r0
 80087ee:	460b      	mov	r3, r1
 80087f0:	4b47      	ldr	r3, [pc, #284]	; (8008910 <UART_SetConfig+0x228>)
 80087f2:	fba3 2302 	umull	r2, r3, r3, r2
 80087f6:	095b      	lsrs	r3, r3, #5
 80087f8:	011e      	lsls	r6, r3, #4
 80087fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80087fc:	461c      	mov	r4, r3
 80087fe:	f04f 0500 	mov.w	r5, #0
 8008802:	4622      	mov	r2, r4
 8008804:	462b      	mov	r3, r5
 8008806:	1891      	adds	r1, r2, r2
 8008808:	6339      	str	r1, [r7, #48]	; 0x30
 800880a:	415b      	adcs	r3, r3
 800880c:	637b      	str	r3, [r7, #52]	; 0x34
 800880e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008812:	1912      	adds	r2, r2, r4
 8008814:	eb45 0303 	adc.w	r3, r5, r3
 8008818:	f04f 0000 	mov.w	r0, #0
 800881c:	f04f 0100 	mov.w	r1, #0
 8008820:	00d9      	lsls	r1, r3, #3
 8008822:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008826:	00d0      	lsls	r0, r2, #3
 8008828:	4602      	mov	r2, r0
 800882a:	460b      	mov	r3, r1
 800882c:	1911      	adds	r1, r2, r4
 800882e:	65b9      	str	r1, [r7, #88]	; 0x58
 8008830:	416b      	adcs	r3, r5
 8008832:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008834:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	461a      	mov	r2, r3
 800883a:	f04f 0300 	mov.w	r3, #0
 800883e:	1891      	adds	r1, r2, r2
 8008840:	62b9      	str	r1, [r7, #40]	; 0x28
 8008842:	415b      	adcs	r3, r3
 8008844:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008846:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800884a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800884e:	f7f7 fd3f 	bl	80002d0 <__aeabi_uldivmod>
 8008852:	4602      	mov	r2, r0
 8008854:	460b      	mov	r3, r1
 8008856:	4b2e      	ldr	r3, [pc, #184]	; (8008910 <UART_SetConfig+0x228>)
 8008858:	fba3 1302 	umull	r1, r3, r3, r2
 800885c:	095b      	lsrs	r3, r3, #5
 800885e:	2164      	movs	r1, #100	; 0x64
 8008860:	fb01 f303 	mul.w	r3, r1, r3
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	00db      	lsls	r3, r3, #3
 8008868:	3332      	adds	r3, #50	; 0x32
 800886a:	4a29      	ldr	r2, [pc, #164]	; (8008910 <UART_SetConfig+0x228>)
 800886c:	fba2 2303 	umull	r2, r3, r2, r3
 8008870:	095b      	lsrs	r3, r3, #5
 8008872:	005b      	lsls	r3, r3, #1
 8008874:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008878:	441e      	add	r6, r3
 800887a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800887c:	4618      	mov	r0, r3
 800887e:	f04f 0100 	mov.w	r1, #0
 8008882:	4602      	mov	r2, r0
 8008884:	460b      	mov	r3, r1
 8008886:	1894      	adds	r4, r2, r2
 8008888:	623c      	str	r4, [r7, #32]
 800888a:	415b      	adcs	r3, r3
 800888c:	627b      	str	r3, [r7, #36]	; 0x24
 800888e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008892:	1812      	adds	r2, r2, r0
 8008894:	eb41 0303 	adc.w	r3, r1, r3
 8008898:	f04f 0400 	mov.w	r4, #0
 800889c:	f04f 0500 	mov.w	r5, #0
 80088a0:	00dd      	lsls	r5, r3, #3
 80088a2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80088a6:	00d4      	lsls	r4, r2, #3
 80088a8:	4622      	mov	r2, r4
 80088aa:	462b      	mov	r3, r5
 80088ac:	1814      	adds	r4, r2, r0
 80088ae:	653c      	str	r4, [r7, #80]	; 0x50
 80088b0:	414b      	adcs	r3, r1
 80088b2:	657b      	str	r3, [r7, #84]	; 0x54
 80088b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	461a      	mov	r2, r3
 80088ba:	f04f 0300 	mov.w	r3, #0
 80088be:	1891      	adds	r1, r2, r2
 80088c0:	61b9      	str	r1, [r7, #24]
 80088c2:	415b      	adcs	r3, r3
 80088c4:	61fb      	str	r3, [r7, #28]
 80088c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80088ca:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80088ce:	f7f7 fcff 	bl	80002d0 <__aeabi_uldivmod>
 80088d2:	4602      	mov	r2, r0
 80088d4:	460b      	mov	r3, r1
 80088d6:	4b0e      	ldr	r3, [pc, #56]	; (8008910 <UART_SetConfig+0x228>)
 80088d8:	fba3 1302 	umull	r1, r3, r3, r2
 80088dc:	095b      	lsrs	r3, r3, #5
 80088de:	2164      	movs	r1, #100	; 0x64
 80088e0:	fb01 f303 	mul.w	r3, r1, r3
 80088e4:	1ad3      	subs	r3, r2, r3
 80088e6:	00db      	lsls	r3, r3, #3
 80088e8:	3332      	adds	r3, #50	; 0x32
 80088ea:	4a09      	ldr	r2, [pc, #36]	; (8008910 <UART_SetConfig+0x228>)
 80088ec:	fba2 2303 	umull	r2, r3, r2, r3
 80088f0:	095b      	lsrs	r3, r3, #5
 80088f2:	f003 0207 	and.w	r2, r3, #7
 80088f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4432      	add	r2, r6
 80088fc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80088fe:	e0c3      	b.n	8008a88 <UART_SetConfig+0x3a0>
 8008900:	40011000 	.word	0x40011000
 8008904:	40011400 	.word	0x40011400
 8008908:	40011800 	.word	0x40011800
 800890c:	40011c00 	.word	0x40011c00
 8008910:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008914:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008916:	461c      	mov	r4, r3
 8008918:	f04f 0500 	mov.w	r5, #0
 800891c:	4622      	mov	r2, r4
 800891e:	462b      	mov	r3, r5
 8008920:	1891      	adds	r1, r2, r2
 8008922:	6139      	str	r1, [r7, #16]
 8008924:	415b      	adcs	r3, r3
 8008926:	617b      	str	r3, [r7, #20]
 8008928:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800892c:	1912      	adds	r2, r2, r4
 800892e:	eb45 0303 	adc.w	r3, r5, r3
 8008932:	f04f 0000 	mov.w	r0, #0
 8008936:	f04f 0100 	mov.w	r1, #0
 800893a:	00d9      	lsls	r1, r3, #3
 800893c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008940:	00d0      	lsls	r0, r2, #3
 8008942:	4602      	mov	r2, r0
 8008944:	460b      	mov	r3, r1
 8008946:	eb12 0804 	adds.w	r8, r2, r4
 800894a:	eb43 0905 	adc.w	r9, r3, r5
 800894e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	4618      	mov	r0, r3
 8008954:	f04f 0100 	mov.w	r1, #0
 8008958:	f04f 0200 	mov.w	r2, #0
 800895c:	f04f 0300 	mov.w	r3, #0
 8008960:	008b      	lsls	r3, r1, #2
 8008962:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008966:	0082      	lsls	r2, r0, #2
 8008968:	4640      	mov	r0, r8
 800896a:	4649      	mov	r1, r9
 800896c:	f7f7 fcb0 	bl	80002d0 <__aeabi_uldivmod>
 8008970:	4602      	mov	r2, r0
 8008972:	460b      	mov	r3, r1
 8008974:	4b47      	ldr	r3, [pc, #284]	; (8008a94 <UART_SetConfig+0x3ac>)
 8008976:	fba3 2302 	umull	r2, r3, r3, r2
 800897a:	095b      	lsrs	r3, r3, #5
 800897c:	011e      	lsls	r6, r3, #4
 800897e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008980:	4618      	mov	r0, r3
 8008982:	f04f 0100 	mov.w	r1, #0
 8008986:	4602      	mov	r2, r0
 8008988:	460b      	mov	r3, r1
 800898a:	1894      	adds	r4, r2, r2
 800898c:	60bc      	str	r4, [r7, #8]
 800898e:	415b      	adcs	r3, r3
 8008990:	60fb      	str	r3, [r7, #12]
 8008992:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008996:	1812      	adds	r2, r2, r0
 8008998:	eb41 0303 	adc.w	r3, r1, r3
 800899c:	f04f 0400 	mov.w	r4, #0
 80089a0:	f04f 0500 	mov.w	r5, #0
 80089a4:	00dd      	lsls	r5, r3, #3
 80089a6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80089aa:	00d4      	lsls	r4, r2, #3
 80089ac:	4622      	mov	r2, r4
 80089ae:	462b      	mov	r3, r5
 80089b0:	1814      	adds	r4, r2, r0
 80089b2:	64bc      	str	r4, [r7, #72]	; 0x48
 80089b4:	414b      	adcs	r3, r1
 80089b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80089b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	4618      	mov	r0, r3
 80089be:	f04f 0100 	mov.w	r1, #0
 80089c2:	f04f 0200 	mov.w	r2, #0
 80089c6:	f04f 0300 	mov.w	r3, #0
 80089ca:	008b      	lsls	r3, r1, #2
 80089cc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80089d0:	0082      	lsls	r2, r0, #2
 80089d2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80089d6:	f7f7 fc7b 	bl	80002d0 <__aeabi_uldivmod>
 80089da:	4602      	mov	r2, r0
 80089dc:	460b      	mov	r3, r1
 80089de:	4b2d      	ldr	r3, [pc, #180]	; (8008a94 <UART_SetConfig+0x3ac>)
 80089e0:	fba3 1302 	umull	r1, r3, r3, r2
 80089e4:	095b      	lsrs	r3, r3, #5
 80089e6:	2164      	movs	r1, #100	; 0x64
 80089e8:	fb01 f303 	mul.w	r3, r1, r3
 80089ec:	1ad3      	subs	r3, r2, r3
 80089ee:	011b      	lsls	r3, r3, #4
 80089f0:	3332      	adds	r3, #50	; 0x32
 80089f2:	4a28      	ldr	r2, [pc, #160]	; (8008a94 <UART_SetConfig+0x3ac>)
 80089f4:	fba2 2303 	umull	r2, r3, r2, r3
 80089f8:	095b      	lsrs	r3, r3, #5
 80089fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80089fe:	441e      	add	r6, r3
 8008a00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a02:	4618      	mov	r0, r3
 8008a04:	f04f 0100 	mov.w	r1, #0
 8008a08:	4602      	mov	r2, r0
 8008a0a:	460b      	mov	r3, r1
 8008a0c:	1894      	adds	r4, r2, r2
 8008a0e:	603c      	str	r4, [r7, #0]
 8008a10:	415b      	adcs	r3, r3
 8008a12:	607b      	str	r3, [r7, #4]
 8008a14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a18:	1812      	adds	r2, r2, r0
 8008a1a:	eb41 0303 	adc.w	r3, r1, r3
 8008a1e:	f04f 0400 	mov.w	r4, #0
 8008a22:	f04f 0500 	mov.w	r5, #0
 8008a26:	00dd      	lsls	r5, r3, #3
 8008a28:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008a2c:	00d4      	lsls	r4, r2, #3
 8008a2e:	4622      	mov	r2, r4
 8008a30:	462b      	mov	r3, r5
 8008a32:	eb12 0a00 	adds.w	sl, r2, r0
 8008a36:	eb43 0b01 	adc.w	fp, r3, r1
 8008a3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f04f 0100 	mov.w	r1, #0
 8008a44:	f04f 0200 	mov.w	r2, #0
 8008a48:	f04f 0300 	mov.w	r3, #0
 8008a4c:	008b      	lsls	r3, r1, #2
 8008a4e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008a52:	0082      	lsls	r2, r0, #2
 8008a54:	4650      	mov	r0, sl
 8008a56:	4659      	mov	r1, fp
 8008a58:	f7f7 fc3a 	bl	80002d0 <__aeabi_uldivmod>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	460b      	mov	r3, r1
 8008a60:	4b0c      	ldr	r3, [pc, #48]	; (8008a94 <UART_SetConfig+0x3ac>)
 8008a62:	fba3 1302 	umull	r1, r3, r3, r2
 8008a66:	095b      	lsrs	r3, r3, #5
 8008a68:	2164      	movs	r1, #100	; 0x64
 8008a6a:	fb01 f303 	mul.w	r3, r1, r3
 8008a6e:	1ad3      	subs	r3, r2, r3
 8008a70:	011b      	lsls	r3, r3, #4
 8008a72:	3332      	adds	r3, #50	; 0x32
 8008a74:	4a07      	ldr	r2, [pc, #28]	; (8008a94 <UART_SetConfig+0x3ac>)
 8008a76:	fba2 2303 	umull	r2, r3, r2, r3
 8008a7a:	095b      	lsrs	r3, r3, #5
 8008a7c:	f003 020f 	and.w	r2, r3, #15
 8008a80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4432      	add	r2, r6
 8008a86:	609a      	str	r2, [r3, #8]
}
 8008a88:	bf00      	nop
 8008a8a:	377c      	adds	r7, #124	; 0x7c
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a92:	bf00      	nop
 8008a94:	51eb851f 	.word	0x51eb851f

08008a98 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008a98:	b480      	push	{r7}
 8008a9a:	b085      	sub	sp, #20
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	681a      	ldr	r2, [r3, #0]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ab0:	60fb      	str	r3, [r7, #12]
                     Init->WriteBurst
                     );
#else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT,CPSIZE,  CBURSTRW, CCLKEN and WFDIS bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP      | \
 8008ab2:	68fa      	ldr	r2, [r7, #12]
 8008ab4:	4b2f      	ldr	r3, [pc, #188]	; (8008b74 <FSMC_NORSRAM_Init+0xdc>)
 8008ab6:	4013      	ands	r3, r2
 8008ab8:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WAITCFG  | FSMC_BCR1_WREN      | \
                       FSMC_BCR1_WAITEN    | FSMC_BCR1_EXTMOD   | FSMC_BCR1_ASYNCWAIT | \
                       FSMC_BCR1_CPSIZE    | FSMC_BCR1_CBURSTRW | FSMC_BCR1_CCLKEN    | \
                       FSMC_BCR1_WFDIS));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008ac2:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008ac8:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008ace:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008ad4:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	69db      	ldr	r3, [r3, #28]
                     Init->WaitSignalPolarity   |\
 8008ada:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008ae0:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008ae6:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8008aec:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008af2:	431a      	orrs	r2, r3
                     Init->WriteBurst           |\
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->AsynchronousWait     |\
 8008af8:	431a      	orrs	r2, r3
                     Init->ContinuousClock      |\
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                     Init->WriteBurst           |\
 8008afe:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->ContinuousClock      |\
 8008b04:	431a      	orrs	r2, r3
                     Init->WriteFifo);
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                     Init->PageSize             |\
 8008b0a:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008b0c:	68fa      	ldr	r2, [r7, #12]
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	60fb      	str	r3, [r7, #12]
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	689b      	ldr	r3, [r3, #8]
 8008b16:	2b08      	cmp	r3, #8
 8008b18:	d103      	bne.n	8008b22 <FSMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b20:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	68f9      	ldr	r1, [r7, #12]
 8008b2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FSMC_NORSRAM_BANK1))
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b36:	d10a      	bne.n	8008b4e <FSMC_NORSRAM_Init+0xb6>
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d006      	beq.n	8008b4e <FSMC_NORSRAM_Init+0xb6>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681a      	ldr	r2, [r3, #0]
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b48:	431a      	orrs	r2, r3
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	601a      	str	r2, [r3, #0]
  }

  if(Init->NSBank != FSMC_NORSRAM_BANK1)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d006      	beq.n	8008b64 <FSMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681a      	ldr	r2, [r3, #0]
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b5e:	431a      	orrs	r2, r3
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008b64:	2300      	movs	r3, #0
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	3714      	adds	r7, #20
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b70:	4770      	bx	lr
 8008b72:	bf00      	nop
 8008b74:	ffc00480 	.word	0xffc00480

08008b78 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b087      	sub	sp, #28
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	60b9      	str	r1, [r7, #8]
 8008b82:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008b84:	2300      	movs	r3, #0
 8008b86:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	1c5a      	adds	r2, r3, #1
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b92:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008b9a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008ba6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008bae:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8008bb6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	691b      	ldr	r3, [r3, #16]
 8008bbc:	3b01      	subs	r3, #1
 8008bbe:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008bc0:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	695b      	ldr	r3, [r3, #20]
 8008bc6:	3b02      	subs	r3, #2
 8008bc8:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008bca:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	697a      	ldr	r2, [r7, #20]
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	1c5a      	adds	r2, r3, #1
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	6979      	ldr	r1, [r7, #20]
 8008be0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN))
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008bec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008bf0:	d10e      	bne.n	8008c10 <FSMC_NORSRAM_Timing_Init+0x98>
  {
    tmpr = (uint32_t)(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] & ~(0x0FU << 20U)); 
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008bfa:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	691b      	ldr	r3, [r3, #16]
 8008c00:	3b01      	subs	r3, #1
 8008c02:	051b      	lsls	r3, r3, #20
 8008c04:	697a      	ldr	r2, [r7, #20]
 8008c06:	4313      	orrs	r3, r2
 8008c08:	617b      	str	r3, [r7, #20]
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	697a      	ldr	r2, [r7, #20]
 8008c0e:	605a      	str	r2, [r3, #4]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008c10:	2300      	movs	r3, #0
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	371c      	adds	r7, #28
 8008c16:	46bd      	mov	sp, r7
 8008c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1c:	4770      	bx	lr
	...

08008c20 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b087      	sub	sp, #28
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	60f8      	str	r0, [r7, #12]
 8008c28:	60b9      	str	r1, [r7, #8]
 8008c2a:	607a      	str	r2, [r7, #4]
 8008c2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c38:	d122      	bne.n	8008c80 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	687a      	ldr	r2, [r7, #4]
 8008c3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c42:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008c44:	697a      	ldr	r2, [r7, #20]
 8008c46:	4b15      	ldr	r3, [pc, #84]	; (8008c9c <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008c48:	4013      	ands	r3, r2
 8008c4a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008c56:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008c5e:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8008c66:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008c6c:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008c6e:	697a      	ldr	r2, [r7, #20]
 8008c70:	4313      	orrs	r3, r2
 8008c72:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	687a      	ldr	r2, [r7, #4]
 8008c78:	6979      	ldr	r1, [r7, #20]
 8008c7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008c7e:	e005      	b.n	8008c8c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8008c8c:	2300      	movs	r3, #0
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	371c      	adds	r7, #28
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr
 8008c9a:	bf00      	nop
 8008c9c:	cff00000 	.word	0xcff00000

08008ca0 <abort>:
 8008ca0:	b508      	push	{r3, lr}
 8008ca2:	2006      	movs	r0, #6
 8008ca4:	f000 fdf0 	bl	8009888 <raise>
 8008ca8:	2001      	movs	r0, #1
 8008caa:	f7f9 f86b 	bl	8001d84 <_exit>
	...

08008cb0 <__assert_func>:
 8008cb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008cb2:	4614      	mov	r4, r2
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	4b09      	ldr	r3, [pc, #36]	; (8008cdc <__assert_func+0x2c>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4605      	mov	r5, r0
 8008cbc:	68d8      	ldr	r0, [r3, #12]
 8008cbe:	b14c      	cbz	r4, 8008cd4 <__assert_func+0x24>
 8008cc0:	4b07      	ldr	r3, [pc, #28]	; (8008ce0 <__assert_func+0x30>)
 8008cc2:	9100      	str	r1, [sp, #0]
 8008cc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008cc8:	4906      	ldr	r1, [pc, #24]	; (8008ce4 <__assert_func+0x34>)
 8008cca:	462b      	mov	r3, r5
 8008ccc:	f000 f814 	bl	8008cf8 <fiprintf>
 8008cd0:	f7ff ffe6 	bl	8008ca0 <abort>
 8008cd4:	4b04      	ldr	r3, [pc, #16]	; (8008ce8 <__assert_func+0x38>)
 8008cd6:	461c      	mov	r4, r3
 8008cd8:	e7f3      	b.n	8008cc2 <__assert_func+0x12>
 8008cda:	bf00      	nop
 8008cdc:	20000028 	.word	0x20000028
 8008ce0:	0801bf80 	.word	0x0801bf80
 8008ce4:	0801bf8d 	.word	0x0801bf8d
 8008ce8:	0801bfbb 	.word	0x0801bfbb

08008cec <__errno>:
 8008cec:	4b01      	ldr	r3, [pc, #4]	; (8008cf4 <__errno+0x8>)
 8008cee:	6818      	ldr	r0, [r3, #0]
 8008cf0:	4770      	bx	lr
 8008cf2:	bf00      	nop
 8008cf4:	20000028 	.word	0x20000028

08008cf8 <fiprintf>:
 8008cf8:	b40e      	push	{r1, r2, r3}
 8008cfa:	b503      	push	{r0, r1, lr}
 8008cfc:	4601      	mov	r1, r0
 8008cfe:	ab03      	add	r3, sp, #12
 8008d00:	4805      	ldr	r0, [pc, #20]	; (8008d18 <fiprintf+0x20>)
 8008d02:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d06:	6800      	ldr	r0, [r0, #0]
 8008d08:	9301      	str	r3, [sp, #4]
 8008d0a:	f000 f937 	bl	8008f7c <_vfiprintf_r>
 8008d0e:	b002      	add	sp, #8
 8008d10:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d14:	b003      	add	sp, #12
 8008d16:	4770      	bx	lr
 8008d18:	20000028 	.word	0x20000028

08008d1c <__libc_init_array>:
 8008d1c:	b570      	push	{r4, r5, r6, lr}
 8008d1e:	4d0d      	ldr	r5, [pc, #52]	; (8008d54 <__libc_init_array+0x38>)
 8008d20:	4c0d      	ldr	r4, [pc, #52]	; (8008d58 <__libc_init_array+0x3c>)
 8008d22:	1b64      	subs	r4, r4, r5
 8008d24:	10a4      	asrs	r4, r4, #2
 8008d26:	2600      	movs	r6, #0
 8008d28:	42a6      	cmp	r6, r4
 8008d2a:	d109      	bne.n	8008d40 <__libc_init_array+0x24>
 8008d2c:	4d0b      	ldr	r5, [pc, #44]	; (8008d5c <__libc_init_array+0x40>)
 8008d2e:	4c0c      	ldr	r4, [pc, #48]	; (8008d60 <__libc_init_array+0x44>)
 8008d30:	f001 fc30 	bl	800a594 <_init>
 8008d34:	1b64      	subs	r4, r4, r5
 8008d36:	10a4      	asrs	r4, r4, #2
 8008d38:	2600      	movs	r6, #0
 8008d3a:	42a6      	cmp	r6, r4
 8008d3c:	d105      	bne.n	8008d4a <__libc_init_array+0x2e>
 8008d3e:	bd70      	pop	{r4, r5, r6, pc}
 8008d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d44:	4798      	blx	r3
 8008d46:	3601      	adds	r6, #1
 8008d48:	e7ee      	b.n	8008d28 <__libc_init_array+0xc>
 8008d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d4e:	4798      	blx	r3
 8008d50:	3601      	adds	r6, #1
 8008d52:	e7f2      	b.n	8008d3a <__libc_init_array+0x1e>
 8008d54:	0801c1d4 	.word	0x0801c1d4
 8008d58:	0801c1d4 	.word	0x0801c1d4
 8008d5c:	0801c1d4 	.word	0x0801c1d4
 8008d60:	0801c1d8 	.word	0x0801c1d8

08008d64 <malloc>:
 8008d64:	4b02      	ldr	r3, [pc, #8]	; (8008d70 <malloc+0xc>)
 8008d66:	4601      	mov	r1, r0
 8008d68:	6818      	ldr	r0, [r3, #0]
 8008d6a:	f000 b883 	b.w	8008e74 <_malloc_r>
 8008d6e:	bf00      	nop
 8008d70:	20000028 	.word	0x20000028

08008d74 <memcpy>:
 8008d74:	440a      	add	r2, r1
 8008d76:	4291      	cmp	r1, r2
 8008d78:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008d7c:	d100      	bne.n	8008d80 <memcpy+0xc>
 8008d7e:	4770      	bx	lr
 8008d80:	b510      	push	{r4, lr}
 8008d82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d8a:	4291      	cmp	r1, r2
 8008d8c:	d1f9      	bne.n	8008d82 <memcpy+0xe>
 8008d8e:	bd10      	pop	{r4, pc}

08008d90 <memmove>:
 8008d90:	4288      	cmp	r0, r1
 8008d92:	b510      	push	{r4, lr}
 8008d94:	eb01 0402 	add.w	r4, r1, r2
 8008d98:	d902      	bls.n	8008da0 <memmove+0x10>
 8008d9a:	4284      	cmp	r4, r0
 8008d9c:	4623      	mov	r3, r4
 8008d9e:	d807      	bhi.n	8008db0 <memmove+0x20>
 8008da0:	1e43      	subs	r3, r0, #1
 8008da2:	42a1      	cmp	r1, r4
 8008da4:	d008      	beq.n	8008db8 <memmove+0x28>
 8008da6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008daa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008dae:	e7f8      	b.n	8008da2 <memmove+0x12>
 8008db0:	4402      	add	r2, r0
 8008db2:	4601      	mov	r1, r0
 8008db4:	428a      	cmp	r2, r1
 8008db6:	d100      	bne.n	8008dba <memmove+0x2a>
 8008db8:	bd10      	pop	{r4, pc}
 8008dba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008dbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008dc2:	e7f7      	b.n	8008db4 <memmove+0x24>

08008dc4 <memset>:
 8008dc4:	4402      	add	r2, r0
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d100      	bne.n	8008dce <memset+0xa>
 8008dcc:	4770      	bx	lr
 8008dce:	f803 1b01 	strb.w	r1, [r3], #1
 8008dd2:	e7f9      	b.n	8008dc8 <memset+0x4>

08008dd4 <_free_r>:
 8008dd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008dd6:	2900      	cmp	r1, #0
 8008dd8:	d048      	beq.n	8008e6c <_free_r+0x98>
 8008dda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dde:	9001      	str	r0, [sp, #4]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	f1a1 0404 	sub.w	r4, r1, #4
 8008de6:	bfb8      	it	lt
 8008de8:	18e4      	addlt	r4, r4, r3
 8008dea:	f001 f991 	bl	800a110 <__malloc_lock>
 8008dee:	4a20      	ldr	r2, [pc, #128]	; (8008e70 <_free_r+0x9c>)
 8008df0:	9801      	ldr	r0, [sp, #4]
 8008df2:	6813      	ldr	r3, [r2, #0]
 8008df4:	4615      	mov	r5, r2
 8008df6:	b933      	cbnz	r3, 8008e06 <_free_r+0x32>
 8008df8:	6063      	str	r3, [r4, #4]
 8008dfa:	6014      	str	r4, [r2, #0]
 8008dfc:	b003      	add	sp, #12
 8008dfe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e02:	f001 b98b 	b.w	800a11c <__malloc_unlock>
 8008e06:	42a3      	cmp	r3, r4
 8008e08:	d90b      	bls.n	8008e22 <_free_r+0x4e>
 8008e0a:	6821      	ldr	r1, [r4, #0]
 8008e0c:	1862      	adds	r2, r4, r1
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	bf04      	itt	eq
 8008e12:	681a      	ldreq	r2, [r3, #0]
 8008e14:	685b      	ldreq	r3, [r3, #4]
 8008e16:	6063      	str	r3, [r4, #4]
 8008e18:	bf04      	itt	eq
 8008e1a:	1852      	addeq	r2, r2, r1
 8008e1c:	6022      	streq	r2, [r4, #0]
 8008e1e:	602c      	str	r4, [r5, #0]
 8008e20:	e7ec      	b.n	8008dfc <_free_r+0x28>
 8008e22:	461a      	mov	r2, r3
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	b10b      	cbz	r3, 8008e2c <_free_r+0x58>
 8008e28:	42a3      	cmp	r3, r4
 8008e2a:	d9fa      	bls.n	8008e22 <_free_r+0x4e>
 8008e2c:	6811      	ldr	r1, [r2, #0]
 8008e2e:	1855      	adds	r5, r2, r1
 8008e30:	42a5      	cmp	r5, r4
 8008e32:	d10b      	bne.n	8008e4c <_free_r+0x78>
 8008e34:	6824      	ldr	r4, [r4, #0]
 8008e36:	4421      	add	r1, r4
 8008e38:	1854      	adds	r4, r2, r1
 8008e3a:	42a3      	cmp	r3, r4
 8008e3c:	6011      	str	r1, [r2, #0]
 8008e3e:	d1dd      	bne.n	8008dfc <_free_r+0x28>
 8008e40:	681c      	ldr	r4, [r3, #0]
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	6053      	str	r3, [r2, #4]
 8008e46:	4421      	add	r1, r4
 8008e48:	6011      	str	r1, [r2, #0]
 8008e4a:	e7d7      	b.n	8008dfc <_free_r+0x28>
 8008e4c:	d902      	bls.n	8008e54 <_free_r+0x80>
 8008e4e:	230c      	movs	r3, #12
 8008e50:	6003      	str	r3, [r0, #0]
 8008e52:	e7d3      	b.n	8008dfc <_free_r+0x28>
 8008e54:	6825      	ldr	r5, [r4, #0]
 8008e56:	1961      	adds	r1, r4, r5
 8008e58:	428b      	cmp	r3, r1
 8008e5a:	bf04      	itt	eq
 8008e5c:	6819      	ldreq	r1, [r3, #0]
 8008e5e:	685b      	ldreq	r3, [r3, #4]
 8008e60:	6063      	str	r3, [r4, #4]
 8008e62:	bf04      	itt	eq
 8008e64:	1949      	addeq	r1, r1, r5
 8008e66:	6021      	streq	r1, [r4, #0]
 8008e68:	6054      	str	r4, [r2, #4]
 8008e6a:	e7c7      	b.n	8008dfc <_free_r+0x28>
 8008e6c:	b003      	add	sp, #12
 8008e6e:	bd30      	pop	{r4, r5, pc}
 8008e70:	20025c60 	.word	0x20025c60

08008e74 <_malloc_r>:
 8008e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e76:	1ccd      	adds	r5, r1, #3
 8008e78:	f025 0503 	bic.w	r5, r5, #3
 8008e7c:	3508      	adds	r5, #8
 8008e7e:	2d0c      	cmp	r5, #12
 8008e80:	bf38      	it	cc
 8008e82:	250c      	movcc	r5, #12
 8008e84:	2d00      	cmp	r5, #0
 8008e86:	4606      	mov	r6, r0
 8008e88:	db01      	blt.n	8008e8e <_malloc_r+0x1a>
 8008e8a:	42a9      	cmp	r1, r5
 8008e8c:	d903      	bls.n	8008e96 <_malloc_r+0x22>
 8008e8e:	230c      	movs	r3, #12
 8008e90:	6033      	str	r3, [r6, #0]
 8008e92:	2000      	movs	r0, #0
 8008e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e96:	f001 f93b 	bl	800a110 <__malloc_lock>
 8008e9a:	4921      	ldr	r1, [pc, #132]	; (8008f20 <_malloc_r+0xac>)
 8008e9c:	680a      	ldr	r2, [r1, #0]
 8008e9e:	4614      	mov	r4, r2
 8008ea0:	b99c      	cbnz	r4, 8008eca <_malloc_r+0x56>
 8008ea2:	4f20      	ldr	r7, [pc, #128]	; (8008f24 <_malloc_r+0xb0>)
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	b923      	cbnz	r3, 8008eb2 <_malloc_r+0x3e>
 8008ea8:	4621      	mov	r1, r4
 8008eaa:	4630      	mov	r0, r6
 8008eac:	f000 fcb4 	bl	8009818 <_sbrk_r>
 8008eb0:	6038      	str	r0, [r7, #0]
 8008eb2:	4629      	mov	r1, r5
 8008eb4:	4630      	mov	r0, r6
 8008eb6:	f000 fcaf 	bl	8009818 <_sbrk_r>
 8008eba:	1c43      	adds	r3, r0, #1
 8008ebc:	d123      	bne.n	8008f06 <_malloc_r+0x92>
 8008ebe:	230c      	movs	r3, #12
 8008ec0:	6033      	str	r3, [r6, #0]
 8008ec2:	4630      	mov	r0, r6
 8008ec4:	f001 f92a 	bl	800a11c <__malloc_unlock>
 8008ec8:	e7e3      	b.n	8008e92 <_malloc_r+0x1e>
 8008eca:	6823      	ldr	r3, [r4, #0]
 8008ecc:	1b5b      	subs	r3, r3, r5
 8008ece:	d417      	bmi.n	8008f00 <_malloc_r+0x8c>
 8008ed0:	2b0b      	cmp	r3, #11
 8008ed2:	d903      	bls.n	8008edc <_malloc_r+0x68>
 8008ed4:	6023      	str	r3, [r4, #0]
 8008ed6:	441c      	add	r4, r3
 8008ed8:	6025      	str	r5, [r4, #0]
 8008eda:	e004      	b.n	8008ee6 <_malloc_r+0x72>
 8008edc:	6863      	ldr	r3, [r4, #4]
 8008ede:	42a2      	cmp	r2, r4
 8008ee0:	bf0c      	ite	eq
 8008ee2:	600b      	streq	r3, [r1, #0]
 8008ee4:	6053      	strne	r3, [r2, #4]
 8008ee6:	4630      	mov	r0, r6
 8008ee8:	f001 f918 	bl	800a11c <__malloc_unlock>
 8008eec:	f104 000b 	add.w	r0, r4, #11
 8008ef0:	1d23      	adds	r3, r4, #4
 8008ef2:	f020 0007 	bic.w	r0, r0, #7
 8008ef6:	1ac2      	subs	r2, r0, r3
 8008ef8:	d0cc      	beq.n	8008e94 <_malloc_r+0x20>
 8008efa:	1a1b      	subs	r3, r3, r0
 8008efc:	50a3      	str	r3, [r4, r2]
 8008efe:	e7c9      	b.n	8008e94 <_malloc_r+0x20>
 8008f00:	4622      	mov	r2, r4
 8008f02:	6864      	ldr	r4, [r4, #4]
 8008f04:	e7cc      	b.n	8008ea0 <_malloc_r+0x2c>
 8008f06:	1cc4      	adds	r4, r0, #3
 8008f08:	f024 0403 	bic.w	r4, r4, #3
 8008f0c:	42a0      	cmp	r0, r4
 8008f0e:	d0e3      	beq.n	8008ed8 <_malloc_r+0x64>
 8008f10:	1a21      	subs	r1, r4, r0
 8008f12:	4630      	mov	r0, r6
 8008f14:	f000 fc80 	bl	8009818 <_sbrk_r>
 8008f18:	3001      	adds	r0, #1
 8008f1a:	d1dd      	bne.n	8008ed8 <_malloc_r+0x64>
 8008f1c:	e7cf      	b.n	8008ebe <_malloc_r+0x4a>
 8008f1e:	bf00      	nop
 8008f20:	20025c60 	.word	0x20025c60
 8008f24:	20025c64 	.word	0x20025c64

08008f28 <__sfputc_r>:
 8008f28:	6893      	ldr	r3, [r2, #8]
 8008f2a:	3b01      	subs	r3, #1
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	b410      	push	{r4}
 8008f30:	6093      	str	r3, [r2, #8]
 8008f32:	da08      	bge.n	8008f46 <__sfputc_r+0x1e>
 8008f34:	6994      	ldr	r4, [r2, #24]
 8008f36:	42a3      	cmp	r3, r4
 8008f38:	db01      	blt.n	8008f3e <__sfputc_r+0x16>
 8008f3a:	290a      	cmp	r1, #10
 8008f3c:	d103      	bne.n	8008f46 <__sfputc_r+0x1e>
 8008f3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f42:	f000 be07 	b.w	8009b54 <__swbuf_r>
 8008f46:	6813      	ldr	r3, [r2, #0]
 8008f48:	1c58      	adds	r0, r3, #1
 8008f4a:	6010      	str	r0, [r2, #0]
 8008f4c:	7019      	strb	r1, [r3, #0]
 8008f4e:	4608      	mov	r0, r1
 8008f50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f54:	4770      	bx	lr

08008f56 <__sfputs_r>:
 8008f56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f58:	4606      	mov	r6, r0
 8008f5a:	460f      	mov	r7, r1
 8008f5c:	4614      	mov	r4, r2
 8008f5e:	18d5      	adds	r5, r2, r3
 8008f60:	42ac      	cmp	r4, r5
 8008f62:	d101      	bne.n	8008f68 <__sfputs_r+0x12>
 8008f64:	2000      	movs	r0, #0
 8008f66:	e007      	b.n	8008f78 <__sfputs_r+0x22>
 8008f68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f6c:	463a      	mov	r2, r7
 8008f6e:	4630      	mov	r0, r6
 8008f70:	f7ff ffda 	bl	8008f28 <__sfputc_r>
 8008f74:	1c43      	adds	r3, r0, #1
 8008f76:	d1f3      	bne.n	8008f60 <__sfputs_r+0xa>
 8008f78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008f7c <_vfiprintf_r>:
 8008f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f80:	460d      	mov	r5, r1
 8008f82:	b09d      	sub	sp, #116	; 0x74
 8008f84:	4614      	mov	r4, r2
 8008f86:	4698      	mov	r8, r3
 8008f88:	4606      	mov	r6, r0
 8008f8a:	b118      	cbz	r0, 8008f94 <_vfiprintf_r+0x18>
 8008f8c:	6983      	ldr	r3, [r0, #24]
 8008f8e:	b90b      	cbnz	r3, 8008f94 <_vfiprintf_r+0x18>
 8008f90:	f000 ffba 	bl	8009f08 <__sinit>
 8008f94:	4b89      	ldr	r3, [pc, #548]	; (80091bc <_vfiprintf_r+0x240>)
 8008f96:	429d      	cmp	r5, r3
 8008f98:	d11b      	bne.n	8008fd2 <_vfiprintf_r+0x56>
 8008f9a:	6875      	ldr	r5, [r6, #4]
 8008f9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f9e:	07d9      	lsls	r1, r3, #31
 8008fa0:	d405      	bmi.n	8008fae <_vfiprintf_r+0x32>
 8008fa2:	89ab      	ldrh	r3, [r5, #12]
 8008fa4:	059a      	lsls	r2, r3, #22
 8008fa6:	d402      	bmi.n	8008fae <_vfiprintf_r+0x32>
 8008fa8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008faa:	f001 f84b 	bl	800a044 <__retarget_lock_acquire_recursive>
 8008fae:	89ab      	ldrh	r3, [r5, #12]
 8008fb0:	071b      	lsls	r3, r3, #28
 8008fb2:	d501      	bpl.n	8008fb8 <_vfiprintf_r+0x3c>
 8008fb4:	692b      	ldr	r3, [r5, #16]
 8008fb6:	b9eb      	cbnz	r3, 8008ff4 <_vfiprintf_r+0x78>
 8008fb8:	4629      	mov	r1, r5
 8008fba:	4630      	mov	r0, r6
 8008fbc:	f000 fe1c 	bl	8009bf8 <__swsetup_r>
 8008fc0:	b1c0      	cbz	r0, 8008ff4 <_vfiprintf_r+0x78>
 8008fc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008fc4:	07dc      	lsls	r4, r3, #31
 8008fc6:	d50e      	bpl.n	8008fe6 <_vfiprintf_r+0x6a>
 8008fc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008fcc:	b01d      	add	sp, #116	; 0x74
 8008fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fd2:	4b7b      	ldr	r3, [pc, #492]	; (80091c0 <_vfiprintf_r+0x244>)
 8008fd4:	429d      	cmp	r5, r3
 8008fd6:	d101      	bne.n	8008fdc <_vfiprintf_r+0x60>
 8008fd8:	68b5      	ldr	r5, [r6, #8]
 8008fda:	e7df      	b.n	8008f9c <_vfiprintf_r+0x20>
 8008fdc:	4b79      	ldr	r3, [pc, #484]	; (80091c4 <_vfiprintf_r+0x248>)
 8008fde:	429d      	cmp	r5, r3
 8008fe0:	bf08      	it	eq
 8008fe2:	68f5      	ldreq	r5, [r6, #12]
 8008fe4:	e7da      	b.n	8008f9c <_vfiprintf_r+0x20>
 8008fe6:	89ab      	ldrh	r3, [r5, #12]
 8008fe8:	0598      	lsls	r0, r3, #22
 8008fea:	d4ed      	bmi.n	8008fc8 <_vfiprintf_r+0x4c>
 8008fec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fee:	f001 f82a 	bl	800a046 <__retarget_lock_release_recursive>
 8008ff2:	e7e9      	b.n	8008fc8 <_vfiprintf_r+0x4c>
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ff8:	2320      	movs	r3, #32
 8008ffa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ffe:	f8cd 800c 	str.w	r8, [sp, #12]
 8009002:	2330      	movs	r3, #48	; 0x30
 8009004:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80091c8 <_vfiprintf_r+0x24c>
 8009008:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800900c:	f04f 0901 	mov.w	r9, #1
 8009010:	4623      	mov	r3, r4
 8009012:	469a      	mov	sl, r3
 8009014:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009018:	b10a      	cbz	r2, 800901e <_vfiprintf_r+0xa2>
 800901a:	2a25      	cmp	r2, #37	; 0x25
 800901c:	d1f9      	bne.n	8009012 <_vfiprintf_r+0x96>
 800901e:	ebba 0b04 	subs.w	fp, sl, r4
 8009022:	d00b      	beq.n	800903c <_vfiprintf_r+0xc0>
 8009024:	465b      	mov	r3, fp
 8009026:	4622      	mov	r2, r4
 8009028:	4629      	mov	r1, r5
 800902a:	4630      	mov	r0, r6
 800902c:	f7ff ff93 	bl	8008f56 <__sfputs_r>
 8009030:	3001      	adds	r0, #1
 8009032:	f000 80aa 	beq.w	800918a <_vfiprintf_r+0x20e>
 8009036:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009038:	445a      	add	r2, fp
 800903a:	9209      	str	r2, [sp, #36]	; 0x24
 800903c:	f89a 3000 	ldrb.w	r3, [sl]
 8009040:	2b00      	cmp	r3, #0
 8009042:	f000 80a2 	beq.w	800918a <_vfiprintf_r+0x20e>
 8009046:	2300      	movs	r3, #0
 8009048:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800904c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009050:	f10a 0a01 	add.w	sl, sl, #1
 8009054:	9304      	str	r3, [sp, #16]
 8009056:	9307      	str	r3, [sp, #28]
 8009058:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800905c:	931a      	str	r3, [sp, #104]	; 0x68
 800905e:	4654      	mov	r4, sl
 8009060:	2205      	movs	r2, #5
 8009062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009066:	4858      	ldr	r0, [pc, #352]	; (80091c8 <_vfiprintf_r+0x24c>)
 8009068:	f7f7 f8da 	bl	8000220 <memchr>
 800906c:	9a04      	ldr	r2, [sp, #16]
 800906e:	b9d8      	cbnz	r0, 80090a8 <_vfiprintf_r+0x12c>
 8009070:	06d1      	lsls	r1, r2, #27
 8009072:	bf44      	itt	mi
 8009074:	2320      	movmi	r3, #32
 8009076:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800907a:	0713      	lsls	r3, r2, #28
 800907c:	bf44      	itt	mi
 800907e:	232b      	movmi	r3, #43	; 0x2b
 8009080:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009084:	f89a 3000 	ldrb.w	r3, [sl]
 8009088:	2b2a      	cmp	r3, #42	; 0x2a
 800908a:	d015      	beq.n	80090b8 <_vfiprintf_r+0x13c>
 800908c:	9a07      	ldr	r2, [sp, #28]
 800908e:	4654      	mov	r4, sl
 8009090:	2000      	movs	r0, #0
 8009092:	f04f 0c0a 	mov.w	ip, #10
 8009096:	4621      	mov	r1, r4
 8009098:	f811 3b01 	ldrb.w	r3, [r1], #1
 800909c:	3b30      	subs	r3, #48	; 0x30
 800909e:	2b09      	cmp	r3, #9
 80090a0:	d94e      	bls.n	8009140 <_vfiprintf_r+0x1c4>
 80090a2:	b1b0      	cbz	r0, 80090d2 <_vfiprintf_r+0x156>
 80090a4:	9207      	str	r2, [sp, #28]
 80090a6:	e014      	b.n	80090d2 <_vfiprintf_r+0x156>
 80090a8:	eba0 0308 	sub.w	r3, r0, r8
 80090ac:	fa09 f303 	lsl.w	r3, r9, r3
 80090b0:	4313      	orrs	r3, r2
 80090b2:	9304      	str	r3, [sp, #16]
 80090b4:	46a2      	mov	sl, r4
 80090b6:	e7d2      	b.n	800905e <_vfiprintf_r+0xe2>
 80090b8:	9b03      	ldr	r3, [sp, #12]
 80090ba:	1d19      	adds	r1, r3, #4
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	9103      	str	r1, [sp, #12]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	bfbb      	ittet	lt
 80090c4:	425b      	neglt	r3, r3
 80090c6:	f042 0202 	orrlt.w	r2, r2, #2
 80090ca:	9307      	strge	r3, [sp, #28]
 80090cc:	9307      	strlt	r3, [sp, #28]
 80090ce:	bfb8      	it	lt
 80090d0:	9204      	strlt	r2, [sp, #16]
 80090d2:	7823      	ldrb	r3, [r4, #0]
 80090d4:	2b2e      	cmp	r3, #46	; 0x2e
 80090d6:	d10c      	bne.n	80090f2 <_vfiprintf_r+0x176>
 80090d8:	7863      	ldrb	r3, [r4, #1]
 80090da:	2b2a      	cmp	r3, #42	; 0x2a
 80090dc:	d135      	bne.n	800914a <_vfiprintf_r+0x1ce>
 80090de:	9b03      	ldr	r3, [sp, #12]
 80090e0:	1d1a      	adds	r2, r3, #4
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	9203      	str	r2, [sp, #12]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	bfb8      	it	lt
 80090ea:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80090ee:	3402      	adds	r4, #2
 80090f0:	9305      	str	r3, [sp, #20]
 80090f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80091d8 <_vfiprintf_r+0x25c>
 80090f6:	7821      	ldrb	r1, [r4, #0]
 80090f8:	2203      	movs	r2, #3
 80090fa:	4650      	mov	r0, sl
 80090fc:	f7f7 f890 	bl	8000220 <memchr>
 8009100:	b140      	cbz	r0, 8009114 <_vfiprintf_r+0x198>
 8009102:	2340      	movs	r3, #64	; 0x40
 8009104:	eba0 000a 	sub.w	r0, r0, sl
 8009108:	fa03 f000 	lsl.w	r0, r3, r0
 800910c:	9b04      	ldr	r3, [sp, #16]
 800910e:	4303      	orrs	r3, r0
 8009110:	3401      	adds	r4, #1
 8009112:	9304      	str	r3, [sp, #16]
 8009114:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009118:	482c      	ldr	r0, [pc, #176]	; (80091cc <_vfiprintf_r+0x250>)
 800911a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800911e:	2206      	movs	r2, #6
 8009120:	f7f7 f87e 	bl	8000220 <memchr>
 8009124:	2800      	cmp	r0, #0
 8009126:	d03f      	beq.n	80091a8 <_vfiprintf_r+0x22c>
 8009128:	4b29      	ldr	r3, [pc, #164]	; (80091d0 <_vfiprintf_r+0x254>)
 800912a:	bb1b      	cbnz	r3, 8009174 <_vfiprintf_r+0x1f8>
 800912c:	9b03      	ldr	r3, [sp, #12]
 800912e:	3307      	adds	r3, #7
 8009130:	f023 0307 	bic.w	r3, r3, #7
 8009134:	3308      	adds	r3, #8
 8009136:	9303      	str	r3, [sp, #12]
 8009138:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800913a:	443b      	add	r3, r7
 800913c:	9309      	str	r3, [sp, #36]	; 0x24
 800913e:	e767      	b.n	8009010 <_vfiprintf_r+0x94>
 8009140:	fb0c 3202 	mla	r2, ip, r2, r3
 8009144:	460c      	mov	r4, r1
 8009146:	2001      	movs	r0, #1
 8009148:	e7a5      	b.n	8009096 <_vfiprintf_r+0x11a>
 800914a:	2300      	movs	r3, #0
 800914c:	3401      	adds	r4, #1
 800914e:	9305      	str	r3, [sp, #20]
 8009150:	4619      	mov	r1, r3
 8009152:	f04f 0c0a 	mov.w	ip, #10
 8009156:	4620      	mov	r0, r4
 8009158:	f810 2b01 	ldrb.w	r2, [r0], #1
 800915c:	3a30      	subs	r2, #48	; 0x30
 800915e:	2a09      	cmp	r2, #9
 8009160:	d903      	bls.n	800916a <_vfiprintf_r+0x1ee>
 8009162:	2b00      	cmp	r3, #0
 8009164:	d0c5      	beq.n	80090f2 <_vfiprintf_r+0x176>
 8009166:	9105      	str	r1, [sp, #20]
 8009168:	e7c3      	b.n	80090f2 <_vfiprintf_r+0x176>
 800916a:	fb0c 2101 	mla	r1, ip, r1, r2
 800916e:	4604      	mov	r4, r0
 8009170:	2301      	movs	r3, #1
 8009172:	e7f0      	b.n	8009156 <_vfiprintf_r+0x1da>
 8009174:	ab03      	add	r3, sp, #12
 8009176:	9300      	str	r3, [sp, #0]
 8009178:	462a      	mov	r2, r5
 800917a:	4b16      	ldr	r3, [pc, #88]	; (80091d4 <_vfiprintf_r+0x258>)
 800917c:	a904      	add	r1, sp, #16
 800917e:	4630      	mov	r0, r6
 8009180:	f3af 8000 	nop.w
 8009184:	4607      	mov	r7, r0
 8009186:	1c78      	adds	r0, r7, #1
 8009188:	d1d6      	bne.n	8009138 <_vfiprintf_r+0x1bc>
 800918a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800918c:	07d9      	lsls	r1, r3, #31
 800918e:	d405      	bmi.n	800919c <_vfiprintf_r+0x220>
 8009190:	89ab      	ldrh	r3, [r5, #12]
 8009192:	059a      	lsls	r2, r3, #22
 8009194:	d402      	bmi.n	800919c <_vfiprintf_r+0x220>
 8009196:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009198:	f000 ff55 	bl	800a046 <__retarget_lock_release_recursive>
 800919c:	89ab      	ldrh	r3, [r5, #12]
 800919e:	065b      	lsls	r3, r3, #25
 80091a0:	f53f af12 	bmi.w	8008fc8 <_vfiprintf_r+0x4c>
 80091a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091a6:	e711      	b.n	8008fcc <_vfiprintf_r+0x50>
 80091a8:	ab03      	add	r3, sp, #12
 80091aa:	9300      	str	r3, [sp, #0]
 80091ac:	462a      	mov	r2, r5
 80091ae:	4b09      	ldr	r3, [pc, #36]	; (80091d4 <_vfiprintf_r+0x258>)
 80091b0:	a904      	add	r1, sp, #16
 80091b2:	4630      	mov	r0, r6
 80091b4:	f000 f880 	bl	80092b8 <_printf_i>
 80091b8:	e7e4      	b.n	8009184 <_vfiprintf_r+0x208>
 80091ba:	bf00      	nop
 80091bc:	0801c18c 	.word	0x0801c18c
 80091c0:	0801c1ac 	.word	0x0801c1ac
 80091c4:	0801c16c 	.word	0x0801c16c
 80091c8:	0801bfc0 	.word	0x0801bfc0
 80091cc:	0801bfca 	.word	0x0801bfca
 80091d0:	00000000 	.word	0x00000000
 80091d4:	08008f57 	.word	0x08008f57
 80091d8:	0801bfc6 	.word	0x0801bfc6

080091dc <_printf_common>:
 80091dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091e0:	4616      	mov	r6, r2
 80091e2:	4699      	mov	r9, r3
 80091e4:	688a      	ldr	r2, [r1, #8]
 80091e6:	690b      	ldr	r3, [r1, #16]
 80091e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091ec:	4293      	cmp	r3, r2
 80091ee:	bfb8      	it	lt
 80091f0:	4613      	movlt	r3, r2
 80091f2:	6033      	str	r3, [r6, #0]
 80091f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80091f8:	4607      	mov	r7, r0
 80091fa:	460c      	mov	r4, r1
 80091fc:	b10a      	cbz	r2, 8009202 <_printf_common+0x26>
 80091fe:	3301      	adds	r3, #1
 8009200:	6033      	str	r3, [r6, #0]
 8009202:	6823      	ldr	r3, [r4, #0]
 8009204:	0699      	lsls	r1, r3, #26
 8009206:	bf42      	ittt	mi
 8009208:	6833      	ldrmi	r3, [r6, #0]
 800920a:	3302      	addmi	r3, #2
 800920c:	6033      	strmi	r3, [r6, #0]
 800920e:	6825      	ldr	r5, [r4, #0]
 8009210:	f015 0506 	ands.w	r5, r5, #6
 8009214:	d106      	bne.n	8009224 <_printf_common+0x48>
 8009216:	f104 0a19 	add.w	sl, r4, #25
 800921a:	68e3      	ldr	r3, [r4, #12]
 800921c:	6832      	ldr	r2, [r6, #0]
 800921e:	1a9b      	subs	r3, r3, r2
 8009220:	42ab      	cmp	r3, r5
 8009222:	dc26      	bgt.n	8009272 <_printf_common+0x96>
 8009224:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009228:	1e13      	subs	r3, r2, #0
 800922a:	6822      	ldr	r2, [r4, #0]
 800922c:	bf18      	it	ne
 800922e:	2301      	movne	r3, #1
 8009230:	0692      	lsls	r2, r2, #26
 8009232:	d42b      	bmi.n	800928c <_printf_common+0xb0>
 8009234:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009238:	4649      	mov	r1, r9
 800923a:	4638      	mov	r0, r7
 800923c:	47c0      	blx	r8
 800923e:	3001      	adds	r0, #1
 8009240:	d01e      	beq.n	8009280 <_printf_common+0xa4>
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	68e5      	ldr	r5, [r4, #12]
 8009246:	6832      	ldr	r2, [r6, #0]
 8009248:	f003 0306 	and.w	r3, r3, #6
 800924c:	2b04      	cmp	r3, #4
 800924e:	bf08      	it	eq
 8009250:	1aad      	subeq	r5, r5, r2
 8009252:	68a3      	ldr	r3, [r4, #8]
 8009254:	6922      	ldr	r2, [r4, #16]
 8009256:	bf0c      	ite	eq
 8009258:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800925c:	2500      	movne	r5, #0
 800925e:	4293      	cmp	r3, r2
 8009260:	bfc4      	itt	gt
 8009262:	1a9b      	subgt	r3, r3, r2
 8009264:	18ed      	addgt	r5, r5, r3
 8009266:	2600      	movs	r6, #0
 8009268:	341a      	adds	r4, #26
 800926a:	42b5      	cmp	r5, r6
 800926c:	d11a      	bne.n	80092a4 <_printf_common+0xc8>
 800926e:	2000      	movs	r0, #0
 8009270:	e008      	b.n	8009284 <_printf_common+0xa8>
 8009272:	2301      	movs	r3, #1
 8009274:	4652      	mov	r2, sl
 8009276:	4649      	mov	r1, r9
 8009278:	4638      	mov	r0, r7
 800927a:	47c0      	blx	r8
 800927c:	3001      	adds	r0, #1
 800927e:	d103      	bne.n	8009288 <_printf_common+0xac>
 8009280:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009288:	3501      	adds	r5, #1
 800928a:	e7c6      	b.n	800921a <_printf_common+0x3e>
 800928c:	18e1      	adds	r1, r4, r3
 800928e:	1c5a      	adds	r2, r3, #1
 8009290:	2030      	movs	r0, #48	; 0x30
 8009292:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009296:	4422      	add	r2, r4
 8009298:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800929c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092a0:	3302      	adds	r3, #2
 80092a2:	e7c7      	b.n	8009234 <_printf_common+0x58>
 80092a4:	2301      	movs	r3, #1
 80092a6:	4622      	mov	r2, r4
 80092a8:	4649      	mov	r1, r9
 80092aa:	4638      	mov	r0, r7
 80092ac:	47c0      	blx	r8
 80092ae:	3001      	adds	r0, #1
 80092b0:	d0e6      	beq.n	8009280 <_printf_common+0xa4>
 80092b2:	3601      	adds	r6, #1
 80092b4:	e7d9      	b.n	800926a <_printf_common+0x8e>
	...

080092b8 <_printf_i>:
 80092b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092bc:	460c      	mov	r4, r1
 80092be:	4691      	mov	r9, r2
 80092c0:	7e27      	ldrb	r7, [r4, #24]
 80092c2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80092c4:	2f78      	cmp	r7, #120	; 0x78
 80092c6:	4680      	mov	r8, r0
 80092c8:	469a      	mov	sl, r3
 80092ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092ce:	d807      	bhi.n	80092e0 <_printf_i+0x28>
 80092d0:	2f62      	cmp	r7, #98	; 0x62
 80092d2:	d80a      	bhi.n	80092ea <_printf_i+0x32>
 80092d4:	2f00      	cmp	r7, #0
 80092d6:	f000 80d8 	beq.w	800948a <_printf_i+0x1d2>
 80092da:	2f58      	cmp	r7, #88	; 0x58
 80092dc:	f000 80a3 	beq.w	8009426 <_printf_i+0x16e>
 80092e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80092e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80092e8:	e03a      	b.n	8009360 <_printf_i+0xa8>
 80092ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80092ee:	2b15      	cmp	r3, #21
 80092f0:	d8f6      	bhi.n	80092e0 <_printf_i+0x28>
 80092f2:	a001      	add	r0, pc, #4	; (adr r0, 80092f8 <_printf_i+0x40>)
 80092f4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80092f8:	08009351 	.word	0x08009351
 80092fc:	08009365 	.word	0x08009365
 8009300:	080092e1 	.word	0x080092e1
 8009304:	080092e1 	.word	0x080092e1
 8009308:	080092e1 	.word	0x080092e1
 800930c:	080092e1 	.word	0x080092e1
 8009310:	08009365 	.word	0x08009365
 8009314:	080092e1 	.word	0x080092e1
 8009318:	080092e1 	.word	0x080092e1
 800931c:	080092e1 	.word	0x080092e1
 8009320:	080092e1 	.word	0x080092e1
 8009324:	08009471 	.word	0x08009471
 8009328:	08009395 	.word	0x08009395
 800932c:	08009453 	.word	0x08009453
 8009330:	080092e1 	.word	0x080092e1
 8009334:	080092e1 	.word	0x080092e1
 8009338:	08009493 	.word	0x08009493
 800933c:	080092e1 	.word	0x080092e1
 8009340:	08009395 	.word	0x08009395
 8009344:	080092e1 	.word	0x080092e1
 8009348:	080092e1 	.word	0x080092e1
 800934c:	0800945b 	.word	0x0800945b
 8009350:	680b      	ldr	r3, [r1, #0]
 8009352:	1d1a      	adds	r2, r3, #4
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	600a      	str	r2, [r1, #0]
 8009358:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800935c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009360:	2301      	movs	r3, #1
 8009362:	e0a3      	b.n	80094ac <_printf_i+0x1f4>
 8009364:	6825      	ldr	r5, [r4, #0]
 8009366:	6808      	ldr	r0, [r1, #0]
 8009368:	062e      	lsls	r6, r5, #24
 800936a:	f100 0304 	add.w	r3, r0, #4
 800936e:	d50a      	bpl.n	8009386 <_printf_i+0xce>
 8009370:	6805      	ldr	r5, [r0, #0]
 8009372:	600b      	str	r3, [r1, #0]
 8009374:	2d00      	cmp	r5, #0
 8009376:	da03      	bge.n	8009380 <_printf_i+0xc8>
 8009378:	232d      	movs	r3, #45	; 0x2d
 800937a:	426d      	negs	r5, r5
 800937c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009380:	485e      	ldr	r0, [pc, #376]	; (80094fc <_printf_i+0x244>)
 8009382:	230a      	movs	r3, #10
 8009384:	e019      	b.n	80093ba <_printf_i+0x102>
 8009386:	f015 0f40 	tst.w	r5, #64	; 0x40
 800938a:	6805      	ldr	r5, [r0, #0]
 800938c:	600b      	str	r3, [r1, #0]
 800938e:	bf18      	it	ne
 8009390:	b22d      	sxthne	r5, r5
 8009392:	e7ef      	b.n	8009374 <_printf_i+0xbc>
 8009394:	680b      	ldr	r3, [r1, #0]
 8009396:	6825      	ldr	r5, [r4, #0]
 8009398:	1d18      	adds	r0, r3, #4
 800939a:	6008      	str	r0, [r1, #0]
 800939c:	0628      	lsls	r0, r5, #24
 800939e:	d501      	bpl.n	80093a4 <_printf_i+0xec>
 80093a0:	681d      	ldr	r5, [r3, #0]
 80093a2:	e002      	b.n	80093aa <_printf_i+0xf2>
 80093a4:	0669      	lsls	r1, r5, #25
 80093a6:	d5fb      	bpl.n	80093a0 <_printf_i+0xe8>
 80093a8:	881d      	ldrh	r5, [r3, #0]
 80093aa:	4854      	ldr	r0, [pc, #336]	; (80094fc <_printf_i+0x244>)
 80093ac:	2f6f      	cmp	r7, #111	; 0x6f
 80093ae:	bf0c      	ite	eq
 80093b0:	2308      	moveq	r3, #8
 80093b2:	230a      	movne	r3, #10
 80093b4:	2100      	movs	r1, #0
 80093b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80093ba:	6866      	ldr	r6, [r4, #4]
 80093bc:	60a6      	str	r6, [r4, #8]
 80093be:	2e00      	cmp	r6, #0
 80093c0:	bfa2      	ittt	ge
 80093c2:	6821      	ldrge	r1, [r4, #0]
 80093c4:	f021 0104 	bicge.w	r1, r1, #4
 80093c8:	6021      	strge	r1, [r4, #0]
 80093ca:	b90d      	cbnz	r5, 80093d0 <_printf_i+0x118>
 80093cc:	2e00      	cmp	r6, #0
 80093ce:	d04d      	beq.n	800946c <_printf_i+0x1b4>
 80093d0:	4616      	mov	r6, r2
 80093d2:	fbb5 f1f3 	udiv	r1, r5, r3
 80093d6:	fb03 5711 	mls	r7, r3, r1, r5
 80093da:	5dc7      	ldrb	r7, [r0, r7]
 80093dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80093e0:	462f      	mov	r7, r5
 80093e2:	42bb      	cmp	r3, r7
 80093e4:	460d      	mov	r5, r1
 80093e6:	d9f4      	bls.n	80093d2 <_printf_i+0x11a>
 80093e8:	2b08      	cmp	r3, #8
 80093ea:	d10b      	bne.n	8009404 <_printf_i+0x14c>
 80093ec:	6823      	ldr	r3, [r4, #0]
 80093ee:	07df      	lsls	r7, r3, #31
 80093f0:	d508      	bpl.n	8009404 <_printf_i+0x14c>
 80093f2:	6923      	ldr	r3, [r4, #16]
 80093f4:	6861      	ldr	r1, [r4, #4]
 80093f6:	4299      	cmp	r1, r3
 80093f8:	bfde      	ittt	le
 80093fa:	2330      	movle	r3, #48	; 0x30
 80093fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009400:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8009404:	1b92      	subs	r2, r2, r6
 8009406:	6122      	str	r2, [r4, #16]
 8009408:	f8cd a000 	str.w	sl, [sp]
 800940c:	464b      	mov	r3, r9
 800940e:	aa03      	add	r2, sp, #12
 8009410:	4621      	mov	r1, r4
 8009412:	4640      	mov	r0, r8
 8009414:	f7ff fee2 	bl	80091dc <_printf_common>
 8009418:	3001      	adds	r0, #1
 800941a:	d14c      	bne.n	80094b6 <_printf_i+0x1fe>
 800941c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009420:	b004      	add	sp, #16
 8009422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009426:	4835      	ldr	r0, [pc, #212]	; (80094fc <_printf_i+0x244>)
 8009428:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800942c:	6823      	ldr	r3, [r4, #0]
 800942e:	680e      	ldr	r6, [r1, #0]
 8009430:	061f      	lsls	r7, r3, #24
 8009432:	f856 5b04 	ldr.w	r5, [r6], #4
 8009436:	600e      	str	r6, [r1, #0]
 8009438:	d514      	bpl.n	8009464 <_printf_i+0x1ac>
 800943a:	07d9      	lsls	r1, r3, #31
 800943c:	bf44      	itt	mi
 800943e:	f043 0320 	orrmi.w	r3, r3, #32
 8009442:	6023      	strmi	r3, [r4, #0]
 8009444:	b91d      	cbnz	r5, 800944e <_printf_i+0x196>
 8009446:	6823      	ldr	r3, [r4, #0]
 8009448:	f023 0320 	bic.w	r3, r3, #32
 800944c:	6023      	str	r3, [r4, #0]
 800944e:	2310      	movs	r3, #16
 8009450:	e7b0      	b.n	80093b4 <_printf_i+0xfc>
 8009452:	6823      	ldr	r3, [r4, #0]
 8009454:	f043 0320 	orr.w	r3, r3, #32
 8009458:	6023      	str	r3, [r4, #0]
 800945a:	2378      	movs	r3, #120	; 0x78
 800945c:	4828      	ldr	r0, [pc, #160]	; (8009500 <_printf_i+0x248>)
 800945e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009462:	e7e3      	b.n	800942c <_printf_i+0x174>
 8009464:	065e      	lsls	r6, r3, #25
 8009466:	bf48      	it	mi
 8009468:	b2ad      	uxthmi	r5, r5
 800946a:	e7e6      	b.n	800943a <_printf_i+0x182>
 800946c:	4616      	mov	r6, r2
 800946e:	e7bb      	b.n	80093e8 <_printf_i+0x130>
 8009470:	680b      	ldr	r3, [r1, #0]
 8009472:	6826      	ldr	r6, [r4, #0]
 8009474:	6960      	ldr	r0, [r4, #20]
 8009476:	1d1d      	adds	r5, r3, #4
 8009478:	600d      	str	r5, [r1, #0]
 800947a:	0635      	lsls	r5, r6, #24
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	d501      	bpl.n	8009484 <_printf_i+0x1cc>
 8009480:	6018      	str	r0, [r3, #0]
 8009482:	e002      	b.n	800948a <_printf_i+0x1d2>
 8009484:	0671      	lsls	r1, r6, #25
 8009486:	d5fb      	bpl.n	8009480 <_printf_i+0x1c8>
 8009488:	8018      	strh	r0, [r3, #0]
 800948a:	2300      	movs	r3, #0
 800948c:	6123      	str	r3, [r4, #16]
 800948e:	4616      	mov	r6, r2
 8009490:	e7ba      	b.n	8009408 <_printf_i+0x150>
 8009492:	680b      	ldr	r3, [r1, #0]
 8009494:	1d1a      	adds	r2, r3, #4
 8009496:	600a      	str	r2, [r1, #0]
 8009498:	681e      	ldr	r6, [r3, #0]
 800949a:	6862      	ldr	r2, [r4, #4]
 800949c:	2100      	movs	r1, #0
 800949e:	4630      	mov	r0, r6
 80094a0:	f7f6 febe 	bl	8000220 <memchr>
 80094a4:	b108      	cbz	r0, 80094aa <_printf_i+0x1f2>
 80094a6:	1b80      	subs	r0, r0, r6
 80094a8:	6060      	str	r0, [r4, #4]
 80094aa:	6863      	ldr	r3, [r4, #4]
 80094ac:	6123      	str	r3, [r4, #16]
 80094ae:	2300      	movs	r3, #0
 80094b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094b4:	e7a8      	b.n	8009408 <_printf_i+0x150>
 80094b6:	6923      	ldr	r3, [r4, #16]
 80094b8:	4632      	mov	r2, r6
 80094ba:	4649      	mov	r1, r9
 80094bc:	4640      	mov	r0, r8
 80094be:	47d0      	blx	sl
 80094c0:	3001      	adds	r0, #1
 80094c2:	d0ab      	beq.n	800941c <_printf_i+0x164>
 80094c4:	6823      	ldr	r3, [r4, #0]
 80094c6:	079b      	lsls	r3, r3, #30
 80094c8:	d413      	bmi.n	80094f2 <_printf_i+0x23a>
 80094ca:	68e0      	ldr	r0, [r4, #12]
 80094cc:	9b03      	ldr	r3, [sp, #12]
 80094ce:	4298      	cmp	r0, r3
 80094d0:	bfb8      	it	lt
 80094d2:	4618      	movlt	r0, r3
 80094d4:	e7a4      	b.n	8009420 <_printf_i+0x168>
 80094d6:	2301      	movs	r3, #1
 80094d8:	4632      	mov	r2, r6
 80094da:	4649      	mov	r1, r9
 80094dc:	4640      	mov	r0, r8
 80094de:	47d0      	blx	sl
 80094e0:	3001      	adds	r0, #1
 80094e2:	d09b      	beq.n	800941c <_printf_i+0x164>
 80094e4:	3501      	adds	r5, #1
 80094e6:	68e3      	ldr	r3, [r4, #12]
 80094e8:	9903      	ldr	r1, [sp, #12]
 80094ea:	1a5b      	subs	r3, r3, r1
 80094ec:	42ab      	cmp	r3, r5
 80094ee:	dcf2      	bgt.n	80094d6 <_printf_i+0x21e>
 80094f0:	e7eb      	b.n	80094ca <_printf_i+0x212>
 80094f2:	2500      	movs	r5, #0
 80094f4:	f104 0619 	add.w	r6, r4, #25
 80094f8:	e7f5      	b.n	80094e6 <_printf_i+0x22e>
 80094fa:	bf00      	nop
 80094fc:	0801bfd1 	.word	0x0801bfd1
 8009500:	0801bfe2 	.word	0x0801bfe2

08009504 <swapfunc>:
 8009504:	2b02      	cmp	r3, #2
 8009506:	b510      	push	{r4, lr}
 8009508:	d00a      	beq.n	8009520 <swapfunc+0x1c>
 800950a:	0892      	lsrs	r2, r2, #2
 800950c:	3a01      	subs	r2, #1
 800950e:	6803      	ldr	r3, [r0, #0]
 8009510:	680c      	ldr	r4, [r1, #0]
 8009512:	f840 4b04 	str.w	r4, [r0], #4
 8009516:	2a00      	cmp	r2, #0
 8009518:	f841 3b04 	str.w	r3, [r1], #4
 800951c:	dcf6      	bgt.n	800950c <swapfunc+0x8>
 800951e:	bd10      	pop	{r4, pc}
 8009520:	4402      	add	r2, r0
 8009522:	780c      	ldrb	r4, [r1, #0]
 8009524:	7803      	ldrb	r3, [r0, #0]
 8009526:	f800 4b01 	strb.w	r4, [r0], #1
 800952a:	f801 3b01 	strb.w	r3, [r1], #1
 800952e:	1a13      	subs	r3, r2, r0
 8009530:	2b00      	cmp	r3, #0
 8009532:	dcf6      	bgt.n	8009522 <swapfunc+0x1e>
 8009534:	e7f3      	b.n	800951e <swapfunc+0x1a>

08009536 <med3.isra.0>:
 8009536:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009538:	460f      	mov	r7, r1
 800953a:	4614      	mov	r4, r2
 800953c:	4606      	mov	r6, r0
 800953e:	461d      	mov	r5, r3
 8009540:	4798      	blx	r3
 8009542:	2800      	cmp	r0, #0
 8009544:	4621      	mov	r1, r4
 8009546:	4638      	mov	r0, r7
 8009548:	da0c      	bge.n	8009564 <med3.isra.0+0x2e>
 800954a:	47a8      	blx	r5
 800954c:	2800      	cmp	r0, #0
 800954e:	da02      	bge.n	8009556 <med3.isra.0+0x20>
 8009550:	463c      	mov	r4, r7
 8009552:	4620      	mov	r0, r4
 8009554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009556:	4621      	mov	r1, r4
 8009558:	4630      	mov	r0, r6
 800955a:	47a8      	blx	r5
 800955c:	2800      	cmp	r0, #0
 800955e:	dbf8      	blt.n	8009552 <med3.isra.0+0x1c>
 8009560:	4634      	mov	r4, r6
 8009562:	e7f6      	b.n	8009552 <med3.isra.0+0x1c>
 8009564:	47a8      	blx	r5
 8009566:	2800      	cmp	r0, #0
 8009568:	dcf2      	bgt.n	8009550 <med3.isra.0+0x1a>
 800956a:	4621      	mov	r1, r4
 800956c:	4630      	mov	r0, r6
 800956e:	47a8      	blx	r5
 8009570:	2800      	cmp	r0, #0
 8009572:	daee      	bge.n	8009552 <med3.isra.0+0x1c>
 8009574:	e7f4      	b.n	8009560 <med3.isra.0+0x2a>

08009576 <qsort>:
 8009576:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800957a:	469a      	mov	sl, r3
 800957c:	ea40 0302 	orr.w	r3, r0, r2
 8009580:	079b      	lsls	r3, r3, #30
 8009582:	b097      	sub	sp, #92	; 0x5c
 8009584:	4606      	mov	r6, r0
 8009586:	4614      	mov	r4, r2
 8009588:	d11a      	bne.n	80095c0 <qsort+0x4a>
 800958a:	f1b2 0804 	subs.w	r8, r2, #4
 800958e:	bf18      	it	ne
 8009590:	f04f 0801 	movne.w	r8, #1
 8009594:	2300      	movs	r3, #0
 8009596:	9302      	str	r3, [sp, #8]
 8009598:	1933      	adds	r3, r6, r4
 800959a:	fb04 f701 	mul.w	r7, r4, r1
 800959e:	9301      	str	r3, [sp, #4]
 80095a0:	2906      	cmp	r1, #6
 80095a2:	eb06 0307 	add.w	r3, r6, r7
 80095a6:	9303      	str	r3, [sp, #12]
 80095a8:	d82a      	bhi.n	8009600 <qsort+0x8a>
 80095aa:	9b01      	ldr	r3, [sp, #4]
 80095ac:	9a03      	ldr	r2, [sp, #12]
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d310      	bcc.n	80095d4 <qsort+0x5e>
 80095b2:	9b02      	ldr	r3, [sp, #8]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	f040 811f 	bne.w	80097f8 <qsort+0x282>
 80095ba:	b017      	add	sp, #92	; 0x5c
 80095bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c0:	f04f 0802 	mov.w	r8, #2
 80095c4:	e7e6      	b.n	8009594 <qsort+0x1e>
 80095c6:	4643      	mov	r3, r8
 80095c8:	4622      	mov	r2, r4
 80095ca:	4639      	mov	r1, r7
 80095cc:	4628      	mov	r0, r5
 80095ce:	f7ff ff99 	bl	8009504 <swapfunc>
 80095d2:	e00e      	b.n	80095f2 <qsort+0x7c>
 80095d4:	9d01      	ldr	r5, [sp, #4]
 80095d6:	e00d      	b.n	80095f4 <qsort+0x7e>
 80095d8:	1b2f      	subs	r7, r5, r4
 80095da:	4629      	mov	r1, r5
 80095dc:	4638      	mov	r0, r7
 80095de:	47d0      	blx	sl
 80095e0:	2800      	cmp	r0, #0
 80095e2:	dd09      	ble.n	80095f8 <qsort+0x82>
 80095e4:	f1b8 0f00 	cmp.w	r8, #0
 80095e8:	d1ed      	bne.n	80095c6 <qsort+0x50>
 80095ea:	682b      	ldr	r3, [r5, #0]
 80095ec:	683a      	ldr	r2, [r7, #0]
 80095ee:	602a      	str	r2, [r5, #0]
 80095f0:	603b      	str	r3, [r7, #0]
 80095f2:	463d      	mov	r5, r7
 80095f4:	42ae      	cmp	r6, r5
 80095f6:	d3ef      	bcc.n	80095d8 <qsort+0x62>
 80095f8:	9b01      	ldr	r3, [sp, #4]
 80095fa:	4423      	add	r3, r4
 80095fc:	9301      	str	r3, [sp, #4]
 80095fe:	e7d4      	b.n	80095aa <qsort+0x34>
 8009600:	ea4f 0951 	mov.w	r9, r1, lsr #1
 8009604:	1b3f      	subs	r7, r7, r4
 8009606:	2907      	cmp	r1, #7
 8009608:	fb04 6909 	mla	r9, r4, r9, r6
 800960c:	4437      	add	r7, r6
 800960e:	d022      	beq.n	8009656 <qsort+0xe0>
 8009610:	2928      	cmp	r1, #40	; 0x28
 8009612:	d945      	bls.n	80096a0 <qsort+0x12a>
 8009614:	08c9      	lsrs	r1, r1, #3
 8009616:	fb04 f501 	mul.w	r5, r4, r1
 800961a:	4653      	mov	r3, sl
 800961c:	eb06 0245 	add.w	r2, r6, r5, lsl #1
 8009620:	1971      	adds	r1, r6, r5
 8009622:	4630      	mov	r0, r6
 8009624:	f7ff ff87 	bl	8009536 <med3.isra.0>
 8009628:	4649      	mov	r1, r9
 800962a:	eb09 0205 	add.w	r2, r9, r5
 800962e:	4653      	mov	r3, sl
 8009630:	4683      	mov	fp, r0
 8009632:	1b48      	subs	r0, r1, r5
 8009634:	f7ff ff7f 	bl	8009536 <med3.isra.0>
 8009638:	463a      	mov	r2, r7
 800963a:	4681      	mov	r9, r0
 800963c:	4653      	mov	r3, sl
 800963e:	1b79      	subs	r1, r7, r5
 8009640:	eba7 0045 	sub.w	r0, r7, r5, lsl #1
 8009644:	f7ff ff77 	bl	8009536 <med3.isra.0>
 8009648:	4602      	mov	r2, r0
 800964a:	4649      	mov	r1, r9
 800964c:	4653      	mov	r3, sl
 800964e:	4658      	mov	r0, fp
 8009650:	f7ff ff71 	bl	8009536 <med3.isra.0>
 8009654:	4681      	mov	r9, r0
 8009656:	f1b8 0f00 	cmp.w	r8, #0
 800965a:	d124      	bne.n	80096a6 <qsort+0x130>
 800965c:	6833      	ldr	r3, [r6, #0]
 800965e:	f8d9 2000 	ldr.w	r2, [r9]
 8009662:	6032      	str	r2, [r6, #0]
 8009664:	f8c9 3000 	str.w	r3, [r9]
 8009668:	eb06 0b04 	add.w	fp, r6, r4
 800966c:	46b9      	mov	r9, r7
 800966e:	465d      	mov	r5, fp
 8009670:	2300      	movs	r3, #0
 8009672:	45bb      	cmp	fp, r7
 8009674:	d835      	bhi.n	80096e2 <qsort+0x16c>
 8009676:	4631      	mov	r1, r6
 8009678:	4658      	mov	r0, fp
 800967a:	9304      	str	r3, [sp, #16]
 800967c:	47d0      	blx	sl
 800967e:	2800      	cmp	r0, #0
 8009680:	9b04      	ldr	r3, [sp, #16]
 8009682:	dc3e      	bgt.n	8009702 <qsort+0x18c>
 8009684:	d10a      	bne.n	800969c <qsort+0x126>
 8009686:	f1b8 0f00 	cmp.w	r8, #0
 800968a:	d113      	bne.n	80096b4 <qsort+0x13e>
 800968c:	682b      	ldr	r3, [r5, #0]
 800968e:	f8db 2000 	ldr.w	r2, [fp]
 8009692:	602a      	str	r2, [r5, #0]
 8009694:	f8cb 3000 	str.w	r3, [fp]
 8009698:	4425      	add	r5, r4
 800969a:	2301      	movs	r3, #1
 800969c:	44a3      	add	fp, r4
 800969e:	e7e8      	b.n	8009672 <qsort+0xfc>
 80096a0:	463a      	mov	r2, r7
 80096a2:	46b3      	mov	fp, r6
 80096a4:	e7d1      	b.n	800964a <qsort+0xd4>
 80096a6:	4643      	mov	r3, r8
 80096a8:	4622      	mov	r2, r4
 80096aa:	4649      	mov	r1, r9
 80096ac:	4630      	mov	r0, r6
 80096ae:	f7ff ff29 	bl	8009504 <swapfunc>
 80096b2:	e7d9      	b.n	8009668 <qsort+0xf2>
 80096b4:	4643      	mov	r3, r8
 80096b6:	4622      	mov	r2, r4
 80096b8:	4659      	mov	r1, fp
 80096ba:	4628      	mov	r0, r5
 80096bc:	f7ff ff22 	bl	8009504 <swapfunc>
 80096c0:	e7ea      	b.n	8009698 <qsort+0x122>
 80096c2:	d10b      	bne.n	80096dc <qsort+0x166>
 80096c4:	f1b8 0f00 	cmp.w	r8, #0
 80096c8:	d114      	bne.n	80096f4 <qsort+0x17e>
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	f8d9 2000 	ldr.w	r2, [r9]
 80096d0:	603a      	str	r2, [r7, #0]
 80096d2:	f8c9 3000 	str.w	r3, [r9]
 80096d6:	eba9 0904 	sub.w	r9, r9, r4
 80096da:	2301      	movs	r3, #1
 80096dc:	9f04      	ldr	r7, [sp, #16]
 80096de:	45bb      	cmp	fp, r7
 80096e0:	d90f      	bls.n	8009702 <qsort+0x18c>
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d143      	bne.n	800976e <qsort+0x1f8>
 80096e6:	9b01      	ldr	r3, [sp, #4]
 80096e8:	9a03      	ldr	r2, [sp, #12]
 80096ea:	4293      	cmp	r3, r2
 80096ec:	f4bf af61 	bcs.w	80095b2 <qsort+0x3c>
 80096f0:	9d01      	ldr	r5, [sp, #4]
 80096f2:	e036      	b.n	8009762 <qsort+0x1ec>
 80096f4:	4643      	mov	r3, r8
 80096f6:	4622      	mov	r2, r4
 80096f8:	4649      	mov	r1, r9
 80096fa:	4638      	mov	r0, r7
 80096fc:	f7ff ff02 	bl	8009504 <swapfunc>
 8009700:	e7e9      	b.n	80096d6 <qsort+0x160>
 8009702:	4631      	mov	r1, r6
 8009704:	4638      	mov	r0, r7
 8009706:	9305      	str	r3, [sp, #20]
 8009708:	47d0      	blx	sl
 800970a:	1b3b      	subs	r3, r7, r4
 800970c:	2800      	cmp	r0, #0
 800970e:	9304      	str	r3, [sp, #16]
 8009710:	9b05      	ldr	r3, [sp, #20]
 8009712:	dad6      	bge.n	80096c2 <qsort+0x14c>
 8009714:	f1b8 0f00 	cmp.w	r8, #0
 8009718:	d006      	beq.n	8009728 <qsort+0x1b2>
 800971a:	4643      	mov	r3, r8
 800971c:	4622      	mov	r2, r4
 800971e:	4639      	mov	r1, r7
 8009720:	4658      	mov	r0, fp
 8009722:	f7ff feef 	bl	8009504 <swapfunc>
 8009726:	e005      	b.n	8009734 <qsort+0x1be>
 8009728:	f8db 3000 	ldr.w	r3, [fp]
 800972c:	683a      	ldr	r2, [r7, #0]
 800972e:	f8cb 2000 	str.w	r2, [fp]
 8009732:	603b      	str	r3, [r7, #0]
 8009734:	9f04      	ldr	r7, [sp, #16]
 8009736:	e7b0      	b.n	800969a <qsort+0x124>
 8009738:	4643      	mov	r3, r8
 800973a:	4622      	mov	r2, r4
 800973c:	4639      	mov	r1, r7
 800973e:	4628      	mov	r0, r5
 8009740:	f7ff fee0 	bl	8009504 <swapfunc>
 8009744:	e00c      	b.n	8009760 <qsort+0x1ea>
 8009746:	1b2f      	subs	r7, r5, r4
 8009748:	4629      	mov	r1, r5
 800974a:	4638      	mov	r0, r7
 800974c:	47d0      	blx	sl
 800974e:	2800      	cmp	r0, #0
 8009750:	dd09      	ble.n	8009766 <qsort+0x1f0>
 8009752:	f1b8 0f00 	cmp.w	r8, #0
 8009756:	d1ef      	bne.n	8009738 <qsort+0x1c2>
 8009758:	682b      	ldr	r3, [r5, #0]
 800975a:	683a      	ldr	r2, [r7, #0]
 800975c:	602a      	str	r2, [r5, #0]
 800975e:	603b      	str	r3, [r7, #0]
 8009760:	463d      	mov	r5, r7
 8009762:	42ae      	cmp	r6, r5
 8009764:	d3ef      	bcc.n	8009746 <qsort+0x1d0>
 8009766:	9b01      	ldr	r3, [sp, #4]
 8009768:	4423      	add	r3, r4
 800976a:	9301      	str	r3, [sp, #4]
 800976c:	e7bb      	b.n	80096e6 <qsort+0x170>
 800976e:	ebab 0305 	sub.w	r3, fp, r5
 8009772:	1baa      	subs	r2, r5, r6
 8009774:	429a      	cmp	r2, r3
 8009776:	bfa8      	it	ge
 8009778:	461a      	movge	r2, r3
 800977a:	9301      	str	r3, [sp, #4]
 800977c:	b12a      	cbz	r2, 800978a <qsort+0x214>
 800977e:	4643      	mov	r3, r8
 8009780:	ebab 0102 	sub.w	r1, fp, r2
 8009784:	4630      	mov	r0, r6
 8009786:	f7ff febd 	bl	8009504 <swapfunc>
 800978a:	9b03      	ldr	r3, [sp, #12]
 800978c:	eba3 0209 	sub.w	r2, r3, r9
 8009790:	eba9 0707 	sub.w	r7, r9, r7
 8009794:	1b12      	subs	r2, r2, r4
 8009796:	42ba      	cmp	r2, r7
 8009798:	bf28      	it	cs
 800979a:	463a      	movcs	r2, r7
 800979c:	b12a      	cbz	r2, 80097aa <qsort+0x234>
 800979e:	9903      	ldr	r1, [sp, #12]
 80097a0:	4643      	mov	r3, r8
 80097a2:	1a89      	subs	r1, r1, r2
 80097a4:	4658      	mov	r0, fp
 80097a6:	f7ff fead 	bl	8009504 <swapfunc>
 80097aa:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80097ae:	9b03      	ldr	r3, [sp, #12]
 80097b0:	454f      	cmp	r7, r9
 80097b2:	eba3 0007 	sub.w	r0, r3, r7
 80097b6:	d904      	bls.n	80097c2 <qsort+0x24c>
 80097b8:	4633      	mov	r3, r6
 80097ba:	46b9      	mov	r9, r7
 80097bc:	9f01      	ldr	r7, [sp, #4]
 80097be:	4606      	mov	r6, r0
 80097c0:	4618      	mov	r0, r3
 80097c2:	42a7      	cmp	r7, r4
 80097c4:	d921      	bls.n	800980a <qsort+0x294>
 80097c6:	fbb7 f1f4 	udiv	r1, r7, r4
 80097ca:	9b02      	ldr	r3, [sp, #8]
 80097cc:	2b07      	cmp	r3, #7
 80097ce:	d80d      	bhi.n	80097ec <qsort+0x276>
 80097d0:	fbb9 f7f4 	udiv	r7, r9, r4
 80097d4:	aa16      	add	r2, sp, #88	; 0x58
 80097d6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80097da:	f843 6c40 	str.w	r6, [r3, #-64]
 80097de:	f843 7c3c 	str.w	r7, [r3, #-60]
 80097e2:	9b02      	ldr	r3, [sp, #8]
 80097e4:	3301      	adds	r3, #1
 80097e6:	9302      	str	r3, [sp, #8]
 80097e8:	4606      	mov	r6, r0
 80097ea:	e6d5      	b.n	8009598 <qsort+0x22>
 80097ec:	4653      	mov	r3, sl
 80097ee:	4622      	mov	r2, r4
 80097f0:	f7ff fec1 	bl	8009576 <qsort>
 80097f4:	45a1      	cmp	r9, r4
 80097f6:	d80b      	bhi.n	8009810 <qsort+0x29a>
 80097f8:	9b02      	ldr	r3, [sp, #8]
 80097fa:	aa16      	add	r2, sp, #88	; 0x58
 80097fc:	3b01      	subs	r3, #1
 80097fe:	9302      	str	r3, [sp, #8]
 8009800:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009804:	e953 0110 	ldrd	r0, r1, [r3, #-64]	; 0x40
 8009808:	e7ee      	b.n	80097e8 <qsort+0x272>
 800980a:	45a1      	cmp	r9, r4
 800980c:	f67f aed1 	bls.w	80095b2 <qsort+0x3c>
 8009810:	fbb9 f1f4 	udiv	r1, r9, r4
 8009814:	4630      	mov	r0, r6
 8009816:	e7e7      	b.n	80097e8 <qsort+0x272>

08009818 <_sbrk_r>:
 8009818:	b538      	push	{r3, r4, r5, lr}
 800981a:	4d06      	ldr	r5, [pc, #24]	; (8009834 <_sbrk_r+0x1c>)
 800981c:	2300      	movs	r3, #0
 800981e:	4604      	mov	r4, r0
 8009820:	4608      	mov	r0, r1
 8009822:	602b      	str	r3, [r5, #0]
 8009824:	f7f8 fb26 	bl	8001e74 <_sbrk>
 8009828:	1c43      	adds	r3, r0, #1
 800982a:	d102      	bne.n	8009832 <_sbrk_r+0x1a>
 800982c:	682b      	ldr	r3, [r5, #0]
 800982e:	b103      	cbz	r3, 8009832 <_sbrk_r+0x1a>
 8009830:	6023      	str	r3, [r4, #0]
 8009832:	bd38      	pop	{r3, r4, r5, pc}
 8009834:	20025f84 	.word	0x20025f84

08009838 <_raise_r>:
 8009838:	291f      	cmp	r1, #31
 800983a:	b538      	push	{r3, r4, r5, lr}
 800983c:	4604      	mov	r4, r0
 800983e:	460d      	mov	r5, r1
 8009840:	d904      	bls.n	800984c <_raise_r+0x14>
 8009842:	2316      	movs	r3, #22
 8009844:	6003      	str	r3, [r0, #0]
 8009846:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800984a:	bd38      	pop	{r3, r4, r5, pc}
 800984c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800984e:	b112      	cbz	r2, 8009856 <_raise_r+0x1e>
 8009850:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009854:	b94b      	cbnz	r3, 800986a <_raise_r+0x32>
 8009856:	4620      	mov	r0, r4
 8009858:	f000 f830 	bl	80098bc <_getpid_r>
 800985c:	462a      	mov	r2, r5
 800985e:	4601      	mov	r1, r0
 8009860:	4620      	mov	r0, r4
 8009862:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009866:	f000 b817 	b.w	8009898 <_kill_r>
 800986a:	2b01      	cmp	r3, #1
 800986c:	d00a      	beq.n	8009884 <_raise_r+0x4c>
 800986e:	1c59      	adds	r1, r3, #1
 8009870:	d103      	bne.n	800987a <_raise_r+0x42>
 8009872:	2316      	movs	r3, #22
 8009874:	6003      	str	r3, [r0, #0]
 8009876:	2001      	movs	r0, #1
 8009878:	e7e7      	b.n	800984a <_raise_r+0x12>
 800987a:	2400      	movs	r4, #0
 800987c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009880:	4628      	mov	r0, r5
 8009882:	4798      	blx	r3
 8009884:	2000      	movs	r0, #0
 8009886:	e7e0      	b.n	800984a <_raise_r+0x12>

08009888 <raise>:
 8009888:	4b02      	ldr	r3, [pc, #8]	; (8009894 <raise+0xc>)
 800988a:	4601      	mov	r1, r0
 800988c:	6818      	ldr	r0, [r3, #0]
 800988e:	f7ff bfd3 	b.w	8009838 <_raise_r>
 8009892:	bf00      	nop
 8009894:	20000028 	.word	0x20000028

08009898 <_kill_r>:
 8009898:	b538      	push	{r3, r4, r5, lr}
 800989a:	4d07      	ldr	r5, [pc, #28]	; (80098b8 <_kill_r+0x20>)
 800989c:	2300      	movs	r3, #0
 800989e:	4604      	mov	r4, r0
 80098a0:	4608      	mov	r0, r1
 80098a2:	4611      	mov	r1, r2
 80098a4:	602b      	str	r3, [r5, #0]
 80098a6:	f7f8 fa5d 	bl	8001d64 <_kill>
 80098aa:	1c43      	adds	r3, r0, #1
 80098ac:	d102      	bne.n	80098b4 <_kill_r+0x1c>
 80098ae:	682b      	ldr	r3, [r5, #0]
 80098b0:	b103      	cbz	r3, 80098b4 <_kill_r+0x1c>
 80098b2:	6023      	str	r3, [r4, #0]
 80098b4:	bd38      	pop	{r3, r4, r5, pc}
 80098b6:	bf00      	nop
 80098b8:	20025f84 	.word	0x20025f84

080098bc <_getpid_r>:
 80098bc:	f7f8 ba4a 	b.w	8001d54 <_getpid>

080098c0 <siprintf>:
 80098c0:	b40e      	push	{r1, r2, r3}
 80098c2:	b500      	push	{lr}
 80098c4:	b09c      	sub	sp, #112	; 0x70
 80098c6:	ab1d      	add	r3, sp, #116	; 0x74
 80098c8:	9002      	str	r0, [sp, #8]
 80098ca:	9006      	str	r0, [sp, #24]
 80098cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80098d0:	4809      	ldr	r0, [pc, #36]	; (80098f8 <siprintf+0x38>)
 80098d2:	9107      	str	r1, [sp, #28]
 80098d4:	9104      	str	r1, [sp, #16]
 80098d6:	4909      	ldr	r1, [pc, #36]	; (80098fc <siprintf+0x3c>)
 80098d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80098dc:	9105      	str	r1, [sp, #20]
 80098de:	6800      	ldr	r0, [r0, #0]
 80098e0:	9301      	str	r3, [sp, #4]
 80098e2:	a902      	add	r1, sp, #8
 80098e4:	f000 fca2 	bl	800a22c <_svfiprintf_r>
 80098e8:	9b02      	ldr	r3, [sp, #8]
 80098ea:	2200      	movs	r2, #0
 80098ec:	701a      	strb	r2, [r3, #0]
 80098ee:	b01c      	add	sp, #112	; 0x70
 80098f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80098f4:	b003      	add	sp, #12
 80098f6:	4770      	bx	lr
 80098f8:	20000028 	.word	0x20000028
 80098fc:	ffff0208 	.word	0xffff0208

08009900 <strcpy>:
 8009900:	4603      	mov	r3, r0
 8009902:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009906:	f803 2b01 	strb.w	r2, [r3], #1
 800990a:	2a00      	cmp	r2, #0
 800990c:	d1f9      	bne.n	8009902 <strcpy+0x2>
 800990e:	4770      	bx	lr

08009910 <strncmp>:
 8009910:	b510      	push	{r4, lr}
 8009912:	b16a      	cbz	r2, 8009930 <strncmp+0x20>
 8009914:	3901      	subs	r1, #1
 8009916:	1884      	adds	r4, r0, r2
 8009918:	f810 3b01 	ldrb.w	r3, [r0], #1
 800991c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009920:	4293      	cmp	r3, r2
 8009922:	d103      	bne.n	800992c <strncmp+0x1c>
 8009924:	42a0      	cmp	r0, r4
 8009926:	d001      	beq.n	800992c <strncmp+0x1c>
 8009928:	2b00      	cmp	r3, #0
 800992a:	d1f5      	bne.n	8009918 <strncmp+0x8>
 800992c:	1a98      	subs	r0, r3, r2
 800992e:	bd10      	pop	{r4, pc}
 8009930:	4610      	mov	r0, r2
 8009932:	e7fc      	b.n	800992e <strncmp+0x1e>

08009934 <strncpy>:
 8009934:	b510      	push	{r4, lr}
 8009936:	3901      	subs	r1, #1
 8009938:	4603      	mov	r3, r0
 800993a:	b132      	cbz	r2, 800994a <strncpy+0x16>
 800993c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009940:	f803 4b01 	strb.w	r4, [r3], #1
 8009944:	3a01      	subs	r2, #1
 8009946:	2c00      	cmp	r4, #0
 8009948:	d1f7      	bne.n	800993a <strncpy+0x6>
 800994a:	441a      	add	r2, r3
 800994c:	2100      	movs	r1, #0
 800994e:	4293      	cmp	r3, r2
 8009950:	d100      	bne.n	8009954 <strncpy+0x20>
 8009952:	bd10      	pop	{r4, pc}
 8009954:	f803 1b01 	strb.w	r1, [r3], #1
 8009958:	e7f9      	b.n	800994e <strncpy+0x1a>
	...

0800995c <strtok>:
 800995c:	4b16      	ldr	r3, [pc, #88]	; (80099b8 <strtok+0x5c>)
 800995e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009960:	681e      	ldr	r6, [r3, #0]
 8009962:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8009964:	4605      	mov	r5, r0
 8009966:	b9fc      	cbnz	r4, 80099a8 <strtok+0x4c>
 8009968:	2050      	movs	r0, #80	; 0x50
 800996a:	9101      	str	r1, [sp, #4]
 800996c:	f7ff f9fa 	bl	8008d64 <malloc>
 8009970:	9901      	ldr	r1, [sp, #4]
 8009972:	65b0      	str	r0, [r6, #88]	; 0x58
 8009974:	4602      	mov	r2, r0
 8009976:	b920      	cbnz	r0, 8009982 <strtok+0x26>
 8009978:	4b10      	ldr	r3, [pc, #64]	; (80099bc <strtok+0x60>)
 800997a:	4811      	ldr	r0, [pc, #68]	; (80099c0 <strtok+0x64>)
 800997c:	2157      	movs	r1, #87	; 0x57
 800997e:	f7ff f997 	bl	8008cb0 <__assert_func>
 8009982:	e9c0 4400 	strd	r4, r4, [r0]
 8009986:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800998a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800998e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8009992:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8009996:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800999a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800999e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80099a2:	6184      	str	r4, [r0, #24]
 80099a4:	7704      	strb	r4, [r0, #28]
 80099a6:	6244      	str	r4, [r0, #36]	; 0x24
 80099a8:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80099aa:	2301      	movs	r3, #1
 80099ac:	4628      	mov	r0, r5
 80099ae:	b002      	add	sp, #8
 80099b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80099b4:	f000 b806 	b.w	80099c4 <__strtok_r>
 80099b8:	20000028 	.word	0x20000028
 80099bc:	0801bff3 	.word	0x0801bff3
 80099c0:	0801c00a 	.word	0x0801c00a

080099c4 <__strtok_r>:
 80099c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099c6:	b908      	cbnz	r0, 80099cc <__strtok_r+0x8>
 80099c8:	6810      	ldr	r0, [r2, #0]
 80099ca:	b188      	cbz	r0, 80099f0 <__strtok_r+0x2c>
 80099cc:	4604      	mov	r4, r0
 80099ce:	4620      	mov	r0, r4
 80099d0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80099d4:	460f      	mov	r7, r1
 80099d6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80099da:	b91e      	cbnz	r6, 80099e4 <__strtok_r+0x20>
 80099dc:	b965      	cbnz	r5, 80099f8 <__strtok_r+0x34>
 80099de:	6015      	str	r5, [r2, #0]
 80099e0:	4628      	mov	r0, r5
 80099e2:	e005      	b.n	80099f0 <__strtok_r+0x2c>
 80099e4:	42b5      	cmp	r5, r6
 80099e6:	d1f6      	bne.n	80099d6 <__strtok_r+0x12>
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d1f0      	bne.n	80099ce <__strtok_r+0xa>
 80099ec:	6014      	str	r4, [r2, #0]
 80099ee:	7003      	strb	r3, [r0, #0]
 80099f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099f2:	461c      	mov	r4, r3
 80099f4:	e00c      	b.n	8009a10 <__strtok_r+0x4c>
 80099f6:	b915      	cbnz	r5, 80099fe <__strtok_r+0x3a>
 80099f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80099fc:	460e      	mov	r6, r1
 80099fe:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009a02:	42ab      	cmp	r3, r5
 8009a04:	d1f7      	bne.n	80099f6 <__strtok_r+0x32>
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d0f3      	beq.n	80099f2 <__strtok_r+0x2e>
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009a10:	6014      	str	r4, [r2, #0]
 8009a12:	e7ed      	b.n	80099f0 <__strtok_r+0x2c>

08009a14 <_strtoll_l.isra.0>:
 8009a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a18:	b087      	sub	sp, #28
 8009a1a:	4691      	mov	r9, r2
 8009a1c:	4a47      	ldr	r2, [pc, #284]	; (8009b3c <_strtoll_l.isra.0+0x128>)
 8009a1e:	9005      	str	r0, [sp, #20]
 8009a20:	4688      	mov	r8, r1
 8009a22:	461f      	mov	r7, r3
 8009a24:	460d      	mov	r5, r1
 8009a26:	462b      	mov	r3, r5
 8009a28:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a2c:	5ca6      	ldrb	r6, [r4, r2]
 8009a2e:	f016 0608 	ands.w	r6, r6, #8
 8009a32:	d1f8      	bne.n	8009a26 <_strtoll_l.isra.0+0x12>
 8009a34:	2c2d      	cmp	r4, #45	; 0x2d
 8009a36:	d147      	bne.n	8009ac8 <_strtoll_l.isra.0+0xb4>
 8009a38:	782c      	ldrb	r4, [r5, #0]
 8009a3a:	2601      	movs	r6, #1
 8009a3c:	1c9d      	adds	r5, r3, #2
 8009a3e:	2f00      	cmp	r7, #0
 8009a40:	d077      	beq.n	8009b32 <_strtoll_l.isra.0+0x11e>
 8009a42:	2f10      	cmp	r7, #16
 8009a44:	d109      	bne.n	8009a5a <_strtoll_l.isra.0+0x46>
 8009a46:	2c30      	cmp	r4, #48	; 0x30
 8009a48:	d107      	bne.n	8009a5a <_strtoll_l.isra.0+0x46>
 8009a4a:	782b      	ldrb	r3, [r5, #0]
 8009a4c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009a50:	2b58      	cmp	r3, #88	; 0x58
 8009a52:	d169      	bne.n	8009b28 <_strtoll_l.isra.0+0x114>
 8009a54:	786c      	ldrb	r4, [r5, #1]
 8009a56:	2710      	movs	r7, #16
 8009a58:	3502      	adds	r5, #2
 8009a5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a5e:	1990      	adds	r0, r2, r6
 8009a60:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009a64:	ea4f 7be7 	mov.w	fp, r7, asr #31
 8009a68:	eb43 71e6 	adc.w	r1, r3, r6, asr #31
 8009a6c:	463a      	mov	r2, r7
 8009a6e:	465b      	mov	r3, fp
 8009a70:	e9cd 0100 	strd	r0, r1, [sp]
 8009a74:	f7f6 fc2c 	bl	80002d0 <__aeabi_uldivmod>
 8009a78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a7c:	46ba      	mov	sl, r7
 8009a7e:	4696      	mov	lr, r2
 8009a80:	2300      	movs	r3, #0
 8009a82:	2000      	movs	r0, #0
 8009a84:	2100      	movs	r1, #0
 8009a86:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009a8a:	f1bc 0f09 	cmp.w	ip, #9
 8009a8e:	d820      	bhi.n	8009ad2 <_strtoll_l.isra.0+0xbe>
 8009a90:	4664      	mov	r4, ip
 8009a92:	42a7      	cmp	r7, r4
 8009a94:	dd2e      	ble.n	8009af4 <_strtoll_l.isra.0+0xe0>
 8009a96:	1c5a      	adds	r2, r3, #1
 8009a98:	d013      	beq.n	8009ac2 <_strtoll_l.isra.0+0xae>
 8009a9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a9e:	428b      	cmp	r3, r1
 8009aa0:	bf08      	it	eq
 8009aa2:	4282      	cmpeq	r2, r0
 8009aa4:	d323      	bcc.n	8009aee <_strtoll_l.isra.0+0xda>
 8009aa6:	d101      	bne.n	8009aac <_strtoll_l.isra.0+0x98>
 8009aa8:	45a6      	cmp	lr, r4
 8009aaa:	db20      	blt.n	8009aee <_strtoll_l.isra.0+0xda>
 8009aac:	fb0a f301 	mul.w	r3, sl, r1
 8009ab0:	fb00 330b 	mla	r3, r0, fp, r3
 8009ab4:	fbaa 0100 	umull	r0, r1, sl, r0
 8009ab8:	4419      	add	r1, r3
 8009aba:	1900      	adds	r0, r0, r4
 8009abc:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ac6:	e7de      	b.n	8009a86 <_strtoll_l.isra.0+0x72>
 8009ac8:	2c2b      	cmp	r4, #43	; 0x2b
 8009aca:	bf04      	itt	eq
 8009acc:	782c      	ldrbeq	r4, [r5, #0]
 8009ace:	1c9d      	addeq	r5, r3, #2
 8009ad0:	e7b5      	b.n	8009a3e <_strtoll_l.isra.0+0x2a>
 8009ad2:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009ad6:	f1bc 0f19 	cmp.w	ip, #25
 8009ada:	d801      	bhi.n	8009ae0 <_strtoll_l.isra.0+0xcc>
 8009adc:	3c37      	subs	r4, #55	; 0x37
 8009ade:	e7d8      	b.n	8009a92 <_strtoll_l.isra.0+0x7e>
 8009ae0:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009ae4:	f1bc 0f19 	cmp.w	ip, #25
 8009ae8:	d804      	bhi.n	8009af4 <_strtoll_l.isra.0+0xe0>
 8009aea:	3c57      	subs	r4, #87	; 0x57
 8009aec:	e7d1      	b.n	8009a92 <_strtoll_l.isra.0+0x7e>
 8009aee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009af2:	e7e6      	b.n	8009ac2 <_strtoll_l.isra.0+0xae>
 8009af4:	1c5a      	adds	r2, r3, #1
 8009af6:	d10a      	bne.n	8009b0e <_strtoll_l.isra.0+0xfa>
 8009af8:	9a05      	ldr	r2, [sp, #20]
 8009afa:	2322      	movs	r3, #34	; 0x22
 8009afc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b00:	6013      	str	r3, [r2, #0]
 8009b02:	f1b9 0f00 	cmp.w	r9, #0
 8009b06:	d10a      	bne.n	8009b1e <_strtoll_l.isra.0+0x10a>
 8009b08:	b007      	add	sp, #28
 8009b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b0e:	b116      	cbz	r6, 8009b16 <_strtoll_l.isra.0+0x102>
 8009b10:	4240      	negs	r0, r0
 8009b12:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009b16:	f1b9 0f00 	cmp.w	r9, #0
 8009b1a:	d0f5      	beq.n	8009b08 <_strtoll_l.isra.0+0xf4>
 8009b1c:	b10b      	cbz	r3, 8009b22 <_strtoll_l.isra.0+0x10e>
 8009b1e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8009b22:	f8c9 8000 	str.w	r8, [r9]
 8009b26:	e7ef      	b.n	8009b08 <_strtoll_l.isra.0+0xf4>
 8009b28:	2430      	movs	r4, #48	; 0x30
 8009b2a:	2f00      	cmp	r7, #0
 8009b2c:	d195      	bne.n	8009a5a <_strtoll_l.isra.0+0x46>
 8009b2e:	2708      	movs	r7, #8
 8009b30:	e793      	b.n	8009a5a <_strtoll_l.isra.0+0x46>
 8009b32:	2c30      	cmp	r4, #48	; 0x30
 8009b34:	d089      	beq.n	8009a4a <_strtoll_l.isra.0+0x36>
 8009b36:	270a      	movs	r7, #10
 8009b38:	e78f      	b.n	8009a5a <_strtoll_l.isra.0+0x46>
 8009b3a:	bf00      	nop
 8009b3c:	0801c06c 	.word	0x0801c06c

08009b40 <strtoll>:
 8009b40:	4613      	mov	r3, r2
 8009b42:	460a      	mov	r2, r1
 8009b44:	4601      	mov	r1, r0
 8009b46:	4802      	ldr	r0, [pc, #8]	; (8009b50 <strtoll+0x10>)
 8009b48:	6800      	ldr	r0, [r0, #0]
 8009b4a:	f7ff bf63 	b.w	8009a14 <_strtoll_l.isra.0>
 8009b4e:	bf00      	nop
 8009b50:	20000028 	.word	0x20000028

08009b54 <__swbuf_r>:
 8009b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b56:	460e      	mov	r6, r1
 8009b58:	4614      	mov	r4, r2
 8009b5a:	4605      	mov	r5, r0
 8009b5c:	b118      	cbz	r0, 8009b66 <__swbuf_r+0x12>
 8009b5e:	6983      	ldr	r3, [r0, #24]
 8009b60:	b90b      	cbnz	r3, 8009b66 <__swbuf_r+0x12>
 8009b62:	f000 f9d1 	bl	8009f08 <__sinit>
 8009b66:	4b21      	ldr	r3, [pc, #132]	; (8009bec <__swbuf_r+0x98>)
 8009b68:	429c      	cmp	r4, r3
 8009b6a:	d12b      	bne.n	8009bc4 <__swbuf_r+0x70>
 8009b6c:	686c      	ldr	r4, [r5, #4]
 8009b6e:	69a3      	ldr	r3, [r4, #24]
 8009b70:	60a3      	str	r3, [r4, #8]
 8009b72:	89a3      	ldrh	r3, [r4, #12]
 8009b74:	071a      	lsls	r2, r3, #28
 8009b76:	d52f      	bpl.n	8009bd8 <__swbuf_r+0x84>
 8009b78:	6923      	ldr	r3, [r4, #16]
 8009b7a:	b36b      	cbz	r3, 8009bd8 <__swbuf_r+0x84>
 8009b7c:	6923      	ldr	r3, [r4, #16]
 8009b7e:	6820      	ldr	r0, [r4, #0]
 8009b80:	1ac0      	subs	r0, r0, r3
 8009b82:	6963      	ldr	r3, [r4, #20]
 8009b84:	b2f6      	uxtb	r6, r6
 8009b86:	4283      	cmp	r3, r0
 8009b88:	4637      	mov	r7, r6
 8009b8a:	dc04      	bgt.n	8009b96 <__swbuf_r+0x42>
 8009b8c:	4621      	mov	r1, r4
 8009b8e:	4628      	mov	r0, r5
 8009b90:	f000 f926 	bl	8009de0 <_fflush_r>
 8009b94:	bb30      	cbnz	r0, 8009be4 <__swbuf_r+0x90>
 8009b96:	68a3      	ldr	r3, [r4, #8]
 8009b98:	3b01      	subs	r3, #1
 8009b9a:	60a3      	str	r3, [r4, #8]
 8009b9c:	6823      	ldr	r3, [r4, #0]
 8009b9e:	1c5a      	adds	r2, r3, #1
 8009ba0:	6022      	str	r2, [r4, #0]
 8009ba2:	701e      	strb	r6, [r3, #0]
 8009ba4:	6963      	ldr	r3, [r4, #20]
 8009ba6:	3001      	adds	r0, #1
 8009ba8:	4283      	cmp	r3, r0
 8009baa:	d004      	beq.n	8009bb6 <__swbuf_r+0x62>
 8009bac:	89a3      	ldrh	r3, [r4, #12]
 8009bae:	07db      	lsls	r3, r3, #31
 8009bb0:	d506      	bpl.n	8009bc0 <__swbuf_r+0x6c>
 8009bb2:	2e0a      	cmp	r6, #10
 8009bb4:	d104      	bne.n	8009bc0 <__swbuf_r+0x6c>
 8009bb6:	4621      	mov	r1, r4
 8009bb8:	4628      	mov	r0, r5
 8009bba:	f000 f911 	bl	8009de0 <_fflush_r>
 8009bbe:	b988      	cbnz	r0, 8009be4 <__swbuf_r+0x90>
 8009bc0:	4638      	mov	r0, r7
 8009bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bc4:	4b0a      	ldr	r3, [pc, #40]	; (8009bf0 <__swbuf_r+0x9c>)
 8009bc6:	429c      	cmp	r4, r3
 8009bc8:	d101      	bne.n	8009bce <__swbuf_r+0x7a>
 8009bca:	68ac      	ldr	r4, [r5, #8]
 8009bcc:	e7cf      	b.n	8009b6e <__swbuf_r+0x1a>
 8009bce:	4b09      	ldr	r3, [pc, #36]	; (8009bf4 <__swbuf_r+0xa0>)
 8009bd0:	429c      	cmp	r4, r3
 8009bd2:	bf08      	it	eq
 8009bd4:	68ec      	ldreq	r4, [r5, #12]
 8009bd6:	e7ca      	b.n	8009b6e <__swbuf_r+0x1a>
 8009bd8:	4621      	mov	r1, r4
 8009bda:	4628      	mov	r0, r5
 8009bdc:	f000 f80c 	bl	8009bf8 <__swsetup_r>
 8009be0:	2800      	cmp	r0, #0
 8009be2:	d0cb      	beq.n	8009b7c <__swbuf_r+0x28>
 8009be4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009be8:	e7ea      	b.n	8009bc0 <__swbuf_r+0x6c>
 8009bea:	bf00      	nop
 8009bec:	0801c18c 	.word	0x0801c18c
 8009bf0:	0801c1ac 	.word	0x0801c1ac
 8009bf4:	0801c16c 	.word	0x0801c16c

08009bf8 <__swsetup_r>:
 8009bf8:	4b32      	ldr	r3, [pc, #200]	; (8009cc4 <__swsetup_r+0xcc>)
 8009bfa:	b570      	push	{r4, r5, r6, lr}
 8009bfc:	681d      	ldr	r5, [r3, #0]
 8009bfe:	4606      	mov	r6, r0
 8009c00:	460c      	mov	r4, r1
 8009c02:	b125      	cbz	r5, 8009c0e <__swsetup_r+0x16>
 8009c04:	69ab      	ldr	r3, [r5, #24]
 8009c06:	b913      	cbnz	r3, 8009c0e <__swsetup_r+0x16>
 8009c08:	4628      	mov	r0, r5
 8009c0a:	f000 f97d 	bl	8009f08 <__sinit>
 8009c0e:	4b2e      	ldr	r3, [pc, #184]	; (8009cc8 <__swsetup_r+0xd0>)
 8009c10:	429c      	cmp	r4, r3
 8009c12:	d10f      	bne.n	8009c34 <__swsetup_r+0x3c>
 8009c14:	686c      	ldr	r4, [r5, #4]
 8009c16:	89a3      	ldrh	r3, [r4, #12]
 8009c18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c1c:	0719      	lsls	r1, r3, #28
 8009c1e:	d42c      	bmi.n	8009c7a <__swsetup_r+0x82>
 8009c20:	06dd      	lsls	r5, r3, #27
 8009c22:	d411      	bmi.n	8009c48 <__swsetup_r+0x50>
 8009c24:	2309      	movs	r3, #9
 8009c26:	6033      	str	r3, [r6, #0]
 8009c28:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009c2c:	81a3      	strh	r3, [r4, #12]
 8009c2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c32:	e03e      	b.n	8009cb2 <__swsetup_r+0xba>
 8009c34:	4b25      	ldr	r3, [pc, #148]	; (8009ccc <__swsetup_r+0xd4>)
 8009c36:	429c      	cmp	r4, r3
 8009c38:	d101      	bne.n	8009c3e <__swsetup_r+0x46>
 8009c3a:	68ac      	ldr	r4, [r5, #8]
 8009c3c:	e7eb      	b.n	8009c16 <__swsetup_r+0x1e>
 8009c3e:	4b24      	ldr	r3, [pc, #144]	; (8009cd0 <__swsetup_r+0xd8>)
 8009c40:	429c      	cmp	r4, r3
 8009c42:	bf08      	it	eq
 8009c44:	68ec      	ldreq	r4, [r5, #12]
 8009c46:	e7e6      	b.n	8009c16 <__swsetup_r+0x1e>
 8009c48:	0758      	lsls	r0, r3, #29
 8009c4a:	d512      	bpl.n	8009c72 <__swsetup_r+0x7a>
 8009c4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c4e:	b141      	cbz	r1, 8009c62 <__swsetup_r+0x6a>
 8009c50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c54:	4299      	cmp	r1, r3
 8009c56:	d002      	beq.n	8009c5e <__swsetup_r+0x66>
 8009c58:	4630      	mov	r0, r6
 8009c5a:	f7ff f8bb 	bl	8008dd4 <_free_r>
 8009c5e:	2300      	movs	r3, #0
 8009c60:	6363      	str	r3, [r4, #52]	; 0x34
 8009c62:	89a3      	ldrh	r3, [r4, #12]
 8009c64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009c68:	81a3      	strh	r3, [r4, #12]
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	6063      	str	r3, [r4, #4]
 8009c6e:	6923      	ldr	r3, [r4, #16]
 8009c70:	6023      	str	r3, [r4, #0]
 8009c72:	89a3      	ldrh	r3, [r4, #12]
 8009c74:	f043 0308 	orr.w	r3, r3, #8
 8009c78:	81a3      	strh	r3, [r4, #12]
 8009c7a:	6923      	ldr	r3, [r4, #16]
 8009c7c:	b94b      	cbnz	r3, 8009c92 <__swsetup_r+0x9a>
 8009c7e:	89a3      	ldrh	r3, [r4, #12]
 8009c80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009c84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c88:	d003      	beq.n	8009c92 <__swsetup_r+0x9a>
 8009c8a:	4621      	mov	r1, r4
 8009c8c:	4630      	mov	r0, r6
 8009c8e:	f000 f9ff 	bl	800a090 <__smakebuf_r>
 8009c92:	89a0      	ldrh	r0, [r4, #12]
 8009c94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c98:	f010 0301 	ands.w	r3, r0, #1
 8009c9c:	d00a      	beq.n	8009cb4 <__swsetup_r+0xbc>
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	60a3      	str	r3, [r4, #8]
 8009ca2:	6963      	ldr	r3, [r4, #20]
 8009ca4:	425b      	negs	r3, r3
 8009ca6:	61a3      	str	r3, [r4, #24]
 8009ca8:	6923      	ldr	r3, [r4, #16]
 8009caa:	b943      	cbnz	r3, 8009cbe <__swsetup_r+0xc6>
 8009cac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009cb0:	d1ba      	bne.n	8009c28 <__swsetup_r+0x30>
 8009cb2:	bd70      	pop	{r4, r5, r6, pc}
 8009cb4:	0781      	lsls	r1, r0, #30
 8009cb6:	bf58      	it	pl
 8009cb8:	6963      	ldrpl	r3, [r4, #20]
 8009cba:	60a3      	str	r3, [r4, #8]
 8009cbc:	e7f4      	b.n	8009ca8 <__swsetup_r+0xb0>
 8009cbe:	2000      	movs	r0, #0
 8009cc0:	e7f7      	b.n	8009cb2 <__swsetup_r+0xba>
 8009cc2:	bf00      	nop
 8009cc4:	20000028 	.word	0x20000028
 8009cc8:	0801c18c 	.word	0x0801c18c
 8009ccc:	0801c1ac 	.word	0x0801c1ac
 8009cd0:	0801c16c 	.word	0x0801c16c

08009cd4 <__sflush_r>:
 8009cd4:	898a      	ldrh	r2, [r1, #12]
 8009cd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cda:	4605      	mov	r5, r0
 8009cdc:	0710      	lsls	r0, r2, #28
 8009cde:	460c      	mov	r4, r1
 8009ce0:	d458      	bmi.n	8009d94 <__sflush_r+0xc0>
 8009ce2:	684b      	ldr	r3, [r1, #4]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	dc05      	bgt.n	8009cf4 <__sflush_r+0x20>
 8009ce8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	dc02      	bgt.n	8009cf4 <__sflush_r+0x20>
 8009cee:	2000      	movs	r0, #0
 8009cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cf4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009cf6:	2e00      	cmp	r6, #0
 8009cf8:	d0f9      	beq.n	8009cee <__sflush_r+0x1a>
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d00:	682f      	ldr	r7, [r5, #0]
 8009d02:	602b      	str	r3, [r5, #0]
 8009d04:	d032      	beq.n	8009d6c <__sflush_r+0x98>
 8009d06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d08:	89a3      	ldrh	r3, [r4, #12]
 8009d0a:	075a      	lsls	r2, r3, #29
 8009d0c:	d505      	bpl.n	8009d1a <__sflush_r+0x46>
 8009d0e:	6863      	ldr	r3, [r4, #4]
 8009d10:	1ac0      	subs	r0, r0, r3
 8009d12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d14:	b10b      	cbz	r3, 8009d1a <__sflush_r+0x46>
 8009d16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d18:	1ac0      	subs	r0, r0, r3
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	4602      	mov	r2, r0
 8009d1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d20:	6a21      	ldr	r1, [r4, #32]
 8009d22:	4628      	mov	r0, r5
 8009d24:	47b0      	blx	r6
 8009d26:	1c43      	adds	r3, r0, #1
 8009d28:	89a3      	ldrh	r3, [r4, #12]
 8009d2a:	d106      	bne.n	8009d3a <__sflush_r+0x66>
 8009d2c:	6829      	ldr	r1, [r5, #0]
 8009d2e:	291d      	cmp	r1, #29
 8009d30:	d82c      	bhi.n	8009d8c <__sflush_r+0xb8>
 8009d32:	4a2a      	ldr	r2, [pc, #168]	; (8009ddc <__sflush_r+0x108>)
 8009d34:	40ca      	lsrs	r2, r1
 8009d36:	07d6      	lsls	r6, r2, #31
 8009d38:	d528      	bpl.n	8009d8c <__sflush_r+0xb8>
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	6062      	str	r2, [r4, #4]
 8009d3e:	04d9      	lsls	r1, r3, #19
 8009d40:	6922      	ldr	r2, [r4, #16]
 8009d42:	6022      	str	r2, [r4, #0]
 8009d44:	d504      	bpl.n	8009d50 <__sflush_r+0x7c>
 8009d46:	1c42      	adds	r2, r0, #1
 8009d48:	d101      	bne.n	8009d4e <__sflush_r+0x7a>
 8009d4a:	682b      	ldr	r3, [r5, #0]
 8009d4c:	b903      	cbnz	r3, 8009d50 <__sflush_r+0x7c>
 8009d4e:	6560      	str	r0, [r4, #84]	; 0x54
 8009d50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d52:	602f      	str	r7, [r5, #0]
 8009d54:	2900      	cmp	r1, #0
 8009d56:	d0ca      	beq.n	8009cee <__sflush_r+0x1a>
 8009d58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d5c:	4299      	cmp	r1, r3
 8009d5e:	d002      	beq.n	8009d66 <__sflush_r+0x92>
 8009d60:	4628      	mov	r0, r5
 8009d62:	f7ff f837 	bl	8008dd4 <_free_r>
 8009d66:	2000      	movs	r0, #0
 8009d68:	6360      	str	r0, [r4, #52]	; 0x34
 8009d6a:	e7c1      	b.n	8009cf0 <__sflush_r+0x1c>
 8009d6c:	6a21      	ldr	r1, [r4, #32]
 8009d6e:	2301      	movs	r3, #1
 8009d70:	4628      	mov	r0, r5
 8009d72:	47b0      	blx	r6
 8009d74:	1c41      	adds	r1, r0, #1
 8009d76:	d1c7      	bne.n	8009d08 <__sflush_r+0x34>
 8009d78:	682b      	ldr	r3, [r5, #0]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d0c4      	beq.n	8009d08 <__sflush_r+0x34>
 8009d7e:	2b1d      	cmp	r3, #29
 8009d80:	d001      	beq.n	8009d86 <__sflush_r+0xb2>
 8009d82:	2b16      	cmp	r3, #22
 8009d84:	d101      	bne.n	8009d8a <__sflush_r+0xb6>
 8009d86:	602f      	str	r7, [r5, #0]
 8009d88:	e7b1      	b.n	8009cee <__sflush_r+0x1a>
 8009d8a:	89a3      	ldrh	r3, [r4, #12]
 8009d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d90:	81a3      	strh	r3, [r4, #12]
 8009d92:	e7ad      	b.n	8009cf0 <__sflush_r+0x1c>
 8009d94:	690f      	ldr	r7, [r1, #16]
 8009d96:	2f00      	cmp	r7, #0
 8009d98:	d0a9      	beq.n	8009cee <__sflush_r+0x1a>
 8009d9a:	0793      	lsls	r3, r2, #30
 8009d9c:	680e      	ldr	r6, [r1, #0]
 8009d9e:	bf08      	it	eq
 8009da0:	694b      	ldreq	r3, [r1, #20]
 8009da2:	600f      	str	r7, [r1, #0]
 8009da4:	bf18      	it	ne
 8009da6:	2300      	movne	r3, #0
 8009da8:	eba6 0807 	sub.w	r8, r6, r7
 8009dac:	608b      	str	r3, [r1, #8]
 8009dae:	f1b8 0f00 	cmp.w	r8, #0
 8009db2:	dd9c      	ble.n	8009cee <__sflush_r+0x1a>
 8009db4:	6a21      	ldr	r1, [r4, #32]
 8009db6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009db8:	4643      	mov	r3, r8
 8009dba:	463a      	mov	r2, r7
 8009dbc:	4628      	mov	r0, r5
 8009dbe:	47b0      	blx	r6
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	dc06      	bgt.n	8009dd2 <__sflush_r+0xfe>
 8009dc4:	89a3      	ldrh	r3, [r4, #12]
 8009dc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009dca:	81a3      	strh	r3, [r4, #12]
 8009dcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009dd0:	e78e      	b.n	8009cf0 <__sflush_r+0x1c>
 8009dd2:	4407      	add	r7, r0
 8009dd4:	eba8 0800 	sub.w	r8, r8, r0
 8009dd8:	e7e9      	b.n	8009dae <__sflush_r+0xda>
 8009dda:	bf00      	nop
 8009ddc:	20400001 	.word	0x20400001

08009de0 <_fflush_r>:
 8009de0:	b538      	push	{r3, r4, r5, lr}
 8009de2:	690b      	ldr	r3, [r1, #16]
 8009de4:	4605      	mov	r5, r0
 8009de6:	460c      	mov	r4, r1
 8009de8:	b913      	cbnz	r3, 8009df0 <_fflush_r+0x10>
 8009dea:	2500      	movs	r5, #0
 8009dec:	4628      	mov	r0, r5
 8009dee:	bd38      	pop	{r3, r4, r5, pc}
 8009df0:	b118      	cbz	r0, 8009dfa <_fflush_r+0x1a>
 8009df2:	6983      	ldr	r3, [r0, #24]
 8009df4:	b90b      	cbnz	r3, 8009dfa <_fflush_r+0x1a>
 8009df6:	f000 f887 	bl	8009f08 <__sinit>
 8009dfa:	4b14      	ldr	r3, [pc, #80]	; (8009e4c <_fflush_r+0x6c>)
 8009dfc:	429c      	cmp	r4, r3
 8009dfe:	d11b      	bne.n	8009e38 <_fflush_r+0x58>
 8009e00:	686c      	ldr	r4, [r5, #4]
 8009e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d0ef      	beq.n	8009dea <_fflush_r+0xa>
 8009e0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e0c:	07d0      	lsls	r0, r2, #31
 8009e0e:	d404      	bmi.n	8009e1a <_fflush_r+0x3a>
 8009e10:	0599      	lsls	r1, r3, #22
 8009e12:	d402      	bmi.n	8009e1a <_fflush_r+0x3a>
 8009e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e16:	f000 f915 	bl	800a044 <__retarget_lock_acquire_recursive>
 8009e1a:	4628      	mov	r0, r5
 8009e1c:	4621      	mov	r1, r4
 8009e1e:	f7ff ff59 	bl	8009cd4 <__sflush_r>
 8009e22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e24:	07da      	lsls	r2, r3, #31
 8009e26:	4605      	mov	r5, r0
 8009e28:	d4e0      	bmi.n	8009dec <_fflush_r+0xc>
 8009e2a:	89a3      	ldrh	r3, [r4, #12]
 8009e2c:	059b      	lsls	r3, r3, #22
 8009e2e:	d4dd      	bmi.n	8009dec <_fflush_r+0xc>
 8009e30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e32:	f000 f908 	bl	800a046 <__retarget_lock_release_recursive>
 8009e36:	e7d9      	b.n	8009dec <_fflush_r+0xc>
 8009e38:	4b05      	ldr	r3, [pc, #20]	; (8009e50 <_fflush_r+0x70>)
 8009e3a:	429c      	cmp	r4, r3
 8009e3c:	d101      	bne.n	8009e42 <_fflush_r+0x62>
 8009e3e:	68ac      	ldr	r4, [r5, #8]
 8009e40:	e7df      	b.n	8009e02 <_fflush_r+0x22>
 8009e42:	4b04      	ldr	r3, [pc, #16]	; (8009e54 <_fflush_r+0x74>)
 8009e44:	429c      	cmp	r4, r3
 8009e46:	bf08      	it	eq
 8009e48:	68ec      	ldreq	r4, [r5, #12]
 8009e4a:	e7da      	b.n	8009e02 <_fflush_r+0x22>
 8009e4c:	0801c18c 	.word	0x0801c18c
 8009e50:	0801c1ac 	.word	0x0801c1ac
 8009e54:	0801c16c 	.word	0x0801c16c

08009e58 <std>:
 8009e58:	2300      	movs	r3, #0
 8009e5a:	b510      	push	{r4, lr}
 8009e5c:	4604      	mov	r4, r0
 8009e5e:	e9c0 3300 	strd	r3, r3, [r0]
 8009e62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e66:	6083      	str	r3, [r0, #8]
 8009e68:	8181      	strh	r1, [r0, #12]
 8009e6a:	6643      	str	r3, [r0, #100]	; 0x64
 8009e6c:	81c2      	strh	r2, [r0, #14]
 8009e6e:	6183      	str	r3, [r0, #24]
 8009e70:	4619      	mov	r1, r3
 8009e72:	2208      	movs	r2, #8
 8009e74:	305c      	adds	r0, #92	; 0x5c
 8009e76:	f7fe ffa5 	bl	8008dc4 <memset>
 8009e7a:	4b05      	ldr	r3, [pc, #20]	; (8009e90 <std+0x38>)
 8009e7c:	6263      	str	r3, [r4, #36]	; 0x24
 8009e7e:	4b05      	ldr	r3, [pc, #20]	; (8009e94 <std+0x3c>)
 8009e80:	62a3      	str	r3, [r4, #40]	; 0x28
 8009e82:	4b05      	ldr	r3, [pc, #20]	; (8009e98 <std+0x40>)
 8009e84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009e86:	4b05      	ldr	r3, [pc, #20]	; (8009e9c <std+0x44>)
 8009e88:	6224      	str	r4, [r4, #32]
 8009e8a:	6323      	str	r3, [r4, #48]	; 0x30
 8009e8c:	bd10      	pop	{r4, pc}
 8009e8e:	bf00      	nop
 8009e90:	0800a42d 	.word	0x0800a42d
 8009e94:	0800a44f 	.word	0x0800a44f
 8009e98:	0800a487 	.word	0x0800a487
 8009e9c:	0800a4ab 	.word	0x0800a4ab

08009ea0 <_cleanup_r>:
 8009ea0:	4901      	ldr	r1, [pc, #4]	; (8009ea8 <_cleanup_r+0x8>)
 8009ea2:	f000 b8af 	b.w	800a004 <_fwalk_reent>
 8009ea6:	bf00      	nop
 8009ea8:	08009de1 	.word	0x08009de1

08009eac <__sfmoreglue>:
 8009eac:	b570      	push	{r4, r5, r6, lr}
 8009eae:	1e4a      	subs	r2, r1, #1
 8009eb0:	2568      	movs	r5, #104	; 0x68
 8009eb2:	4355      	muls	r5, r2
 8009eb4:	460e      	mov	r6, r1
 8009eb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009eba:	f7fe ffdb 	bl	8008e74 <_malloc_r>
 8009ebe:	4604      	mov	r4, r0
 8009ec0:	b140      	cbz	r0, 8009ed4 <__sfmoreglue+0x28>
 8009ec2:	2100      	movs	r1, #0
 8009ec4:	e9c0 1600 	strd	r1, r6, [r0]
 8009ec8:	300c      	adds	r0, #12
 8009eca:	60a0      	str	r0, [r4, #8]
 8009ecc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009ed0:	f7fe ff78 	bl	8008dc4 <memset>
 8009ed4:	4620      	mov	r0, r4
 8009ed6:	bd70      	pop	{r4, r5, r6, pc}

08009ed8 <__sfp_lock_acquire>:
 8009ed8:	4801      	ldr	r0, [pc, #4]	; (8009ee0 <__sfp_lock_acquire+0x8>)
 8009eda:	f000 b8b3 	b.w	800a044 <__retarget_lock_acquire_recursive>
 8009ede:	bf00      	nop
 8009ee0:	20025f7c 	.word	0x20025f7c

08009ee4 <__sfp_lock_release>:
 8009ee4:	4801      	ldr	r0, [pc, #4]	; (8009eec <__sfp_lock_release+0x8>)
 8009ee6:	f000 b8ae 	b.w	800a046 <__retarget_lock_release_recursive>
 8009eea:	bf00      	nop
 8009eec:	20025f7c 	.word	0x20025f7c

08009ef0 <__sinit_lock_acquire>:
 8009ef0:	4801      	ldr	r0, [pc, #4]	; (8009ef8 <__sinit_lock_acquire+0x8>)
 8009ef2:	f000 b8a7 	b.w	800a044 <__retarget_lock_acquire_recursive>
 8009ef6:	bf00      	nop
 8009ef8:	20025f7b 	.word	0x20025f7b

08009efc <__sinit_lock_release>:
 8009efc:	4801      	ldr	r0, [pc, #4]	; (8009f04 <__sinit_lock_release+0x8>)
 8009efe:	f000 b8a2 	b.w	800a046 <__retarget_lock_release_recursive>
 8009f02:	bf00      	nop
 8009f04:	20025f7b 	.word	0x20025f7b

08009f08 <__sinit>:
 8009f08:	b510      	push	{r4, lr}
 8009f0a:	4604      	mov	r4, r0
 8009f0c:	f7ff fff0 	bl	8009ef0 <__sinit_lock_acquire>
 8009f10:	69a3      	ldr	r3, [r4, #24]
 8009f12:	b11b      	cbz	r3, 8009f1c <__sinit+0x14>
 8009f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f18:	f7ff bff0 	b.w	8009efc <__sinit_lock_release>
 8009f1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009f20:	6523      	str	r3, [r4, #80]	; 0x50
 8009f22:	4b13      	ldr	r3, [pc, #76]	; (8009f70 <__sinit+0x68>)
 8009f24:	4a13      	ldr	r2, [pc, #76]	; (8009f74 <__sinit+0x6c>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	62a2      	str	r2, [r4, #40]	; 0x28
 8009f2a:	42a3      	cmp	r3, r4
 8009f2c:	bf04      	itt	eq
 8009f2e:	2301      	moveq	r3, #1
 8009f30:	61a3      	streq	r3, [r4, #24]
 8009f32:	4620      	mov	r0, r4
 8009f34:	f000 f820 	bl	8009f78 <__sfp>
 8009f38:	6060      	str	r0, [r4, #4]
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	f000 f81c 	bl	8009f78 <__sfp>
 8009f40:	60a0      	str	r0, [r4, #8]
 8009f42:	4620      	mov	r0, r4
 8009f44:	f000 f818 	bl	8009f78 <__sfp>
 8009f48:	2200      	movs	r2, #0
 8009f4a:	60e0      	str	r0, [r4, #12]
 8009f4c:	2104      	movs	r1, #4
 8009f4e:	6860      	ldr	r0, [r4, #4]
 8009f50:	f7ff ff82 	bl	8009e58 <std>
 8009f54:	68a0      	ldr	r0, [r4, #8]
 8009f56:	2201      	movs	r2, #1
 8009f58:	2109      	movs	r1, #9
 8009f5a:	f7ff ff7d 	bl	8009e58 <std>
 8009f5e:	68e0      	ldr	r0, [r4, #12]
 8009f60:	2202      	movs	r2, #2
 8009f62:	2112      	movs	r1, #18
 8009f64:	f7ff ff78 	bl	8009e58 <std>
 8009f68:	2301      	movs	r3, #1
 8009f6a:	61a3      	str	r3, [r4, #24]
 8009f6c:	e7d2      	b.n	8009f14 <__sinit+0xc>
 8009f6e:	bf00      	nop
 8009f70:	0801bfbc 	.word	0x0801bfbc
 8009f74:	08009ea1 	.word	0x08009ea1

08009f78 <__sfp>:
 8009f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f7a:	4607      	mov	r7, r0
 8009f7c:	f7ff ffac 	bl	8009ed8 <__sfp_lock_acquire>
 8009f80:	4b1e      	ldr	r3, [pc, #120]	; (8009ffc <__sfp+0x84>)
 8009f82:	681e      	ldr	r6, [r3, #0]
 8009f84:	69b3      	ldr	r3, [r6, #24]
 8009f86:	b913      	cbnz	r3, 8009f8e <__sfp+0x16>
 8009f88:	4630      	mov	r0, r6
 8009f8a:	f7ff ffbd 	bl	8009f08 <__sinit>
 8009f8e:	3648      	adds	r6, #72	; 0x48
 8009f90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009f94:	3b01      	subs	r3, #1
 8009f96:	d503      	bpl.n	8009fa0 <__sfp+0x28>
 8009f98:	6833      	ldr	r3, [r6, #0]
 8009f9a:	b30b      	cbz	r3, 8009fe0 <__sfp+0x68>
 8009f9c:	6836      	ldr	r6, [r6, #0]
 8009f9e:	e7f7      	b.n	8009f90 <__sfp+0x18>
 8009fa0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009fa4:	b9d5      	cbnz	r5, 8009fdc <__sfp+0x64>
 8009fa6:	4b16      	ldr	r3, [pc, #88]	; (800a000 <__sfp+0x88>)
 8009fa8:	60e3      	str	r3, [r4, #12]
 8009faa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009fae:	6665      	str	r5, [r4, #100]	; 0x64
 8009fb0:	f000 f847 	bl	800a042 <__retarget_lock_init_recursive>
 8009fb4:	f7ff ff96 	bl	8009ee4 <__sfp_lock_release>
 8009fb8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009fbc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009fc0:	6025      	str	r5, [r4, #0]
 8009fc2:	61a5      	str	r5, [r4, #24]
 8009fc4:	2208      	movs	r2, #8
 8009fc6:	4629      	mov	r1, r5
 8009fc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009fcc:	f7fe fefa 	bl	8008dc4 <memset>
 8009fd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009fd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009fd8:	4620      	mov	r0, r4
 8009fda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fdc:	3468      	adds	r4, #104	; 0x68
 8009fde:	e7d9      	b.n	8009f94 <__sfp+0x1c>
 8009fe0:	2104      	movs	r1, #4
 8009fe2:	4638      	mov	r0, r7
 8009fe4:	f7ff ff62 	bl	8009eac <__sfmoreglue>
 8009fe8:	4604      	mov	r4, r0
 8009fea:	6030      	str	r0, [r6, #0]
 8009fec:	2800      	cmp	r0, #0
 8009fee:	d1d5      	bne.n	8009f9c <__sfp+0x24>
 8009ff0:	f7ff ff78 	bl	8009ee4 <__sfp_lock_release>
 8009ff4:	230c      	movs	r3, #12
 8009ff6:	603b      	str	r3, [r7, #0]
 8009ff8:	e7ee      	b.n	8009fd8 <__sfp+0x60>
 8009ffa:	bf00      	nop
 8009ffc:	0801bfbc 	.word	0x0801bfbc
 800a000:	ffff0001 	.word	0xffff0001

0800a004 <_fwalk_reent>:
 800a004:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a008:	4606      	mov	r6, r0
 800a00a:	4688      	mov	r8, r1
 800a00c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a010:	2700      	movs	r7, #0
 800a012:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a016:	f1b9 0901 	subs.w	r9, r9, #1
 800a01a:	d505      	bpl.n	800a028 <_fwalk_reent+0x24>
 800a01c:	6824      	ldr	r4, [r4, #0]
 800a01e:	2c00      	cmp	r4, #0
 800a020:	d1f7      	bne.n	800a012 <_fwalk_reent+0xe>
 800a022:	4638      	mov	r0, r7
 800a024:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a028:	89ab      	ldrh	r3, [r5, #12]
 800a02a:	2b01      	cmp	r3, #1
 800a02c:	d907      	bls.n	800a03e <_fwalk_reent+0x3a>
 800a02e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a032:	3301      	adds	r3, #1
 800a034:	d003      	beq.n	800a03e <_fwalk_reent+0x3a>
 800a036:	4629      	mov	r1, r5
 800a038:	4630      	mov	r0, r6
 800a03a:	47c0      	blx	r8
 800a03c:	4307      	orrs	r7, r0
 800a03e:	3568      	adds	r5, #104	; 0x68
 800a040:	e7e9      	b.n	800a016 <_fwalk_reent+0x12>

0800a042 <__retarget_lock_init_recursive>:
 800a042:	4770      	bx	lr

0800a044 <__retarget_lock_acquire_recursive>:
 800a044:	4770      	bx	lr

0800a046 <__retarget_lock_release_recursive>:
 800a046:	4770      	bx	lr

0800a048 <__swhatbuf_r>:
 800a048:	b570      	push	{r4, r5, r6, lr}
 800a04a:	460e      	mov	r6, r1
 800a04c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a050:	2900      	cmp	r1, #0
 800a052:	b096      	sub	sp, #88	; 0x58
 800a054:	4614      	mov	r4, r2
 800a056:	461d      	mov	r5, r3
 800a058:	da07      	bge.n	800a06a <__swhatbuf_r+0x22>
 800a05a:	2300      	movs	r3, #0
 800a05c:	602b      	str	r3, [r5, #0]
 800a05e:	89b3      	ldrh	r3, [r6, #12]
 800a060:	061a      	lsls	r2, r3, #24
 800a062:	d410      	bmi.n	800a086 <__swhatbuf_r+0x3e>
 800a064:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a068:	e00e      	b.n	800a088 <__swhatbuf_r+0x40>
 800a06a:	466a      	mov	r2, sp
 800a06c:	f000 fa44 	bl	800a4f8 <_fstat_r>
 800a070:	2800      	cmp	r0, #0
 800a072:	dbf2      	blt.n	800a05a <__swhatbuf_r+0x12>
 800a074:	9a01      	ldr	r2, [sp, #4]
 800a076:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a07a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a07e:	425a      	negs	r2, r3
 800a080:	415a      	adcs	r2, r3
 800a082:	602a      	str	r2, [r5, #0]
 800a084:	e7ee      	b.n	800a064 <__swhatbuf_r+0x1c>
 800a086:	2340      	movs	r3, #64	; 0x40
 800a088:	2000      	movs	r0, #0
 800a08a:	6023      	str	r3, [r4, #0]
 800a08c:	b016      	add	sp, #88	; 0x58
 800a08e:	bd70      	pop	{r4, r5, r6, pc}

0800a090 <__smakebuf_r>:
 800a090:	898b      	ldrh	r3, [r1, #12]
 800a092:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a094:	079d      	lsls	r5, r3, #30
 800a096:	4606      	mov	r6, r0
 800a098:	460c      	mov	r4, r1
 800a09a:	d507      	bpl.n	800a0ac <__smakebuf_r+0x1c>
 800a09c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a0a0:	6023      	str	r3, [r4, #0]
 800a0a2:	6123      	str	r3, [r4, #16]
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	6163      	str	r3, [r4, #20]
 800a0a8:	b002      	add	sp, #8
 800a0aa:	bd70      	pop	{r4, r5, r6, pc}
 800a0ac:	ab01      	add	r3, sp, #4
 800a0ae:	466a      	mov	r2, sp
 800a0b0:	f7ff ffca 	bl	800a048 <__swhatbuf_r>
 800a0b4:	9900      	ldr	r1, [sp, #0]
 800a0b6:	4605      	mov	r5, r0
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	f7fe fedb 	bl	8008e74 <_malloc_r>
 800a0be:	b948      	cbnz	r0, 800a0d4 <__smakebuf_r+0x44>
 800a0c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0c4:	059a      	lsls	r2, r3, #22
 800a0c6:	d4ef      	bmi.n	800a0a8 <__smakebuf_r+0x18>
 800a0c8:	f023 0303 	bic.w	r3, r3, #3
 800a0cc:	f043 0302 	orr.w	r3, r3, #2
 800a0d0:	81a3      	strh	r3, [r4, #12]
 800a0d2:	e7e3      	b.n	800a09c <__smakebuf_r+0xc>
 800a0d4:	4b0d      	ldr	r3, [pc, #52]	; (800a10c <__smakebuf_r+0x7c>)
 800a0d6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a0d8:	89a3      	ldrh	r3, [r4, #12]
 800a0da:	6020      	str	r0, [r4, #0]
 800a0dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0e0:	81a3      	strh	r3, [r4, #12]
 800a0e2:	9b00      	ldr	r3, [sp, #0]
 800a0e4:	6163      	str	r3, [r4, #20]
 800a0e6:	9b01      	ldr	r3, [sp, #4]
 800a0e8:	6120      	str	r0, [r4, #16]
 800a0ea:	b15b      	cbz	r3, 800a104 <__smakebuf_r+0x74>
 800a0ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0f0:	4630      	mov	r0, r6
 800a0f2:	f000 fa13 	bl	800a51c <_isatty_r>
 800a0f6:	b128      	cbz	r0, 800a104 <__smakebuf_r+0x74>
 800a0f8:	89a3      	ldrh	r3, [r4, #12]
 800a0fa:	f023 0303 	bic.w	r3, r3, #3
 800a0fe:	f043 0301 	orr.w	r3, r3, #1
 800a102:	81a3      	strh	r3, [r4, #12]
 800a104:	89a0      	ldrh	r0, [r4, #12]
 800a106:	4305      	orrs	r5, r0
 800a108:	81a5      	strh	r5, [r4, #12]
 800a10a:	e7cd      	b.n	800a0a8 <__smakebuf_r+0x18>
 800a10c:	08009ea1 	.word	0x08009ea1

0800a110 <__malloc_lock>:
 800a110:	4801      	ldr	r0, [pc, #4]	; (800a118 <__malloc_lock+0x8>)
 800a112:	f7ff bf97 	b.w	800a044 <__retarget_lock_acquire_recursive>
 800a116:	bf00      	nop
 800a118:	20025f78 	.word	0x20025f78

0800a11c <__malloc_unlock>:
 800a11c:	4801      	ldr	r0, [pc, #4]	; (800a124 <__malloc_unlock+0x8>)
 800a11e:	f7ff bf92 	b.w	800a046 <__retarget_lock_release_recursive>
 800a122:	bf00      	nop
 800a124:	20025f78 	.word	0x20025f78

0800a128 <_realloc_r>:
 800a128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a12a:	4607      	mov	r7, r0
 800a12c:	4614      	mov	r4, r2
 800a12e:	460e      	mov	r6, r1
 800a130:	b921      	cbnz	r1, 800a13c <_realloc_r+0x14>
 800a132:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a136:	4611      	mov	r1, r2
 800a138:	f7fe be9c 	b.w	8008e74 <_malloc_r>
 800a13c:	b922      	cbnz	r2, 800a148 <_realloc_r+0x20>
 800a13e:	f7fe fe49 	bl	8008dd4 <_free_r>
 800a142:	4625      	mov	r5, r4
 800a144:	4628      	mov	r0, r5
 800a146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a148:	f000 fa0a 	bl	800a560 <_malloc_usable_size_r>
 800a14c:	42a0      	cmp	r0, r4
 800a14e:	d20f      	bcs.n	800a170 <_realloc_r+0x48>
 800a150:	4621      	mov	r1, r4
 800a152:	4638      	mov	r0, r7
 800a154:	f7fe fe8e 	bl	8008e74 <_malloc_r>
 800a158:	4605      	mov	r5, r0
 800a15a:	2800      	cmp	r0, #0
 800a15c:	d0f2      	beq.n	800a144 <_realloc_r+0x1c>
 800a15e:	4631      	mov	r1, r6
 800a160:	4622      	mov	r2, r4
 800a162:	f7fe fe07 	bl	8008d74 <memcpy>
 800a166:	4631      	mov	r1, r6
 800a168:	4638      	mov	r0, r7
 800a16a:	f7fe fe33 	bl	8008dd4 <_free_r>
 800a16e:	e7e9      	b.n	800a144 <_realloc_r+0x1c>
 800a170:	4635      	mov	r5, r6
 800a172:	e7e7      	b.n	800a144 <_realloc_r+0x1c>

0800a174 <__ssputs_r>:
 800a174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a178:	688e      	ldr	r6, [r1, #8]
 800a17a:	429e      	cmp	r6, r3
 800a17c:	4682      	mov	sl, r0
 800a17e:	460c      	mov	r4, r1
 800a180:	4690      	mov	r8, r2
 800a182:	461f      	mov	r7, r3
 800a184:	d838      	bhi.n	800a1f8 <__ssputs_r+0x84>
 800a186:	898a      	ldrh	r2, [r1, #12]
 800a188:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a18c:	d032      	beq.n	800a1f4 <__ssputs_r+0x80>
 800a18e:	6825      	ldr	r5, [r4, #0]
 800a190:	6909      	ldr	r1, [r1, #16]
 800a192:	eba5 0901 	sub.w	r9, r5, r1
 800a196:	6965      	ldr	r5, [r4, #20]
 800a198:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a19c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1a0:	3301      	adds	r3, #1
 800a1a2:	444b      	add	r3, r9
 800a1a4:	106d      	asrs	r5, r5, #1
 800a1a6:	429d      	cmp	r5, r3
 800a1a8:	bf38      	it	cc
 800a1aa:	461d      	movcc	r5, r3
 800a1ac:	0553      	lsls	r3, r2, #21
 800a1ae:	d531      	bpl.n	800a214 <__ssputs_r+0xa0>
 800a1b0:	4629      	mov	r1, r5
 800a1b2:	f7fe fe5f 	bl	8008e74 <_malloc_r>
 800a1b6:	4606      	mov	r6, r0
 800a1b8:	b950      	cbnz	r0, 800a1d0 <__ssputs_r+0x5c>
 800a1ba:	230c      	movs	r3, #12
 800a1bc:	f8ca 3000 	str.w	r3, [sl]
 800a1c0:	89a3      	ldrh	r3, [r4, #12]
 800a1c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1c6:	81a3      	strh	r3, [r4, #12]
 800a1c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a1cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1d0:	6921      	ldr	r1, [r4, #16]
 800a1d2:	464a      	mov	r2, r9
 800a1d4:	f7fe fdce 	bl	8008d74 <memcpy>
 800a1d8:	89a3      	ldrh	r3, [r4, #12]
 800a1da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a1de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1e2:	81a3      	strh	r3, [r4, #12]
 800a1e4:	6126      	str	r6, [r4, #16]
 800a1e6:	6165      	str	r5, [r4, #20]
 800a1e8:	444e      	add	r6, r9
 800a1ea:	eba5 0509 	sub.w	r5, r5, r9
 800a1ee:	6026      	str	r6, [r4, #0]
 800a1f0:	60a5      	str	r5, [r4, #8]
 800a1f2:	463e      	mov	r6, r7
 800a1f4:	42be      	cmp	r6, r7
 800a1f6:	d900      	bls.n	800a1fa <__ssputs_r+0x86>
 800a1f8:	463e      	mov	r6, r7
 800a1fa:	4632      	mov	r2, r6
 800a1fc:	6820      	ldr	r0, [r4, #0]
 800a1fe:	4641      	mov	r1, r8
 800a200:	f7fe fdc6 	bl	8008d90 <memmove>
 800a204:	68a3      	ldr	r3, [r4, #8]
 800a206:	6822      	ldr	r2, [r4, #0]
 800a208:	1b9b      	subs	r3, r3, r6
 800a20a:	4432      	add	r2, r6
 800a20c:	60a3      	str	r3, [r4, #8]
 800a20e:	6022      	str	r2, [r4, #0]
 800a210:	2000      	movs	r0, #0
 800a212:	e7db      	b.n	800a1cc <__ssputs_r+0x58>
 800a214:	462a      	mov	r2, r5
 800a216:	f7ff ff87 	bl	800a128 <_realloc_r>
 800a21a:	4606      	mov	r6, r0
 800a21c:	2800      	cmp	r0, #0
 800a21e:	d1e1      	bne.n	800a1e4 <__ssputs_r+0x70>
 800a220:	6921      	ldr	r1, [r4, #16]
 800a222:	4650      	mov	r0, sl
 800a224:	f7fe fdd6 	bl	8008dd4 <_free_r>
 800a228:	e7c7      	b.n	800a1ba <__ssputs_r+0x46>
	...

0800a22c <_svfiprintf_r>:
 800a22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a230:	4698      	mov	r8, r3
 800a232:	898b      	ldrh	r3, [r1, #12]
 800a234:	061b      	lsls	r3, r3, #24
 800a236:	b09d      	sub	sp, #116	; 0x74
 800a238:	4607      	mov	r7, r0
 800a23a:	460d      	mov	r5, r1
 800a23c:	4614      	mov	r4, r2
 800a23e:	d50e      	bpl.n	800a25e <_svfiprintf_r+0x32>
 800a240:	690b      	ldr	r3, [r1, #16]
 800a242:	b963      	cbnz	r3, 800a25e <_svfiprintf_r+0x32>
 800a244:	2140      	movs	r1, #64	; 0x40
 800a246:	f7fe fe15 	bl	8008e74 <_malloc_r>
 800a24a:	6028      	str	r0, [r5, #0]
 800a24c:	6128      	str	r0, [r5, #16]
 800a24e:	b920      	cbnz	r0, 800a25a <_svfiprintf_r+0x2e>
 800a250:	230c      	movs	r3, #12
 800a252:	603b      	str	r3, [r7, #0]
 800a254:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a258:	e0d1      	b.n	800a3fe <_svfiprintf_r+0x1d2>
 800a25a:	2340      	movs	r3, #64	; 0x40
 800a25c:	616b      	str	r3, [r5, #20]
 800a25e:	2300      	movs	r3, #0
 800a260:	9309      	str	r3, [sp, #36]	; 0x24
 800a262:	2320      	movs	r3, #32
 800a264:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a268:	f8cd 800c 	str.w	r8, [sp, #12]
 800a26c:	2330      	movs	r3, #48	; 0x30
 800a26e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a418 <_svfiprintf_r+0x1ec>
 800a272:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a276:	f04f 0901 	mov.w	r9, #1
 800a27a:	4623      	mov	r3, r4
 800a27c:	469a      	mov	sl, r3
 800a27e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a282:	b10a      	cbz	r2, 800a288 <_svfiprintf_r+0x5c>
 800a284:	2a25      	cmp	r2, #37	; 0x25
 800a286:	d1f9      	bne.n	800a27c <_svfiprintf_r+0x50>
 800a288:	ebba 0b04 	subs.w	fp, sl, r4
 800a28c:	d00b      	beq.n	800a2a6 <_svfiprintf_r+0x7a>
 800a28e:	465b      	mov	r3, fp
 800a290:	4622      	mov	r2, r4
 800a292:	4629      	mov	r1, r5
 800a294:	4638      	mov	r0, r7
 800a296:	f7ff ff6d 	bl	800a174 <__ssputs_r>
 800a29a:	3001      	adds	r0, #1
 800a29c:	f000 80aa 	beq.w	800a3f4 <_svfiprintf_r+0x1c8>
 800a2a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2a2:	445a      	add	r2, fp
 800a2a4:	9209      	str	r2, [sp, #36]	; 0x24
 800a2a6:	f89a 3000 	ldrb.w	r3, [sl]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	f000 80a2 	beq.w	800a3f4 <_svfiprintf_r+0x1c8>
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a2b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2ba:	f10a 0a01 	add.w	sl, sl, #1
 800a2be:	9304      	str	r3, [sp, #16]
 800a2c0:	9307      	str	r3, [sp, #28]
 800a2c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2c6:	931a      	str	r3, [sp, #104]	; 0x68
 800a2c8:	4654      	mov	r4, sl
 800a2ca:	2205      	movs	r2, #5
 800a2cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2d0:	4851      	ldr	r0, [pc, #324]	; (800a418 <_svfiprintf_r+0x1ec>)
 800a2d2:	f7f5 ffa5 	bl	8000220 <memchr>
 800a2d6:	9a04      	ldr	r2, [sp, #16]
 800a2d8:	b9d8      	cbnz	r0, 800a312 <_svfiprintf_r+0xe6>
 800a2da:	06d0      	lsls	r0, r2, #27
 800a2dc:	bf44      	itt	mi
 800a2de:	2320      	movmi	r3, #32
 800a2e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a2e4:	0711      	lsls	r1, r2, #28
 800a2e6:	bf44      	itt	mi
 800a2e8:	232b      	movmi	r3, #43	; 0x2b
 800a2ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a2ee:	f89a 3000 	ldrb.w	r3, [sl]
 800a2f2:	2b2a      	cmp	r3, #42	; 0x2a
 800a2f4:	d015      	beq.n	800a322 <_svfiprintf_r+0xf6>
 800a2f6:	9a07      	ldr	r2, [sp, #28]
 800a2f8:	4654      	mov	r4, sl
 800a2fa:	2000      	movs	r0, #0
 800a2fc:	f04f 0c0a 	mov.w	ip, #10
 800a300:	4621      	mov	r1, r4
 800a302:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a306:	3b30      	subs	r3, #48	; 0x30
 800a308:	2b09      	cmp	r3, #9
 800a30a:	d94e      	bls.n	800a3aa <_svfiprintf_r+0x17e>
 800a30c:	b1b0      	cbz	r0, 800a33c <_svfiprintf_r+0x110>
 800a30e:	9207      	str	r2, [sp, #28]
 800a310:	e014      	b.n	800a33c <_svfiprintf_r+0x110>
 800a312:	eba0 0308 	sub.w	r3, r0, r8
 800a316:	fa09 f303 	lsl.w	r3, r9, r3
 800a31a:	4313      	orrs	r3, r2
 800a31c:	9304      	str	r3, [sp, #16]
 800a31e:	46a2      	mov	sl, r4
 800a320:	e7d2      	b.n	800a2c8 <_svfiprintf_r+0x9c>
 800a322:	9b03      	ldr	r3, [sp, #12]
 800a324:	1d19      	adds	r1, r3, #4
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	9103      	str	r1, [sp, #12]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	bfbb      	ittet	lt
 800a32e:	425b      	neglt	r3, r3
 800a330:	f042 0202 	orrlt.w	r2, r2, #2
 800a334:	9307      	strge	r3, [sp, #28]
 800a336:	9307      	strlt	r3, [sp, #28]
 800a338:	bfb8      	it	lt
 800a33a:	9204      	strlt	r2, [sp, #16]
 800a33c:	7823      	ldrb	r3, [r4, #0]
 800a33e:	2b2e      	cmp	r3, #46	; 0x2e
 800a340:	d10c      	bne.n	800a35c <_svfiprintf_r+0x130>
 800a342:	7863      	ldrb	r3, [r4, #1]
 800a344:	2b2a      	cmp	r3, #42	; 0x2a
 800a346:	d135      	bne.n	800a3b4 <_svfiprintf_r+0x188>
 800a348:	9b03      	ldr	r3, [sp, #12]
 800a34a:	1d1a      	adds	r2, r3, #4
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	9203      	str	r2, [sp, #12]
 800a350:	2b00      	cmp	r3, #0
 800a352:	bfb8      	it	lt
 800a354:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a358:	3402      	adds	r4, #2
 800a35a:	9305      	str	r3, [sp, #20]
 800a35c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a428 <_svfiprintf_r+0x1fc>
 800a360:	7821      	ldrb	r1, [r4, #0]
 800a362:	2203      	movs	r2, #3
 800a364:	4650      	mov	r0, sl
 800a366:	f7f5 ff5b 	bl	8000220 <memchr>
 800a36a:	b140      	cbz	r0, 800a37e <_svfiprintf_r+0x152>
 800a36c:	2340      	movs	r3, #64	; 0x40
 800a36e:	eba0 000a 	sub.w	r0, r0, sl
 800a372:	fa03 f000 	lsl.w	r0, r3, r0
 800a376:	9b04      	ldr	r3, [sp, #16]
 800a378:	4303      	orrs	r3, r0
 800a37a:	3401      	adds	r4, #1
 800a37c:	9304      	str	r3, [sp, #16]
 800a37e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a382:	4826      	ldr	r0, [pc, #152]	; (800a41c <_svfiprintf_r+0x1f0>)
 800a384:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a388:	2206      	movs	r2, #6
 800a38a:	f7f5 ff49 	bl	8000220 <memchr>
 800a38e:	2800      	cmp	r0, #0
 800a390:	d038      	beq.n	800a404 <_svfiprintf_r+0x1d8>
 800a392:	4b23      	ldr	r3, [pc, #140]	; (800a420 <_svfiprintf_r+0x1f4>)
 800a394:	bb1b      	cbnz	r3, 800a3de <_svfiprintf_r+0x1b2>
 800a396:	9b03      	ldr	r3, [sp, #12]
 800a398:	3307      	adds	r3, #7
 800a39a:	f023 0307 	bic.w	r3, r3, #7
 800a39e:	3308      	adds	r3, #8
 800a3a0:	9303      	str	r3, [sp, #12]
 800a3a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3a4:	4433      	add	r3, r6
 800a3a6:	9309      	str	r3, [sp, #36]	; 0x24
 800a3a8:	e767      	b.n	800a27a <_svfiprintf_r+0x4e>
 800a3aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3ae:	460c      	mov	r4, r1
 800a3b0:	2001      	movs	r0, #1
 800a3b2:	e7a5      	b.n	800a300 <_svfiprintf_r+0xd4>
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	3401      	adds	r4, #1
 800a3b8:	9305      	str	r3, [sp, #20]
 800a3ba:	4619      	mov	r1, r3
 800a3bc:	f04f 0c0a 	mov.w	ip, #10
 800a3c0:	4620      	mov	r0, r4
 800a3c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3c6:	3a30      	subs	r2, #48	; 0x30
 800a3c8:	2a09      	cmp	r2, #9
 800a3ca:	d903      	bls.n	800a3d4 <_svfiprintf_r+0x1a8>
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d0c5      	beq.n	800a35c <_svfiprintf_r+0x130>
 800a3d0:	9105      	str	r1, [sp, #20]
 800a3d2:	e7c3      	b.n	800a35c <_svfiprintf_r+0x130>
 800a3d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3d8:	4604      	mov	r4, r0
 800a3da:	2301      	movs	r3, #1
 800a3dc:	e7f0      	b.n	800a3c0 <_svfiprintf_r+0x194>
 800a3de:	ab03      	add	r3, sp, #12
 800a3e0:	9300      	str	r3, [sp, #0]
 800a3e2:	462a      	mov	r2, r5
 800a3e4:	4b0f      	ldr	r3, [pc, #60]	; (800a424 <_svfiprintf_r+0x1f8>)
 800a3e6:	a904      	add	r1, sp, #16
 800a3e8:	4638      	mov	r0, r7
 800a3ea:	f3af 8000 	nop.w
 800a3ee:	1c42      	adds	r2, r0, #1
 800a3f0:	4606      	mov	r6, r0
 800a3f2:	d1d6      	bne.n	800a3a2 <_svfiprintf_r+0x176>
 800a3f4:	89ab      	ldrh	r3, [r5, #12]
 800a3f6:	065b      	lsls	r3, r3, #25
 800a3f8:	f53f af2c 	bmi.w	800a254 <_svfiprintf_r+0x28>
 800a3fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3fe:	b01d      	add	sp, #116	; 0x74
 800a400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a404:	ab03      	add	r3, sp, #12
 800a406:	9300      	str	r3, [sp, #0]
 800a408:	462a      	mov	r2, r5
 800a40a:	4b06      	ldr	r3, [pc, #24]	; (800a424 <_svfiprintf_r+0x1f8>)
 800a40c:	a904      	add	r1, sp, #16
 800a40e:	4638      	mov	r0, r7
 800a410:	f7fe ff52 	bl	80092b8 <_printf_i>
 800a414:	e7eb      	b.n	800a3ee <_svfiprintf_r+0x1c2>
 800a416:	bf00      	nop
 800a418:	0801bfc0 	.word	0x0801bfc0
 800a41c:	0801bfca 	.word	0x0801bfca
 800a420:	00000000 	.word	0x00000000
 800a424:	0800a175 	.word	0x0800a175
 800a428:	0801bfc6 	.word	0x0801bfc6

0800a42c <__sread>:
 800a42c:	b510      	push	{r4, lr}
 800a42e:	460c      	mov	r4, r1
 800a430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a434:	f000 f89c 	bl	800a570 <_read_r>
 800a438:	2800      	cmp	r0, #0
 800a43a:	bfab      	itete	ge
 800a43c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a43e:	89a3      	ldrhlt	r3, [r4, #12]
 800a440:	181b      	addge	r3, r3, r0
 800a442:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a446:	bfac      	ite	ge
 800a448:	6563      	strge	r3, [r4, #84]	; 0x54
 800a44a:	81a3      	strhlt	r3, [r4, #12]
 800a44c:	bd10      	pop	{r4, pc}

0800a44e <__swrite>:
 800a44e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a452:	461f      	mov	r7, r3
 800a454:	898b      	ldrh	r3, [r1, #12]
 800a456:	05db      	lsls	r3, r3, #23
 800a458:	4605      	mov	r5, r0
 800a45a:	460c      	mov	r4, r1
 800a45c:	4616      	mov	r6, r2
 800a45e:	d505      	bpl.n	800a46c <__swrite+0x1e>
 800a460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a464:	2302      	movs	r3, #2
 800a466:	2200      	movs	r2, #0
 800a468:	f000 f868 	bl	800a53c <_lseek_r>
 800a46c:	89a3      	ldrh	r3, [r4, #12]
 800a46e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a472:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a476:	81a3      	strh	r3, [r4, #12]
 800a478:	4632      	mov	r2, r6
 800a47a:	463b      	mov	r3, r7
 800a47c:	4628      	mov	r0, r5
 800a47e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a482:	f000 b817 	b.w	800a4b4 <_write_r>

0800a486 <__sseek>:
 800a486:	b510      	push	{r4, lr}
 800a488:	460c      	mov	r4, r1
 800a48a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a48e:	f000 f855 	bl	800a53c <_lseek_r>
 800a492:	1c43      	adds	r3, r0, #1
 800a494:	89a3      	ldrh	r3, [r4, #12]
 800a496:	bf15      	itete	ne
 800a498:	6560      	strne	r0, [r4, #84]	; 0x54
 800a49a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a49e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a4a2:	81a3      	strheq	r3, [r4, #12]
 800a4a4:	bf18      	it	ne
 800a4a6:	81a3      	strhne	r3, [r4, #12]
 800a4a8:	bd10      	pop	{r4, pc}

0800a4aa <__sclose>:
 800a4aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4ae:	f000 b813 	b.w	800a4d8 <_close_r>
	...

0800a4b4 <_write_r>:
 800a4b4:	b538      	push	{r3, r4, r5, lr}
 800a4b6:	4d07      	ldr	r5, [pc, #28]	; (800a4d4 <_write_r+0x20>)
 800a4b8:	4604      	mov	r4, r0
 800a4ba:	4608      	mov	r0, r1
 800a4bc:	4611      	mov	r1, r2
 800a4be:	2200      	movs	r2, #0
 800a4c0:	602a      	str	r2, [r5, #0]
 800a4c2:	461a      	mov	r2, r3
 800a4c4:	f7f7 fc85 	bl	8001dd2 <_write>
 800a4c8:	1c43      	adds	r3, r0, #1
 800a4ca:	d102      	bne.n	800a4d2 <_write_r+0x1e>
 800a4cc:	682b      	ldr	r3, [r5, #0]
 800a4ce:	b103      	cbz	r3, 800a4d2 <_write_r+0x1e>
 800a4d0:	6023      	str	r3, [r4, #0]
 800a4d2:	bd38      	pop	{r3, r4, r5, pc}
 800a4d4:	20025f84 	.word	0x20025f84

0800a4d8 <_close_r>:
 800a4d8:	b538      	push	{r3, r4, r5, lr}
 800a4da:	4d06      	ldr	r5, [pc, #24]	; (800a4f4 <_close_r+0x1c>)
 800a4dc:	2300      	movs	r3, #0
 800a4de:	4604      	mov	r4, r0
 800a4e0:	4608      	mov	r0, r1
 800a4e2:	602b      	str	r3, [r5, #0]
 800a4e4:	f7f7 fc91 	bl	8001e0a <_close>
 800a4e8:	1c43      	adds	r3, r0, #1
 800a4ea:	d102      	bne.n	800a4f2 <_close_r+0x1a>
 800a4ec:	682b      	ldr	r3, [r5, #0]
 800a4ee:	b103      	cbz	r3, 800a4f2 <_close_r+0x1a>
 800a4f0:	6023      	str	r3, [r4, #0]
 800a4f2:	bd38      	pop	{r3, r4, r5, pc}
 800a4f4:	20025f84 	.word	0x20025f84

0800a4f8 <_fstat_r>:
 800a4f8:	b538      	push	{r3, r4, r5, lr}
 800a4fa:	4d07      	ldr	r5, [pc, #28]	; (800a518 <_fstat_r+0x20>)
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	4604      	mov	r4, r0
 800a500:	4608      	mov	r0, r1
 800a502:	4611      	mov	r1, r2
 800a504:	602b      	str	r3, [r5, #0]
 800a506:	f7f7 fc8c 	bl	8001e22 <_fstat>
 800a50a:	1c43      	adds	r3, r0, #1
 800a50c:	d102      	bne.n	800a514 <_fstat_r+0x1c>
 800a50e:	682b      	ldr	r3, [r5, #0]
 800a510:	b103      	cbz	r3, 800a514 <_fstat_r+0x1c>
 800a512:	6023      	str	r3, [r4, #0]
 800a514:	bd38      	pop	{r3, r4, r5, pc}
 800a516:	bf00      	nop
 800a518:	20025f84 	.word	0x20025f84

0800a51c <_isatty_r>:
 800a51c:	b538      	push	{r3, r4, r5, lr}
 800a51e:	4d06      	ldr	r5, [pc, #24]	; (800a538 <_isatty_r+0x1c>)
 800a520:	2300      	movs	r3, #0
 800a522:	4604      	mov	r4, r0
 800a524:	4608      	mov	r0, r1
 800a526:	602b      	str	r3, [r5, #0]
 800a528:	f7f7 fc8b 	bl	8001e42 <_isatty>
 800a52c:	1c43      	adds	r3, r0, #1
 800a52e:	d102      	bne.n	800a536 <_isatty_r+0x1a>
 800a530:	682b      	ldr	r3, [r5, #0]
 800a532:	b103      	cbz	r3, 800a536 <_isatty_r+0x1a>
 800a534:	6023      	str	r3, [r4, #0]
 800a536:	bd38      	pop	{r3, r4, r5, pc}
 800a538:	20025f84 	.word	0x20025f84

0800a53c <_lseek_r>:
 800a53c:	b538      	push	{r3, r4, r5, lr}
 800a53e:	4d07      	ldr	r5, [pc, #28]	; (800a55c <_lseek_r+0x20>)
 800a540:	4604      	mov	r4, r0
 800a542:	4608      	mov	r0, r1
 800a544:	4611      	mov	r1, r2
 800a546:	2200      	movs	r2, #0
 800a548:	602a      	str	r2, [r5, #0]
 800a54a:	461a      	mov	r2, r3
 800a54c:	f7f7 fc84 	bl	8001e58 <_lseek>
 800a550:	1c43      	adds	r3, r0, #1
 800a552:	d102      	bne.n	800a55a <_lseek_r+0x1e>
 800a554:	682b      	ldr	r3, [r5, #0]
 800a556:	b103      	cbz	r3, 800a55a <_lseek_r+0x1e>
 800a558:	6023      	str	r3, [r4, #0]
 800a55a:	bd38      	pop	{r3, r4, r5, pc}
 800a55c:	20025f84 	.word	0x20025f84

0800a560 <_malloc_usable_size_r>:
 800a560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a564:	1f18      	subs	r0, r3, #4
 800a566:	2b00      	cmp	r3, #0
 800a568:	bfbc      	itt	lt
 800a56a:	580b      	ldrlt	r3, [r1, r0]
 800a56c:	18c0      	addlt	r0, r0, r3
 800a56e:	4770      	bx	lr

0800a570 <_read_r>:
 800a570:	b538      	push	{r3, r4, r5, lr}
 800a572:	4d07      	ldr	r5, [pc, #28]	; (800a590 <_read_r+0x20>)
 800a574:	4604      	mov	r4, r0
 800a576:	4608      	mov	r0, r1
 800a578:	4611      	mov	r1, r2
 800a57a:	2200      	movs	r2, #0
 800a57c:	602a      	str	r2, [r5, #0]
 800a57e:	461a      	mov	r2, r3
 800a580:	f7f7 fc0a 	bl	8001d98 <_read>
 800a584:	1c43      	adds	r3, r0, #1
 800a586:	d102      	bne.n	800a58e <_read_r+0x1e>
 800a588:	682b      	ldr	r3, [r5, #0]
 800a58a:	b103      	cbz	r3, 800a58e <_read_r+0x1e>
 800a58c:	6023      	str	r3, [r4, #0]
 800a58e:	bd38      	pop	{r3, r4, r5, pc}
 800a590:	20025f84 	.word	0x20025f84

0800a594 <_init>:
 800a594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a596:	bf00      	nop
 800a598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a59a:	bc08      	pop	{r3}
 800a59c:	469e      	mov	lr, r3
 800a59e:	4770      	bx	lr

0800a5a0 <_fini>:
 800a5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5a2:	bf00      	nop
 800a5a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5a6:	bc08      	pop	{r3}
 800a5a8:	469e      	mov	lr, r3
 800a5aa:	4770      	bx	lr
