# â¡ï¸ D Latch (Level-Sensitive)

The **D Latch** is a basic **level-sensitive sequential circuit** used to store **one bit of data**. Unlike a flip-flop, a D latch is **transparent when the clock (Clk) is HIGH**, meaning the output follows the input during this period. When the clock goes LOW, the output holds (latches) its last value.

This module also provides both **Q** and **QÌ… (complement)** outputs.

---

## ğŸ§  1. Module Explanation

The D Latch has the following signals:

### ğŸ”¹ Inputs

* **D**   â†’ Data input
* **Clk** â†’ Enable / Clock signal (level-sensitive)

### ğŸ”¹ Outputs

* **Q**     â†’ Latched output
* **Q_bar** â†’ Complement of Q

### ğŸ§© Functional Behavior

* When **Clk = 1 (HIGH)** â†’ Latch is **transparent**, Q follows D
* When **Clk = 0 (LOW)** â†’ Latch is **closed**, Q holds its previous value
* **Q_bar** is always the inverse of Q

---

## â±ï¸ 2. Truth Table (Level-Based)

| Clk | D | Q(next) | QÌ…(next)  |
| --- | - | ------- | -------- |
| 0   | X | Q(prev) | QÌ…(prev)  |
| 1   | 0 | 0       | 1        |
| 1   | 1 | 1       | 0        |

> âš ï¸ Output changes as long as **Clk remains HIGH**

---

## ğŸ”Œ 3. Circuit Diagram (Insert Image)

ğŸ“· ![alt text](D_Latch_Ckt_Diagram.jpg)

Example:

```
D_Latch_Circuit_Diagram.png
```

[ D Latch Circuit Diagram ]

---

## ğŸ–¥ï¸ 4. Simulation / Waveform Snapshot

ğŸ“· ![alt text](D_Latch_Output_Wavefoam.PNG)

Example:

```
D_Latch_Waveform.png
```

[ Simulation Output / Timing Diagram ]

---

## ğŸ§¾ 5. Verilog Code Explanation

### ğŸ”¹ D Latch Logic

```verilog
always @(Clk, D)
begin
  if (Clk)
    Q <= D;
end
```

âœ”ï¸ Sensitivity list makes the latch **level-sensitive**
âœ”ï¸ When Clk is HIGH, Q updates immediately with D
âœ”ï¸ When Clk is LOW, Q retains its last value

### ğŸ”¹ Complement Output

```verilog
assign Q_bar = ~Q;
```

âœ”ï¸ QÌ… is continuously driven as the inverse of Q

---

## â–¶ï¸ 6. Testbench Overview

The testbench validates:

* Transparent behavior when Clk is HIGH
* Data holding when Clk is LOW
* Correct Q and QÌ… generation

### ğŸ”¹ Clock Generation

```verilog
initial Clk = 1;
always #5 Clk = ~Clk;
```

âœ”ï¸ Generates a clock-like enable signal

### ğŸ”¹ Test Scenarios

* Toggle D while Clk = 1 â†’ Q updates immediately
* Toggle D while Clk = 0 â†’ Q remains unchanged

### ğŸ”¹ Sample Output Format

```
Clk = 1, D = 1, Q = 1, Q_bar = 0
```

---

## ğŸ¯ 7. Purpose of This Module

This D Latch module helps in understanding:

âœ”ï¸ Difference between latches and flip-flops
âœ”ï¸ Level-sensitive storage elements
âœ”ï¸ Transparent vs hold behavior
âœ”ï¸ Basic sequential logic modeling in Verilog

---

## ğŸ“Œ Key Notes

* Level-sensitive (not edge-triggered)
* Can introduce **race conditions** if misused
* Commonly used in gated designs and low-level storage
* Forms the basis for building D Flip-Flops

---

### ğŸš€ Author Note

This module is ideal for beginners learning **latches**, **timing behavior**, and **sequential logic concepts** using Verilog HDL.
