// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_mat_420_dout,
        src_mat_420_empty_n,
        src_mat_420_read,
        dst_mat_421_din,
        dst_mat_421_full_n,
        dst_mat_421_write,
        indexy_V,
        nextYScale_V,
        ret_V_35,
        loop_col_count,
        cmp273,
        line_buffer_V_address0,
        line_buffer_V_ce0,
        line_buffer_V_we0,
        line_buffer_V_d0,
        line_buffer_V_address1,
        line_buffer_V_ce1,
        line_buffer_V_q1,
        line_buffer_V_address2,
        line_buffer_V_ce2,
        line_buffer_V_q2,
        line_buffer_V_1_address0,
        line_buffer_V_1_ce0,
        line_buffer_V_1_we0,
        line_buffer_V_1_d0,
        line_buffer_V_1_address1,
        line_buffer_V_1_ce1,
        line_buffer_V_1_q1,
        line_buffer_V_1_address2,
        line_buffer_V_1_ce2,
        line_buffer_V_1_q2,
        tmp_V,
        first_row_index_5,
        trunc_ln3,
        indexy_pre_V,
        p_Result_s,
        trunc_ln5,
        shl_i_i_i_i_i,
        indexx_pre_V_1,
        cmp89,
        p_read1,
        icmp_ln1076_1,
        op2_assign_1,
        op2_assign,
        cmp277,
        p_read3,
        read_pixel_1_out_i,
        read_pixel_1_out_o,
        read_pixel_1_out_o_ap_vld,
        indexy_V_1_out,
        indexy_V_1_out_ap_vld,
        nextYScale_V_1_out,
        nextYScale_V_1_out_ap_vld,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_dout0,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] src_mat_420_dout;
input   src_mat_420_empty_n;
output   src_mat_420_read;
output  [23:0] dst_mat_421_din;
input   dst_mat_421_full_n;
output   dst_mat_421_write;
input  [16:0] indexy_V;
input  [16:0] nextYScale_V;
input  [16:0] ret_V_35;
input  [31:0] loop_col_count;
input  [0:0] cmp273;
output  [11:0] line_buffer_V_address0;
output   line_buffer_V_ce0;
output   line_buffer_V_we0;
output  [23:0] line_buffer_V_d0;
output  [11:0] line_buffer_V_address1;
output   line_buffer_V_ce1;
input  [23:0] line_buffer_V_q1;
output  [11:0] line_buffer_V_address2;
output   line_buffer_V_ce2;
input  [23:0] line_buffer_V_q2;
output  [11:0] line_buffer_V_1_address0;
output   line_buffer_V_1_ce0;
output   line_buffer_V_1_we0;
output  [23:0] line_buffer_V_1_d0;
output  [11:0] line_buffer_V_1_address1;
output   line_buffer_V_1_ce1;
input  [23:0] line_buffer_V_1_q1;
output  [11:0] line_buffer_V_1_address2;
output   line_buffer_V_1_ce2;
input  [23:0] line_buffer_V_1_q2;
input  [31:0] tmp_V;
input  [31:0] first_row_index_5;
input  [47:0] trunc_ln3;
input  [38:0] indexy_pre_V;
input   p_Result_s;
input  [23:0] trunc_ln5;
input  [53:0] shl_i_i_i_i_i;
input  [41:0] indexx_pre_V_1;
input  [0:0] cmp89;
input  [31:0] p_read1;
input  [0:0] icmp_ln1076_1;
input  [31:0] op2_assign_1;
input  [31:0] op2_assign;
input  [0:0] cmp277;
input  [31:0] p_read3;
input  [23:0] read_pixel_1_out_i;
output  [23:0] read_pixel_1_out_o;
output   read_pixel_1_out_o_ap_vld;
output  [16:0] indexy_V_1_out;
output   indexy_V_1_out_ap_vld;
output  [16:0] nextYScale_V_1_out;
output   nextYScale_V_1_out_ap_vld;
output  [31:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1;
output  [47:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2;
input  [41:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_dout0;
output   grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce;

reg ap_idle;
reg src_mat_420_read;
reg dst_mat_421_write;
reg line_buffer_V_ce0;
reg line_buffer_V_we0;
reg[11:0] line_buffer_V_address1;
reg line_buffer_V_ce1;
reg[11:0] line_buffer_V_address2;
reg line_buffer_V_ce2;
reg line_buffer_V_1_ce0;
reg line_buffer_V_1_we0;
reg[11:0] line_buffer_V_1_address1;
reg line_buffer_V_1_ce1;
reg[11:0] line_buffer_V_1_address2;
reg line_buffer_V_1_ce2;
reg[23:0] read_pixel_1_out_o;
reg read_pixel_1_out_o_ap_vld;
reg indexy_V_1_out_ap_vld;
reg nextYScale_V_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
reg   [0:0] icmp_ln394_reg_1629;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter6_reg;
reg   [0:0] and_ln411_reg_1638;
reg   [0:0] and_ln411_reg_1638_pp0_iter6_reg;
reg    ap_predicate_op91_read_state8;
reg    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
reg   [0:0] and_ln492_reg_1648;
reg   [0:0] and_ln492_reg_1648_pp0_iter16_reg;
reg   [0:0] icmp_ln494_reg_1652;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter16_reg;
reg   [0:0] and_ln491_reg_1656;
reg   [0:0] and_ln491_reg_1656_pp0_iter16_reg;
reg    ap_predicate_op336_write_state18;
reg    ap_block_state18_pp0_stage0_iter17;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln394_fu_612_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    src_mat_420_blk_n;
wire    ap_block_pp0_stage0;
reg    dst_mat_421_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter9_reg;
wire   [31:0] first_row_index_5_read_reg_1606;
reg   [0:0] icmp_ln1064_reg_1642;
reg   [0:0] icmp_ln1064_reg_1642_pp0_iter9_reg;
wire   [23:0] line_buffer_V_2_q2;
wire   [23:0] line_buffer_V_2_q1;
wire   [0:0] cmp89_read_read_fu_216_p2;
wire   [0:0] cmp273_read_read_fu_270_p2;
reg   [11:0] j_reg_1619;
reg   [11:0] j_reg_1619_pp0_iter1_reg;
reg   [11:0] j_reg_1619_pp0_iter2_reg;
reg   [11:0] j_reg_1619_pp0_iter3_reg;
reg   [11:0] j_reg_1619_pp0_iter4_reg;
reg   [11:0] j_reg_1619_pp0_iter5_reg;
reg   [11:0] j_reg_1619_pp0_iter6_reg;
reg   [11:0] j_reg_1619_pp0_iter7_reg;
wire   [31:0] zext_ln394_1_fu_608_p1;
reg   [31:0] zext_ln394_1_reg_1624;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter1_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter2_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter3_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter4_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter5_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter7_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter8_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter10_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter11_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter12_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter13_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter14_reg;
reg   [0:0] icmp_ln394_reg_1629_pp0_iter15_reg;
wire   [1:0] trunc_ln737_fu_666_p1;
reg   [1:0] trunc_ln737_reg_1633;
reg   [1:0] trunc_ln737_reg_1633_pp0_iter1_reg;
reg   [1:0] trunc_ln737_reg_1633_pp0_iter2_reg;
reg   [1:0] trunc_ln737_reg_1633_pp0_iter3_reg;
reg   [1:0] trunc_ln737_reg_1633_pp0_iter4_reg;
reg   [1:0] trunc_ln737_reg_1633_pp0_iter5_reg;
reg   [1:0] trunc_ln737_reg_1633_pp0_iter6_reg;
reg   [1:0] trunc_ln737_reg_1633_pp0_iter7_reg;
reg   [1:0] trunc_ln737_reg_1633_pp0_iter8_reg;
reg   [1:0] trunc_ln737_reg_1633_pp0_iter9_reg;
wire   [0:0] and_ln411_fu_676_p2;
reg   [0:0] and_ln411_reg_1638_pp0_iter1_reg;
reg   [0:0] and_ln411_reg_1638_pp0_iter2_reg;
reg   [0:0] and_ln411_reg_1638_pp0_iter3_reg;
reg   [0:0] and_ln411_reg_1638_pp0_iter4_reg;
reg   [0:0] and_ln411_reg_1638_pp0_iter5_reg;
wire   [0:0] icmp_ln1064_fu_686_p2;
reg   [0:0] icmp_ln1064_reg_1642_pp0_iter1_reg;
reg   [0:0] icmp_ln1064_reg_1642_pp0_iter2_reg;
reg   [0:0] icmp_ln1064_reg_1642_pp0_iter3_reg;
reg   [0:0] icmp_ln1064_reg_1642_pp0_iter4_reg;
reg   [0:0] icmp_ln1064_reg_1642_pp0_iter5_reg;
reg   [0:0] icmp_ln1064_reg_1642_pp0_iter6_reg;
reg   [0:0] icmp_ln1064_reg_1642_pp0_iter7_reg;
reg   [0:0] icmp_ln1064_reg_1642_pp0_iter8_reg;
reg   [0:0] icmp_ln1064_reg_1642_pp0_iter10_reg;
wire   [0:0] and_ln492_fu_692_p2;
reg   [0:0] and_ln492_reg_1648_pp0_iter1_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter2_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter3_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter4_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter5_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter6_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter7_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter8_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter9_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter10_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter11_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter12_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter13_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter14_reg;
reg   [0:0] and_ln492_reg_1648_pp0_iter15_reg;
wire   [0:0] icmp_ln494_fu_698_p2;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter1_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter2_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter3_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter4_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter5_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter6_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter7_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter8_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter9_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter10_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter11_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter12_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter13_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter14_reg;
reg   [0:0] icmp_ln494_reg_1652_pp0_iter15_reg;
wire   [0:0] and_ln491_fu_710_p2;
reg   [0:0] and_ln491_reg_1656_pp0_iter1_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter2_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter3_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter4_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter5_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter6_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter7_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter8_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter9_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter10_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter11_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter12_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter13_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter14_reg;
reg   [0:0] and_ln491_reg_1656_pp0_iter15_reg;
reg  signed [41:0] indexx_pre_comp_V_reg_1660;
wire   [0:0] icmp_ln1547_fu_735_p2;
reg   [0:0] icmp_ln1547_reg_1666;
wire   [16:0] idx_2_fu_814_p3;
reg   [16:0] idx_2_reg_1671;
wire   [0:0] not_cmp_i_i175_fu_848_p2;
reg   [0:0] not_cmp_i_i175_reg_1677;
reg   [11:0] Wx_V_reg_1682;
reg   [11:0] Wx_V_reg_1682_pp0_iter9_reg;
reg   [11:0] Wx_V_reg_1682_pp0_iter10_reg;
reg   [11:0] Wx_V_reg_1682_pp0_iter11_reg;
wire   [11:0] line_buffer_V_1_addr_gep_fu_435_p3;
wire   [11:0] line_buffer_V_1_addr_1_gep_fu_443_p3;
wire   [11:0] line_buffer_V_2_addr_gep_fu_451_p3;
wire   [11:0] line_buffer_V_2_addr_1_gep_fu_458_p3;
wire   [11:0] line_buffer_V_addr_gep_fu_465_p3;
wire   [11:0] line_buffer_V_addr_1_gep_fu_473_p3;
wire   [11:0] Wy_V_fu_906_p4;
reg   [11:0] Wy_V_reg_1748;
wire   [7:0] trunc_ln674_fu_937_p1;
reg   [7:0] trunc_ln674_reg_1763;
reg   [7:0] trunc_ln674_reg_1763_pp0_iter12_reg;
reg   [7:0] trunc_ln674_reg_1763_pp0_iter13_reg;
reg   [7:0] trunc_ln674_reg_1763_pp0_iter14_reg;
reg   [7:0] trunc_ln674_reg_1763_pp0_iter15_reg;
wire   [9:0] val0_V_fu_989_p2;
reg   [9:0] val0_V_reg_1768;
reg  signed [9:0] val0_V_reg_1768_pp0_iter12_reg;
wire   [8:0] val2_V_fu_1001_p2;
reg  signed [8:0] val2_V_reg_1773;
wire   [20:0] zext_ln1171_fu_1011_p1;
wire   [7:0] p_Result_9_fu_1014_p4;
reg   [7:0] p_Result_9_reg_1790;
reg   [7:0] p_Result_9_reg_1790_pp0_iter12_reg;
reg   [7:0] p_Result_9_reg_1790_pp0_iter13_reg;
reg   [7:0] p_Result_9_reg_1790_pp0_iter14_reg;
reg   [7:0] p_Result_9_reg_1790_pp0_iter15_reg;
wire   [9:0] val0_V_1_fu_1090_p2;
reg   [9:0] val0_V_1_reg_1795;
reg  signed [9:0] val0_V_1_reg_1795_pp0_iter12_reg;
wire   [8:0] val2_V_1_fu_1102_p2;
reg  signed [8:0] val2_V_1_reg_1800;
wire   [7:0] p_Result_4_fu_1112_p4;
reg   [7:0] p_Result_4_reg_1810;
reg   [7:0] p_Result_4_reg_1810_pp0_iter12_reg;
reg   [7:0] p_Result_4_reg_1810_pp0_iter13_reg;
reg   [7:0] p_Result_4_reg_1810_pp0_iter14_reg;
reg   [7:0] p_Result_4_reg_1810_pp0_iter15_reg;
wire   [9:0] val0_V_2_fu_1188_p2;
reg   [9:0] val0_V_2_reg_1815;
reg  signed [9:0] val0_V_2_reg_1815_pp0_iter12_reg;
wire   [8:0] val2_V_2_fu_1200_p2;
reg  signed [8:0] val2_V_2_reg_1820;
wire   [20:0] zext_ln1171_1_fu_1213_p1;
wire   [21:0] zext_ln717_1_fu_1231_p1;
wire   [23:0] ret_V_9_fu_1276_p2;
reg   [23:0] ret_V_9_reg_1904;
reg   [7:0] trunc_ln882_2_reg_1909;
wire   [0:0] icmp_ln902_2_fu_1296_p2;
reg   [0:0] icmp_ln902_2_reg_1916;
wire   [23:0] ret_V_13_fu_1316_p2;
reg   [23:0] ret_V_13_reg_1921;
reg   [7:0] trunc_ln882_3_reg_1926;
wire   [0:0] icmp_ln902_3_fu_1336_p2;
reg   [0:0] icmp_ln902_3_reg_1933;
wire   [23:0] ret_V_17_fu_1356_p2;
reg   [23:0] ret_V_17_reg_1938;
reg   [7:0] trunc_ln882_4_reg_1943;
wire   [0:0] icmp_ln902_4_fu_1376_p2;
reg   [0:0] icmp_ln902_4_reg_1950;
wire   [11:0] line_buffer_V_2_address0;
reg    line_buffer_V_2_ce0;
reg    line_buffer_V_2_we0;
reg   [11:0] line_buffer_V_2_address1;
reg    line_buffer_V_2_ce1;
reg   [11:0] line_buffer_V_2_address2;
reg    line_buffer_V_2_ce2;
reg    grp_scaleCompute_17_42_20_48_16_1_s_fu_541_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call4;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call4;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call4;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call4;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call4;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call4;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call4;
reg    ap_block_state8_pp0_stage0_iter7_ignore_call4;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call4;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call4;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call4;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call4;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call4;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call4;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call4;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call4;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call4;
reg    ap_block_state18_pp0_stage0_iter17_ignore_call4;
reg    ap_block_pp0_stage0_11001_ignoreCallOp82;
wire   [0:0] ap_phi_mux_flag_write_phi_fu_486_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_flag_write_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter1_flag_write_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter2_flag_write_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter3_flag_write_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter4_flag_write_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter5_flag_write_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter6_flag_write_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter7_flag_write_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter8_flag_write_reg_481;
wire   [23:0] ap_phi_reg_pp0_iter0_p_Val2_7_reg_497;
reg   [23:0] ap_phi_reg_pp0_iter1_p_Val2_7_reg_497;
reg   [23:0] ap_phi_reg_pp0_iter2_p_Val2_7_reg_497;
reg   [23:0] ap_phi_reg_pp0_iter3_p_Val2_7_reg_497;
reg   [23:0] ap_phi_reg_pp0_iter4_p_Val2_7_reg_497;
reg   [23:0] ap_phi_reg_pp0_iter5_p_Val2_7_reg_497;
reg   [23:0] ap_phi_reg_pp0_iter6_p_Val2_7_reg_497;
reg   [23:0] ap_phi_reg_pp0_iter7_p_Val2_7_reg_497;
reg   [23:0] ap_phi_reg_pp0_iter8_p_Val2_7_reg_497;
reg   [23:0] ap_phi_reg_pp0_iter9_p_Val2_7_reg_497;
reg   [23:0] ap_phi_reg_pp0_iter10_p_Val2_7_reg_497;
reg   [23:0] ap_phi_reg_pp0_iter11_p_Val2_7_reg_497;
wire   [23:0] ap_phi_reg_pp0_iter0_p_Val2_5_reg_508;
reg   [23:0] ap_phi_reg_pp0_iter1_p_Val2_5_reg_508;
reg   [23:0] ap_phi_reg_pp0_iter2_p_Val2_5_reg_508;
reg   [23:0] ap_phi_reg_pp0_iter3_p_Val2_5_reg_508;
reg   [23:0] ap_phi_reg_pp0_iter4_p_Val2_5_reg_508;
reg   [23:0] ap_phi_reg_pp0_iter5_p_Val2_5_reg_508;
reg   [23:0] ap_phi_reg_pp0_iter6_p_Val2_5_reg_508;
reg   [23:0] ap_phi_reg_pp0_iter7_p_Val2_5_reg_508;
reg   [23:0] ap_phi_reg_pp0_iter8_p_Val2_5_reg_508;
reg   [23:0] ap_phi_reg_pp0_iter9_p_Val2_5_reg_508;
reg   [23:0] ap_phi_reg_pp0_iter10_p_Val2_5_reg_508;
reg   [23:0] ap_phi_reg_pp0_iter11_p_Val2_5_reg_508;
wire   [23:0] ap_phi_reg_pp0_iter0_p_0_0_0407_190_reg_519;
reg   [23:0] ap_phi_reg_pp0_iter1_p_0_0_0407_190_reg_519;
reg   [23:0] ap_phi_reg_pp0_iter2_p_0_0_0407_190_reg_519;
reg   [23:0] ap_phi_reg_pp0_iter3_p_0_0_0407_190_reg_519;
reg   [23:0] ap_phi_reg_pp0_iter4_p_0_0_0407_190_reg_519;
reg   [23:0] ap_phi_reg_pp0_iter5_p_0_0_0407_190_reg_519;
reg   [23:0] ap_phi_reg_pp0_iter6_p_0_0_0407_190_reg_519;
reg   [23:0] ap_phi_reg_pp0_iter7_p_0_0_0407_190_reg_519;
reg   [23:0] ap_phi_reg_pp0_iter8_p_0_0_0407_190_reg_519;
reg   [23:0] ap_phi_reg_pp0_iter9_p_0_0_0407_190_reg_519;
reg   [23:0] ap_phi_reg_pp0_iter10_p_0_0_0407_190_reg_519;
reg   [23:0] ap_phi_reg_pp0_iter11_p_0_0_0407_190_reg_519;
wire   [23:0] ap_phi_reg_pp0_iter0_p_0_0_040786_reg_530;
reg   [23:0] ap_phi_reg_pp0_iter1_p_0_0_040786_reg_530;
reg   [23:0] ap_phi_reg_pp0_iter2_p_0_0_040786_reg_530;
reg   [23:0] ap_phi_reg_pp0_iter3_p_0_0_040786_reg_530;
reg   [23:0] ap_phi_reg_pp0_iter4_p_0_0_040786_reg_530;
reg   [23:0] ap_phi_reg_pp0_iter5_p_0_0_040786_reg_530;
reg   [23:0] ap_phi_reg_pp0_iter6_p_0_0_040786_reg_530;
reg   [23:0] ap_phi_reg_pp0_iter7_p_0_0_040786_reg_530;
reg   [23:0] ap_phi_reg_pp0_iter8_p_0_0_040786_reg_530;
reg   [23:0] ap_phi_reg_pp0_iter9_p_0_0_040786_reg_530;
reg   [23:0] ap_phi_reg_pp0_iter10_p_0_0_040786_reg_530;
reg   [23:0] ap_phi_reg_pp0_iter11_p_0_0_040786_reg_530;
wire   [63:0] zext_ln394_fu_746_p1;
wire   [63:0] zext_ln435_fu_875_p1;
wire   [63:0] zext_ln436_fu_884_p1;
reg   [16:0] nextYScale_V_1_fu_164;
wire    ap_loop_init;
reg   [16:0] tmp_fu_168;
wire   [16:0] ret_V_20_fu_658_p3;
reg   [11:0] j_2_fu_172;
wire   [11:0] add_ln394_fu_618_p2;
reg   [11:0] ap_sig_allocacmp_j;
wire   [0:0] p_Result_read_read_fu_240_p2;
reg    ap_block_pp0_stage0_01001;
wire   [21:0] trunc_ln902_fu_634_p1;
wire   [16:0] trunc_ln_fu_624_p4;
wire   [0:0] icmp_ln902_fu_638_p2;
wire   [16:0] ret_V_fu_644_p2;
wire   [0:0] ret_V_20_fu_658_p0;
wire   [16:0] select_ln901_fu_650_p3;
wire   [0:0] icmp_ln413_fu_670_p2;
wire   [31:0] zext_ln1064_fu_682_p1;
wire   [0:0] icmp_ln1064_1_fu_704_p2;
wire  signed [41:0] sext_ln1548_fu_731_p0;
wire  signed [53:0] sext_ln1548_fu_731_p1;
wire   [0:0] tmp_2_fu_752_p3;
wire   [41:0] indexx_pre_V_3_fu_759_p3;
wire   [41:0] indexx_pre_V_fu_764_p3;
wire   [21:0] trunc_ln902_1_fu_790_p1;
wire   [16:0] trunc_ln882_1_fu_772_p4;
wire   [0:0] icmp_ln902_1_fu_794_p2;
wire   [16:0] ret_V_5_fu_800_p2;
wire   [0:0] p_Result_1_fu_782_p3;
wire   [16:0] select_ln901_1_fu_806_p3;
wire   [1:0] trunc_ln737_1_fu_822_p1;
wire   [23:0] trunc_ln712_fu_834_p1;
wire   [23:0] rhs_1_fu_826_p3;
wire   [31:0] idx_fu_844_p1;
wire   [23:0] ret_V_7_fu_838_p2;
wire   [11:0] empty_fu_863_p1;
wire   [11:0] zext_ln433_fu_866_p1;
wire   [11:0] idx_nxt_fu_869_p2;
wire   [23:0] rhs_fu_894_p3;
wire   [23:0] ret_V_4_fu_901_p2;
wire   [23:0] p_Val2_s_fu_930_p3;
wire   [23:0] p_Val2_6_fu_923_p3;
wire   [7:0] trunc_ln674_3_fu_949_p1;
wire   [7:0] trunc_ln674_1_fu_941_p1;
wire   [7:0] trunc_ln674_2_fu_945_p1;
wire   [8:0] zext_ln1540_fu_953_p1;
wire   [8:0] zext_ln1540_2_fu_961_p1;
wire   [8:0] sub_ln70_fu_973_p2;
wire  signed [9:0] sext_ln70_fu_979_p1;
wire   [9:0] zext_ln1540_3_fu_965_p1;
wire   [9:0] sub_ln70_1_fu_983_p2;
wire   [9:0] zext_ln1540_1_fu_957_p1;
wire   [8:0] zext_ln70_fu_969_p1;
wire  signed [8:0] val1_V_fu_995_p2;
wire   [7:0] p_Result_3_fu_1044_p4;
wire   [7:0] p_Result_2_fu_1024_p4;
wire   [7:0] p_Result_s_40_fu_1034_p4;
wire   [8:0] zext_ln1540_4_fu_1054_p1;
wire   [8:0] zext_ln1540_6_fu_1062_p1;
wire   [8:0] sub_ln70_4_fu_1074_p2;
wire  signed [9:0] sext_ln70_1_fu_1080_p1;
wire   [9:0] zext_ln1540_7_fu_1066_p1;
wire   [9:0] sub_ln70_5_fu_1084_p2;
wire   [9:0] zext_ln1540_5_fu_1058_p1;
wire   [8:0] zext_ln70_1_fu_1070_p1;
wire  signed [8:0] val1_V_1_fu_1096_p2;
wire   [7:0] p_Result_10_fu_1142_p4;
wire   [7:0] p_Result_5_fu_1122_p4;
wire   [7:0] p_Result_6_fu_1132_p4;
wire   [8:0] zext_ln1540_8_fu_1152_p1;
wire   [8:0] zext_ln1540_10_fu_1160_p1;
wire   [8:0] sub_ln70_8_fu_1172_p2;
wire  signed [9:0] sext_ln70_2_fu_1178_p1;
wire   [9:0] zext_ln1540_11_fu_1164_p1;
wire   [9:0] sub_ln70_9_fu_1182_p2;
wire   [9:0] zext_ln1540_9_fu_1156_p1;
wire   [8:0] zext_ln70_2_fu_1168_p1;
wire  signed [8:0] val1_V_2_fu_1194_p2;
wire   [23:0] Wxy_V_fu_1222_p1;
wire  signed [23:0] grp_fu_1476_p2;
wire   [11:0] Wxy_V_fu_1222_p4;
wire  signed [20:0] grp_fu_1483_p2;
wire  signed [20:0] grp_fu_1490_p2;
wire  signed [20:0] grp_fu_1497_p2;
wire  signed [21:0] grp_fu_1504_p3;
wire  signed [21:0] grp_fu_1513_p3;
wire  signed [21:0] grp_fu_1522_p3;
wire  signed [22:0] grp_fu_1531_p3;
wire   [17:0] P4_V_fu_1262_p3;
wire  signed [23:0] sext_ln1245_1_fu_1269_p1;
wire   [23:0] zext_ln1245_fu_1272_p1;
wire   [9:0] trunc_ln902_2_fu_1292_p1;
wire  signed [22:0] grp_fu_1540_p3;
wire   [17:0] P4_V_1_fu_1302_p3;
wire  signed [23:0] sext_ln1245_4_fu_1309_p1;
wire   [23:0] zext_ln1245_1_fu_1312_p1;
wire   [9:0] trunc_ln902_3_fu_1332_p1;
wire  signed [22:0] grp_fu_1549_p3;
wire   [17:0] P4_V_2_fu_1342_p3;
wire  signed [23:0] sext_ln1245_7_fu_1349_p1;
wire   [23:0] zext_ln1245_2_fu_1352_p1;
wire   [9:0] trunc_ln902_4_fu_1372_p1;
wire   [7:0] ret_V_10_fu_1389_p2;
wire   [0:0] p_Result_7_fu_1382_p3;
wire   [7:0] select_ln901_3_fu_1394_p3;
wire   [7:0] ret_V_14_fu_1414_p2;
wire   [0:0] p_Result_8_fu_1407_p3;
wire   [7:0] select_ln901_4_fu_1419_p3;
wire   [7:0] ret_V_18_fu_1439_p2;
wire   [0:0] p_Result_11_fu_1432_p3;
wire   [7:0] select_ln901_5_fu_1444_p3;
wire   [7:0] ret_V_19_fu_1450_p3;
wire   [7:0] ret_V_15_fu_1425_p3;
wire   [7:0] ret_V_11_fu_1400_p3;
wire   [11:0] grp_fu_1476_p0;
wire   [11:0] grp_fu_1476_p1;
wire   [11:0] grp_fu_1483_p0;
wire   [11:0] grp_fu_1490_p0;
wire   [11:0] grp_fu_1497_p0;
wire   [11:0] grp_fu_1504_p0;
wire   [11:0] grp_fu_1513_p0;
wire   [11:0] grp_fu_1522_p0;
wire   [11:0] grp_fu_1531_p0;
wire   [11:0] grp_fu_1540_p0;
wire   [11:0] grp_fu_1549_p0;
reg    grp_fu_1476_ce;
reg    grp_fu_1483_ce;
reg    grp_fu_1490_ce;
reg    grp_fu_1497_ce;
reg    grp_fu_1504_ce;
reg    grp_fu_1513_ce;
reg    grp_fu_1522_ce;
reg    grp_fu_1531_ce;
reg    grp_fu_1540_ce;
reg    grp_fu_1549_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [23:0] grp_fu_1476_p00;
wire   [23:0] grp_fu_1476_p10;
reg    ap_condition_288;
reg    ap_condition_99;
reg    ap_condition_1887;
reg    ap_condition_1891;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_done_reg = 1'b0;
end

resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_line_bbkb #(
    .DataWidth( 24 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
line_buffer_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_2_address0),
    .ce0(line_buffer_V_2_ce0),
    .we0(line_buffer_V_2_we0),
    .d0(read_pixel_1_out_i),
    .address1(line_buffer_V_2_address1),
    .ce1(line_buffer_V_2_ce1),
    .q1(line_buffer_V_2_q1),
    .address2(line_buffer_V_2_address2),
    .ce2(line_buffer_V_2_ce2),
    .q2(line_buffer_V_2_q2)
);

resize_accel_mul_mul_12ns_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mul_mul_12ns_12ns_24_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1476_p0),
    .din1(grp_fu_1476_p1),
    .ce(grp_fu_1476_ce),
    .dout(grp_fu_1476_p2)
);

resize_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1483_p0),
    .din1(val1_V_fu_995_p2),
    .ce(grp_fu_1483_ce),
    .dout(grp_fu_1483_p2)
);

resize_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1490_p0),
    .din1(val1_V_1_fu_1096_p2),
    .ce(grp_fu_1490_ce),
    .dout(grp_fu_1490_p2)
);

resize_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1497_p0),
    .din1(val1_V_2_fu_1194_p2),
    .ce(grp_fu_1497_ce),
    .dout(grp_fu_1497_p2)
);

resize_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1504_p0),
    .din1(val2_V_reg_1773),
    .din2(grp_fu_1483_p2),
    .ce(grp_fu_1504_ce),
    .dout(grp_fu_1504_p3)
);

resize_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1513_p0),
    .din1(val2_V_1_reg_1800),
    .din2(grp_fu_1490_p2),
    .ce(grp_fu_1513_ce),
    .dout(grp_fu_1513_p3)
);

resize_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1522_p0),
    .din1(val2_V_2_reg_1820),
    .din2(grp_fu_1497_p2),
    .ce(grp_fu_1522_ce),
    .dout(grp_fu_1522_p3)
);

resize_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1531_p0),
    .din1(val0_V_reg_1768_pp0_iter12_reg),
    .din2(grp_fu_1504_p3),
    .ce(grp_fu_1531_ce),
    .dout(grp_fu_1531_p3)
);

resize_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1540_p0),
    .din1(val0_V_1_reg_1795_pp0_iter12_reg),
    .din2(grp_fu_1513_p3),
    .ce(grp_fu_1540_ce),
    .dout(grp_fu_1540_p3)
);

resize_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1549_p0),
    .din1(val0_V_2_reg_1815_pp0_iter12_reg),
    .din2(grp_fu_1522_p3),
    .ce(grp_fu_1549_ce),
    .dout(grp_fu_1549_p3)
);

resize_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter16_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((first_row_index_5_read_reg_1606 == 32'd1) & (icmp_ln394_reg_1629_pp0_iter9_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter11_p_0_0_040786_reg_530 <= line_buffer_V_1_q2;
        end else if ((1'b1 == ap_condition_288)) begin
            ap_phi_reg_pp0_iter11_p_0_0_040786_reg_530 <= line_buffer_V_2_q2;
        end else if (((first_row_index_5_read_reg_1606 == 32'd0) & (icmp_ln394_reg_1629_pp0_iter9_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter11_p_0_0_040786_reg_530 <= line_buffer_V_q2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_p_0_0_040786_reg_530 <= ap_phi_reg_pp0_iter10_p_0_0_040786_reg_530;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((first_row_index_5_read_reg_1606 == 32'd1) & (icmp_ln394_reg_1629_pp0_iter9_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter11_p_0_0_0407_190_reg_519 <= line_buffer_V_1_q1;
        end else if ((1'b1 == ap_condition_288)) begin
            ap_phi_reg_pp0_iter11_p_0_0_0407_190_reg_519 <= line_buffer_V_2_q1;
        end else if (((first_row_index_5_read_reg_1606 == 32'd0) & (icmp_ln394_reg_1629_pp0_iter9_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter11_p_0_0_0407_190_reg_519 <= line_buffer_V_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_p_0_0_0407_190_reg_519 <= ap_phi_reg_pp0_iter10_p_0_0_0407_190_reg_519;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((first_row_index_5_read_reg_1606 == 32'd1) & (icmp_ln394_reg_1629_pp0_iter9_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter11_p_Val2_5_reg_508 <= line_buffer_V_2_q2;
        end else if ((1'b1 == ap_condition_288)) begin
            ap_phi_reg_pp0_iter11_p_Val2_5_reg_508 <= line_buffer_V_q2;
        end else if (((first_row_index_5_read_reg_1606 == 32'd0) & (icmp_ln394_reg_1629_pp0_iter9_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter11_p_Val2_5_reg_508 <= line_buffer_V_1_q2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_p_Val2_5_reg_508 <= ap_phi_reg_pp0_iter10_p_Val2_5_reg_508;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((first_row_index_5_read_reg_1606 == 32'd1) & (icmp_ln394_reg_1629_pp0_iter9_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter11_p_Val2_7_reg_497 <= line_buffer_V_2_q1;
        end else if ((1'b1 == ap_condition_288)) begin
            ap_phi_reg_pp0_iter11_p_Val2_7_reg_497 <= line_buffer_V_q1;
        end else if (((first_row_index_5_read_reg_1606 == 32'd0) & (icmp_ln394_reg_1629_pp0_iter9_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter11_p_Val2_7_reg_497 <= line_buffer_V_1_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_p_Val2_7_reg_497 <= ap_phi_reg_pp0_iter10_p_Val2_7_reg_497;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((cmp89_read_read_fu_216_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_612_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp89_read_read_fu_216_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_612_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln411_fu_676_p2)))) begin
        ap_phi_reg_pp0_iter1_flag_write_reg_481 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_flag_write_reg_481 <= ap_phi_reg_pp0_iter0_flag_write_reg_481;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_99)) begin
            ap_phi_reg_pp0_iter8_flag_write_reg_481 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_flag_write_reg_481 <= ap_phi_reg_pp0_iter7_flag_write_reg_481;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln394_fu_612_p2 == 1'd1))) begin
            j_2_fu_172 <= add_ln394_fu_618_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_2_fu_172 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln394_fu_612_p2 == 1'd1))) begin
            nextYScale_V_1_fu_164 <= ret_V_35;
        end else if ((ap_loop_init == 1'b1)) begin
            nextYScale_V_1_fu_164 <= nextYScale_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln394_fu_612_p2 == 1'd1))) begin
            tmp_fu_168 <= ret_V_20_fu_658_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            tmp_fu_168 <= indexy_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((1'd1 == and_ln491_reg_1656_pp0_iter7_reg) & (1'd0 == and_ln492_reg_1648_pp0_iter7_reg) & (cmp273 == 1'd1)) | ((1'd1 == and_ln492_reg_1648_pp0_iter7_reg) & (icmp_ln494_reg_1652_pp0_iter7_reg == 1'd1) & (cmp273 == 1'd1))))) begin
        Wx_V_reg_1682 <= {{ret_V_7_fu_838_p2[23:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Wx_V_reg_1682_pp0_iter10_reg <= Wx_V_reg_1682_pp0_iter9_reg;
        Wx_V_reg_1682_pp0_iter11_reg <= Wx_V_reg_1682_pp0_iter10_reg;
        Wx_V_reg_1682_pp0_iter9_reg <= Wx_V_reg_1682;
        and_ln411_reg_1638_pp0_iter2_reg <= and_ln411_reg_1638_pp0_iter1_reg;
        and_ln411_reg_1638_pp0_iter3_reg <= and_ln411_reg_1638_pp0_iter2_reg;
        and_ln411_reg_1638_pp0_iter4_reg <= and_ln411_reg_1638_pp0_iter3_reg;
        and_ln411_reg_1638_pp0_iter5_reg <= and_ln411_reg_1638_pp0_iter4_reg;
        and_ln411_reg_1638_pp0_iter6_reg <= and_ln411_reg_1638_pp0_iter5_reg;
        and_ln491_reg_1656_pp0_iter10_reg <= and_ln491_reg_1656_pp0_iter9_reg;
        and_ln491_reg_1656_pp0_iter11_reg <= and_ln491_reg_1656_pp0_iter10_reg;
        and_ln491_reg_1656_pp0_iter12_reg <= and_ln491_reg_1656_pp0_iter11_reg;
        and_ln491_reg_1656_pp0_iter13_reg <= and_ln491_reg_1656_pp0_iter12_reg;
        and_ln491_reg_1656_pp0_iter14_reg <= and_ln491_reg_1656_pp0_iter13_reg;
        and_ln491_reg_1656_pp0_iter15_reg <= and_ln491_reg_1656_pp0_iter14_reg;
        and_ln491_reg_1656_pp0_iter16_reg <= and_ln491_reg_1656_pp0_iter15_reg;
        and_ln491_reg_1656_pp0_iter2_reg <= and_ln491_reg_1656_pp0_iter1_reg;
        and_ln491_reg_1656_pp0_iter3_reg <= and_ln491_reg_1656_pp0_iter2_reg;
        and_ln491_reg_1656_pp0_iter4_reg <= and_ln491_reg_1656_pp0_iter3_reg;
        and_ln491_reg_1656_pp0_iter5_reg <= and_ln491_reg_1656_pp0_iter4_reg;
        and_ln491_reg_1656_pp0_iter6_reg <= and_ln491_reg_1656_pp0_iter5_reg;
        and_ln491_reg_1656_pp0_iter7_reg <= and_ln491_reg_1656_pp0_iter6_reg;
        and_ln491_reg_1656_pp0_iter8_reg <= and_ln491_reg_1656_pp0_iter7_reg;
        and_ln491_reg_1656_pp0_iter9_reg <= and_ln491_reg_1656_pp0_iter8_reg;
        and_ln492_reg_1648_pp0_iter10_reg <= and_ln492_reg_1648_pp0_iter9_reg;
        and_ln492_reg_1648_pp0_iter11_reg <= and_ln492_reg_1648_pp0_iter10_reg;
        and_ln492_reg_1648_pp0_iter12_reg <= and_ln492_reg_1648_pp0_iter11_reg;
        and_ln492_reg_1648_pp0_iter13_reg <= and_ln492_reg_1648_pp0_iter12_reg;
        and_ln492_reg_1648_pp0_iter14_reg <= and_ln492_reg_1648_pp0_iter13_reg;
        and_ln492_reg_1648_pp0_iter15_reg <= and_ln492_reg_1648_pp0_iter14_reg;
        and_ln492_reg_1648_pp0_iter16_reg <= and_ln492_reg_1648_pp0_iter15_reg;
        and_ln492_reg_1648_pp0_iter2_reg <= and_ln492_reg_1648_pp0_iter1_reg;
        and_ln492_reg_1648_pp0_iter3_reg <= and_ln492_reg_1648_pp0_iter2_reg;
        and_ln492_reg_1648_pp0_iter4_reg <= and_ln492_reg_1648_pp0_iter3_reg;
        and_ln492_reg_1648_pp0_iter5_reg <= and_ln492_reg_1648_pp0_iter4_reg;
        and_ln492_reg_1648_pp0_iter6_reg <= and_ln492_reg_1648_pp0_iter5_reg;
        and_ln492_reg_1648_pp0_iter7_reg <= and_ln492_reg_1648_pp0_iter6_reg;
        and_ln492_reg_1648_pp0_iter8_reg <= and_ln492_reg_1648_pp0_iter7_reg;
        and_ln492_reg_1648_pp0_iter9_reg <= and_ln492_reg_1648_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1064_reg_1642_pp0_iter10_reg <= icmp_ln1064_reg_1642_pp0_iter9_reg;
        icmp_ln1064_reg_1642_pp0_iter2_reg <= icmp_ln1064_reg_1642_pp0_iter1_reg;
        icmp_ln1064_reg_1642_pp0_iter3_reg <= icmp_ln1064_reg_1642_pp0_iter2_reg;
        icmp_ln1064_reg_1642_pp0_iter4_reg <= icmp_ln1064_reg_1642_pp0_iter3_reg;
        icmp_ln1064_reg_1642_pp0_iter5_reg <= icmp_ln1064_reg_1642_pp0_iter4_reg;
        icmp_ln1064_reg_1642_pp0_iter6_reg <= icmp_ln1064_reg_1642_pp0_iter5_reg;
        icmp_ln1064_reg_1642_pp0_iter7_reg <= icmp_ln1064_reg_1642_pp0_iter6_reg;
        icmp_ln1064_reg_1642_pp0_iter8_reg <= icmp_ln1064_reg_1642_pp0_iter7_reg;
        icmp_ln1064_reg_1642_pp0_iter9_reg <= icmp_ln1064_reg_1642_pp0_iter8_reg;
        icmp_ln394_reg_1629_pp0_iter10_reg <= icmp_ln394_reg_1629_pp0_iter9_reg;
        icmp_ln394_reg_1629_pp0_iter11_reg <= icmp_ln394_reg_1629_pp0_iter10_reg;
        icmp_ln394_reg_1629_pp0_iter12_reg <= icmp_ln394_reg_1629_pp0_iter11_reg;
        icmp_ln394_reg_1629_pp0_iter13_reg <= icmp_ln394_reg_1629_pp0_iter12_reg;
        icmp_ln394_reg_1629_pp0_iter14_reg <= icmp_ln394_reg_1629_pp0_iter13_reg;
        icmp_ln394_reg_1629_pp0_iter15_reg <= icmp_ln394_reg_1629_pp0_iter14_reg;
        icmp_ln394_reg_1629_pp0_iter2_reg <= icmp_ln394_reg_1629_pp0_iter1_reg;
        icmp_ln394_reg_1629_pp0_iter3_reg <= icmp_ln394_reg_1629_pp0_iter2_reg;
        icmp_ln394_reg_1629_pp0_iter4_reg <= icmp_ln394_reg_1629_pp0_iter3_reg;
        icmp_ln394_reg_1629_pp0_iter5_reg <= icmp_ln394_reg_1629_pp0_iter4_reg;
        icmp_ln394_reg_1629_pp0_iter6_reg <= icmp_ln394_reg_1629_pp0_iter5_reg;
        icmp_ln394_reg_1629_pp0_iter7_reg <= icmp_ln394_reg_1629_pp0_iter6_reg;
        icmp_ln394_reg_1629_pp0_iter8_reg <= icmp_ln394_reg_1629_pp0_iter7_reg;
        icmp_ln394_reg_1629_pp0_iter9_reg <= icmp_ln394_reg_1629_pp0_iter8_reg;
        icmp_ln494_reg_1652_pp0_iter10_reg <= icmp_ln494_reg_1652_pp0_iter9_reg;
        icmp_ln494_reg_1652_pp0_iter11_reg <= icmp_ln494_reg_1652_pp0_iter10_reg;
        icmp_ln494_reg_1652_pp0_iter12_reg <= icmp_ln494_reg_1652_pp0_iter11_reg;
        icmp_ln494_reg_1652_pp0_iter13_reg <= icmp_ln494_reg_1652_pp0_iter12_reg;
        icmp_ln494_reg_1652_pp0_iter14_reg <= icmp_ln494_reg_1652_pp0_iter13_reg;
        icmp_ln494_reg_1652_pp0_iter15_reg <= icmp_ln494_reg_1652_pp0_iter14_reg;
        icmp_ln494_reg_1652_pp0_iter16_reg <= icmp_ln494_reg_1652_pp0_iter15_reg;
        icmp_ln494_reg_1652_pp0_iter2_reg <= icmp_ln494_reg_1652_pp0_iter1_reg;
        icmp_ln494_reg_1652_pp0_iter3_reg <= icmp_ln494_reg_1652_pp0_iter2_reg;
        icmp_ln494_reg_1652_pp0_iter4_reg <= icmp_ln494_reg_1652_pp0_iter3_reg;
        icmp_ln494_reg_1652_pp0_iter5_reg <= icmp_ln494_reg_1652_pp0_iter4_reg;
        icmp_ln494_reg_1652_pp0_iter6_reg <= icmp_ln494_reg_1652_pp0_iter5_reg;
        icmp_ln494_reg_1652_pp0_iter7_reg <= icmp_ln494_reg_1652_pp0_iter6_reg;
        icmp_ln494_reg_1652_pp0_iter8_reg <= icmp_ln494_reg_1652_pp0_iter7_reg;
        icmp_ln494_reg_1652_pp0_iter9_reg <= icmp_ln494_reg_1652_pp0_iter8_reg;
        j_reg_1619_pp0_iter2_reg <= j_reg_1619_pp0_iter1_reg;
        j_reg_1619_pp0_iter3_reg <= j_reg_1619_pp0_iter2_reg;
        j_reg_1619_pp0_iter4_reg <= j_reg_1619_pp0_iter3_reg;
        j_reg_1619_pp0_iter5_reg <= j_reg_1619_pp0_iter4_reg;
        j_reg_1619_pp0_iter6_reg <= j_reg_1619_pp0_iter5_reg;
        j_reg_1619_pp0_iter7_reg <= j_reg_1619_pp0_iter6_reg;
        p_Result_4_reg_1810_pp0_iter12_reg <= p_Result_4_reg_1810;
        p_Result_4_reg_1810_pp0_iter13_reg <= p_Result_4_reg_1810_pp0_iter12_reg;
        p_Result_4_reg_1810_pp0_iter14_reg <= p_Result_4_reg_1810_pp0_iter13_reg;
        p_Result_4_reg_1810_pp0_iter15_reg <= p_Result_4_reg_1810_pp0_iter14_reg;
        p_Result_9_reg_1790_pp0_iter12_reg <= p_Result_9_reg_1790;
        p_Result_9_reg_1790_pp0_iter13_reg <= p_Result_9_reg_1790_pp0_iter12_reg;
        p_Result_9_reg_1790_pp0_iter14_reg <= p_Result_9_reg_1790_pp0_iter13_reg;
        p_Result_9_reg_1790_pp0_iter15_reg <= p_Result_9_reg_1790_pp0_iter14_reg;
        trunc_ln674_reg_1763_pp0_iter12_reg <= trunc_ln674_reg_1763;
        trunc_ln674_reg_1763_pp0_iter13_reg <= trunc_ln674_reg_1763_pp0_iter12_reg;
        trunc_ln674_reg_1763_pp0_iter14_reg <= trunc_ln674_reg_1763_pp0_iter13_reg;
        trunc_ln674_reg_1763_pp0_iter15_reg <= trunc_ln674_reg_1763_pp0_iter14_reg;
        trunc_ln737_reg_1633_pp0_iter2_reg <= trunc_ln737_reg_1633_pp0_iter1_reg;
        trunc_ln737_reg_1633_pp0_iter3_reg <= trunc_ln737_reg_1633_pp0_iter2_reg;
        trunc_ln737_reg_1633_pp0_iter4_reg <= trunc_ln737_reg_1633_pp0_iter3_reg;
        trunc_ln737_reg_1633_pp0_iter5_reg <= trunc_ln737_reg_1633_pp0_iter4_reg;
        trunc_ln737_reg_1633_pp0_iter6_reg <= trunc_ln737_reg_1633_pp0_iter5_reg;
        trunc_ln737_reg_1633_pp0_iter7_reg <= trunc_ln737_reg_1633_pp0_iter6_reg;
        trunc_ln737_reg_1633_pp0_iter8_reg <= trunc_ln737_reg_1633_pp0_iter7_reg;
        trunc_ln737_reg_1633_pp0_iter9_reg <= trunc_ln737_reg_1633_pp0_iter8_reg;
        val0_V_1_reg_1795_pp0_iter12_reg <= val0_V_1_reg_1795;
        val0_V_2_reg_1815_pp0_iter12_reg <= val0_V_2_reg_1815;
        val0_V_reg_1768_pp0_iter12_reg <= val0_V_reg_1768;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((1'd1 == and_ln491_reg_1656_pp0_iter9_reg) & (1'd0 == and_ln492_reg_1648_pp0_iter9_reg) & (cmp273 == 1'd1)) | ((1'd1 == and_ln492_reg_1648_pp0_iter9_reg) & (icmp_ln494_reg_1652_pp0_iter9_reg == 1'd1) & (cmp273 == 1'd1))))) begin
        Wy_V_reg_1748 <= {{ret_V_4_fu_901_p2[23:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((cmp89_read_read_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_612_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln411_reg_1638 <= and_ln411_fu_676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln411_reg_1638_pp0_iter1_reg <= and_ln411_reg_1638;
        and_ln491_reg_1656_pp0_iter1_reg <= and_ln491_reg_1656;
        and_ln492_reg_1648_pp0_iter1_reg <= and_ln492_reg_1648;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln1064_reg_1642_pp0_iter1_reg <= icmp_ln1064_reg_1642;
        icmp_ln394_reg_1629 <= icmp_ln394_fu_612_p2;
        icmp_ln394_reg_1629_pp0_iter1_reg <= icmp_ln394_reg_1629;
        icmp_ln494_reg_1652_pp0_iter1_reg <= icmp_ln494_reg_1652;
        j_reg_1619 <= ap_sig_allocacmp_j;
        j_reg_1619_pp0_iter1_reg <= j_reg_1619;
        trunc_ln737_reg_1633_pp0_iter1_reg <= trunc_ln737_reg_1633;
        zext_ln394_1_reg_1624[11 : 0] <= zext_ln394_1_fu_608_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((cmp273_read_read_fu_270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_612_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln492_fu_692_p2))) begin
        and_ln491_reg_1656 <= and_ln491_fu_710_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp273_read_read_fu_270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_612_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln492_reg_1648 <= and_ln492_fu_692_p2;
        icmp_ln1064_reg_1642 <= icmp_ln1064_fu_686_p2;
        icmp_ln494_reg_1652 <= icmp_ln494_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_p_0_0_040786_reg_530 <= ap_phi_reg_pp0_iter9_p_0_0_040786_reg_530;
        ap_phi_reg_pp0_iter10_p_0_0_0407_190_reg_519 <= ap_phi_reg_pp0_iter9_p_0_0_0407_190_reg_519;
        ap_phi_reg_pp0_iter10_p_Val2_5_reg_508 <= ap_phi_reg_pp0_iter9_p_Val2_5_reg_508;
        ap_phi_reg_pp0_iter10_p_Val2_7_reg_497 <= ap_phi_reg_pp0_iter9_p_Val2_7_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_0_0_040786_reg_530 <= ap_phi_reg_pp0_iter0_p_0_0_040786_reg_530;
        ap_phi_reg_pp0_iter1_p_0_0_0407_190_reg_519 <= ap_phi_reg_pp0_iter0_p_0_0_0407_190_reg_519;
        ap_phi_reg_pp0_iter1_p_Val2_5_reg_508 <= ap_phi_reg_pp0_iter0_p_Val2_5_reg_508;
        ap_phi_reg_pp0_iter1_p_Val2_7_reg_497 <= ap_phi_reg_pp0_iter0_p_Val2_7_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_flag_write_reg_481 <= ap_phi_reg_pp0_iter1_flag_write_reg_481;
        ap_phi_reg_pp0_iter2_p_0_0_040786_reg_530 <= ap_phi_reg_pp0_iter1_p_0_0_040786_reg_530;
        ap_phi_reg_pp0_iter2_p_0_0_0407_190_reg_519 <= ap_phi_reg_pp0_iter1_p_0_0_0407_190_reg_519;
        ap_phi_reg_pp0_iter2_p_Val2_5_reg_508 <= ap_phi_reg_pp0_iter1_p_Val2_5_reg_508;
        ap_phi_reg_pp0_iter2_p_Val2_7_reg_497 <= ap_phi_reg_pp0_iter1_p_Val2_7_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_flag_write_reg_481 <= ap_phi_reg_pp0_iter2_flag_write_reg_481;
        ap_phi_reg_pp0_iter3_p_0_0_040786_reg_530 <= ap_phi_reg_pp0_iter2_p_0_0_040786_reg_530;
        ap_phi_reg_pp0_iter3_p_0_0_0407_190_reg_519 <= ap_phi_reg_pp0_iter2_p_0_0_0407_190_reg_519;
        ap_phi_reg_pp0_iter3_p_Val2_5_reg_508 <= ap_phi_reg_pp0_iter2_p_Val2_5_reg_508;
        ap_phi_reg_pp0_iter3_p_Val2_7_reg_497 <= ap_phi_reg_pp0_iter2_p_Val2_7_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_flag_write_reg_481 <= ap_phi_reg_pp0_iter3_flag_write_reg_481;
        ap_phi_reg_pp0_iter4_p_0_0_040786_reg_530 <= ap_phi_reg_pp0_iter3_p_0_0_040786_reg_530;
        ap_phi_reg_pp0_iter4_p_0_0_0407_190_reg_519 <= ap_phi_reg_pp0_iter3_p_0_0_0407_190_reg_519;
        ap_phi_reg_pp0_iter4_p_Val2_5_reg_508 <= ap_phi_reg_pp0_iter3_p_Val2_5_reg_508;
        ap_phi_reg_pp0_iter4_p_Val2_7_reg_497 <= ap_phi_reg_pp0_iter3_p_Val2_7_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_flag_write_reg_481 <= ap_phi_reg_pp0_iter4_flag_write_reg_481;
        ap_phi_reg_pp0_iter5_p_0_0_040786_reg_530 <= ap_phi_reg_pp0_iter4_p_0_0_040786_reg_530;
        ap_phi_reg_pp0_iter5_p_0_0_0407_190_reg_519 <= ap_phi_reg_pp0_iter4_p_0_0_0407_190_reg_519;
        ap_phi_reg_pp0_iter5_p_Val2_5_reg_508 <= ap_phi_reg_pp0_iter4_p_Val2_5_reg_508;
        ap_phi_reg_pp0_iter5_p_Val2_7_reg_497 <= ap_phi_reg_pp0_iter4_p_Val2_7_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_flag_write_reg_481 <= ap_phi_reg_pp0_iter5_flag_write_reg_481;
        ap_phi_reg_pp0_iter6_p_0_0_040786_reg_530 <= ap_phi_reg_pp0_iter5_p_0_0_040786_reg_530;
        ap_phi_reg_pp0_iter6_p_0_0_0407_190_reg_519 <= ap_phi_reg_pp0_iter5_p_0_0_0407_190_reg_519;
        ap_phi_reg_pp0_iter6_p_Val2_5_reg_508 <= ap_phi_reg_pp0_iter5_p_Val2_5_reg_508;
        ap_phi_reg_pp0_iter6_p_Val2_7_reg_497 <= ap_phi_reg_pp0_iter5_p_Val2_7_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_flag_write_reg_481 <= ap_phi_reg_pp0_iter6_flag_write_reg_481;
        ap_phi_reg_pp0_iter7_p_0_0_040786_reg_530 <= ap_phi_reg_pp0_iter6_p_0_0_040786_reg_530;
        ap_phi_reg_pp0_iter7_p_0_0_0407_190_reg_519 <= ap_phi_reg_pp0_iter6_p_0_0_0407_190_reg_519;
        ap_phi_reg_pp0_iter7_p_Val2_5_reg_508 <= ap_phi_reg_pp0_iter6_p_Val2_5_reg_508;
        ap_phi_reg_pp0_iter7_p_Val2_7_reg_497 <= ap_phi_reg_pp0_iter6_p_Val2_7_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_p_0_0_040786_reg_530 <= ap_phi_reg_pp0_iter7_p_0_0_040786_reg_530;
        ap_phi_reg_pp0_iter8_p_0_0_0407_190_reg_519 <= ap_phi_reg_pp0_iter7_p_0_0_0407_190_reg_519;
        ap_phi_reg_pp0_iter8_p_Val2_5_reg_508 <= ap_phi_reg_pp0_iter7_p_Val2_5_reg_508;
        ap_phi_reg_pp0_iter8_p_Val2_7_reg_497 <= ap_phi_reg_pp0_iter7_p_Val2_7_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_p_0_0_040786_reg_530 <= ap_phi_reg_pp0_iter8_p_0_0_040786_reg_530;
        ap_phi_reg_pp0_iter9_p_0_0_0407_190_reg_519 <= ap_phi_reg_pp0_iter8_p_0_0_0407_190_reg_519;
        ap_phi_reg_pp0_iter9_p_Val2_5_reg_508 <= ap_phi_reg_pp0_iter8_p_Val2_5_reg_508;
        ap_phi_reg_pp0_iter9_p_Val2_7_reg_497 <= ap_phi_reg_pp0_iter8_p_Val2_7_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln394_reg_1629_pp0_iter6_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1547_reg_1666 <= icmp_ln1547_fu_735_p2;
        indexx_pre_comp_V_reg_1660 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((1'd1 == and_ln491_reg_1656_pp0_iter15_reg) & (1'd0 == and_ln492_reg_1648_pp0_iter15_reg) & (cmp273 == 1'd1)) | ((1'd1 == and_ln492_reg_1648_pp0_iter15_reg) & (icmp_ln494_reg_1652_pp0_iter15_reg == 1'd1) & (cmp273 == 1'd1))))) begin
        icmp_ln902_2_reg_1916 <= icmp_ln902_2_fu_1296_p2;
        icmp_ln902_3_reg_1933 <= icmp_ln902_3_fu_1336_p2;
        icmp_ln902_4_reg_1950 <= icmp_ln902_4_fu_1376_p2;
        ret_V_13_reg_1921 <= ret_V_13_fu_1316_p2;
        ret_V_17_reg_1938 <= ret_V_17_fu_1356_p2;
        ret_V_9_reg_1904 <= ret_V_9_fu_1276_p2;
        trunc_ln882_2_reg_1909 <= {{ret_V_9_fu_1276_p2[17:10]}};
        trunc_ln882_3_reg_1926 <= {{ret_V_13_fu_1316_p2[17:10]}};
        trunc_ln882_4_reg_1943 <= {{ret_V_17_fu_1356_p2[17:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln394_reg_1629_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        idx_2_reg_1671 <= idx_2_fu_814_p3;
        not_cmp_i_i175_reg_1677 <= not_cmp_i_i175_fu_848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((1'd1 == and_ln491_reg_1656_pp0_iter10_reg) & (1'd0 == and_ln492_reg_1648_pp0_iter10_reg) & (cmp273 == 1'd1)) | ((1'd1 == and_ln492_reg_1648_pp0_iter10_reg) & (icmp_ln494_reg_1652_pp0_iter10_reg == 1'd1) & (cmp273 == 1'd1))))) begin
        p_Result_4_reg_1810 <= {{p_Val2_s_fu_930_p3[23:16]}};
        p_Result_9_reg_1790 <= {{p_Val2_s_fu_930_p3[15:8]}};
        trunc_ln674_reg_1763 <= trunc_ln674_fu_937_p1;
        val0_V_1_reg_1795 <= val0_V_1_fu_1090_p2;
        val0_V_2_reg_1815 <= val0_V_2_fu_1188_p2;
        val0_V_reg_1768 <= val0_V_fu_989_p2;
        val2_V_1_reg_1800 <= val2_V_1_fu_1102_p2;
        val2_V_2_reg_1820 <= val2_V_2_fu_1200_p2;
        val2_V_reg_1773 <= val2_V_fu_1001_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_612_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln737_reg_1633 <= trunc_ln737_fu_666_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_612_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter16_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j = 12'd0;
    end else begin
        ap_sig_allocacmp_j = j_2_fu_172;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op336_write_state18 == 1'b1))) begin
        dst_mat_421_blk_n = dst_mat_421_full_n;
    end else begin
        dst_mat_421_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op336_write_state18 == 1'b1))) begin
        dst_mat_421_write = 1'b1;
    end else begin
        dst_mat_421_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1476_ce = 1'b1;
    end else begin
        grp_fu_1476_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1483_ce = 1'b1;
    end else begin
        grp_fu_1483_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1490_ce = 1'b1;
    end else begin
        grp_fu_1490_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1497_ce = 1'b1;
    end else begin
        grp_fu_1497_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1504_ce = 1'b1;
    end else begin
        grp_fu_1504_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1513_ce = 1'b1;
    end else begin
        grp_fu_1513_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1522_ce = 1'b1;
    end else begin
        grp_fu_1522_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1531_ce = 1'b1;
    end else begin
        grp_fu_1531_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1540_ce = 1'b1;
    end else begin
        grp_fu_1540_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1549_ce = 1'b1;
    end else begin
        grp_fu_1549_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp82))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_541_ap_ce = 1'b1;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_541_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln394_reg_1629_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indexy_V_1_out_ap_vld = 1'b1;
    end else begin
        indexy_V_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1887)) begin
        if ((first_row_index_5_read_reg_1606 == 32'd0)) begin
            line_buffer_V_1_address1 = line_buffer_V_1_addr_1_gep_fu_443_p3;
        end else if (((icmp_ln1064_reg_1642_pp0_iter8_reg == 1'd0) & (first_row_index_5_read_reg_1606 == 32'd1))) begin
            line_buffer_V_1_address1 = zext_ln436_fu_884_p1;
        end else begin
            line_buffer_V_1_address1 = 'bx;
        end
    end else begin
        line_buffer_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1887)) begin
        if ((first_row_index_5_read_reg_1606 == 32'd0)) begin
            line_buffer_V_1_address2 = line_buffer_V_1_addr_gep_fu_435_p3;
        end else if (((icmp_ln1064_reg_1642_pp0_iter8_reg == 1'd0) & (first_row_index_5_read_reg_1606 == 32'd1))) begin
            line_buffer_V_1_address2 = zext_ln435_fu_875_p1;
        end else begin
            line_buffer_V_1_address2 = 'bx;
        end
    end else begin
        line_buffer_V_1_address2 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buffer_V_1_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (first_row_index_5_read_reg_1606 == 32'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1064_reg_1642_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (first_row_index_5_read_reg_1606 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_1_ce1 = 1'b1;
    end else begin
        line_buffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (first_row_index_5_read_reg_1606 == 32'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1064_reg_1642_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (first_row_index_5_read_reg_1606 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_1_ce2 = 1'b1;
    end else begin
        line_buffer_V_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((~(first_row_index_5_read_reg_1606 == 32'd0) & ~(first_row_index_5_read_reg_1606 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_486_p6 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buffer_V_1_we0 = 1'b1;
    end else begin
        line_buffer_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1887)) begin
        if ((1'b1 == ap_condition_1891)) begin
            line_buffer_V_2_address1 = line_buffer_V_2_addr_1_gep_fu_458_p3;
        end else if ((first_row_index_5_read_reg_1606 == 32'd1)) begin
            line_buffer_V_2_address1 = zext_ln436_fu_884_p1;
        end else begin
            line_buffer_V_2_address1 = 'bx;
        end
    end else begin
        line_buffer_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1887)) begin
        if ((1'b1 == ap_condition_1891)) begin
            line_buffer_V_2_address2 = line_buffer_V_2_addr_gep_fu_451_p3;
        end else if ((first_row_index_5_read_reg_1606 == 32'd1)) begin
            line_buffer_V_2_address2 = zext_ln435_fu_875_p1;
        end else begin
            line_buffer_V_2_address2 = 'bx;
        end
    end else begin
        line_buffer_V_2_address2 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buffer_V_2_ce0 = 1'b1;
    end else begin
        line_buffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (first_row_index_5_read_reg_1606 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(first_row_index_5_read_reg_1606 == 32'd0) & ~(first_row_index_5_read_reg_1606 == 32'd1) & (icmp_ln1064_reg_1642_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_2_ce1 = 1'b1;
    end else begin
        line_buffer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (first_row_index_5_read_reg_1606 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(first_row_index_5_read_reg_1606 == 32'd0) & ~(first_row_index_5_read_reg_1606 == 32'd1) & (icmp_ln1064_reg_1642_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_2_ce2 = 1'b1;
    end else begin
        line_buffer_V_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_flag_write_phi_fu_486_p6 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (first_row_index_5_read_reg_1606 == 32'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buffer_V_2_we0 = 1'b1;
    end else begin
        line_buffer_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1887)) begin
        if ((~(first_row_index_5_read_reg_1606 == 32'd0) & ~(first_row_index_5_read_reg_1606 == 32'd1))) begin
            line_buffer_V_address1 = line_buffer_V_addr_1_gep_fu_473_p3;
        end else if (((icmp_ln1064_reg_1642_pp0_iter8_reg == 1'd0) & (first_row_index_5_read_reg_1606 == 32'd0))) begin
            line_buffer_V_address1 = zext_ln436_fu_884_p1;
        end else begin
            line_buffer_V_address1 = 'bx;
        end
    end else begin
        line_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1887)) begin
        if ((~(first_row_index_5_read_reg_1606 == 32'd0) & ~(first_row_index_5_read_reg_1606 == 32'd1))) begin
            line_buffer_V_address2 = line_buffer_V_addr_gep_fu_465_p3;
        end else if (((icmp_ln1064_reg_1642_pp0_iter8_reg == 1'd0) & (first_row_index_5_read_reg_1606 == 32'd0))) begin
            line_buffer_V_address2 = zext_ln435_fu_875_p1;
        end else begin
            line_buffer_V_address2 = 'bx;
        end
    end else begin
        line_buffer_V_address2 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buffer_V_ce0 = 1'b1;
    end else begin
        line_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1064_reg_1642_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (first_row_index_5_read_reg_1606 == 32'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(first_row_index_5_read_reg_1606 == 32'd0) & ~(first_row_index_5_read_reg_1606 == 32'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_ce1 = 1'b1;
    end else begin
        line_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1064_reg_1642_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (first_row_index_5_read_reg_1606 == 32'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(first_row_index_5_read_reg_1606 == 32'd0) & ~(first_row_index_5_read_reg_1606 == 32'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_ce2 = 1'b1;
    end else begin
        line_buffer_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_flag_write_phi_fu_486_p6 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (first_row_index_5_read_reg_1606 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buffer_V_we0 = 1'b1;
    end else begin
        line_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln394_reg_1629_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nextYScale_V_1_out_ap_vld = 1'b1;
    end else begin
        nextYScale_V_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((cmp89 == 1'd1) & (1'd1 == and_ln411_reg_1638_pp0_iter6_reg) & (icmp_ln394_reg_1629_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        read_pixel_1_out_o = src_mat_420_dout;
    end else begin
        read_pixel_1_out_o = read_pixel_1_out_i;
    end
end

always @ (*) begin
    if (((cmp89 == 1'd1) & (1'd1 == and_ln411_reg_1638_pp0_iter6_reg) & (icmp_ln394_reg_1629_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        read_pixel_1_out_o_ap_vld = 1'b1;
    end else begin
        read_pixel_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op91_read_state8 == 1'b1))) begin
        src_mat_420_blk_n = src_mat_420_empty_n;
    end else begin
        src_mat_420_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op91_read_state8 == 1'b1))) begin
        src_mat_420_read = 1'b1;
    end else begin
        src_mat_420_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign P4_V_1_fu_1302_p3 = {{p_Result_9_reg_1790_pp0_iter15_reg}, {10'd0}};

assign P4_V_2_fu_1342_p3 = {{p_Result_4_reg_1810_pp0_iter15_reg}, {10'd0}};

assign P4_V_fu_1262_p3 = {{trunc_ln674_reg_1763_pp0_iter15_reg}, {10'd0}};

assign Wxy_V_fu_1222_p1 = grp_fu_1476_p2;

assign Wxy_V_fu_1222_p4 = {{Wxy_V_fu_1222_p1[21:10]}};

assign Wy_V_fu_906_p4 = {{ret_V_4_fu_901_p2[23:12]}};

assign add_ln394_fu_618_p2 = (ap_sig_allocacmp_j + 12'd1);

assign and_ln411_fu_676_p2 = (icmp_ln413_fu_670_p2 & icmp_ln1076_1);

assign and_ln491_fu_710_p2 = (icmp_ln494_fu_698_p2 & icmp_ln1064_1_fu_704_p2);

assign and_ln492_fu_692_p2 = (icmp_ln1064_fu_686_p2 & cmp277);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((src_mat_420_empty_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_op91_read_state8 == 1'b1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_op336_write_state18 == 1'b1) & (dst_mat_421_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((src_mat_420_empty_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_op91_read_state8 == 1'b1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_op336_write_state18 == 1'b1) & (dst_mat_421_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp82 = (((src_mat_420_empty_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_op91_read_state8 == 1'b1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_op336_write_state18 == 1'b1) & (dst_mat_421_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((src_mat_420_empty_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_op91_read_state8 == 1'b1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_op336_write_state18 == 1'b1) & (dst_mat_421_full_n == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp0_stage0_iter17 = ((ap_predicate_op336_write_state18 == 1'b1) & (dst_mat_421_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage0_iter17_ignore_call4 = ((ap_predicate_op336_write_state18 == 1'b1) & (dst_mat_421_full_n == 1'b0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = ((src_mat_420_empty_n == 1'b0) & (ap_predicate_op91_read_state8 == 1'b1));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7_ignore_call4 = ((src_mat_420_empty_n == 1'b0) & (ap_predicate_op91_read_state8 == 1'b1));
end

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1887 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln394_reg_1629_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1891 = (~(first_row_index_5_read_reg_1606 == 32'd0) & ~(first_row_index_5_read_reg_1606 == 32'd1) & (icmp_ln1064_reg_1642_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_288 = (~(first_row_index_5_read_reg_1606 == 32'd0) & ~(first_row_index_5_read_reg_1606 == 32'd1) & (icmp_ln394_reg_1629_pp0_iter9_reg == 1'd1));
end

always @ (*) begin
    ap_condition_99 = ((cmp89 == 1'd1) & (1'd1 == and_ln411_reg_1638_pp0_iter6_reg) & (icmp_ln394_reg_1629_pp0_iter6_reg == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_mux_flag_write_phi_fu_486_p6 = ap_phi_reg_pp0_iter8_flag_write_reg_481;

assign ap_phi_reg_pp0_iter0_flag_write_reg_481 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_040786_reg_530 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0407_190_reg_519 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_5_reg_508 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_7_reg_497 = 'bx;

always @ (*) begin
    ap_predicate_op336_write_state18 = (((1'd1 == and_ln491_reg_1656_pp0_iter16_reg) & (1'd0 == and_ln492_reg_1648_pp0_iter16_reg) & (cmp273 == 1'd1)) | ((1'd1 == and_ln492_reg_1648_pp0_iter16_reg) & (icmp_ln494_reg_1652_pp0_iter16_reg == 1'd1) & (cmp273 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op91_read_state8 = ((cmp89 == 1'd1) & (1'd1 == and_ln411_reg_1638_pp0_iter6_reg) & (icmp_ln394_reg_1629_pp0_iter6_reg == 1'd1));
end

assign cmp273_read_read_fu_270_p2 = cmp273;

assign cmp89_read_read_fu_216_p2 = cmp89;

assign dst_mat_421_din = {{{ret_V_19_fu_1450_p3}, {ret_V_15_fu_1425_p3}}, {ret_V_11_fu_1400_p3}};

assign empty_fu_863_p1 = idx_2_reg_1671[11:0];

assign first_row_index_5_read_reg_1606 = first_row_index_5;

assign grp_fu_1476_p0 = grp_fu_1476_p00;

assign grp_fu_1476_p00 = Wx_V_reg_1682_pp0_iter9_reg;

assign grp_fu_1476_p1 = grp_fu_1476_p10;

assign grp_fu_1476_p10 = Wy_V_fu_906_p4;

assign grp_fu_1483_p0 = zext_ln1171_fu_1011_p1;

assign grp_fu_1490_p0 = zext_ln1171_fu_1011_p1;

assign grp_fu_1497_p0 = zext_ln1171_fu_1011_p1;

assign grp_fu_1504_p0 = zext_ln1171_1_fu_1213_p1;

assign grp_fu_1513_p0 = zext_ln1171_1_fu_1213_p1;

assign grp_fu_1522_p0 = zext_ln1171_1_fu_1213_p1;

assign grp_fu_1531_p0 = zext_ln717_1_fu_1231_p1;

assign grp_fu_1540_p0 = zext_ln717_1_fu_1231_p1;

assign grp_fu_1549_p0 = zext_ln717_1_fu_1231_p1;

assign grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce = grp_scaleCompute_17_42_20_48_16_1_s_fu_541_ap_ce;

assign grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1 = zext_ln394_1_reg_1624;

assign grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2 = trunc_ln3;

assign icmp_ln1064_1_fu_704_p2 = ((zext_ln1064_fu_682_p1 == op2_assign_1) ? 1'b1 : 1'b0);

assign icmp_ln1064_fu_686_p2 = ((zext_ln1064_fu_682_p1 == op2_assign) ? 1'b1 : 1'b0);

assign icmp_ln1547_fu_735_p2 = (($signed(sext_ln1548_fu_731_p1) > $signed(shl_i_i_i_i_i)) ? 1'b1 : 1'b0);

assign icmp_ln394_fu_612_p2 = (($signed(zext_ln394_1_fu_608_p1) < $signed(loop_col_count)) ? 1'b1 : 1'b0);

assign icmp_ln413_fu_670_p2 = (($signed(zext_ln394_1_fu_608_p1) < $signed(p_read1)) ? 1'b1 : 1'b0);

assign icmp_ln494_fu_698_p2 = (($signed(zext_ln394_1_fu_608_p1) < $signed(p_read3)) ? 1'b1 : 1'b0);

assign icmp_ln902_1_fu_794_p2 = ((trunc_ln902_1_fu_790_p1 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_2_fu_1296_p2 = ((trunc_ln902_2_fu_1292_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_3_fu_1336_p2 = ((trunc_ln902_3_fu_1332_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_4_fu_1376_p2 = ((trunc_ln902_4_fu_1372_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_fu_638_p2 = ((trunc_ln902_fu_634_p1 == 22'd0) ? 1'b1 : 1'b0);

assign idx_2_fu_814_p3 = ((p_Result_1_fu_782_p3[0:0] == 1'b1) ? select_ln901_1_fu_806_p3 : trunc_ln882_1_fu_772_p4);

assign idx_fu_844_p1 = idx_2_fu_814_p3;

assign idx_nxt_fu_869_p2 = (empty_fu_863_p1 + zext_ln433_fu_866_p1);

assign indexx_pre_V_3_fu_759_p3 = ((icmp_ln1547_reg_1666[0:0] == 1'b1) ? indexx_pre_V_1 : indexx_pre_comp_V_reg_1660);

assign indexx_pre_V_fu_764_p3 = ((tmp_2_fu_752_p3[0:0] == 1'b1) ? 42'd0 : indexx_pre_V_3_fu_759_p3);

assign indexy_V_1_out = tmp_fu_168;

assign line_buffer_V_1_addr_1_gep_fu_443_p3 = zext_ln436_fu_884_p1;

assign line_buffer_V_1_addr_gep_fu_435_p3 = zext_ln435_fu_875_p1;

assign line_buffer_V_1_address0 = zext_ln394_fu_746_p1;

assign line_buffer_V_1_d0 = read_pixel_1_out_i;

assign line_buffer_V_2_addr_1_gep_fu_458_p3 = zext_ln436_fu_884_p1;

assign line_buffer_V_2_addr_gep_fu_451_p3 = zext_ln435_fu_875_p1;

assign line_buffer_V_2_address0 = zext_ln394_fu_746_p1;

assign line_buffer_V_addr_1_gep_fu_473_p3 = zext_ln436_fu_884_p1;

assign line_buffer_V_addr_gep_fu_465_p3 = zext_ln435_fu_875_p1;

assign line_buffer_V_address0 = zext_ln394_fu_746_p1;

assign line_buffer_V_d0 = read_pixel_1_out_i;

assign nextYScale_V_1_out = nextYScale_V_1_fu_164;

assign not_cmp_i_i175_fu_848_p2 = ((idx_fu_844_p1 != tmp_V) ? 1'b1 : 1'b0);

assign p_Result_10_fu_1142_p4 = {{ap_phi_reg_pp0_iter11_p_Val2_7_reg_497[23:16]}};

assign p_Result_11_fu_1432_p3 = ret_V_17_reg_1938[32'd23];

assign p_Result_1_fu_782_p3 = indexx_pre_V_fu_764_p3[32'd41];

assign p_Result_2_fu_1024_p4 = {{ap_phi_reg_pp0_iter11_p_Val2_5_reg_508[15:8]}};

assign p_Result_3_fu_1044_p4 = {{ap_phi_reg_pp0_iter11_p_Val2_7_reg_497[15:8]}};

assign p_Result_4_fu_1112_p4 = {{p_Val2_s_fu_930_p3[23:16]}};

assign p_Result_5_fu_1122_p4 = {{ap_phi_reg_pp0_iter11_p_Val2_5_reg_508[23:16]}};

assign p_Result_6_fu_1132_p4 = {{p_Val2_6_fu_923_p3[23:16]}};

assign p_Result_7_fu_1382_p3 = ret_V_9_reg_1904[32'd23];

assign p_Result_8_fu_1407_p3 = ret_V_13_reg_1921[32'd23];

assign p_Result_9_fu_1014_p4 = {{p_Val2_s_fu_930_p3[15:8]}};

assign p_Result_read_read_fu_240_p2 = p_Result_s;

assign p_Result_s_40_fu_1034_p4 = {{p_Val2_6_fu_923_p3[15:8]}};

assign p_Val2_6_fu_923_p3 = ((icmp_ln1064_reg_1642_pp0_iter10_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter11_p_Val2_7_reg_497 : ap_phi_reg_pp0_iter11_p_0_0_0407_190_reg_519);

assign p_Val2_s_fu_930_p3 = ((icmp_ln1064_reg_1642_pp0_iter10_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter11_p_Val2_5_reg_508 : ap_phi_reg_pp0_iter11_p_0_0_040786_reg_530);

assign ret_V_10_fu_1389_p2 = (trunc_ln882_2_reg_1909 + 8'd1);

assign ret_V_11_fu_1400_p3 = ((p_Result_7_fu_1382_p3[0:0] == 1'b1) ? select_ln901_3_fu_1394_p3 : trunc_ln882_2_reg_1909);

assign ret_V_13_fu_1316_p2 = ($signed(sext_ln1245_4_fu_1309_p1) + $signed(zext_ln1245_1_fu_1312_p1));

assign ret_V_14_fu_1414_p2 = (trunc_ln882_3_reg_1926 + 8'd1);

assign ret_V_15_fu_1425_p3 = ((p_Result_8_fu_1407_p3[0:0] == 1'b1) ? select_ln901_4_fu_1419_p3 : trunc_ln882_3_reg_1926);

assign ret_V_17_fu_1356_p2 = ($signed(sext_ln1245_7_fu_1349_p1) + $signed(zext_ln1245_2_fu_1352_p1));

assign ret_V_18_fu_1439_p2 = (trunc_ln882_4_reg_1943 + 8'd1);

assign ret_V_19_fu_1450_p3 = ((p_Result_11_fu_1432_p3[0:0] == 1'b1) ? select_ln901_5_fu_1444_p3 : trunc_ln882_4_reg_1943);

assign ret_V_20_fu_658_p0 = p_Result_s;

assign ret_V_20_fu_658_p3 = ((ret_V_20_fu_658_p0[0:0] == 1'b1) ? select_ln901_fu_650_p3 : trunc_ln_fu_624_p4);

assign ret_V_4_fu_901_p2 = (trunc_ln5 - rhs_fu_894_p3);

assign ret_V_5_fu_800_p2 = (trunc_ln882_1_fu_772_p4 + 17'd1);

assign ret_V_7_fu_838_p2 = (trunc_ln712_fu_834_p1 - rhs_1_fu_826_p3);

assign ret_V_9_fu_1276_p2 = ($signed(sext_ln1245_1_fu_1269_p1) + $signed(zext_ln1245_fu_1272_p1));

assign ret_V_fu_644_p2 = (trunc_ln_fu_624_p4 + 17'd1);

assign rhs_1_fu_826_p3 = {{trunc_ln737_1_fu_822_p1}, {22'd0}};

assign rhs_fu_894_p3 = {{trunc_ln737_reg_1633_pp0_iter9_reg}, {22'd0}};

assign select_ln901_1_fu_806_p3 = ((icmp_ln902_1_fu_794_p2[0:0] == 1'b1) ? trunc_ln882_1_fu_772_p4 : ret_V_5_fu_800_p2);

assign select_ln901_3_fu_1394_p3 = ((icmp_ln902_2_reg_1916[0:0] == 1'b1) ? trunc_ln882_2_reg_1909 : ret_V_10_fu_1389_p2);

assign select_ln901_4_fu_1419_p3 = ((icmp_ln902_3_reg_1933[0:0] == 1'b1) ? trunc_ln882_3_reg_1926 : ret_V_14_fu_1414_p2);

assign select_ln901_5_fu_1444_p3 = ((icmp_ln902_4_reg_1950[0:0] == 1'b1) ? trunc_ln882_4_reg_1943 : ret_V_18_fu_1439_p2);

assign select_ln901_fu_650_p3 = ((icmp_ln902_fu_638_p2[0:0] == 1'b1) ? trunc_ln_fu_624_p4 : ret_V_fu_644_p2);

assign sext_ln1245_1_fu_1269_p1 = grp_fu_1531_p3;

assign sext_ln1245_4_fu_1309_p1 = grp_fu_1540_p3;

assign sext_ln1245_7_fu_1349_p1 = grp_fu_1549_p3;

assign sext_ln1548_fu_731_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_dout0;

assign sext_ln1548_fu_731_p1 = sext_ln1548_fu_731_p0;

assign sext_ln70_1_fu_1080_p1 = $signed(sub_ln70_4_fu_1074_p2);

assign sext_ln70_2_fu_1178_p1 = $signed(sub_ln70_8_fu_1172_p2);

assign sext_ln70_fu_979_p1 = $signed(sub_ln70_fu_973_p2);

assign sub_ln70_1_fu_983_p2 = ($signed(sext_ln70_fu_979_p1) - $signed(zext_ln1540_3_fu_965_p1));

assign sub_ln70_4_fu_1074_p2 = (zext_ln1540_4_fu_1054_p1 - zext_ln1540_6_fu_1062_p1);

assign sub_ln70_5_fu_1084_p2 = ($signed(sext_ln70_1_fu_1080_p1) - $signed(zext_ln1540_7_fu_1066_p1));

assign sub_ln70_8_fu_1172_p2 = (zext_ln1540_8_fu_1152_p1 - zext_ln1540_10_fu_1160_p1);

assign sub_ln70_9_fu_1182_p2 = ($signed(sext_ln70_2_fu_1178_p1) - $signed(zext_ln1540_11_fu_1164_p1));

assign sub_ln70_fu_973_p2 = (zext_ln1540_fu_953_p1 - zext_ln1540_2_fu_961_p1);

assign tmp_2_fu_752_p3 = indexx_pre_comp_V_reg_1660[32'd41];

assign trunc_ln674_1_fu_941_p1 = ap_phi_reg_pp0_iter11_p_Val2_5_reg_508[7:0];

assign trunc_ln674_2_fu_945_p1 = p_Val2_6_fu_923_p3[7:0];

assign trunc_ln674_3_fu_949_p1 = ap_phi_reg_pp0_iter11_p_Val2_7_reg_497[7:0];

assign trunc_ln674_fu_937_p1 = p_Val2_s_fu_930_p3[7:0];

assign trunc_ln712_fu_834_p1 = indexx_pre_V_fu_764_p3[23:0];

assign trunc_ln737_1_fu_822_p1 = idx_2_fu_814_p3[1:0];

assign trunc_ln737_fu_666_p1 = ret_V_20_fu_658_p3[1:0];

assign trunc_ln882_1_fu_772_p4 = {{indexx_pre_V_fu_764_p3[38:22]}};

assign trunc_ln902_1_fu_790_p1 = indexx_pre_V_fu_764_p3[21:0];

assign trunc_ln902_2_fu_1292_p1 = ret_V_9_fu_1276_p2[9:0];

assign trunc_ln902_3_fu_1332_p1 = ret_V_13_fu_1316_p2[9:0];

assign trunc_ln902_4_fu_1372_p1 = ret_V_17_fu_1356_p2[9:0];

assign trunc_ln902_fu_634_p1 = indexy_pre_V[21:0];

assign trunc_ln_fu_624_p4 = {{indexy_pre_V[38:22]}};

assign val0_V_1_fu_1090_p2 = (sub_ln70_5_fu_1084_p2 + zext_ln1540_5_fu_1058_p1);

assign val0_V_2_fu_1188_p2 = (sub_ln70_9_fu_1182_p2 + zext_ln1540_9_fu_1156_p1);

assign val0_V_fu_989_p2 = (sub_ln70_1_fu_983_p2 + zext_ln1540_1_fu_957_p1);

assign val1_V_1_fu_1096_p2 = (zext_ln1540_6_fu_1062_p1 - zext_ln1540_4_fu_1054_p1);

assign val1_V_2_fu_1194_p2 = (zext_ln1540_10_fu_1160_p1 - zext_ln1540_8_fu_1152_p1);

assign val1_V_fu_995_p2 = (zext_ln1540_2_fu_961_p1 - zext_ln1540_fu_953_p1);

assign val2_V_1_fu_1102_p2 = (zext_ln70_1_fu_1070_p1 - zext_ln1540_4_fu_1054_p1);

assign val2_V_2_fu_1200_p2 = (zext_ln70_2_fu_1168_p1 - zext_ln1540_8_fu_1152_p1);

assign val2_V_fu_1001_p2 = (zext_ln70_fu_969_p1 - zext_ln1540_fu_953_p1);

assign zext_ln1064_fu_682_p1 = ret_V_20_fu_658_p3;

assign zext_ln1171_1_fu_1213_p1 = Wx_V_reg_1682_pp0_iter11_reg;

assign zext_ln1171_fu_1011_p1 = Wy_V_reg_1748;

assign zext_ln1245_1_fu_1312_p1 = P4_V_1_fu_1302_p3;

assign zext_ln1245_2_fu_1352_p1 = P4_V_2_fu_1342_p3;

assign zext_ln1245_fu_1272_p1 = P4_V_fu_1262_p3;

assign zext_ln1540_10_fu_1160_p1 = p_Result_5_fu_1122_p4;

assign zext_ln1540_11_fu_1164_p1 = p_Result_6_fu_1132_p4;

assign zext_ln1540_1_fu_957_p1 = trunc_ln674_3_fu_949_p1;

assign zext_ln1540_2_fu_961_p1 = trunc_ln674_1_fu_941_p1;

assign zext_ln1540_3_fu_965_p1 = trunc_ln674_2_fu_945_p1;

assign zext_ln1540_4_fu_1054_p1 = p_Result_9_fu_1014_p4;

assign zext_ln1540_5_fu_1058_p1 = p_Result_3_fu_1044_p4;

assign zext_ln1540_6_fu_1062_p1 = p_Result_2_fu_1024_p4;

assign zext_ln1540_7_fu_1066_p1 = p_Result_s_40_fu_1034_p4;

assign zext_ln1540_8_fu_1152_p1 = p_Result_4_fu_1112_p4;

assign zext_ln1540_9_fu_1156_p1 = p_Result_10_fu_1142_p4;

assign zext_ln1540_fu_953_p1 = trunc_ln674_fu_937_p1;

assign zext_ln394_1_fu_608_p1 = ap_sig_allocacmp_j;

assign zext_ln394_fu_746_p1 = j_reg_1619_pp0_iter7_reg;

assign zext_ln433_fu_866_p1 = not_cmp_i_i175_reg_1677;

assign zext_ln435_fu_875_p1 = idx_2_reg_1671;

assign zext_ln436_fu_884_p1 = idx_nxt_fu_869_p2;

assign zext_ln70_1_fu_1070_p1 = p_Result_s_40_fu_1034_p4;

assign zext_ln70_2_fu_1168_p1 = p_Result_6_fu_1132_p4;

assign zext_ln70_fu_969_p1 = trunc_ln674_2_fu_945_p1;

assign zext_ln717_1_fu_1231_p1 = Wxy_V_fu_1222_p4;

always @ (posedge ap_clk) begin
    zext_ln394_1_reg_1624[31:12] <= 20'b00000000000000000000;
end

endmodule //resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5
