|cyclone_PLL_top
clk => clk~0.IN1
rst_n => cnt_25m[0].ACLR
rst_n => cnt_25m[1].ACLR
rst_n => cnt_25m[2].ACLR
rst_n => cnt_25m[3].ACLR
rst_n => cnt_25m[4].ACLR
rst_n => cnt_25m[5].ACLR
rst_n => cnt_25m[6].ACLR
rst_n => cnt_25m[7].ACLR
rst_n => cnt_25m[8].ACLR
rst_n => cnt_25m[9].ACLR
rst_n => cnt_25m[10].ACLR
rst_n => cnt_25m[11].ACLR
rst_n => cnt_25m[12].ACLR
rst_n => cnt_25m[13].ACLR
rst_n => cnt_25m[14].ACLR
rst_n => cnt_25m[15].ACLR
rst_n => cnt_25m[16].ACLR
rst_n => cnt_25m[17].ACLR
rst_n => cnt_25m[18].ACLR
rst_n => cnt_25m[19].ACLR
rst_n => cnt_25m[20].ACLR
rst_n => cnt_25m[21].ACLR
rst_n => cnt_25m[22].ACLR
rst_n => cnt_25m[23].ACLR
rst_n => cnt_25m[24].ACLR
rst_n => cnt_100m[26].ACLR
rst_n => cnt_100m[25].ACLR
rst_n => cnt_100m[24].ACLR
rst_n => cnt_100m[23].ACLR
rst_n => cnt_100m[22].ACLR
rst_n => cnt_100m[21].ACLR
rst_n => cnt_100m[20].ACLR
rst_n => cnt_100m[19].ACLR
rst_n => cnt_100m[18].ACLR
rst_n => cnt_100m[17].ACLR
rst_n => cnt_100m[16].ACLR
rst_n => cnt_100m[15].ACLR
rst_n => cnt_100m[14].ACLR
rst_n => cnt_100m[13].ACLR
rst_n => cnt_100m[12].ACLR
rst_n => cnt_100m[11].ACLR
rst_n => cnt_100m[10].ACLR
rst_n => cnt_100m[9].ACLR
rst_n => cnt_100m[8].ACLR
rst_n => cnt_100m[7].ACLR
rst_n => cnt_100m[6].ACLR
rst_n => cnt_100m[5].ACLR
rst_n => cnt_100m[4].ACLR
rst_n => cnt_100m[3].ACLR
rst_n => cnt_100m[2].ACLR
rst_n => cnt_100m[1].ACLR
rst_n => cnt_100m[0].ACLR
led0 <= cnt_100m[26].DB_MAX_OUTPUT_PORT_TYPE
led1 <= cnt_25m[24].DB_MAX_OUTPUT_PORT_TYPE


|cyclone_PLL_top|PLL_ctrl:PLL_ctrl_inst
areset => areset~0.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|cyclone_PLL_top|PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~2.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


