Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Mar 11 16:57:19 2024
| Host             : weslie running 64-bit major release  (build 9200)
| Command          : report_power -file Video_DMA_power_routed.rpt -pb Video_DMA_power_summary_routed.pb -rpx Video_DMA_power_routed.rpx
| Design           : Video_DMA
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.773        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.181        |
| Device Static (W)        | 0.593        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 99.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        8 |       --- |             --- |
| CLB Logic                |     0.018 |    15192 |       --- |             --- |
|   LUT as Distributed RAM |     0.009 |      322 |    101760 |            0.32 |
|   LUT as Logic           |     0.006 |     4222 |    230400 |            1.83 |
|   LUT as Shift Register  |     0.002 |      465 |    101760 |            0.46 |
|   Register               |    <0.001 |     7564 |    460800 |            1.64 |
|   CARRY8                 |    <0.001 |       97 |     28800 |            0.34 |
|   Others                 |     0.000 |      875 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      133 |    230400 |            0.06 |
| Signals                  |     0.007 |    10623 |       --- |             --- |
| Block RAM                |     0.008 |       10 |       312 |            3.21 |
| MMCM                     |     0.115 |        0 |       --- |             --- |
| I/O                      |     0.003 |        2 |       360 |            0.56 |
| Static Power             |     0.593 |          |           |                 |
| Total                    |     0.773 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.209 |       0.073 |      0.136 |
| Vccint_io       |       0.850 |     0.071 |       0.001 |      0.070 |
| Vccbram         |       0.850 |     0.003 |       0.001 |      0.002 |
| Vccaux          |       1.800 |     0.212 |       0.063 |      0.148 |
| Vccaux_io       |       1.800 |     0.057 |       0.001 |      0.055 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_VCU      |       0.900 |     0.025 |       0.000 |      0.025 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz                                                                                    | clk/inst/clk_out1_clk_wiz                                         |             8.0 |
| clk_out2_clk_wiz                                                                                    | clk/inst/clk_out2_clk_wiz                                         |            10.0 |
| clk_out3_clk_wiz                                                                                    | clk/inst/clk_out3_clk_wiz                                         |             6.7 |
| clk_out4_clk_wiz                                                                                    | clk/inst/clk_out4_clk_wiz                                         |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
| sys_clk_p                                                                                           | sys_clk_p                                                         |             3.3 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| Video_DMA                |     0.181 |
|   axi_vd_i               |     0.060 |
|     axi_write_0          |     0.009 |
|       inst               |     0.009 |
|     smartconnect_0       |     0.032 |
|       inst               |     0.032 |
|     system_ila_0         |     0.018 |
|       inst               |     0.018 |
|   clk                    |     0.118 |
|     inst                 |     0.118 |
|       clkin1_ibufds      |     0.003 |
|   dbg_hub                |     0.002 |
|     inst                 |     0.002 |
|       BSCANID.u_xsdbm_id |     0.002 |
+--------------------------+-----------+


