[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  20562       tick          5329           667           228          5329 
      2  20562       tick            62             0             0            62 
      3  20562       tick            56             0             0            56 
      4  20562       tick            56             0             0            56 
      5  20562       tick            56             0             0            56 
      6  20562       tick            56             0             0            56 
      7  20562       tick            56             0             0            56 
      8  20562       tick            56             0             0            56 
      9  20562       tick            58             0             0            58 
     10  20562       tick            60             0             0            60 
     11  20562       tick            55             0             0            55 
     12  20562       tick            60             0             0            60 
     13  20562       tick            62             0             0            62 
     14  20562       tick            56             0             0            56 
     15  20562       tick            56             0             0            56 
     16  20562       tick            56             0             0            56 
     17  20562       tick            56             0             0            56 
     18  20562       tick            56             0             0            56 
     19  20562       tick            61             0             0            61 
     20  20562       exit           362            42            14           362 
