// Seed: 458458056
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  id_2 :
  assert property (@(~^1 or id_2) 1'b0 * id_2) id_1 <= 1'h0 - 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign id_1 = 1'd0;
  id_3(
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_5
  );
endmodule
