// Seed: 2913447745
module module_0 (
    input wand id_0,
    output wire id_1,
    output wor id_2,
    output tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    output supply1 id_8
);
  always @(-1 or id_7 or id_7 or posedge {id_5, id_5, id_5, id_7} & id_4 or -1) $signed(49);
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd97,
    parameter id_19 = 32'd71
) (
    output supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri id_8,
    input tri1 id_9,
    input tri0 id_10,
    output logic id_11,
    input uwire id_12,
    input tri1 id_13,
    input wand _id_14,
    output tri1 id_15,
    input supply0 id_16,
    input wire id_17,
    output tri0 id_18,
    input tri1 _id_19
);
  module_0 modCall_1 (
      id_4,
      id_15,
      id_18,
      id_15,
      id_2,
      id_13,
      id_18,
      id_10,
      id_18
  );
  assign modCall_1.id_0 = 0;
  wire [-1 : id_19] id_21;
  assign id_18 = id_4;
  parameter id_22 = -1;
  wire id_23;
  assign id_15 = 1 ** id_10;
  assign id_0  = id_14 && -1 == "";
  logic [id_14  -  ~  -1 : -1] id_24;
  wire id_25;
  always @(*) begin : LABEL_0
    id_11 <= -1;
  end
endmodule
