
AVRASM ver. 2.1.30  C:\Users\mh\Desktop\adc\List\2.asm Wed May 29 20:39:06 2013

C:\Users\mh\Desktop\adc\List\2.asm(1072): warning: Register r5 already defined by the .DEF directive
C:\Users\mh\Desktop\adc\List\2.asm(1073): warning: Register r4 already defined by the .DEF directive
C:\Users\mh\Desktop\adc\List\2.asm(1074): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.3 Standard
                 ;(C) Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega16
                 ;Program type             : Application
                 ;Clock frequency          : 4.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 256 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;Global 'const' stored in FLASH     : No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions         : On
                 ;Smart register allocation          : On
                 ;Automatic register allocation      : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1119
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _a=R5
                 	.DEF _b=R4
                 	.DEF _x=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0030 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0060 	JMP  _timer0_ovf_isr
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 006e 	JMP  _adc_isr
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _0x10:
00002a 0000
00002b 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 __GLOBAL_INI_TBL:
00002c 0004      	.DW  0x04
00002d 0004      	.DW  0x04
00002e 0054      	.DW  _0x10*2
                 
                 _0xFFFFFFFF:
00002f 0000      	.DW  0
                 
                 __RESET:
000030 94f8      	CLI
000031 27ee      	CLR  R30
000032 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000033 e0f1      	LDI  R31,1
000034 bffb      	OUT  GICR,R31
000035 bfeb      	OUT  GICR,R30
000036 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000037 e1f8      	LDI  R31,0x18
000038 bdf1      	OUT  WDTCR,R31
000039 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00003a e08d      	LDI  R24,(14-2)+1
00003b e0a2      	LDI  R26,2
00003c 27bb      	CLR  R27
                 __CLEAR_REG:
00003d 93ed      	ST   X+,R30
00003e 958a      	DEC  R24
00003f f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000040 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000041 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000042 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000043 93ed      	ST   X+,R30
000044 9701      	SBIW R24,1
000045 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000046 e5e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000047 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000048 9185      	LPM  R24,Z+
000049 9195      	LPM  R25,Z+
00004a 9700      	SBIW R24,0
00004b f061      	BREQ __GLOBAL_INI_END
00004c 91a5      	LPM  R26,Z+
00004d 91b5      	LPM  R27,Z+
00004e 9005      	LPM  R0,Z+
00004f 9015      	LPM  R1,Z+
000050 01bf      	MOVW R22,R30
000051 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000052 9005      	LPM  R0,Z+
000053 920d      	ST   X+,R0
000054 9701      	SBIW R24,1
000055 f7e1      	BRNE __GLOBAL_INI_LOOP
000056 01fb      	MOVW R30,R22
000057 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000058 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000059 bfed      	OUT  SPL,R30
00005a e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005b bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005c e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00005d e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00005e 940c 00eb 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.3 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 5/29/2013
                 ;Author  : mh
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 4.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;char a=0,b=0,x=0;
                 ;float j,f,phase;
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0020 {
                 
                 	.CSEG
                 _timer0_ovf_isr:
000060 93ea      	ST   -Y,R30
000061 b7ef      	IN   R30,SREG
000062 93ea      	ST   -Y,R30
                 ; 0000 0021 x++;
000063 9473      	INC  R7
                 ; 0000 0022 if (x==18)
000064 e1e2      	LDI  R30,LOW(18)
000065 15e7      	CP   R30,R7
000066 f411      	BRNE _0x3
                 ; 0000 0023     {
                 ; 0000 0024     x=0;
000067 2477      	CLR  R7
                 ; 0000 0025     a++;
000068 9453      	INC  R5
                 ; 0000 0026     }
                 ; 0000 0027 PORTB=a;
                 _0x3:
000069 ba58      	OUT  0x18,R5
                 ; 0000 0028 }
00006a 91e9      	LD   R30,Y+
00006b bfef      	OUT  SREG,R30
00006c 91e9      	LD   R30,Y+
00006d 9518      	RETI
                 ;
                 ;#define FIRST_ADC_INPUT 0
                 ;#define LAST_ADC_INPUT 1
                 ;unsigned char adc_data[LAST_ADC_INPUT-FIRST_ADC_INPUT+1];
                 ;#define ADC_VREF_TYPE 0x20
                 ;
                 ;// ADC interrupt service routine
                 ;// with auto input scanning
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0000 0032 {
                 _adc_isr:
00006e 920a      	ST   -Y,R0
00006f 921a      	ST   -Y,R1
000070 936a      	ST   -Y,R22
000071 937a      	ST   -Y,R23
000072 938a      	ST   -Y,R24
000073 939a      	ST   -Y,R25
000074 93aa      	ST   -Y,R26
000075 93ba      	ST   -Y,R27
000076 93ea      	ST   -Y,R30
000077 93fa      	ST   -Y,R31
000078 b7ef      	IN   R30,SREG
000079 93ea      	ST   -Y,R30
                 ; 0000 0033 static unsigned char input_index=0;
                 ; 0000 0034 // Read the 8 most significant bits
                 ; 0000 0035 // of the AD conversion result
                 ; 0000 0036 adc_data[input_index]=ADCH;
00007a 91a0 016e 	LDS  R26,_input_index_S0000001000
00007c e0b0      	LDI  R27,0
00007d 59a4      	SUBI R26,LOW(-_adc_data)
00007e 4fbe      	SBCI R27,HIGH(-_adc_data)
00007f b1e5      	IN   R30,0x5
000080 93ec      	ST   X,R30
                 ; 0000 0037 // Select next ADC input
                 ; 0000 0038 if (++input_index > (LAST_ADC_INPUT-FIRST_ADC_INPUT))
000081 91a0 016e 	LDS  R26,_input_index_S0000001000
000083 5faf      	SUBI R26,-LOW(1)
000084 93a0 016e 	STS  _input_index_S0000001000,R26
000086 30a2      	CPI  R26,LOW(0x2)
000087 f018      	BRLO _0x4
                 ; 0000 0039    input_index=0;
000088 e0e0      	LDI  R30,LOW(0)
000089 93e0 016e 	STS  _input_index_S0000001000,R30
                 ; 0000 003A ADMUX=(FIRST_ADC_INPUT | (ADC_VREF_TYPE & 0xff))+input_index;
                 _0x4:
00008b 91e0 016e 	LDS  R30,_input_index_S0000001000
00008d 5ee0      	SUBI R30,-LOW(32)
00008e b9e7      	OUT  0x7,R30
                 ; 0000 003B // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 003C 
                 ; 0000 003D 
                 ; 0000 003E     if (b==0 & adc_data[0]==0xff)
00008f 2da4      	MOV  R26,R4
000090 e0e0      	LDI  R30,LOW(0)
000091 d08d      	RCALL SUBOPT_0x0
000092 d092      	RCALL SUBOPT_0x1
000093 f021      	BREQ _0x5
                 ; 0000 003F     {
                 ; 0000 0040     TCCR0=0x0D;
000094 d095      	RCALL SUBOPT_0x2
                 ; 0000 0041     TCNT0=0x00;
                 ; 0000 0042     OCR0=0xD9;
                 ; 0000 0043     b=1;
000095 e0e1      	LDI  R30,LOW(1)
000096 2e4e      	MOV  R4,R30
                 ; 0000 0044     }
                 ; 0000 0045    else if (b==1 & adc_data[0]==0xfe) {b=2;PORTD=b;}
000097 c045      	RJMP _0x6
                 _0x5:
000098 2da4      	MOV  R26,R4
000099 e0e1      	LDI  R30,LOW(1)
00009a d084      	RCALL SUBOPT_0x0
00009b efee      	LDI  R30,LOW(254)
00009c 940e 0202 	CALL __EQB12
00009e 21e0      	AND  R30,R0
00009f f021      	BREQ _0x7
0000a0 e0e2      	LDI  R30,LOW(2)
0000a1 2e4e      	MOV  R4,R30
0000a2 ba42      	OUT  0x12,R4
                 ; 0000 0046    else if (b==2 & adc_data[0]==0xff)
0000a3 c039      	RJMP _0x8
                 _0x7:
0000a4 2da4      	MOV  R26,R4
0000a5 e0e2      	LDI  R30,LOW(2)
0000a6 d078      	RCALL SUBOPT_0x0
0000a7 d07d      	RCALL SUBOPT_0x1
0000a8 f059      	BREQ _0x9
                 ; 0000 0047     {
                 ; 0000 0048     f=TCNT0+a*256*18+x*256;
0000a9 d087      	RCALL SUBOPT_0x3
0000aa e6a4      	LDI  R26,LOW(_f)
0000ab e0b1      	LDI  R27,HIGH(_f)
0000ac d09b      	RCALL SUBOPT_0x4
                 ; 0000 0049     TCCR0=0x0D;
0000ad d07c      	RCALL SUBOPT_0x2
                 ; 0000 004A     TCNT0=0x00;
                 ; 0000 004B     OCR0=0xD9;
                 ; 0000 004C     x=0; a=0;
0000ae 2477      	CLR  R7
0000af 2455      	CLR  R5
                 ; 0000 004D     b=3;
0000b0 e0e3      	LDI  R30,LOW(3)
0000b1 2e4e      	MOV  R4,R30
                 ; 0000 004E     PORTD=a;
0000b2 ba52      	OUT  0x12,R5
                 ; 0000 004F     }
                 ; 0000 0050     else if (b==3 & adc_data[1]==0xff)
0000b3 c029      	RJMP _0xA
                 _0x9:
0000b4 2da4      	MOV  R26,R4
0000b5 e0e3      	LDI  R30,LOW(3)
0000b6 940e 0202 	CALL __EQB12
0000b8 2e0e      	MOV  R0,R30
                +
0000b9 91a0 016d+LDS R26 , _adc_data + ( 1 )
                 	__GETB2MN _adc_data,1
0000bb d069      	RCALL SUBOPT_0x1
0000bc f101      	BREQ _0xB
                 ; 0000 0051     {
                 ; 0000 0052     a=4;
0000bd e0e4      	LDI  R30,LOW(4)
0000be 2e5e      	MOV  R5,R30
                 ; 0000 0053     j=TCNT0+a*256*18+x*256;
0000bf d071      	RCALL SUBOPT_0x3
0000c0 e6a0      	LDI  R26,LOW(_j)
0000c1 e0b1      	LDI  R27,HIGH(_j)
0000c2 d085      	RCALL SUBOPT_0x4
                 ; 0000 0054     phase=j/f;
0000c3 91e0 0164 	LDS  R30,_f
0000c5 91f0 0165 	LDS  R31,_f+1
0000c7 9160 0166 	LDS  R22,_f+2
0000c9 9170 0167 	LDS  R23,_f+3
0000cb 91a0 0160 	LDS  R26,_j
0000cd 91b0 0161 	LDS  R27,_j+1
0000cf 9180 0162 	LDS  R24,_j+2
0000d1 9190 0163 	LDS  R25,_j+3
0000d3 940e 01ac 	CALL __DIVF21
0000d5 93e0 0168 	STS  _phase,R30
0000d7 93f0 0169 	STS  _phase+1,R31
0000d9 9360 016a 	STS  _phase+2,R22
0000db 9370 016b 	STS  _phase+3,R23
                 ; 0000 0055     }
                 ; 0000 0056 // Start the AD conversion
                 ; 0000 0057 ADCSRA|=0x40;
                 _0xB:
                 _0xA:
                 _0x8:
                 _0x6:
0000dd 9a36      	SBI  0x6,6
                 ; 0000 0058 }
0000de 91e9      	LD   R30,Y+
0000df bfef      	OUT  SREG,R30
0000e0 91f9      	LD   R31,Y+
0000e1 91e9      	LD   R30,Y+
0000e2 91b9      	LD   R27,Y+
0000e3 91a9      	LD   R26,Y+
0000e4 9199      	LD   R25,Y+
0000e5 9189      	LD   R24,Y+
0000e6 9179      	LD   R23,Y+
0000e7 9169      	LD   R22,Y+
0000e8 9019      	LD   R1,Y+
0000e9 9009      	LD   R0,Y+
0000ea 9518      	RETI
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 005D {
                 _main:
                 ; 0000 005E // Declare your local variables here
                 ; 0000 005F 
                 ; 0000 0060 // Input/Output Ports initialization
                 ; 0000 0061 // Port A initialization
                 ; 0000 0062 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0063 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0064 PORTA=0x00;
0000eb e0e0      	LDI  R30,LOW(0)
0000ec bbeb      	OUT  0x1B,R30
                 ; 0000 0065 DDRA=0x00;
0000ed bbea      	OUT  0x1A,R30
                 ; 0000 0066 
                 ; 0000 0067 // Port B initialization
                 ; 0000 0068 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0069 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 006A PORTB=0x00;
0000ee bbe8      	OUT  0x18,R30
                 ; 0000 006B DDRB=0xff;
0000ef efef      	LDI  R30,LOW(255)
0000f0 bbe7      	OUT  0x17,R30
                 ; 0000 006C 
                 ; 0000 006D // Port C initialization
                 ; 0000 006E // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 006F // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0070 PORTC=0x00;
0000f1 e0e0      	LDI  R30,LOW(0)
0000f2 bbe5      	OUT  0x15,R30
                 ; 0000 0071 DDRC=0xff;
0000f3 efef      	LDI  R30,LOW(255)
0000f4 bbe4      	OUT  0x14,R30
                 ; 0000 0072 
                 ; 0000 0073 // Port D initialization
                 ; 0000 0074 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0075 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0076 PORTD=0x00;
0000f5 e0e0      	LDI  R30,LOW(0)
0000f6 bbe2      	OUT  0x12,R30
                 ; 0000 0077 DDRD=0xff;
0000f7 efef      	LDI  R30,LOW(255)
0000f8 bbe1      	OUT  0x11,R30
                 ; 0000 0078 
                 ; 0000 0079 // Timer/Counter 0 initialization
                 ; 0000 007A // Clock source: System Clock
                 ; 0000 007B // Clock value: 3.906 kHz
                 ; 0000 007C // Mode: CTC top=OCR0
                 ; 0000 007D // OC0 output: Disconnected
                 ; 0000 007E 
                 ; 0000 007F // Timer/Counter 1 initialization
                 ; 0000 0080 // Clock source: System Clock
                 ; 0000 0081 // Clock value: Timer1 Stopped
                 ; 0000 0082 // Mode: Normal top=0xFFFF
                 ; 0000 0083 // OC1A output: Discon.
                 ; 0000 0084 // OC1B output: Discon.
                 ; 0000 0085 // Noise Canceler: Off
                 ; 0000 0086 // Input Capture on Falling Edge
                 ; 0000 0087 // Timer1 Overflow Interrupt: Off
                 ; 0000 0088 // Input Capture Interrupt: Off
                 ; 0000 0089 // Compare A Match Interrupt: Off
                 ; 0000 008A // Compare B Match Interrupt: Off
                 ; 0000 008B TCCR1A=0x00;
0000f9 e0e0      	LDI  R30,LOW(0)
0000fa bdef      	OUT  0x2F,R30
                 ; 0000 008C TCCR1B=0x00;
0000fb bdee      	OUT  0x2E,R30
                 ; 0000 008D TCNT1H=0x00;
0000fc bded      	OUT  0x2D,R30
                 ; 0000 008E TCNT1L=0x00;
0000fd bdec      	OUT  0x2C,R30
                 ; 0000 008F ICR1H=0x00;
0000fe bde7      	OUT  0x27,R30
                 ; 0000 0090 ICR1L=0x00;
0000ff bde6      	OUT  0x26,R30
                 ; 0000 0091 OCR1AH=0x00;
000100 bdeb      	OUT  0x2B,R30
                 ; 0000 0092 OCR1AL=0x00;
000101 bdea      	OUT  0x2A,R30
                 ; 0000 0093 OCR1BH=0x00;
000102 bde9      	OUT  0x29,R30
                 ; 0000 0094 OCR1BL=0x00;
000103 bde8      	OUT  0x28,R30
                 ; 0000 0095 
                 ; 0000 0096 // Timer/Counter 2 initialization
                 ; 0000 0097 // Clock source: System Clock
                 ; 0000 0098 // Clock value: Timer2 Stopped
                 ; 0000 0099 // Mode: Normal top=0xFF
                 ; 0000 009A // OC2 output: Disconnected
                 ; 0000 009B ASSR=0x00;
000104 bde2      	OUT  0x22,R30
                 ; 0000 009C     TCCR2=0x00;
000105 bde5      	OUT  0x25,R30
                 ; 0000 009D     TCNT2=0x00;
000106 bde4      	OUT  0x24,R30
                 ; 0000 009E     OCR2=0x00;
000107 bde3      	OUT  0x23,R30
                 ; 0000 009F 
                 ; 0000 00A0 
                 ; 0000 00A1 // External Interrupt(s) initialization
                 ; 0000 00A2 // INT0: Off
                 ; 0000 00A3 // INT1: Off
                 ; 0000 00A4 // INT2: Off
                 ; 0000 00A5 MCUCR=0x00;
000108 bfe5      	OUT  0x35,R30
                 ; 0000 00A6 MCUCSR=0x00;
000109 bfe4      	OUT  0x34,R30
                 ; 0000 00A7 
                 ; 0000 00A8 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00A9 TIMSK=0x01;
00010a e0e1      	LDI  R30,LOW(1)
00010b bfe9      	OUT  0x39,R30
                 ; 0000 00AA 
                 ; 0000 00AB // USART initialization
                 ; 0000 00AC // USART disabled
                 ; 0000 00AD UCSRB=0x00;
00010c e0e0      	LDI  R30,LOW(0)
00010d b9ea      	OUT  0xA,R30
                 ; 0000 00AE 
                 ; 0000 00AF // Analog Comparator initialization
                 ; 0000 00B0 // Analog Comparator: Off
                 ; 0000 00B1 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00B2 ACSR=0x80;
00010e e8e0      	LDI  R30,LOW(128)
00010f b9e8      	OUT  0x8,R30
                 ; 0000 00B3 SFIOR=0x00;
000110 e0e0      	LDI  R30,LOW(0)
000111 bfe0      	OUT  0x30,R30
                 ; 0000 00B4 
                 ; 0000 00B5 // ADC initialization
                 ; 0000 00B6 // ADC Clock frequency: 1000.000 kHz
                 ; 0000 00B7 // ADC Voltage Reference: AREF pin
                 ; 0000 00B8 // ADC Auto Trigger Source: Free Running
                 ; 0000 00B9 // Only the 8 most significant bits of
                 ; 0000 00BA // the AD conversion result are used
                 ; 0000 00BB ADMUX=FIRST_ADC_INPUT | (ADC_VREF_TYPE & 0xff);
000112 e2e0      	LDI  R30,LOW(32)
000113 b9e7      	OUT  0x7,R30
                 ; 0000 00BC ADCSRA=0xEA;
000114 eeea      	LDI  R30,LOW(234)
000115 b9e6      	OUT  0x6,R30
                 ; 0000 00BD SFIOR&=0x1F;
000116 b7e0      	IN   R30,0x30
000117 71ef      	ANDI R30,LOW(0x1F)
000118 bfe0      	OUT  0x30,R30
                 ; 0000 00BE 
                 ; 0000 00BF // SPI initialization
                 ; 0000 00C0 // SPI disabled
                 ; 0000 00C1 SPCR=0x00;
000119 e0e0      	LDI  R30,LOW(0)
00011a b9ed      	OUT  0xD,R30
                 ; 0000 00C2 
                 ; 0000 00C3 // TWI initialization
                 ; 0000 00C4 // TWI disabled
                 ; 0000 00C5 TWCR=0x00;
00011b bfe6      	OUT  0x36,R30
                 ; 0000 00C6 
                 ; 0000 00C7 // Global enable interrupts
                 ; 0000 00C8 #asm("sei")
00011c 9478      	sei
                 ; 0000 00C9 
                 ; 0000 00CA while (1)
                 _0xC:
                 ; 0000 00CB       {
                 ; 0000 00CC       // Place your code here
                 ; 0000 00CD 
                 ; 0000 00CE       }
00011d cfff      	RJMP _0xC
                 ; 0000 00CF }
                 _0xF:
00011e cfff      	RJMP _0xF
                 
                 	.DSEG
                 _j:
000160           	.BYTE 0x4
                 _f:
000164           	.BYTE 0x4
                 _phase:
000168           	.BYTE 0x4
                 _adc_data:
00016c           	.BYTE 0x2
                 _input_index_S0000001000:
00016e           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
00011f 940e 0202 	CALL __EQB12
000121 2e0e      	MOV  R0,R30
000122 91a0 016c 	LDS  R26,_adc_data
000124 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000125 efef      	LDI  R30,LOW(255)
000126 940e 0202 	CALL __EQB12
000128 21e0      	AND  R30,R0
000129 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
00012a e0ed      	LDI  R30,LOW(13)
00012b bfe3      	OUT  0x33,R30
00012c e0e0      	LDI  R30,LOW(0)
00012d bfe2      	OUT  0x32,R30
00012e ede9      	LDI  R30,LOW(217)
00012f bfec      	OUT  0x3C,R30
000130 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:21 WORDS
                 SUBOPT_0x3:
000131 b762      	IN   R22,50
000132 2777      	CLR  R23
000133 2da5      	MOV  R26,R5
000134 e0b0      	LDI  R27,0
000135 e0e0      	LDI  R30,LOW(256)
000136 e0f1      	LDI  R31,HIGH(256)
000137 940e 020f 	CALL __MULW12
000139 e1a2      	LDI  R26,LOW(18)
00013a e0b0      	LDI  R27,HIGH(18)
00013b 940e 020f 	CALL __MULW12
                +
00013d 0f6e     +ADD R22 , R30
00013e 1f7f     +ADC R23 , R31
                 	__ADDWRR 22,23,30,31
00013f 2da7      	MOV  R26,R7
000140 e0b0      	LDI  R27,0
000141 e0e0      	LDI  R30,LOW(256)
000142 e0f1      	LDI  R31,HIGH(256)
000143 940e 020f 	CALL __MULW12
000145 0fe6      	ADD  R30,R22
000146 1ff7      	ADC  R31,R23
000147 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
000148 940e 01fd 	CALL __CWD1
00014a 940e 017e 	CALL __CDF1
00014c 940e 0222 	CALL __PUTDP1
00014e 9508      	RET
                 
                 
                 	.CSEG
                 __ROUND_REPACK:
00014f 2355      	TST  R21
000150 f442      	BRPL __REPACK
000151 3850      	CPI  R21,0x80
000152 f411      	BRNE __ROUND_REPACK0
000153 ffe0      	SBRS R30,0
000154 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
000155 9631      	ADIW R30,1
000156 1f69      	ADC  R22,R25
000157 1f79      	ADC  R23,R25
000158 f06b      	BRVS __REPACK1
                 
                 __REPACK:
000159 e850      	LDI  R21,0x80
00015a 2757      	EOR  R21,R23
00015b f411      	BRNE __REPACK0
00015c 935f      	PUSH R21
00015d c03c      	RJMP __ZERORES
                 __REPACK0:
00015e 3f5f      	CPI  R21,0xFF
00015f f031      	BREQ __REPACK1
000160 0f66      	LSL  R22
000161 0c00      	LSL  R0
000162 9557      	ROR  R21
000163 9567      	ROR  R22
000164 2f75      	MOV  R23,R21
000165 9508      	RET
                 __REPACK1:
000166 935f      	PUSH R21
000167 2000      	TST  R0
000168 f00a      	BRMI __REPACK2
000169 c03c      	RJMP __MAXRES
                 __REPACK2:
00016a c035      	RJMP __MINRES
                 
                 __UNPACK:
00016b e850      	LDI  R21,0x80
00016c 2e19      	MOV  R1,R25
00016d 2215      	AND  R1,R21
00016e 0f88      	LSL  R24
00016f 1f99      	ROL  R25
000170 2795      	EOR  R25,R21
000171 0f55      	LSL  R21
000172 9587      	ROR  R24
                 
                 __UNPACK1:
000173 e850      	LDI  R21,0x80
000174 2e07      	MOV  R0,R23
000175 2205      	AND  R0,R21
000176 0f66      	LSL  R22
000177 1f77      	ROL  R23
000178 2775      	EOR  R23,R21
000179 0f55      	LSL  R21
00017a 9567      	ROR  R22
00017b 9508      	RET
                 
                 __CDF1U:
00017c 9468      	SET
00017d c001      	RJMP __CDF1U0
                 __CDF1:
00017e 94e8      	CLT
                 __CDF1U0:
00017f 9730      	SBIW R30,0
000180 4060      	SBCI R22,0
000181 4070      	SBCI R23,0
000182 f0b1      	BREQ __CDF10
000183 2400      	CLR  R0
000184 f026      	BRTS __CDF11
000185 2377      	TST  R23
000186 f412      	BRPL __CDF11
000187 9400      	COM  R0
000188 d06c      	RCALL __ANEGD1
                 __CDF11:
000189 2e17      	MOV  R1,R23
00018a e17e      	LDI  R23,30
00018b 2011      	TST  R1
                 __CDF12:
00018c f032      	BRMI __CDF13
00018d 957a      	DEC  R23
00018e 0fee      	LSL  R30
00018f 1fff      	ROL  R31
000190 1f66      	ROL  R22
000191 1c11      	ROL  R1
000192 cff9      	RJMP __CDF12
                 __CDF13:
000193 2fef      	MOV  R30,R31
000194 2ff6      	MOV  R31,R22
000195 2d61      	MOV  R22,R1
000196 935f      	PUSH R21
000197 dfc1      	RCALL __REPACK
000198 915f      	POP  R21
                 __CDF10:
000199 9508      	RET
                 
                 __ZERORES:
00019a 27ee      	CLR  R30
00019b 27ff      	CLR  R31
00019c 2766      	CLR  R22
00019d 2777      	CLR  R23
00019e 915f      	POP  R21
00019f 9508      	RET
                 
                 __MINRES:
0001a0 efef      	SER  R30
0001a1 efff      	SER  R31
0001a2 e76f      	LDI  R22,0x7F
0001a3 ef7f      	SER  R23
0001a4 915f      	POP  R21
0001a5 9508      	RET
                 
                 __MAXRES:
0001a6 efef      	SER  R30
0001a7 efff      	SER  R31
0001a8 e76f      	LDI  R22,0x7F
0001a9 e77f      	LDI  R23,0x7F
0001aa 915f      	POP  R21
0001ab 9508      	RET
                 
                 __DIVF21:
0001ac 935f      	PUSH R21
0001ad dfbd      	RCALL __UNPACK
0001ae 3870      	CPI  R23,0x80
0001af f421      	BRNE __DIVF210
0001b0 2011      	TST  R1
                 __DIVF211:
0001b1 f40a      	BRPL __DIVF219
0001b2 cfed      	RJMP __MINRES
                 __DIVF219:
0001b3 cff2      	RJMP __MAXRES
                 __DIVF210:
0001b4 3890      	CPI  R25,0x80
0001b5 f409      	BRNE __DIVF218
                 __DIVF217:
0001b6 cfe3      	RJMP __ZERORES
                 __DIVF218:
0001b7 2401      	EOR  R0,R1
0001b8 9408      	SEC
0001b9 0b97      	SBC  R25,R23
0001ba f41b      	BRVC __DIVF216
0001bb f3d4      	BRLT __DIVF217
0001bc 2000      	TST  R0
0001bd cff3      	RJMP __DIVF211
                 __DIVF216:
0001be 2f79      	MOV  R23,R25
0001bf 931f      	PUSH R17
0001c0 932f      	PUSH R18
0001c1 933f      	PUSH R19
0001c2 934f      	PUSH R20
0001c3 2411      	CLR  R1
0001c4 2711      	CLR  R17
0001c5 2722      	CLR  R18
0001c6 2733      	CLR  R19
0001c7 2744      	CLR  R20
0001c8 2755      	CLR  R21
0001c9 e290      	LDI  R25,32
                 __DIVF212:
0001ca 17ae      	CP   R26,R30
0001cb 07bf      	CPC  R27,R31
0001cc 0786      	CPC  R24,R22
0001cd 0741      	CPC  R20,R17
0001ce f030      	BRLO __DIVF213
0001cf 1bae      	SUB  R26,R30
0001d0 0bbf      	SBC  R27,R31
0001d1 0b86      	SBC  R24,R22
0001d2 0b41      	SBC  R20,R17
0001d3 9408      	SEC
0001d4 c001      	RJMP __DIVF214
                 __DIVF213:
0001d5 9488      	CLC
                 __DIVF214:
0001d6 1f55      	ROL  R21
0001d7 1f22      	ROL  R18
0001d8 1f33      	ROL  R19
0001d9 1c11      	ROL  R1
0001da 1faa      	ROL  R26
0001db 1fbb      	ROL  R27
0001dc 1f88      	ROL  R24
0001dd 1f44      	ROL  R20
0001de 959a      	DEC  R25
0001df f751      	BRNE __DIVF212
0001e0 01f9      	MOVW R30,R18
0001e1 2d61      	MOV  R22,R1
0001e2 914f      	POP  R20
0001e3 913f      	POP  R19
0001e4 912f      	POP  R18
0001e5 911f      	POP  R17
0001e6 2366      	TST  R22
0001e7 f032      	BRMI __DIVF215
0001e8 0f55      	LSL  R21
0001e9 1fee      	ROL  R30
0001ea 1fff      	ROL  R31
0001eb 1f66      	ROL  R22
0001ec 957a      	DEC  R23
0001ed f243      	BRVS __DIVF217
                 __DIVF215:
0001ee df60      	RCALL __ROUND_REPACK
0001ef 915f      	POP  R21
0001f0 9508      	RET
                 
                 __ANEGW1:
0001f1 95f1      	NEG  R31
0001f2 95e1      	NEG  R30
0001f3 40f0      	SBCI R31,0
0001f4 9508      	RET
                 
                 __ANEGD1:
0001f5 95f0      	COM  R31
0001f6 9560      	COM  R22
0001f7 9570      	COM  R23
0001f8 95e1      	NEG  R30
0001f9 4fff      	SBCI R31,-1
0001fa 4f6f      	SBCI R22,-1
0001fb 4f7f      	SBCI R23,-1
0001fc 9508      	RET
                 
                 __CWD1:
0001fd 2f6f      	MOV  R22,R31
0001fe 0f66      	ADD  R22,R22
0001ff 0b66      	SBC  R22,R22
000200 2f76      	MOV  R23,R22
000201 9508      	RET
                 
                 __EQB12:
000202 17ea      	CP   R30,R26
000203 e0e1      	LDI  R30,1
000204 f009      	BREQ __EQB12T
000205 27ee      	CLR  R30
                 __EQB12T:
000206 9508      	RET
                 
                 __MULW12U:
000207 9ffa      	MUL  R31,R26
000208 2df0      	MOV  R31,R0
000209 9feb      	MUL  R30,R27
00020a 0df0      	ADD  R31,R0
00020b 9fea      	MUL  R30,R26
00020c 2de0      	MOV  R30,R0
00020d 0df1      	ADD  R31,R1
00020e 9508      	RET
                 
                 __MULW12:
00020f d004      	RCALL __CHKSIGNW
000210 dff6      	RCALL __MULW12U
000211 f40e      	BRTC __MULW121
000212 dfde      	RCALL __ANEGW1
                 __MULW121:
000213 9508      	RET
                 
                 __CHKSIGNW:
000214 94e8      	CLT
000215 fff7      	SBRS R31,7
000216 c002      	RJMP __CHKSW1
000217 dfd9      	RCALL __ANEGW1
000218 9468      	SET
                 __CHKSW1:
000219 ffb7      	SBRS R27,7
00021a c006      	RJMP __CHKSW2
00021b 95a0      	COM  R26
00021c 95b0      	COM  R27
00021d 9611      	ADIW R26,1
00021e f800      	BLD  R0,0
00021f 9403      	INC  R0
000220 fa00      	BST  R0,0
                 __CHKSW2:
000221 9508      	RET
                 
                 __PUTDP1:
000222 93ed      	ST   X+,R30
000223 93fd      	ST   X+,R31
000224 936d      	ST   X+,R22
000225 937c      	ST   X,R23
000226 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  24 r1 :  15 r2 :   0 r3 :   0 r4 :   8 r5 :   6 r6 :   0 r7 :   5 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   5 r18:   5 r19:   4 r20:   6 r21:  27 r22:  35 r23:  29 
r24:  15 r25:  15 r26:  31 r27:  18 r28:   1 r29:   1 r30: 136 r31:  33 
x  :   8 y  :  26 z  :   7 
Registers used: 23 out of 35 (65.7%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   4 add   :   5 
adiw  :   2 and   :   4 andi  :   1 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   8 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 
brlt  :   1 brmi  :   3 brne  :   9 brpl  :   3 brsh  :   0 brtc  :   1 
brts  :   1 brvc  :   1 brvs  :   2 bset  :   0 bst   :   1 call  :  11 
cbi   :   0 cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :  18 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   6 
cp    :   3 cpc   :   3 cpi   :   5 cpse  :   0 dec   :   4 des   :   0 
eor   :   4 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   5 inc   :   3 jmp   :  22 ld    :  13 ldd   :   0 ldi   :  64 
lds   :  13 lpm   :   7 lsl   :   8 lsr   :   0 mov   :  25 movw  :   4 
mul   :   3 muls  :   0 mulsu :   0 neg   :   3 nop   :   0 or    :   0 
ori   :   0 out   :  50 pop   :   9 push  :   8 rcall :  20 ret   :  20 
reti  :   2 rjmp  :  19 rol   :  16 ror   :   4 sbc   :   5 sbci  :   7 
sbi   :   1 sbic  :   0 sbis  :   0 sbiw  :   4 sbr   :   0 sbrc  :   0 
sbrs  :   3 sec   :   2 seh   :   0 sei   :   1 sen   :   0 ser   :   5 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  21 std   :   0 sts   :   6 sub   :   1 subi  :   3 swap  :   0 
tst   :   7 wdr   :   0 
Instructions used: 63 out of 116 (54.3%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00044e   1090     12   1102   16384   6.7%
[.dseg] 0x000060 0x00016f      0     15     15    1119   1.3%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 3 warnings
