Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 17 14:09:53 2024
| Host         : LAPTOP-H1858A6E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.118        0.000                      0                  418        0.133        0.000                      0                  418        0.511        0.000                       0                   250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sysclk                             {0.000 5.000}        10.000          100.000         
  P_5x_design_1_clk_wiz_0_0_1      {0.000 1.333}        2.667           375.000         
  P_base_design_1_clk_wiz_0_0_1    {0.000 6.667}        13.333          75.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk                                                                                                                                                                               3.000        0.000                       0                     1  
  P_5x_design_1_clk_wiz_0_0_1                                                                                                                                                        0.511        0.000                       0                    10  
  P_base_design_1_clk_wiz_0_0_1          8.118        0.000                      0                  373        0.133        0.000                      0                  373        5.687        0.000                       0                   236  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              P_base_design_1_clk_wiz_0_0_1  P_base_design_1_clk_wiz_0_0_1        9.371        0.000                      0                   45        0.382        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           P_5x_design_1_clk_wiz_0_0_1                                       
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  P_5x_design_1_clk_wiz_0_0_1
  To Clock:  P_5x_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         P_5x_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.667       0.511      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y12     design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y11     design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y24     design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y23     design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y18     design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y17     design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y20     design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y19     design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  P_base_design_1_clk_wiz_0_0_1
  To Clock:  P_base_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.118ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 2.928ns (56.898%)  route 2.218ns (43.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 11.902 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.831    -0.831    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Pixl_CLK
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.623 r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/DOADO[6]
                         net (fo=6, routed)           1.407     3.031    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/DOADO[6]
    SLICE_X108Y15        LUT5 (Prop_lut5_I4_O)        0.146     3.177 r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d[3]_i_3/O
                         net (fo=2, routed)           0.811     3.987    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d[3]_i_3_n_0
    SLICE_X107Y15        LUT6 (Prop_lut6_I1_O)        0.328     4.315 r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     4.315    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d0[2]
    SLICE_X107Y15        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.691    11.902    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X107Y15        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[2]/C
                         clock pessimism              0.575    12.477    
                         clock uncertainty           -0.073    12.404    
    SLICE_X107Y15        FDRE (Setup_fdre_C_D)        0.029    12.433    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  8.118    

Slack (MET) :             8.118ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 2.928ns (56.876%)  route 2.220ns (43.124%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 11.902 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.831    -0.831    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Pixl_CLK
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.623 r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/DOADO[6]
                         net (fo=6, routed)           1.407     3.031    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/DOADO[6]
    SLICE_X108Y15        LUT5 (Prop_lut5_I4_O)        0.146     3.177 r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d[3]_i_3/O
                         net (fo=2, routed)           0.813     3.989    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d[3]_i_3_n_0
    SLICE_X107Y15        LUT6 (Prop_lut6_I1_O)        0.328     4.317 r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     4.317    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d0[3]
    SLICE_X107Y15        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.691    11.902    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X107Y15        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[3]/C
                         clock pessimism              0.575    12.477    
                         clock uncertainty           -0.073    12.404    
    SLICE_X107Y15        FDRE (Setup_fdre_C_D)        0.031    12.435    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  8.118    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 2.702ns (54.398%)  route 2.265ns (45.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 11.897 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.831    -0.831    design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Pixl_CLK
    RAMB18_X5Y7          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.623 r  design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/DOADO[0]
                         net (fo=5, routed)           1.285     2.908    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/DOADO[0]
    SLICE_X106Y19        LUT5 (Prop_lut5_I4_O)        0.124     3.032 r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d[3]_i_2/O
                         net (fo=2, routed)           0.980     4.012    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d[3]_i_2_n_0
    SLICE_X106Y19        LUT6 (Prop_lut6_I0_O)        0.124     4.136 r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     4.136    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d[2]_i_1_n_0
    SLICE_X106Y19        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.686    11.897    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/Pixl_CLK
    SLICE_X106Y19        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d_reg[2]/C
                         clock pessimism              0.575    12.472    
                         clock uncertainty           -0.073    12.399    
    SLICE_X106Y19        FDRE (Setup_fdre_C_D)        0.031    12.430    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 2.702ns (54.168%)  route 2.286ns (45.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 11.903 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.831    -0.831    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Pixl_CLK
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.623 r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/DOADO[6]
                         net (fo=6, routed)           1.616     3.239    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/DOADO[6]
    SLICE_X108Y14        LUT6 (Prop_lut6_I3_O)        0.124     3.363 r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d[1]_i_3/O
                         net (fo=1, routed)           0.670     4.033    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d[1]_i_3_n_0
    SLICE_X108Y14        LUT5 (Prop_lut5_I1_O)        0.124     4.157 r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     4.157    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d0[1]
    SLICE_X108Y14        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.692    11.903    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X108Y14        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[1]/C
                         clock pessimism              0.575    12.478    
                         clock uncertainty           -0.073    12.405    
    SLICE_X108Y14        FDRE (Setup_fdre_C_D)        0.081    12.486    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.932ns (62.559%)  route 1.755ns (37.441%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 11.901 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.834    -0.828    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Pixl_CLK
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.626 r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/DOBDO[5]
                         net (fo=6, routed)           1.307     2.933    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/DOBDO[5]
    SLICE_X107Y16        LUT3 (Prop_lut3_I1_O)        0.152     3.085 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[3]_i_4/O
                         net (fo=2, routed)           0.448     3.533    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[3]_i_4_n_0
    SLICE_X107Y16        LUT6 (Prop_lut6_I5_O)        0.326     3.859 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     3.859    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[3]_i_1_n_0
    SLICE_X107Y16        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.690    11.901    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X107Y16        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[3]/C
                         clock pessimism              0.575    12.476    
                         clock uncertainty           -0.073    12.403    
    SLICE_X107Y16        FDRE (Setup_fdre_C_D)        0.031    12.434    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -3.859    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 2.702ns (57.918%)  route 1.963ns (42.082%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 11.900 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.834    -0.828    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Pixl_CLK
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.626 r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/DOBDO[5]
                         net (fo=6, routed)           1.307     2.933    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/DOBDO[5]
    SLICE_X107Y16        LUT3 (Prop_lut3_I2_O)        0.124     3.057 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[1]_i_4/O
                         net (fo=2, routed)           0.656     3.713    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[1]_i_4_n_0
    SLICE_X106Y17        LUT5 (Prop_lut5_I4_O)        0.124     3.837 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     3.837    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[1]_i_1_n_0
    SLICE_X106Y17        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.689    11.900    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X106Y17        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[1]/C
                         clock pessimism              0.575    12.475    
                         clock uncertainty           -0.073    12.402    
    SLICE_X106Y17        FDRE (Setup_fdre_C_D)        0.029    12.431    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.605ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 2.935ns (63.022%)  route 1.722ns (36.978%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 11.901 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.834    -0.828    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Pixl_CLK
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.626 r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/DOBDO[6]
                         net (fo=6, routed)           1.274     2.900    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/DOBDO[6]
    SLICE_X107Y16        LUT5 (Prop_lut5_I4_O)        0.149     3.049 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[3]_i_3/O
                         net (fo=2, routed)           0.448     3.497    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[3]_i_3_n_0
    SLICE_X107Y16        LUT6 (Prop_lut6_I1_O)        0.332     3.829 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     3.829    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[2]_i_1_n_0
    SLICE_X107Y16        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.690    11.901    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X107Y16        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[2]/C
                         clock pessimism              0.575    12.476    
                         clock uncertainty           -0.073    12.403    
    SLICE_X107Y16        FDRE (Setup_fdre_C_D)        0.031    12.434    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  8.605    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 2.702ns (58.079%)  route 1.950ns (41.921%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 11.900 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.834    -0.828    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Pixl_CLK
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.626 r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/DOBDO[5]
                         net (fo=6, routed)           1.307     2.933    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/DOBDO[5]
    SLICE_X107Y16        LUT3 (Prop_lut3_I2_O)        0.124     3.057 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[1]_i_4/O
                         net (fo=2, routed)           0.643     3.700    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[1]_i_4_n_0
    SLICE_X107Y17        LUT6 (Prop_lut6_I2_O)        0.124     3.824 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[0]_i_1/O
                         net (fo=1, routed)           0.000     3.824    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[0]_i_1_n_0
    SLICE_X107Y17        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.689    11.900    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X107Y17        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[0]/C
                         clock pessimism              0.575    12.475    
                         clock uncertainty           -0.073    12.402    
    SLICE_X107Y17        FDRE (Setup_fdre_C_D)        0.029    12.431    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[0]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.456ns (12.655%)  route 3.147ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 11.876 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.878    -0.784    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.456    -0.328 r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          3.147     2.819    design_1_i/HDMI_TX_0/inst/serializer_Clk/SR[0]
    OLOGIC_X1Y24         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/RST
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.665    11.876    design_1_i/HDMI_TX_0/inst/serializer_Clk/Pixl_CLK
    OLOGIC_X1Y24         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/CLKDIV
                         clock pessimism              0.575    12.450    
                         clock uncertainty           -0.073    12.378    
    OLOGIC_X1Y24         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.529    design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.932ns (65.075%)  route 1.574ns (34.925%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 11.897 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.831    -0.831    design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Pixl_CLK
    RAMB18_X5Y7          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.623 r  design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/DOADO[6]
                         net (fo=6, routed)           1.118     2.741    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/DOADO[6]
    SLICE_X106Y19        LUT3 (Prop_lut3_I2_O)        0.152     2.893 r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d[3]_i_4/O
                         net (fo=2, routed)           0.455     3.349    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d[3]_i_4_n_0
    SLICE_X106Y19        LUT6 (Prop_lut6_I5_O)        0.326     3.675 r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     3.675    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d[3]_i_1_n_0
    SLICE_X106Y19        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.686    11.897    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/Pixl_CLK
    SLICE_X106Y19        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d_reg[3]/C
                         clock pessimism              0.575    12.472    
                         clock uncertainty           -0.073    12.399    
    SLICE_X106Y19        FDRE (Setup_fdre_C_D)        0.031    12.430    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  8.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.608    -0.594    design_1_i/HDMI_TX_0/inst/uitpg_inst/Pixl_CLK
    SLICE_X104Y15        FDRE                                         r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y15        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[1]/Q
                         net (fo=1, routed)           0.207    -0.223    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg_0[1]
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.917    -0.792    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Pixl_CLK
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.539    
    RAMB18_X5Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.356    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.608    -0.594    design_1_i/HDMI_TX_0/inst/uitpg_inst/Pixl_CLK
    SLICE_X104Y15        FDRE                                         r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y15        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.223    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg_0[2]
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.917    -0.792    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Pixl_CLK
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.539    
    RAMB18_X5Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.356    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/uitpg_inst/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.608    -0.594    design_1_i/HDMI_TX_0/inst/uitpg_inst/Pixl_CLK
    SLICE_X105Y15        FDRE                                         r  design_1_i/HDMI_TX_0/inst/uitpg_inst/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y15        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/HDMI_TX_0/inst/uitpg_inst/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.088    -0.365    design_1_i/HDMI_TX_0/inst/uitpg_inst/h_cnt_reg[2]
    SLICE_X104Y15        LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg[2]
    SLICE_X104Y15        FDRE                                         r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.876    -0.834    design_1_i/HDMI_TX_0/inst/uitpg_inst/Pixl_CLK
    SLICE_X104Y15        FDRE                                         r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[2]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X104Y15        FDRE (Hold_fdre_C_D)         0.121    -0.460    design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.794%)  route 0.253ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.608    -0.594    design_1_i/HDMI_TX_0/inst/uitpg_inst/Pixl_CLK
    SLICE_X105Y14        FDRE                                         r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y14        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[4]/Q
                         net (fo=1, routed)           0.253    -0.200    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg_0[4]
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.917    -0.792    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Pixl_CLK
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.539    
    RAMB18_X5Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.356    design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.631    -0.571    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/Pixl_CLK
    SLICE_X106Y19        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y19        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.353    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/n1d[3]
    SLICE_X107Y19        LUT6 (Prop_lut6_I3_O)        0.045    -0.308 r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.308    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/q_m_1
    SLICE_X107Y19        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.900    -0.810    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/Pixl_CLK
    SLICE_X107Y19        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/q_m_reg_reg[1]/C
                         clock pessimism              0.251    -0.558    
    SLICE_X107Y19        FDRE (Hold_fdre_C_D)         0.091    -0.467    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/uitpg_inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.229%)  route 0.259ns (64.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.608    -0.594    design_1_i/HDMI_TX_0/inst/uitpg_inst/Pixl_CLK
    SLICE_X105Y14        FDRE                                         r  design_1_i/HDMI_TX_0/inst/uitpg_inst/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y14        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/HDMI_TX_0/inst/uitpg_inst/r_reg_reg[5]/Q
                         net (fo=1, routed)           0.259    -0.194    design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Q[5]
    RAMB18_X5Y7          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.915    -0.794    design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Pixl_CLK
    RAMB18_X5Y7          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/CLKARDCLK
                         clock pessimism              0.253    -0.541    
    RAMB18_X5Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.358    design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/uitpg_inst/r_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.860%)  route 0.263ns (65.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.608    -0.594    design_1_i/HDMI_TX_0/inst/uitpg_inst/Pixl_CLK
    SLICE_X105Y14        FDRE                                         r  design_1_i/HDMI_TX_0/inst/uitpg_inst/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y14        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/HDMI_TX_0/inst/uitpg_inst/r_reg_reg[4]/Q
                         net (fo=1, routed)           0.263    -0.190    design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Q[4]
    RAMB18_X5Y7          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.915    -0.794    design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Pixl_CLK
    RAMB18_X5Y7          RAMB18E1                                     r  design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/CLKARDCLK
                         clock pessimism              0.253    -0.541    
    RAMB18_X5Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.358    design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.015%)  route 0.119ns (38.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.634    -0.568    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X107Y16        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y16        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d_reg[3]/Q
                         net (fo=4, routed)           0.119    -0.309    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/n1d[3]
    SLICE_X108Y17        LUT6 (Prop_lut6_I3_O)        0.045    -0.264 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/q_m_1
    SLICE_X108Y17        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.902    -0.808    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X108Y17        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/q_m_reg_reg[1]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X108Y17        FDRE (Hold_fdre_C_D)         0.120    -0.435    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.114%)  route 0.123ns (39.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.633    -0.569    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X111Y18        FDRE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y18        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.123    -0.305    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/q_m_reg_reg_n_0_[0]
    SLICE_X112Y18        LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout[0]_i_1__0_n_0
    SLICE_X112Y18        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.902    -0.808    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X112Y18        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[0]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X112Y18        FDCE (Hold_fdce_C_D)         0.121    -0.434    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/uitpg_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             P_base_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.635    -0.567    design_1_i/HDMI_TX_0/inst/uitpg_inst/Pixl_CLK
    SLICE_X106Y13        FDRE                                         r  design_1_i/HDMI_TX_0/inst/uitpg_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y13        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/HDMI_TX_0/inst/uitpg_inst/v_cnt_reg[0]/Q
                         net (fo=4, routed)           0.110    -0.316    design_1_i/HDMI_TX_0/inst/uitpg_inst/v_cnt_reg__0[0]
    SLICE_X107Y13        LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg[0]
    SLICE_X107Y13        FDRE                                         r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.905    -0.805    design_1_i/HDMI_TX_0/inst/uitpg_inst/Pixl_CLK
    SLICE_X107Y13        FDRE                                         r  design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[0]/C
                         clock pessimism              0.250    -0.554    
    SLICE_X107Y13        FDRE (Hold_fdre_C_D)         0.092    -0.462    design_1_i/HDMI_TX_0/inst/uitpg_inst/g_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         P_base_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X5Y6      design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X5Y6      design_1_i/HDMI_TX_0/inst/Blu_Gamma_06/Post_Data_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X5Y7      design_1_i/HDMI_TX_0/inst/Red_Gamma_06/Post_Data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y12     design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y11     design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y24     design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y23     design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y18     design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y17     design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Slave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c1_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c1_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/de_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/de_q_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c0_reg_reg__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c0_reg_reg__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c1_reg_reg__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c1_reg_reg__0/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c1_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c1_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/de_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/de_q_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c0_reg_reg__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c0_reg_reg__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c1_reg_reg__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X108Y11    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/c1_reg_reg__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  P_base_design_1_clk_wiz_0_0_1
  To Clock:  P_base_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.371ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[1]/CLR
                            (recovery check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.456ns (13.208%)  route 2.996ns (86.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 11.902 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.878    -0.784    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.456    -0.328 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          2.996     2.668    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/SR[0]
    SLICE_X113Y17        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.691    11.902    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X113Y17        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[1]/C
                         clock pessimism              0.615    12.517    
                         clock uncertainty           -0.073    12.444    
    SLICE_X113Y17        FDCE (Recov_fdce_C_CLR)     -0.405    12.039    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                  9.371    

Slack (MET) :             9.457ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.456ns (13.208%)  route 2.996ns (86.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 11.902 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.878    -0.784    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.456    -0.328 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          2.996     2.668    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/SR[0]
    SLICE_X112Y17        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.691    11.902    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X112Y17        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/cnt_reg[4]/C
                         clock pessimism              0.615    12.517    
                         clock uncertainty           -0.073    12.444    
    SLICE_X112Y17        FDCE (Recov_fdce_C_CLR)     -0.319    12.125    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.125    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                  9.457    

Slack (MET) :             9.457ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[3]/CLR
                            (recovery check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.456ns (13.208%)  route 2.996ns (86.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 11.902 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.878    -0.784    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.456    -0.328 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          2.996     2.668    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/SR[0]
    SLICE_X112Y17        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.691    11.902    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X112Y17        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[3]/C
                         clock pessimism              0.615    12.517    
                         clock uncertainty           -0.073    12.444    
    SLICE_X112Y17        FDCE (Recov_fdce_C_CLR)     -0.319    12.125    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         12.125    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                  9.457    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.456ns (15.300%)  route 2.524ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 11.830 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.878    -0.784    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.456    -0.328 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          2.524     2.196    design_1_i/HDMI_TX_0/inst/VTC_TIMEING/SR[0]
    SLICE_X102Y11        FDCE                                         f  design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.619    11.830    design_1_i/HDMI_TX_0/inst/VTC_TIMEING/Pixl_CLK
    SLICE_X102Y11        FDCE                                         r  design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[2]/C
                         clock pessimism              0.575    12.405    
                         clock uncertainty           -0.073    12.332    
    SLICE_X102Y11        FDCE (Recov_fdce_C_CLR)     -0.361    11.971    design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.818ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.456ns (15.300%)  route 2.524ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 11.830 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.878    -0.784    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.456    -0.328 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          2.524     2.196    design_1_i/HDMI_TX_0/inst/VTC_TIMEING/SR[0]
    SLICE_X102Y11        FDCE                                         f  design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.619    11.830    design_1_i/HDMI_TX_0/inst/VTC_TIMEING/Pixl_CLK
    SLICE_X102Y11        FDCE                                         r  design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[0]/C
                         clock pessimism              0.575    12.405    
                         clock uncertainty           -0.073    12.332    
    SLICE_X102Y11        FDCE (Recov_fdce_C_CLR)     -0.319    12.013    design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  9.818    

Slack (MET) :             9.818ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.456ns (15.300%)  route 2.524ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 11.830 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.878    -0.784    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.456    -0.328 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          2.524     2.196    design_1_i/HDMI_TX_0/inst/VTC_TIMEING/SR[0]
    SLICE_X102Y11        FDCE                                         f  design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.619    11.830    design_1_i/HDMI_TX_0/inst/VTC_TIMEING/Pixl_CLK
    SLICE_X102Y11        FDCE                                         r  design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[1]/C
                         clock pessimism              0.575    12.405    
                         clock uncertainty           -0.073    12.332    
    SLICE_X102Y11        FDCE (Recov_fdce_C_CLR)     -0.319    12.013    design_1_i/HDMI_TX_0/inst/VTC_TIMEING/rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  9.818    

Slack (MET) :             9.970ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[8]/CLR
                            (recovery check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.456ns (15.750%)  route 2.439ns (84.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 11.899 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.878    -0.784    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.456    -0.328 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          2.439     2.111    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/SR[0]
    SLICE_X112Y20        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.688    11.899    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/Pixl_CLK
    SLICE_X112Y20        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[8]/C
                         clock pessimism              0.615    12.514    
                         clock uncertainty           -0.073    12.441    
    SLICE_X112Y20        FDCE (Recov_fdce_C_CLR)     -0.361    12.080    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                  9.970    

Slack (MET) :             9.970ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[9]/CLR
                            (recovery check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.456ns (15.750%)  route 2.439ns (84.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 11.899 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.878    -0.784    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.456    -0.328 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          2.439     2.111    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/SR[0]
    SLICE_X112Y20        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.688    11.899    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/Pixl_CLK
    SLICE_X112Y20        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[9]/C
                         clock pessimism              0.615    12.514    
                         clock uncertainty           -0.073    12.441    
    SLICE_X112Y20        FDCE (Recov_fdce_C_CLR)     -0.361    12.080    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                  9.970    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.456ns (15.638%)  route 2.460ns (84.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 11.903 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.878    -0.784    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.456    -0.328 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          2.460     2.132    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/SR[0]
    SLICE_X112Y16        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.692    11.903    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/Pixl_CLK
    SLICE_X112Y16        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/cnt_reg[1]/C
                         clock pessimism              0.615    12.518    
                         clock uncertainty           -0.073    12.445    
    SLICE_X112Y16        FDCE (Recov_fdce_C_CLR)     -0.319    12.126    design_1_i/HDMI_TX_0/inst/Inst0_Green_EnCode/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.126    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             10.012ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[3]/CLR
                            (recovery check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (P_base_design_1_clk_wiz_0_0_1 rise@13.333ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.456ns (15.750%)  route 2.439ns (84.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 11.899 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.878    -0.784    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.456    -0.328 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          2.439     2.111    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/SR[0]
    SLICE_X112Y20        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  sysclk_p (IN)
                         net (fo=0)                   0.000    13.333    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413    14.746 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     8.395 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.120    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.211 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         1.688    11.899    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/Pixl_CLK
    SLICE_X112Y20        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[3]/C
                         clock pessimism              0.615    12.514    
                         clock uncertainty           -0.073    12.441    
    SLICE_X112Y20        FDCE (Recov_fdce_C_CLR)     -0.319    12.122    design_1_i/HDMI_TX_0/inst/Inst0_Red_EnCode/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                 10.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[3]/CLR
                            (removal check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.054%)  route 0.165ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.639    -0.563    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          0.165    -0.257    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/SR[0]
    SLICE_X111Y9         FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.910    -0.800    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X111Y9         FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[3]/C
                         clock pessimism              0.252    -0.547    
    SLICE_X111Y9         FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[4]/CLR
                            (removal check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.408%)  route 0.170ns (54.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.639    -0.563    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          0.170    -0.253    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/SR[0]
    SLICE_X110Y9         FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.910    -0.800    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X110Y9         FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[4]/C
                         clock pessimism              0.252    -0.547    
    SLICE_X110Y9         FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[2]/CLR
                            (removal check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.912%)  route 0.231ns (62.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.639    -0.563    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          0.231    -0.191    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/SR[0]
    SLICE_X111Y10        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.801    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X111Y10        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[2]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X111Y10        FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[1]/CLR
                            (removal check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.473%)  route 0.235ns (62.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.639    -0.563    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          0.235    -0.187    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/SR[0]
    SLICE_X110Y10        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.801    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X110Y10        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[1]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X110Y10        FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[8]/CLR
                            (removal check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.251%)  route 0.325ns (69.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.639    -0.563    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          0.325    -0.097    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/SR[0]
    SLICE_X112Y11        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.801    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X112Y11        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[8]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X112Y11        FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[9]/CLR
                            (removal check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.801%)  route 0.302ns (68.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.639    -0.563    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          0.302    -0.120    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/SR[0]
    SLICE_X110Y11        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.801    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X110Y11        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[9]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X110Y11        FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[0]/CLR
                            (removal check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.526%)  route 0.371ns (72.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.639    -0.563    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          0.371    -0.051    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/SR[0]
    SLICE_X111Y12        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.907    -0.803    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X111Y12        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[0]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X111Y12        FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[2]/CLR
                            (removal check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.526%)  route 0.371ns (72.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.639    -0.563    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          0.371    -0.051    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/SR[0]
    SLICE_X111Y12        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.907    -0.803    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X111Y12        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[2]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X111Y12        FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[4]/CLR
                            (removal check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.526%)  route 0.371ns (72.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.639    -0.563    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          0.371    -0.051    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/SR[0]
    SLICE_X111Y12        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.907    -0.803    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X111Y12        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[4]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X111Y12        FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[7]/CLR
                            (removal check against rising-edge clock P_base_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_base_design_1_clk_wiz_0_0_1 rise@0.000ns - P_base_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.526%)  route 0.371ns (72.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.639    -0.563    design_1_i/HDMI_TX_0/inst/reset_syn/Pixl_CLK
    SLICE_X111Y8         FDPE                                         r  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  design_1_i/HDMI_TX_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=67, routed)          0.371    -0.051    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/SR[0]
    SLICE_X111Y12        FDCE                                         f  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock P_base_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.739    design_1_i/clk_wiz_0/inst/P_base_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.710 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=234, routed)         0.907    -0.803    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/Pixl_CLK
    SLICE_X111Y12        FDCE                                         r  design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[7]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X111Y12        FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    design_1_i/HDMI_TX_0/inst/Inst0_Blue_EnCode/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.591    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  P_5x_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.336ns  (logic 2.335ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.898    -0.764    design_1_i/HDMI_TX_0/inst/serializer_Blue/Pixl_5xCLK
    OLOGIC_X1Y12         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.292 r  design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.291    design_1_i/HDMI_TX_0/inst/Pre_Blue
    V14                  OBUFDS (Prop_obufds_I_OB)    1.863     1.572 r  design_1_i/HDMI_TX_0/inst/TMDS0/OB
                         net (fo=0)                   0.000     1.572    HDMI_TX_N[0]
    V15                                                               r  HDMI_TX_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.335ns  (logic 2.334ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.898    -0.764    design_1_i/HDMI_TX_0/inst/serializer_Blue/Pixl_5xCLK
    OLOGIC_X1Y12         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.292 r  design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.291    design_1_i/HDMI_TX_0/inst/Pre_Blue
    V14                  OBUFDS (Prop_obufds_I_O)     1.862     1.571 r  design_1_i/HDMI_TX_0/inst/TMDS0/O
                         net (fo=0)                   0.000     1.571    HDMI_TX_P[0]
    V14                                                               r  HDMI_TX_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.883    -0.779    design_1_i/HDMI_TX_0/inst/serializer_Clk/Pixl_5xCLK
    OLOGIC_X1Y24         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.307 r  design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.306    design_1_i/HDMI_TX_0/inst/Pre_Clk
    W17                  OBUFDS (Prop_obufds_I_OB)    1.868     1.562 r  design_1_i/HDMI_TX_0/inst/TMDS3/OB
                         net (fo=0)                   0.000     1.562    HDMI_CLK_N
    W18                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.883    -0.779    design_1_i/HDMI_TX_0/inst/serializer_Clk/Pixl_5xCLK
    OLOGIC_X1Y24         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.307 r  design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.306    design_1_i/HDMI_TX_0/inst/Pre_Clk
    W17                  OBUFDS (Prop_obufds_I_O)     1.867     1.561 r  design_1_i/HDMI_TX_0/inst/TMDS3/O
                         net (fo=0)                   0.000     1.561    HDMI_CLK_P
    W17                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.887    -0.775    design_1_i/HDMI_TX_0/inst/serializer_Red/Pixl_5xCLK
    OLOGIC_X1Y20         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.303 r  design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.302    design_1_i/HDMI_TX_0/inst/Pre_Red
    U15                  OBUFDS (Prop_obufds_I_OB)    1.860     1.558 r  design_1_i/HDMI_TX_0/inst/TMDS2/OB
                         net (fo=0)                   0.000     1.558    HDMI_TX_N[2]
    U16                                                               r  HDMI_TX_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.887    -0.775    design_1_i/HDMI_TX_0/inst/serializer_Red/Pixl_5xCLK
    OLOGIC_X1Y20         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.303 r  design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.302    design_1_i/HDMI_TX_0/inst/Pre_Red
    U15                  OBUFDS (Prop_obufds_I_O)     1.859     1.557 r  design_1_i/HDMI_TX_0/inst/TMDS2/O
                         net (fo=0)                   0.000     1.557    HDMI_TX_P[2]
    U15                                                               r  HDMI_TX_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.317ns  (logic 2.316ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.891    -0.771    design_1_i/HDMI_TX_0/inst/serializer_Green/Pixl_5xCLK
    OLOGIC_X1Y18         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.299 r  design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.298    design_1_i/HDMI_TX_0/inst/Pre_Green
    U17                  OBUFDS (Prop_obufds_I_OB)    1.844     1.546 r  design_1_i/HDMI_TX_0/inst/TMDS1/OB
                         net (fo=0)                   0.000     1.546    HDMI_TX_N[1]
    V17                                                               r  HDMI_TX_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.316ns  (logic 2.315ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.421    -4.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.763    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.662 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.891    -0.771    design_1_i/HDMI_TX_0/inst/serializer_Green/Pixl_5xCLK
    OLOGIC_X1Y18         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.299 r  design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.298    design_1_i/HDMI_TX_0/inst/Pre_Green
    U17                  OBUFDS (Prop_obufds_I_O)     1.843     1.545 r  design_1_i/HDMI_TX_0/inst/TMDS1/O
                         net (fo=0)                   0.000     1.545    HDMI_TX_P[1]
    U17                                                               r  HDMI_TX_P[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.969ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.627    -0.575    design_1_i/HDMI_TX_0/inst/serializer_Green/Pixl_5xCLK
    OLOGIC_X1Y18         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.398 r  design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.397    design_1_i/HDMI_TX_0/inst/Pre_Green
    U17                  OBUFDS (Prop_obufds_I_O)     0.792     0.395 r  design_1_i/HDMI_TX_0/inst/TMDS1/O
                         net (fo=0)                   0.000     0.395    HDMI_TX_P[1]
    U17                                                               r  HDMI_TX_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.971ns  (logic 0.970ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.627    -0.575    design_1_i/HDMI_TX_0/inst/serializer_Green/Pixl_5xCLK
    OLOGIC_X1Y18         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.398 r  design_1_i/HDMI_TX_0/inst/serializer_Green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.397    design_1_i/HDMI_TX_0/inst/Pre_Green
    U17                  OBUFDS (Prop_obufds_I_OB)    0.793     0.396 r  design_1_i/HDMI_TX_0/inst/TMDS1/OB
                         net (fo=0)                   0.000     0.396    HDMI_TX_N[1]
    V17                                                               r  HDMI_TX_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.625    -0.577    design_1_i/HDMI_TX_0/inst/serializer_Red/Pixl_5xCLK
    OLOGIC_X1Y20         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.400 r  design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.399    design_1_i/HDMI_TX_0/inst/Pre_Red
    U15                  OBUFDS (Prop_obufds_I_O)     0.808     0.409 r  design_1_i/HDMI_TX_0/inst/TMDS2/O
                         net (fo=0)                   0.000     0.409    HDMI_TX_P[2]
    U15                                                               r  HDMI_TX_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.986ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.625    -0.577    design_1_i/HDMI_TX_0/inst/serializer_Red/Pixl_5xCLK
    OLOGIC_X1Y20         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.400 r  design_1_i/HDMI_TX_0/inst/serializer_Red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.399    design_1_i/HDMI_TX_0/inst/Pre_Red
    U15                  OBUFDS (Prop_obufds_I_OB)    0.809     0.410 r  design_1_i/HDMI_TX_0/inst/TMDS2/OB
                         net (fo=0)                   0.000     0.410    HDMI_TX_N[2]
    U16                                                               r  HDMI_TX_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.624    -0.578    design_1_i/HDMI_TX_0/inst/serializer_Clk/Pixl_5xCLK
    OLOGIC_X1Y24         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.401 r  design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.400    design_1_i/HDMI_TX_0/inst/Pre_Clk
    W17                  OBUFDS (Prop_obufds_I_O)     0.816     0.415 r  design_1_i/HDMI_TX_0/inst/TMDS3/O
                         net (fo=0)                   0.000     0.415    HDMI_CLK_P
    W17                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.624    -0.578    design_1_i/HDMI_TX_0/inst/serializer_Clk/Pixl_5xCLK
    OLOGIC_X1Y24         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.401 r  design_1_i/HDMI_TX_0/inst/serializer_Clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.400    design_1_i/HDMI_TX_0/inst/Pre_Clk
    W17                  OBUFDS (Prop_obufds_I_OB)    0.817     0.416 r  design_1_i/HDMI_TX_0/inst/TMDS3/OB
                         net (fo=0)                   0.000     0.416    HDMI_CLK_N
    W18                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.987ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.631    -0.571    design_1_i/HDMI_TX_0/inst/serializer_Blue/Pixl_5xCLK
    OLOGIC_X1Y12         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.394 r  design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.393    design_1_i/HDMI_TX_0/inst/Pre_Blue
    V14                  OBUFDS (Prop_obufds_I_O)     0.810     0.417 r  design_1_i/HDMI_TX_0/inst/TMDS0/O
                         net (fo=0)                   0.000     0.417    HDMI_TX_P[0]
    V14                                                               r  HDMI_TX_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by P_5x_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            HDMI_TX_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.988ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_5x_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.449    -1.757 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.228    design_1_i/clk_wiz_0/inst/P_5x_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.202 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.631    -0.571    design_1_i/HDMI_TX_0/inst/serializer_Blue/Pixl_5xCLK
    OLOGIC_X1Y12         OSERDESE2                                    r  design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.394 r  design_1_i/HDMI_TX_0/inst/serializer_Blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.393    design_1_i/HDMI_TX_0/inst/Pre_Blue
    V14                  OBUFDS (Prop_obufds_I_OB)    0.811     0.418 r  design_1_i/HDMI_TX_0/inst/TMDS0/OB
                         net (fo=0)                   0.000     0.418    HDMI_TX_N[0]
    V15                                                               r  HDMI_TX_N[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.467ns  (logic 0.029ns (1.977%)  route 1.438ns (98.023%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    Y18                                               0.000     5.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     5.439 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.919    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.234     2.685 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576     3.261    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.290 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.862     4.152    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.426ns  (logic 0.091ns (2.657%)  route 3.334ns (97.343%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.413     1.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.575    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.514    -4.939 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.213    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.122 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.609    -1.513    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





