<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VSUBSH - Subtract Scalar FP16 Value </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VSUBSH - Subtract Scalar FP16 Value </div>
<div id="body">
<h1>VSUBSH—Subtract Scalar FP16 Value</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.LLIG.F3.MAP5.W0 5C /r VSUBSH xmm1{k1}{z}, xmm2, xmm3/m16 {er}</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Subtract the low FP16 value in xmm3/m16 from xmm2 and store the result in xmm1 subject to writemask k1. Bits 127:16 from xmm2 are copied to xmm1[127:16].</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Scalar</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction subtracts the low FP16 value from the second source operand from the corresponding value in the first source operand, storing the FP16 result in the destination operand. Bits 127:16 of the destination operand are copied from the corresponding bits of the first source operand. Bits MAXVL-1:128 of the destination operand are zeroed. The low FP16 element of the destination is updated according to the writemask.</p>
<p><strong>Operation</strong></p>
<p><strong>VSUBSH (EVEX encoded versions)</strong></p>
<p>IF EVEX.b = 1 and SRC2 is a register:</p>
<p>SET_RM(EVEX.RC)</p>
<p>ELSE</p>
<p>SET_RM(MXCSR.RC)</p>
<p>IF k1[0] OR *no writemask*:</p>
<p>DEST.fp16[0] := SRC1.fp16[0] - SRC2.fp16[0]</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.fp16[0] := 0</p>
<p>// else dest.fp16[0] remains unchanged</p>
<p>DEST[127:16] := SRC1[127:16]</p>
<p>DEST[MAXVL-1:128] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VSUBSH __m128h _mm_mask_sub_round_sh (__m128h src, __mmask8 k, __m128h a, __m128h b, int rounding);</p>
<p>VSUBSH __m128h _mm_maskz_sub_round_sh (__mmask8 k, __m128h a, __m128h b, int rounding);</p>
<p>VSUBSH __m128h _mm_sub_round_sh (__m128h a, __m128h b, int rounding);</p>
<p>VSUBSH __m128h _mm_mask_sub_sh (__m128h src, __mmask8 k, __m128h a, __m128h b);</p>
<p>VSUBSH __m128h _mm_maskz_sub_sh (__mmask8 k, __m128h a, __m128h b);</p>
<p>VSUBSH __m128h _mm_sub_sh (__m128h a, __m128h b);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid, Underflow, Overflow, Precision, Denormal.</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instructions, see Table 2-47, “Type E3 Class Exception Conditions.”</p></div></body></html>