Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon May  5 18:16:25 2025
| Host         : AMELIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   24          
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (480)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (480)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Inst_FSM/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_FSM/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_FSM/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_0/sreg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_0/sreg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_0/sreg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_1/sreg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_1/sreg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_1/sreg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_2/sreg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_2/sreg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_2/sreg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.201        0.000                      0                  239        0.106        0.000                      0                  239        4.020        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.201        0.000                      0                  239        0.106        0.000                      0                  239        4.020        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_producto_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 1.394ns (23.271%)  route 4.596ns (76.729%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  Inst_FSM/contador_producto_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  Inst_FSM/contador_producto_reg[0]/Q
                         net (fo=3, routed)           1.419     7.174    Inst_FSM/contador_producto_reg_n_0_[0]
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.148     7.322 f  Inst_FSM/contador_producto[27]_i_8/O
                         net (fo=1, routed)           0.312     7.634    Inst_FSM/contador_producto[27]_i_8_n_0
    SLICE_X46Y98         LUT5 (Prop_lut5_I4_O)        0.328     7.962 f  Inst_FSM/contador_producto[27]_i_7/O
                         net (fo=1, routed)           0.417     8.379    Inst_FSM/contador_producto[27]_i_7_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.503 f  Inst_FSM/contador_producto[27]_i_4/O
                         net (fo=1, routed)           0.448     8.952    Inst_FSM/contador_producto[27]_i_4_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  Inst_FSM/contador_producto[27]_i_2/O
                         net (fo=2, routed)           0.995    10.070    Inst_FSM/contador_producto[27]_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.222 r  Inst_FSM/contador_producto[27]_i_1/O
                         net (fo=28, routed)          1.005    11.227    Inst_FSM/contador_producto[27]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.498    14.920    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[21]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.637    14.428    Inst_FSM/contador_producto_reg[21]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_producto_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 1.394ns (23.271%)  route 4.596ns (76.729%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  Inst_FSM/contador_producto_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  Inst_FSM/contador_producto_reg[0]/Q
                         net (fo=3, routed)           1.419     7.174    Inst_FSM/contador_producto_reg_n_0_[0]
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.148     7.322 f  Inst_FSM/contador_producto[27]_i_8/O
                         net (fo=1, routed)           0.312     7.634    Inst_FSM/contador_producto[27]_i_8_n_0
    SLICE_X46Y98         LUT5 (Prop_lut5_I4_O)        0.328     7.962 f  Inst_FSM/contador_producto[27]_i_7/O
                         net (fo=1, routed)           0.417     8.379    Inst_FSM/contador_producto[27]_i_7_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.503 f  Inst_FSM/contador_producto[27]_i_4/O
                         net (fo=1, routed)           0.448     8.952    Inst_FSM/contador_producto[27]_i_4_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  Inst_FSM/contador_producto[27]_i_2/O
                         net (fo=2, routed)           0.995    10.070    Inst_FSM/contador_producto[27]_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.222 r  Inst_FSM/contador_producto[27]_i_1/O
                         net (fo=28, routed)          1.005    11.227    Inst_FSM/contador_producto[27]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.498    14.920    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[22]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.637    14.428    Inst_FSM/contador_producto_reg[22]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_producto_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 1.394ns (23.271%)  route 4.596ns (76.729%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  Inst_FSM/contador_producto_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  Inst_FSM/contador_producto_reg[0]/Q
                         net (fo=3, routed)           1.419     7.174    Inst_FSM/contador_producto_reg_n_0_[0]
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.148     7.322 f  Inst_FSM/contador_producto[27]_i_8/O
                         net (fo=1, routed)           0.312     7.634    Inst_FSM/contador_producto[27]_i_8_n_0
    SLICE_X46Y98         LUT5 (Prop_lut5_I4_O)        0.328     7.962 f  Inst_FSM/contador_producto[27]_i_7/O
                         net (fo=1, routed)           0.417     8.379    Inst_FSM/contador_producto[27]_i_7_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.503 f  Inst_FSM/contador_producto[27]_i_4/O
                         net (fo=1, routed)           0.448     8.952    Inst_FSM/contador_producto[27]_i_4_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  Inst_FSM/contador_producto[27]_i_2/O
                         net (fo=2, routed)           0.995    10.070    Inst_FSM/contador_producto[27]_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.222 r  Inst_FSM/contador_producto[27]_i_1/O
                         net (fo=28, routed)          1.005    11.227    Inst_FSM/contador_producto[27]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.498    14.920    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[23]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.637    14.428    Inst_FSM/contador_producto_reg[23]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_producto_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 1.394ns (23.271%)  route 4.596ns (76.729%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  Inst_FSM/contador_producto_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  Inst_FSM/contador_producto_reg[0]/Q
                         net (fo=3, routed)           1.419     7.174    Inst_FSM/contador_producto_reg_n_0_[0]
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.148     7.322 f  Inst_FSM/contador_producto[27]_i_8/O
                         net (fo=1, routed)           0.312     7.634    Inst_FSM/contador_producto[27]_i_8_n_0
    SLICE_X46Y98         LUT5 (Prop_lut5_I4_O)        0.328     7.962 f  Inst_FSM/contador_producto[27]_i_7/O
                         net (fo=1, routed)           0.417     8.379    Inst_FSM/contador_producto[27]_i_7_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.503 f  Inst_FSM/contador_producto[27]_i_4/O
                         net (fo=1, routed)           0.448     8.952    Inst_FSM/contador_producto[27]_i_4_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  Inst_FSM/contador_producto[27]_i_2/O
                         net (fo=2, routed)           0.995    10.070    Inst_FSM/contador_producto[27]_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.222 r  Inst_FSM/contador_producto[27]_i_1/O
                         net (fo=28, routed)          1.005    11.227    Inst_FSM/contador_producto[27]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.498    14.920    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[24]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.637    14.428    Inst_FSM/contador_producto_reg[24]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_producto_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 1.394ns (23.459%)  route 4.548ns (76.541%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  Inst_FSM/contador_producto_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  Inst_FSM/contador_producto_reg[0]/Q
                         net (fo=3, routed)           1.419     7.174    Inst_FSM/contador_producto_reg_n_0_[0]
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.148     7.322 f  Inst_FSM/contador_producto[27]_i_8/O
                         net (fo=1, routed)           0.312     7.634    Inst_FSM/contador_producto[27]_i_8_n_0
    SLICE_X46Y98         LUT5 (Prop_lut5_I4_O)        0.328     7.962 f  Inst_FSM/contador_producto[27]_i_7/O
                         net (fo=1, routed)           0.417     8.379    Inst_FSM/contador_producto[27]_i_7_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.503 f  Inst_FSM/contador_producto[27]_i_4/O
                         net (fo=1, routed)           0.448     8.952    Inst_FSM/contador_producto[27]_i_4_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  Inst_FSM/contador_producto[27]_i_2/O
                         net (fo=2, routed)           0.995    10.070    Inst_FSM/contador_producto[27]_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.222 r  Inst_FSM/contador_producto[27]_i_1/O
                         net (fo=28, routed)          0.957    11.179    Inst_FSM/contador_producto[27]_i_1_n_0
    SLICE_X47Y101        FDRE                                         r  Inst_FSM/contador_producto_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.498    14.920    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y101        FDRE                                         r  Inst_FSM/contador_producto_reg[25]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y101        FDRE (Setup_fdre_C_R)       -0.637    14.428    Inst_FSM/contador_producto_reg[25]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_producto_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 1.394ns (23.459%)  route 4.548ns (76.541%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  Inst_FSM/contador_producto_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  Inst_FSM/contador_producto_reg[0]/Q
                         net (fo=3, routed)           1.419     7.174    Inst_FSM/contador_producto_reg_n_0_[0]
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.148     7.322 f  Inst_FSM/contador_producto[27]_i_8/O
                         net (fo=1, routed)           0.312     7.634    Inst_FSM/contador_producto[27]_i_8_n_0
    SLICE_X46Y98         LUT5 (Prop_lut5_I4_O)        0.328     7.962 f  Inst_FSM/contador_producto[27]_i_7/O
                         net (fo=1, routed)           0.417     8.379    Inst_FSM/contador_producto[27]_i_7_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.503 f  Inst_FSM/contador_producto[27]_i_4/O
                         net (fo=1, routed)           0.448     8.952    Inst_FSM/contador_producto[27]_i_4_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  Inst_FSM/contador_producto[27]_i_2/O
                         net (fo=2, routed)           0.995    10.070    Inst_FSM/contador_producto[27]_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.222 r  Inst_FSM/contador_producto[27]_i_1/O
                         net (fo=28, routed)          0.957    11.179    Inst_FSM/contador_producto[27]_i_1_n_0
    SLICE_X47Y101        FDRE                                         r  Inst_FSM/contador_producto_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.498    14.920    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y101        FDRE                                         r  Inst_FSM/contador_producto_reg[26]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y101        FDRE (Setup_fdre_C_R)       -0.637    14.428    Inst_FSM/contador_producto_reg[26]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_producto_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 1.394ns (23.459%)  route 4.548ns (76.541%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  Inst_FSM/contador_producto_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  Inst_FSM/contador_producto_reg[0]/Q
                         net (fo=3, routed)           1.419     7.174    Inst_FSM/contador_producto_reg_n_0_[0]
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.148     7.322 f  Inst_FSM/contador_producto[27]_i_8/O
                         net (fo=1, routed)           0.312     7.634    Inst_FSM/contador_producto[27]_i_8_n_0
    SLICE_X46Y98         LUT5 (Prop_lut5_I4_O)        0.328     7.962 f  Inst_FSM/contador_producto[27]_i_7/O
                         net (fo=1, routed)           0.417     8.379    Inst_FSM/contador_producto[27]_i_7_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.503 f  Inst_FSM/contador_producto[27]_i_4/O
                         net (fo=1, routed)           0.448     8.952    Inst_FSM/contador_producto[27]_i_4_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  Inst_FSM/contador_producto[27]_i_2/O
                         net (fo=2, routed)           0.995    10.070    Inst_FSM/contador_producto[27]_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.222 r  Inst_FSM/contador_producto[27]_i_1/O
                         net (fo=28, routed)          0.957    11.179    Inst_FSM/contador_producto[27]_i_1_n_0
    SLICE_X47Y101        FDRE                                         r  Inst_FSM/contador_producto_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.498    14.920    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y101        FDRE                                         r  Inst_FSM/contador_producto_reg[27]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y101        FDRE (Setup_fdre_C_R)       -0.637    14.428    Inst_FSM/contador_producto_reg[27]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_producto_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.394ns (23.785%)  route 4.467ns (76.215%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  Inst_FSM/contador_producto_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  Inst_FSM/contador_producto_reg[0]/Q
                         net (fo=3, routed)           1.419     7.174    Inst_FSM/contador_producto_reg_n_0_[0]
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.148     7.322 f  Inst_FSM/contador_producto[27]_i_8/O
                         net (fo=1, routed)           0.312     7.634    Inst_FSM/contador_producto[27]_i_8_n_0
    SLICE_X46Y98         LUT5 (Prop_lut5_I4_O)        0.328     7.962 f  Inst_FSM/contador_producto[27]_i_7/O
                         net (fo=1, routed)           0.417     8.379    Inst_FSM/contador_producto[27]_i_7_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.503 f  Inst_FSM/contador_producto[27]_i_4/O
                         net (fo=1, routed)           0.448     8.952    Inst_FSM/contador_producto[27]_i_4_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  Inst_FSM/contador_producto[27]_i_2/O
                         net (fo=2, routed)           0.995    10.070    Inst_FSM/contador_producto[27]_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.222 r  Inst_FSM/contador_producto[27]_i_1/O
                         net (fo=28, routed)          0.875    11.098    Inst_FSM/contador_producto[27]_i_1_n_0
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.514    14.937    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[17]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y99         FDRE (Setup_fdre_C_R)       -0.637    14.540    Inst_FSM/contador_producto_reg[17]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_producto_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.394ns (23.785%)  route 4.467ns (76.215%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  Inst_FSM/contador_producto_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  Inst_FSM/contador_producto_reg[0]/Q
                         net (fo=3, routed)           1.419     7.174    Inst_FSM/contador_producto_reg_n_0_[0]
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.148     7.322 f  Inst_FSM/contador_producto[27]_i_8/O
                         net (fo=1, routed)           0.312     7.634    Inst_FSM/contador_producto[27]_i_8_n_0
    SLICE_X46Y98         LUT5 (Prop_lut5_I4_O)        0.328     7.962 f  Inst_FSM/contador_producto[27]_i_7/O
                         net (fo=1, routed)           0.417     8.379    Inst_FSM/contador_producto[27]_i_7_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.503 f  Inst_FSM/contador_producto[27]_i_4/O
                         net (fo=1, routed)           0.448     8.952    Inst_FSM/contador_producto[27]_i_4_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  Inst_FSM/contador_producto[27]_i_2/O
                         net (fo=2, routed)           0.995    10.070    Inst_FSM/contador_producto[27]_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.222 r  Inst_FSM/contador_producto[27]_i_1/O
                         net (fo=28, routed)          0.875    11.098    Inst_FSM/contador_producto[27]_i_1_n_0
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.514    14.937    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[18]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y99         FDRE (Setup_fdre_C_R)       -0.637    14.540    Inst_FSM/contador_producto_reg[18]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_producto_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.394ns (23.785%)  route 4.467ns (76.215%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  Inst_FSM/contador_producto_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  Inst_FSM/contador_producto_reg[0]/Q
                         net (fo=3, routed)           1.419     7.174    Inst_FSM/contador_producto_reg_n_0_[0]
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.148     7.322 f  Inst_FSM/contador_producto[27]_i_8/O
                         net (fo=1, routed)           0.312     7.634    Inst_FSM/contador_producto[27]_i_8_n_0
    SLICE_X46Y98         LUT5 (Prop_lut5_I4_O)        0.328     7.962 f  Inst_FSM/contador_producto[27]_i_7/O
                         net (fo=1, routed)           0.417     8.379    Inst_FSM/contador_producto[27]_i_7_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.503 f  Inst_FSM/contador_producto[27]_i_4/O
                         net (fo=1, routed)           0.448     8.952    Inst_FSM/contador_producto[27]_i_4_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  Inst_FSM/contador_producto[27]_i_2/O
                         net (fo=2, routed)           0.995    10.070    Inst_FSM/contador_producto[27]_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.222 r  Inst_FSM/contador_producto[27]_i_1/O
                         net (fo=28, routed)          0.875    11.098    Inst_FSM/contador_producto[27]_i_1_n_0
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.514    14.937    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[19]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y99         FDRE (Setup_fdre_C_R)       -0.637    14.540    Inst_FSM/contador_producto_reg[19]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                  3.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_producto_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.486    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_FSM/contador_producto_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_FSM/contador_producto_reg_n_0_[20]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_FSM/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_FSM/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  Inst_FSM/plusOp_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.000     1.962    Inst_FSM/plusOp_inferred__0/i__carry__4_n_7
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_FSM/contador_producto_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_producto_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.486    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_FSM/contador_producto_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_FSM/contador_producto_reg_n_0_[20]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_FSM/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_FSM/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  Inst_FSM/plusOp_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           0.000     1.973    Inst_FSM/plusOp_inferred__0/i__carry__4_n_5
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_FSM/contador_producto_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_error_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.569     1.488    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  Inst_FSM/contador_error_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Inst_FSM/contador_error_reg[23]/Q
                         net (fo=2, routed)           0.134     1.763    Inst_FSM/contador_error_reg_n_0_[23]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.923 r  Inst_FSM/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.924    Inst_FSM/plusOp_carry__4_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.978 r  Inst_FSM/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.978    Inst_FSM/data0[25]
    SLICE_X44Y100        FDRE                                         r  Inst_FSM/contador_error_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.998    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X44Y100        FDRE                                         r  Inst_FSM/contador_error_reg[25]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    Inst_FSM/contador_error_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_error_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.569     1.488    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  Inst_FSM/contador_error_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Inst_FSM/contador_error_reg[23]/Q
                         net (fo=2, routed)           0.134     1.763    Inst_FSM/contador_error_reg_n_0_[23]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.923 r  Inst_FSM/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.924    Inst_FSM/plusOp_carry__4_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.989 r  Inst_FSM/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.989    Inst_FSM/data0[27]
    SLICE_X44Y100        FDRE                                         r  Inst_FSM/contador_error_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.998    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X44Y100        FDRE                                         r  Inst_FSM/contador_error_reg[27]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    Inst_FSM/contador_error_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_producto_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.486    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_FSM/contador_producto_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_FSM/contador_producto_reg_n_0_[20]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_FSM/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_FSM/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  Inst_FSM/plusOp_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     1.998    Inst_FSM/plusOp_inferred__0/i__carry__4_n_6
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_FSM/contador_producto_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_producto_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.486    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_FSM/contador_producto_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_FSM/contador_producto_reg_n_0_[20]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_FSM/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_FSM/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  Inst_FSM/plusOp_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.000     1.998    Inst_FSM/plusOp_inferred__0/i__carry__4_n_4
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  Inst_FSM/contador_producto_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_FSM/contador_producto_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_producto_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.486    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_FSM/contador_producto_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_FSM/contador_producto_reg_n_0_[20]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_FSM/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_FSM/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  Inst_FSM/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.947    Inst_FSM/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  Inst_FSM/plusOp_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     2.001    Inst_FSM/plusOp_inferred__0/i__carry__5_n_7
    SLICE_X47Y101        FDRE                                         r  Inst_FSM/contador_producto_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y101        FDRE                                         r  Inst_FSM/contador_producto_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_FSM/contador_producto_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_comprar_producto/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.272%)  route 0.164ns (53.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.482    Inst_comprar_producto/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/Q
                         net (fo=1, routed)           0.164     1.787    Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg_n_0_[0]
    SLICE_X56Y91         SRL16E                                       r  Inst_comprar_producto/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.999    Inst_comprar_producto/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X56Y91         SRL16E                                       r  Inst_comprar_producto/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.519    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.634    Inst_comprar_producto/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_producto_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_producto_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.486    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  Inst_FSM/contador_producto_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_FSM/contador_producto_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_FSM/contador_producto_reg_n_0_[20]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_FSM/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_FSM/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  Inst_FSM/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.947    Inst_FSM/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  Inst_FSM/plusOp_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     2.012    Inst_FSM/plusOp_inferred__0/i__carry__5_n_5
    SLICE_X47Y101        FDRE                                         r  Inst_FSM/contador_producto_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X47Y101        FDRE                                         r  Inst_FSM/contador_producto_reg[27]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_FSM/contador_producto_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_error_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.569     1.488    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  Inst_FSM/contador_error_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Inst_FSM/contador_error_reg[23]/Q
                         net (fo=2, routed)           0.134     1.763    Inst_FSM/contador_error_reg_n_0_[23]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.923 r  Inst_FSM/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.924    Inst_FSM/plusOp_carry__4_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.014 r  Inst_FSM/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.014    Inst_FSM/data0[26]
    SLICE_X44Y100        FDRE                                         r  Inst_FSM/contador_error_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.998    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X44Y100        FDRE                                         r  Inst_FSM/contador_error_reg[26]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    Inst_FSM/contador_error_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y93    Inst_FSM/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y93    Inst_FSM/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y93    Inst_FSM/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X45Y97    Inst_FSM/contador_error_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y96    Inst_FSM/contador_error_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y96    Inst_FSM/contador_error_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y96    Inst_FSM/contador_error_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y97    Inst_FSM/contador_error_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y97    Inst_FSM/contador_error_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y91    Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y91    Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y74    Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y91    Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y91    Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.578ns  (logic 21.540ns (37.411%)  route 36.037ns (62.589%))
  Logic Levels:           58  (CARRY4=31 LDCE=1 LUT1=1 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.342     2.901    Inst_FSM/Q[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.150     3.051 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.524     3.574    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.356 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.356    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.470    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.584    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.698    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.937 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.585     6.523    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.302     6.825 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.441     9.266    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.084    10.473    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.597    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    10.977    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.094 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    11.094    Inst_display/SEGMENTOS_OBUF[6]_inst_i_495_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.211 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_507/CO[3]
                         net (fo=1, routed)           0.000    11.211    Inst_display/SEGMENTOS_OBUF[6]_inst_i_507_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.328 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_528/CO[3]
                         net (fo=1, routed)           0.000    11.328    Inst_display/SEGMENTOS_OBUF[6]_inst_i_528_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.582 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_335/CO[0]
                         net (fo=40, routed)          1.809    13.391    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_534[0]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.367    13.758 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_330/O
                         net (fo=2, routed)           1.167    14.925    Inst_FSM/i_importe_reg[26]_0[0]
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.049 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_334/O
                         net (fo=1, routed)           0.000    15.049    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_3[0]
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.296 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_221/O[0]
                         net (fo=3, routed)           0.901    16.198    Inst_display/SEGMENTOS_OBUF[7]_inst_i_221_n_7
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.325    16.523 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_314/O
                         net (fo=2, routed)           1.005    17.528    Inst_display/SEGMENTOS_OBUF[7]_inst_i_314_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.354    17.882 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_212/O
                         net (fo=2, routed)           0.811    18.692    Inst_display/SEGMENTOS_OBUF[7]_inst_i_212_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.332    19.024 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_216/O
                         net (fo=1, routed)           0.000    19.024    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.425 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.425    Inst_display/SEGMENTOS_OBUF[7]_inst_i_105_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.759 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_66/O[1]
                         net (fo=7, routed)           0.860    20.619    Inst_display/SEGMENTOS_OBUF[7]_inst_i_66_n_6
    SLICE_X44Y87         LUT2 (Prop_lut2_I0_O)        0.303    20.922 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_526/O
                         net (fo=1, routed)           0.000    20.922    Inst_display/SEGMENTOS_OBUF[6]_inst_i_526_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.472 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_322/CO[3]
                         net (fo=1, routed)           0.000    21.472    Inst_display/SEGMENTOS_OBUF[6]_inst_i_322_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.785 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_131/O[3]
                         net (fo=3, routed)           1.137    22.923    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_125[3]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.328    23.251 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_126/O
                         net (fo=1, routed)           0.636    23.886    Inst_display/SEGMENTOS_OBUF[6]_inst_i_22[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583    24.469 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.645    25.114    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X46Y89         LUT5 (Prop_lut5_I0_O)        0.399    25.513 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.373    27.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.328    28.213 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.637    28.850    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.445 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.445    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    29.562    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.885 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[1]
                         net (fo=2, routed)           0.853    30.739    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_6
    SLICE_X41Y86         LUT5 (Prop_lut5_I4_O)        0.306    31.045 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_759/O
                         net (fo=1, routed)           0.000    31.045    Inst_display/SEGMENTOS_OBUF[6]_inst_i_759_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.595 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.595    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.709 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.709    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.043 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.631    32.673    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X39Y89         LUT4 (Prop_lut4_I1_O)        0.329    33.002 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.553    34.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I0_O)        0.348    34.903 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.637    35.540    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    36.140 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    36.140    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.257 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.257    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.496 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[2]
                         net (fo=4, routed)           1.096    37.592    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_5
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.327    37.919 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_187/O
                         net (fo=1, routed)           0.469    38.388    Inst_display/SEGMENTOS_OBUF[6]_inst_i_187_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.981 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.981    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.203 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.957    40.160    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    40.459 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.829    41.288    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.152    41.440 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.513    41.954    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.348    42.302 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    42.302    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.703 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.703    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.037 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.750    43.787    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.303    44.090 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    44.090    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.670 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.758    45.428    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.302    45.730 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    45.730    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    45.977 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.164    47.141    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X36Y83         LUT6 (Prop_lut6_I2_O)        0.299    47.440 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.120    48.559    Inst_display/SEGMENTOS_OBUF[7]_inst_i_7_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150    48.709 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.236    49.946    Inst_display/muetra[1]
    SLICE_X36Y81         LUT5 (Prop_lut5_I2_O)        0.353    50.299 r  Inst_display/SEGMENTOS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.516    53.814    SEGMENTOS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763    57.578 r  SEGMENTOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    57.578    SEGMENTOS[5]
    R10                                                               r  SEGMENTOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.192ns  (logic 21.561ns (37.700%)  route 35.631ns (62.300%))
  Logic Levels:           58  (CARRY4=31 LDCE=1 LUT1=1 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.342     2.901    Inst_FSM/Q[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.150     3.051 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.524     3.574    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.356 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.356    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.470    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.584    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.698    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.937 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.585     6.523    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.302     6.825 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.441     9.266    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.084    10.473    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.597    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    10.977    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.094 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    11.094    Inst_display/SEGMENTOS_OBUF[6]_inst_i_495_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.211 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_507/CO[3]
                         net (fo=1, routed)           0.000    11.211    Inst_display/SEGMENTOS_OBUF[6]_inst_i_507_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.328 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_528/CO[3]
                         net (fo=1, routed)           0.000    11.328    Inst_display/SEGMENTOS_OBUF[6]_inst_i_528_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.582 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_335/CO[0]
                         net (fo=40, routed)          1.809    13.391    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_534[0]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.367    13.758 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_330/O
                         net (fo=2, routed)           1.167    14.925    Inst_FSM/i_importe_reg[26]_0[0]
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.049 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_334/O
                         net (fo=1, routed)           0.000    15.049    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_3[0]
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.296 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_221/O[0]
                         net (fo=3, routed)           0.901    16.198    Inst_display/SEGMENTOS_OBUF[7]_inst_i_221_n_7
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.325    16.523 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_314/O
                         net (fo=2, routed)           1.005    17.528    Inst_display/SEGMENTOS_OBUF[7]_inst_i_314_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.354    17.882 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_212/O
                         net (fo=2, routed)           0.811    18.692    Inst_display/SEGMENTOS_OBUF[7]_inst_i_212_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.332    19.024 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_216/O
                         net (fo=1, routed)           0.000    19.024    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.425 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.425    Inst_display/SEGMENTOS_OBUF[7]_inst_i_105_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.759 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_66/O[1]
                         net (fo=7, routed)           0.860    20.619    Inst_display/SEGMENTOS_OBUF[7]_inst_i_66_n_6
    SLICE_X44Y87         LUT2 (Prop_lut2_I0_O)        0.303    20.922 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_526/O
                         net (fo=1, routed)           0.000    20.922    Inst_display/SEGMENTOS_OBUF[6]_inst_i_526_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.472 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_322/CO[3]
                         net (fo=1, routed)           0.000    21.472    Inst_display/SEGMENTOS_OBUF[6]_inst_i_322_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.785 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_131/O[3]
                         net (fo=3, routed)           1.137    22.923    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_125[3]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.328    23.251 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_126/O
                         net (fo=1, routed)           0.636    23.886    Inst_display/SEGMENTOS_OBUF[6]_inst_i_22[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583    24.469 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.645    25.114    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X46Y89         LUT5 (Prop_lut5_I0_O)        0.399    25.513 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.373    27.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.328    28.213 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.637    28.850    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.445 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.445    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    29.562    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.885 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[1]
                         net (fo=2, routed)           0.853    30.739    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_6
    SLICE_X41Y86         LUT5 (Prop_lut5_I4_O)        0.306    31.045 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_759/O
                         net (fo=1, routed)           0.000    31.045    Inst_display/SEGMENTOS_OBUF[6]_inst_i_759_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.595 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.595    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.709 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.709    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.043 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.631    32.673    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X39Y89         LUT4 (Prop_lut4_I1_O)        0.329    33.002 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.553    34.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I0_O)        0.348    34.903 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.637    35.540    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    36.140 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    36.140    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.257 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.257    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.496 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[2]
                         net (fo=4, routed)           1.096    37.592    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_5
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.327    37.919 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_187/O
                         net (fo=1, routed)           0.469    38.388    Inst_display/SEGMENTOS_OBUF[6]_inst_i_187_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.981 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.981    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.203 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.957    40.160    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    40.459 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.829    41.288    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.152    41.440 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.513    41.954    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.348    42.302 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    42.302    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.703 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.703    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.037 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.750    43.787    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.303    44.090 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    44.090    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.670 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.758    45.428    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.302    45.730 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    45.730    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    45.977 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.164    47.141    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X36Y83         LUT6 (Prop_lut6_I2_O)        0.299    47.440 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.120    48.559    Inst_display/SEGMENTOS_OBUF[7]_inst_i_7_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150    48.709 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.855    49.564    Inst_display/muetra[1]
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.357    49.921 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.491    53.412    SEGMENTOS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780    57.192 r  SEGMENTOS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    57.192    SEGMENTOS[6]
    T10                                                               r  SEGMENTOS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.105ns  (logic 21.543ns (37.725%)  route 35.562ns (62.275%))
  Logic Levels:           58  (CARRY4=31 LDCE=1 LUT1=1 LUT2=3 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.342     2.901    Inst_FSM/Q[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.150     3.051 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.524     3.574    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.356 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.356    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.470    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.584    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.698    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.937 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.585     6.523    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.302     6.825 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.441     9.266    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.084    10.473    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.597    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    10.977    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.094 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    11.094    Inst_display/SEGMENTOS_OBUF[6]_inst_i_495_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.211 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_507/CO[3]
                         net (fo=1, routed)           0.000    11.211    Inst_display/SEGMENTOS_OBUF[6]_inst_i_507_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.328 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_528/CO[3]
                         net (fo=1, routed)           0.000    11.328    Inst_display/SEGMENTOS_OBUF[6]_inst_i_528_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.582 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_335/CO[0]
                         net (fo=40, routed)          1.809    13.391    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_534[0]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.367    13.758 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_330/O
                         net (fo=2, routed)           1.167    14.925    Inst_FSM/i_importe_reg[26]_0[0]
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.049 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_334/O
                         net (fo=1, routed)           0.000    15.049    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_3[0]
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.296 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_221/O[0]
                         net (fo=3, routed)           0.901    16.198    Inst_display/SEGMENTOS_OBUF[7]_inst_i_221_n_7
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.325    16.523 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_314/O
                         net (fo=2, routed)           1.005    17.528    Inst_display/SEGMENTOS_OBUF[7]_inst_i_314_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.354    17.882 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_212/O
                         net (fo=2, routed)           0.811    18.692    Inst_display/SEGMENTOS_OBUF[7]_inst_i_212_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.332    19.024 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_216/O
                         net (fo=1, routed)           0.000    19.024    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.425 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.425    Inst_display/SEGMENTOS_OBUF[7]_inst_i_105_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.759 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_66/O[1]
                         net (fo=7, routed)           0.860    20.619    Inst_display/SEGMENTOS_OBUF[7]_inst_i_66_n_6
    SLICE_X44Y87         LUT2 (Prop_lut2_I0_O)        0.303    20.922 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_526/O
                         net (fo=1, routed)           0.000    20.922    Inst_display/SEGMENTOS_OBUF[6]_inst_i_526_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.472 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_322/CO[3]
                         net (fo=1, routed)           0.000    21.472    Inst_display/SEGMENTOS_OBUF[6]_inst_i_322_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.785 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_131/O[3]
                         net (fo=3, routed)           1.137    22.923    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_125[3]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.328    23.251 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_126/O
                         net (fo=1, routed)           0.636    23.886    Inst_display/SEGMENTOS_OBUF[6]_inst_i_22[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583    24.469 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.645    25.114    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X46Y89         LUT5 (Prop_lut5_I0_O)        0.399    25.513 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.373    27.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.328    28.213 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.637    28.850    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.445 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.445    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    29.562    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.885 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[1]
                         net (fo=2, routed)           0.853    30.739    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_6
    SLICE_X41Y86         LUT5 (Prop_lut5_I4_O)        0.306    31.045 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_759/O
                         net (fo=1, routed)           0.000    31.045    Inst_display/SEGMENTOS_OBUF[6]_inst_i_759_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.595 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.595    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.709 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.709    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.043 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.631    32.673    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X39Y89         LUT4 (Prop_lut4_I1_O)        0.329    33.002 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.553    34.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I0_O)        0.348    34.903 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.637    35.540    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    36.140 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    36.140    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.257 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.257    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.496 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[2]
                         net (fo=4, routed)           1.096    37.592    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_5
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.327    37.919 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_187/O
                         net (fo=1, routed)           0.469    38.388    Inst_display/SEGMENTOS_OBUF[6]_inst_i_187_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.981 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.981    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.203 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.957    40.160    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    40.459 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.829    41.288    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.152    41.440 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.513    41.954    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.348    42.302 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    42.302    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.703 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.703    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.037 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.750    43.787    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.303    44.090 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    44.090    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.670 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.758    45.428    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.302    45.730 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    45.730    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    45.977 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.161    47.138    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X36Y83         LUT6 (Prop_lut6_I5_O)        0.299    47.437 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.957    48.394    Inst_display/SEGMENTOS_OBUF[7]_inst_i_11_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I3_O)        0.152    48.546 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.983    49.529    Inst_display/SEGMENTOS_OBUF[7]_inst_i_4_n_0
    SLICE_X36Y81         LUT4 (Prop_lut4_I2_O)        0.376    49.905 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.459    53.364    SEGMENTOS_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.741    57.105 r  SEGMENTOS_OBUF[7]_inst/O
                         net (fo=0)                   0.000    57.105    SEGMENTOS[7]
    H15                                                               r  SEGMENTOS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.066ns  (logic 21.302ns (37.329%)  route 35.763ns (62.671%))
  Logic Levels:           58  (CARRY4=31 LDCE=1 LUT1=1 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.342     2.901    Inst_FSM/Q[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.150     3.051 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.524     3.574    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.356 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.356    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.470    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.584    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.698    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.937 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.585     6.523    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.302     6.825 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.441     9.266    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.084    10.473    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.597    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    10.977    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.094 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    11.094    Inst_display/SEGMENTOS_OBUF[6]_inst_i_495_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.211 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_507/CO[3]
                         net (fo=1, routed)           0.000    11.211    Inst_display/SEGMENTOS_OBUF[6]_inst_i_507_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.328 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_528/CO[3]
                         net (fo=1, routed)           0.000    11.328    Inst_display/SEGMENTOS_OBUF[6]_inst_i_528_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.582 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_335/CO[0]
                         net (fo=40, routed)          1.809    13.391    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_534[0]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.367    13.758 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_330/O
                         net (fo=2, routed)           1.167    14.925    Inst_FSM/i_importe_reg[26]_0[0]
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.049 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_334/O
                         net (fo=1, routed)           0.000    15.049    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_3[0]
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.296 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_221/O[0]
                         net (fo=3, routed)           0.901    16.198    Inst_display/SEGMENTOS_OBUF[7]_inst_i_221_n_7
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.325    16.523 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_314/O
                         net (fo=2, routed)           1.005    17.528    Inst_display/SEGMENTOS_OBUF[7]_inst_i_314_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.354    17.882 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_212/O
                         net (fo=2, routed)           0.811    18.692    Inst_display/SEGMENTOS_OBUF[7]_inst_i_212_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.332    19.024 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_216/O
                         net (fo=1, routed)           0.000    19.024    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.425 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.425    Inst_display/SEGMENTOS_OBUF[7]_inst_i_105_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.759 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_66/O[1]
                         net (fo=7, routed)           0.860    20.619    Inst_display/SEGMENTOS_OBUF[7]_inst_i_66_n_6
    SLICE_X44Y87         LUT2 (Prop_lut2_I0_O)        0.303    20.922 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_526/O
                         net (fo=1, routed)           0.000    20.922    Inst_display/SEGMENTOS_OBUF[6]_inst_i_526_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.472 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_322/CO[3]
                         net (fo=1, routed)           0.000    21.472    Inst_display/SEGMENTOS_OBUF[6]_inst_i_322_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.785 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_131/O[3]
                         net (fo=3, routed)           1.137    22.923    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_125[3]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.328    23.251 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_126/O
                         net (fo=1, routed)           0.636    23.886    Inst_display/SEGMENTOS_OBUF[6]_inst_i_22[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583    24.469 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.645    25.114    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X46Y89         LUT5 (Prop_lut5_I0_O)        0.399    25.513 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.373    27.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.328    28.213 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.637    28.850    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.445 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.445    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    29.562    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.885 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[1]
                         net (fo=2, routed)           0.853    30.739    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_6
    SLICE_X41Y86         LUT5 (Prop_lut5_I4_O)        0.306    31.045 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_759/O
                         net (fo=1, routed)           0.000    31.045    Inst_display/SEGMENTOS_OBUF[6]_inst_i_759_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.595 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.595    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.709 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.709    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.043 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.631    32.673    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X39Y89         LUT4 (Prop_lut4_I1_O)        0.329    33.002 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.553    34.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I0_O)        0.348    34.903 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.637    35.540    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    36.140 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    36.140    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.257 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.257    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.496 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[2]
                         net (fo=4, routed)           1.096    37.592    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_5
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.327    37.919 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_187/O
                         net (fo=1, routed)           0.469    38.388    Inst_display/SEGMENTOS_OBUF[6]_inst_i_187_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.981 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.981    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.203 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.957    40.160    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    40.459 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.829    41.288    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.152    41.440 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.513    41.954    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.348    42.302 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    42.302    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.703 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.703    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.037 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.750    43.787    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.303    44.090 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    44.090    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.670 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.758    45.428    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.302    45.730 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    45.730    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    45.977 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.164    47.141    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X36Y83         LUT6 (Prop_lut6_I2_O)        0.299    47.440 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.120    48.559    Inst_display/SEGMENTOS_OBUF[7]_inst_i_7_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150    48.709 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.855    49.564    Inst_display/muetra[1]
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.328    49.892 r  Inst_display/SEGMENTOS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.623    53.515    SEGMENTOS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    57.066 r  SEGMENTOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    57.066    SEGMENTOS[3]
    K13                                                               r  SEGMENTOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.908ns  (logic 21.245ns (37.332%)  route 35.663ns (62.668%))
  Logic Levels:           58  (CARRY4=31 LDCE=1 LUT1=1 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.342     2.901    Inst_FSM/Q[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.150     3.051 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.524     3.574    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.356 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.356    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.470    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.584    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.698    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.937 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.585     6.523    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.302     6.825 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.441     9.266    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.084    10.473    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.597    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    10.977    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.094 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    11.094    Inst_display/SEGMENTOS_OBUF[6]_inst_i_495_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.211 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_507/CO[3]
                         net (fo=1, routed)           0.000    11.211    Inst_display/SEGMENTOS_OBUF[6]_inst_i_507_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.328 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_528/CO[3]
                         net (fo=1, routed)           0.000    11.328    Inst_display/SEGMENTOS_OBUF[6]_inst_i_528_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.582 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_335/CO[0]
                         net (fo=40, routed)          1.809    13.391    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_534[0]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.367    13.758 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_330/O
                         net (fo=2, routed)           1.167    14.925    Inst_FSM/i_importe_reg[26]_0[0]
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.049 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_334/O
                         net (fo=1, routed)           0.000    15.049    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_3[0]
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.296 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_221/O[0]
                         net (fo=3, routed)           0.901    16.198    Inst_display/SEGMENTOS_OBUF[7]_inst_i_221_n_7
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.325    16.523 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_314/O
                         net (fo=2, routed)           1.005    17.528    Inst_display/SEGMENTOS_OBUF[7]_inst_i_314_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.354    17.882 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_212/O
                         net (fo=2, routed)           0.811    18.692    Inst_display/SEGMENTOS_OBUF[7]_inst_i_212_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.332    19.024 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_216/O
                         net (fo=1, routed)           0.000    19.024    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.425 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.425    Inst_display/SEGMENTOS_OBUF[7]_inst_i_105_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.759 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_66/O[1]
                         net (fo=7, routed)           0.860    20.619    Inst_display/SEGMENTOS_OBUF[7]_inst_i_66_n_6
    SLICE_X44Y87         LUT2 (Prop_lut2_I0_O)        0.303    20.922 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_526/O
                         net (fo=1, routed)           0.000    20.922    Inst_display/SEGMENTOS_OBUF[6]_inst_i_526_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.472 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_322/CO[3]
                         net (fo=1, routed)           0.000    21.472    Inst_display/SEGMENTOS_OBUF[6]_inst_i_322_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.785 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_131/O[3]
                         net (fo=3, routed)           1.137    22.923    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_125[3]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.328    23.251 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_126/O
                         net (fo=1, routed)           0.636    23.886    Inst_display/SEGMENTOS_OBUF[6]_inst_i_22[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583    24.469 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.645    25.114    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X46Y89         LUT5 (Prop_lut5_I0_O)        0.399    25.513 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.373    27.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.328    28.213 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.637    28.850    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.445 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.445    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    29.562    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.885 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[1]
                         net (fo=2, routed)           0.853    30.739    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_6
    SLICE_X41Y86         LUT5 (Prop_lut5_I4_O)        0.306    31.045 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_759/O
                         net (fo=1, routed)           0.000    31.045    Inst_display/SEGMENTOS_OBUF[6]_inst_i_759_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.595 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.595    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.709 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.709    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.043 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.631    32.673    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X39Y89         LUT4 (Prop_lut4_I1_O)        0.329    33.002 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.553    34.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I0_O)        0.348    34.903 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.637    35.540    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    36.140 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    36.140    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.257 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.257    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.496 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[2]
                         net (fo=4, routed)           1.096    37.592    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_5
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.327    37.919 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_187/O
                         net (fo=1, routed)           0.469    38.388    Inst_display/SEGMENTOS_OBUF[6]_inst_i_187_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.981 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.981    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.203 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.957    40.160    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    40.459 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.829    41.288    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.152    41.440 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.513    41.954    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.348    42.302 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    42.302    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.703 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.703    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.037 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.750    43.787    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.303    44.090 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    44.090    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.670 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.758    45.428    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.302    45.730 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    45.730    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    45.977 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.164    47.141    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X36Y83         LUT6 (Prop_lut6_I2_O)        0.299    47.440 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.120    48.559    Inst_display/SEGMENTOS_OBUF[7]_inst_i_7_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150    48.709 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.236    49.946    Inst_display/muetra[1]
    SLICE_X36Y81         LUT5 (Prop_lut5_I3_O)        0.328    50.274 r  Inst_display/SEGMENTOS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.142    53.415    SEGMENTOS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    56.908 r  SEGMENTOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    56.908    SEGMENTOS[4]
    K16                                                               r  SEGMENTOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.482ns  (logic 21.313ns (37.734%)  route 35.169ns (62.266%))
  Logic Levels:           58  (CARRY4=31 LDCE=1 LUT1=1 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.342     2.901    Inst_FSM/Q[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.150     3.051 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.524     3.574    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.356 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.356    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.470    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.584    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.698    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.937 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.585     6.523    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.302     6.825 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.441     9.266    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.084    10.473    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.597    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    10.977    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.094 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    11.094    Inst_display/SEGMENTOS_OBUF[6]_inst_i_495_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.211 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_507/CO[3]
                         net (fo=1, routed)           0.000    11.211    Inst_display/SEGMENTOS_OBUF[6]_inst_i_507_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.328 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_528/CO[3]
                         net (fo=1, routed)           0.000    11.328    Inst_display/SEGMENTOS_OBUF[6]_inst_i_528_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.582 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_335/CO[0]
                         net (fo=40, routed)          1.809    13.391    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_534[0]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.367    13.758 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_330/O
                         net (fo=2, routed)           1.167    14.925    Inst_FSM/i_importe_reg[26]_0[0]
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.049 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_334/O
                         net (fo=1, routed)           0.000    15.049    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_3[0]
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.296 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_221/O[0]
                         net (fo=3, routed)           0.901    16.198    Inst_display/SEGMENTOS_OBUF[7]_inst_i_221_n_7
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.325    16.523 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_314/O
                         net (fo=2, routed)           1.005    17.528    Inst_display/SEGMENTOS_OBUF[7]_inst_i_314_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.354    17.882 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_212/O
                         net (fo=2, routed)           0.811    18.692    Inst_display/SEGMENTOS_OBUF[7]_inst_i_212_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.332    19.024 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_216/O
                         net (fo=1, routed)           0.000    19.024    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.425 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.425    Inst_display/SEGMENTOS_OBUF[7]_inst_i_105_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.759 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_66/O[1]
                         net (fo=7, routed)           0.860    20.619    Inst_display/SEGMENTOS_OBUF[7]_inst_i_66_n_6
    SLICE_X44Y87         LUT2 (Prop_lut2_I0_O)        0.303    20.922 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_526/O
                         net (fo=1, routed)           0.000    20.922    Inst_display/SEGMENTOS_OBUF[6]_inst_i_526_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.472 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_322/CO[3]
                         net (fo=1, routed)           0.000    21.472    Inst_display/SEGMENTOS_OBUF[6]_inst_i_322_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.785 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_131/O[3]
                         net (fo=3, routed)           1.137    22.923    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_125[3]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.328    23.251 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_126/O
                         net (fo=1, routed)           0.636    23.886    Inst_display/SEGMENTOS_OBUF[6]_inst_i_22[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583    24.469 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.645    25.114    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X46Y89         LUT5 (Prop_lut5_I0_O)        0.399    25.513 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.373    27.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.328    28.213 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.637    28.850    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.445 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.445    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    29.562    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.885 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[1]
                         net (fo=2, routed)           0.853    30.739    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_6
    SLICE_X41Y86         LUT5 (Prop_lut5_I4_O)        0.306    31.045 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_759/O
                         net (fo=1, routed)           0.000    31.045    Inst_display/SEGMENTOS_OBUF[6]_inst_i_759_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.595 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.595    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.709 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.709    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.043 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.631    32.673    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X39Y89         LUT4 (Prop_lut4_I1_O)        0.329    33.002 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.553    34.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I0_O)        0.348    34.903 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.637    35.540    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    36.140 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    36.140    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.257 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.257    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.496 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[2]
                         net (fo=4, routed)           1.096    37.592    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_5
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.327    37.919 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_187/O
                         net (fo=1, routed)           0.469    38.388    Inst_display/SEGMENTOS_OBUF[6]_inst_i_187_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.981 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.981    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.203 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.957    40.160    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    40.459 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.829    41.288    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.152    41.440 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.513    41.954    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.348    42.302 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    42.302    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.703 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.703    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.037 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.750    43.787    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.303    44.090 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    44.090    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.670 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.758    45.428    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.302    45.730 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    45.730    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    45.977 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.164    47.141    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X36Y83         LUT6 (Prop_lut6_I2_O)        0.299    47.440 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.120    48.559    Inst_display/SEGMENTOS_OBUF[7]_inst_i_7_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150    48.709 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.845    49.554    Inst_display/muetra[1]
    SLICE_X36Y81         LUT5 (Prop_lut5_I2_O)        0.328    49.882 r  Inst_display/SEGMENTOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.039    52.921    SEGMENTOS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    56.482 r  SEGMENTOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    56.482    SEGMENTOS[1]
    T11                                                               r  SEGMENTOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.377ns  (logic 21.289ns (37.762%)  route 35.088ns (62.238%))
  Logic Levels:           58  (CARRY4=31 LDCE=1 LUT1=1 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.342     2.901    Inst_FSM/Q[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.150     3.051 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.524     3.574    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.356 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.356    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.470    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.584    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.698    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.937 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.585     6.523    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.302     6.825 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.441     9.266    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.084    10.473    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.597    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    10.977    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.094 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    11.094    Inst_display/SEGMENTOS_OBUF[6]_inst_i_495_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.211 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_507/CO[3]
                         net (fo=1, routed)           0.000    11.211    Inst_display/SEGMENTOS_OBUF[6]_inst_i_507_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.328 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_528/CO[3]
                         net (fo=1, routed)           0.000    11.328    Inst_display/SEGMENTOS_OBUF[6]_inst_i_528_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.582 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_335/CO[0]
                         net (fo=40, routed)          1.809    13.391    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_534[0]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.367    13.758 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_330/O
                         net (fo=2, routed)           1.167    14.925    Inst_FSM/i_importe_reg[26]_0[0]
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.049 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_334/O
                         net (fo=1, routed)           0.000    15.049    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_3[0]
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.296 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_221/O[0]
                         net (fo=3, routed)           0.901    16.198    Inst_display/SEGMENTOS_OBUF[7]_inst_i_221_n_7
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.325    16.523 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_314/O
                         net (fo=2, routed)           1.005    17.528    Inst_display/SEGMENTOS_OBUF[7]_inst_i_314_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.354    17.882 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_212/O
                         net (fo=2, routed)           0.811    18.692    Inst_display/SEGMENTOS_OBUF[7]_inst_i_212_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.332    19.024 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_216/O
                         net (fo=1, routed)           0.000    19.024    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.425 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.425    Inst_display/SEGMENTOS_OBUF[7]_inst_i_105_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.759 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_66/O[1]
                         net (fo=7, routed)           0.860    20.619    Inst_display/SEGMENTOS_OBUF[7]_inst_i_66_n_6
    SLICE_X44Y87         LUT2 (Prop_lut2_I0_O)        0.303    20.922 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_526/O
                         net (fo=1, routed)           0.000    20.922    Inst_display/SEGMENTOS_OBUF[6]_inst_i_526_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.472 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_322/CO[3]
                         net (fo=1, routed)           0.000    21.472    Inst_display/SEGMENTOS_OBUF[6]_inst_i_322_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.785 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_131/O[3]
                         net (fo=3, routed)           1.137    22.923    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_125[3]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.328    23.251 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_126/O
                         net (fo=1, routed)           0.636    23.886    Inst_display/SEGMENTOS_OBUF[6]_inst_i_22[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583    24.469 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.645    25.114    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X46Y89         LUT5 (Prop_lut5_I0_O)        0.399    25.513 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.373    27.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.328    28.213 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.637    28.850    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.445 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.445    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    29.562    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.885 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[1]
                         net (fo=2, routed)           0.853    30.739    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_6
    SLICE_X41Y86         LUT5 (Prop_lut5_I4_O)        0.306    31.045 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_759/O
                         net (fo=1, routed)           0.000    31.045    Inst_display/SEGMENTOS_OBUF[6]_inst_i_759_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.595 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.595    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.709 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.709    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.043 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.631    32.673    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X39Y89         LUT4 (Prop_lut4_I1_O)        0.329    33.002 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.553    34.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I0_O)        0.348    34.903 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.637    35.540    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    36.140 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    36.140    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.257 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.257    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.496 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[2]
                         net (fo=4, routed)           1.096    37.592    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_5
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.327    37.919 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_187/O
                         net (fo=1, routed)           0.469    38.388    Inst_display/SEGMENTOS_OBUF[6]_inst_i_187_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.981 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.981    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.203 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.957    40.160    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    40.459 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.829    41.288    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.152    41.440 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.513    41.954    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.348    42.302 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    42.302    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.703 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.703    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.037 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.750    43.787    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.303    44.090 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    44.090    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.670 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.758    45.428    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.302    45.730 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    45.730    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    45.977 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.164    47.141    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X36Y83         LUT6 (Prop_lut6_I2_O)        0.299    47.440 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.120    48.559    Inst_display/SEGMENTOS_OBUF[7]_inst_i_7_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150    48.709 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.841    49.550    Inst_display/muetra[1]
    SLICE_X36Y81         LUT5 (Prop_lut5_I2_O)        0.328    49.878 r  Inst_display/SEGMENTOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.962    52.840    SEGMENTOS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    56.377 r  SEGMENTOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    56.377    SEGMENTOS[0]
    L18                                                               r  SEGMENTOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.288ns  (logic 21.544ns (38.274%)  route 34.744ns (61.726%))
  Logic Levels:           58  (CARRY4=31 LDCE=1 LUT1=1 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.342     2.901    Inst_FSM/Q[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.150     3.051 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.524     3.574    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.356 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.356    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.470    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.584    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.698    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.937 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.585     6.523    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.302     6.825 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.441     9.266    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.084    10.473    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.597    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    10.977    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.094 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    11.094    Inst_display/SEGMENTOS_OBUF[6]_inst_i_495_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.211 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_507/CO[3]
                         net (fo=1, routed)           0.000    11.211    Inst_display/SEGMENTOS_OBUF[6]_inst_i_507_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.328 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_528/CO[3]
                         net (fo=1, routed)           0.000    11.328    Inst_display/SEGMENTOS_OBUF[6]_inst_i_528_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.582 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_335/CO[0]
                         net (fo=40, routed)          1.809    13.391    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_534[0]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.367    13.758 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_330/O
                         net (fo=2, routed)           1.167    14.925    Inst_FSM/i_importe_reg[26]_0[0]
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.049 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_334/O
                         net (fo=1, routed)           0.000    15.049    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_3[0]
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.296 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_221/O[0]
                         net (fo=3, routed)           0.901    16.198    Inst_display/SEGMENTOS_OBUF[7]_inst_i_221_n_7
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.325    16.523 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_314/O
                         net (fo=2, routed)           1.005    17.528    Inst_display/SEGMENTOS_OBUF[7]_inst_i_314_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.354    17.882 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_212/O
                         net (fo=2, routed)           0.811    18.692    Inst_display/SEGMENTOS_OBUF[7]_inst_i_212_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.332    19.024 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_216/O
                         net (fo=1, routed)           0.000    19.024    Inst_display/SEGMENTOS_OBUF[7]_inst_i_216_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.425 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.425    Inst_display/SEGMENTOS_OBUF[7]_inst_i_105_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.759 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_66/O[1]
                         net (fo=7, routed)           0.860    20.619    Inst_display/SEGMENTOS_OBUF[7]_inst_i_66_n_6
    SLICE_X44Y87         LUT2 (Prop_lut2_I0_O)        0.303    20.922 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_526/O
                         net (fo=1, routed)           0.000    20.922    Inst_display/SEGMENTOS_OBUF[6]_inst_i_526_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.472 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_322/CO[3]
                         net (fo=1, routed)           0.000    21.472    Inst_display/SEGMENTOS_OBUF[6]_inst_i_322_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.785 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_131/O[3]
                         net (fo=3, routed)           1.137    22.923    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_125[3]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.328    23.251 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_126/O
                         net (fo=1, routed)           0.636    23.886    Inst_display/SEGMENTOS_OBUF[6]_inst_i_22[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583    24.469 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.645    25.114    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X46Y89         LUT5 (Prop_lut5_I0_O)        0.399    25.513 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.373    27.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.328    28.213 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.637    28.850    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.445 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.445    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    29.562    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.885 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[1]
                         net (fo=2, routed)           0.853    30.739    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_6
    SLICE_X41Y86         LUT5 (Prop_lut5_I4_O)        0.306    31.045 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_759/O
                         net (fo=1, routed)           0.000    31.045    Inst_display/SEGMENTOS_OBUF[6]_inst_i_759_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.595 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.595    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.709 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.709    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.043 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.631    32.673    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X39Y89         LUT4 (Prop_lut4_I1_O)        0.329    33.002 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.553    34.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I0_O)        0.348    34.903 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.637    35.540    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    36.140 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    36.140    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.257 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.257    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.496 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[2]
                         net (fo=4, routed)           1.096    37.592    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_5
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.327    37.919 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_187/O
                         net (fo=1, routed)           0.469    38.388    Inst_display/SEGMENTOS_OBUF[6]_inst_i_187_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.981 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.981    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.203 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.957    40.160    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    40.459 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.829    41.288    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.152    41.440 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.513    41.954    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.348    42.302 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    42.302    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.703 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.703    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.037 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.750    43.787    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.303    44.090 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    44.090    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.670 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.758    45.428    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.302    45.730 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    45.730    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    45.977 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.161    47.138    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X36Y83         LUT6 (Prop_lut6_I5_O)        0.299    47.437 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.957    48.394    Inst_display/SEGMENTOS_OBUF[7]_inst_i_11_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I3_O)        0.152    48.546 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.986    49.532    Inst_display/SEGMENTOS_OBUF[7]_inst_i_4_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I4_O)        0.376    49.908 r  Inst_display/SEGMENTOS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.638    52.546    SEGMENTOS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.742    56.288 r  SEGMENTOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    56.288    SEGMENTOS[2]
    P15                                                               r  SEGMENTOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            DIGSEL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.381ns  (logic 5.815ns (43.454%)  route 7.566ns (56.546%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.836     3.395    Inst_FSM/Q[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.150     3.545 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_17/O
                         net (fo=1, routed)           0.488     4.033    Inst_FSM/DIGSEL_OBUF[2]_inst_i_17_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     4.830 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.830    Inst_FSM/DIGSEL_OBUF[2]_inst_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.947 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.947    Inst_FSM/DIGSEL_OBUF[2]_inst_i_7_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.064 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.064    Inst_FSM/DIGSEL_OBUF[2]_inst_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.293 f  Inst_FSM/DIGSEL_OBUF[2]_inst_i_2/CO[2]
                         net (fo=8, routed)           1.017     6.310    Inst_display/DIGSEL[0][0]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.310     6.620 r  Inst_display/DIGSEL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.226     9.845    DIGSEL_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    13.381 r  DIGSEL_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.381    DIGSEL[0]
    J17                                                               r  DIGSEL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            DIGSEL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.362ns  (logic 5.815ns (43.517%)  route 7.547ns (56.483%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.836     3.395    Inst_FSM/Q[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.150     3.545 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_17/O
                         net (fo=1, routed)           0.488     4.033    Inst_FSM/DIGSEL_OBUF[2]_inst_i_17_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     4.830 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.830    Inst_FSM/DIGSEL_OBUF[2]_inst_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.947 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.947    Inst_FSM/DIGSEL_OBUF[2]_inst_i_7_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.064 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.064    Inst_FSM/DIGSEL_OBUF[2]_inst_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.293 f  Inst_FSM/DIGSEL_OBUF[2]_inst_i_2/CO[2]
                         net (fo=8, routed)           1.015     6.308    Inst_display/DIGSEL[0][0]
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.310     6.618 r  Inst_display/DIGSEL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.208     9.826    DIGSEL_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    13.362 r  DIGSEL_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.362    DIGSEL[1]
    J18                                                               r  DIGSEL[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.378ns (59.089%)  route 0.262ns (40.911%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[12]/G
    SLICE_X61Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[12]/Q
                         net (fo=25, routed)          0.122     0.280    Inst_FSM/importe_total[12]
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.395 r  Inst_FSM/i_importe_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.140     0.535    Inst_FSM/in10[12]
    SLICE_X61Y88         LUT3 (Prop_lut3_I0_O)        0.105     0.640 r  Inst_FSM/i_importe_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.640    Inst_FSM/i_importe_reg[12]_i_1_n_0
    SLICE_X61Y88         LDCE                                         r  Inst_FSM/i_importe_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.376ns (55.773%)  route 0.298ns (44.227%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[30]/G
    SLICE_X59Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[30]/Q
                         net (fo=34, routed)          0.115     0.273    Inst_FSM/Q[7]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.383 r  Inst_FSM/i_importe_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.184     0.566    Inst_FSM/in10[30]
    SLICE_X59Y91         LUT3 (Prop_lut3_I0_O)        0.108     0.674 r  Inst_FSM/i_importe_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.674    Inst_FSM/i_importe_reg[30]_i_1_n_0
    SLICE_X59Y91         LDCE                                         r  Inst_FSM/i_importe_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.376ns (53.831%)  route 0.322ns (46.169%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[10]/G
    SLICE_X59Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[10]/Q
                         net (fo=31, routed)          0.139     0.297    Inst_FSM/importe_total[10]
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.407 r  Inst_FSM/i_importe_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.184     0.590    Inst_FSM/in10[10]
    SLICE_X59Y86         LUT3 (Prop_lut3_I0_O)        0.108     0.698 r  Inst_FSM/i_importe_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.698    Inst_FSM/i_importe_reg[10]_i_1_n_0
    SLICE_X59Y86         LDCE                                         r  Inst_FSM/i_importe_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.699ns  (logic 0.376ns (53.809%)  route 0.323ns (46.191%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[6]/G
    SLICE_X61Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[6]/Q
                         net (fo=29, routed)          0.162     0.320    Inst_MONEDAS/Inst_EDGEDTCTR_3/Q[4]
    SLICE_X60Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.365 r  Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     0.365    Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[7]_i_5_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.430 r  Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.591    Inst_FSM/i_importe_reg[7]_0[6]
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.108     0.699 r  Inst_FSM/i_importe_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.699    Inst_FSM/i_importe_reg[6]_i_1_n_0
    SLICE_X61Y85         LDCE                                         r  Inst_FSM/i_importe_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.699ns  (logic 0.396ns (56.640%)  route 0.303ns (43.360%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[22]/G
    SLICE_X58Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Inst_FSM/i_importe_reg[22]/Q
                         net (fo=25, routed)          0.115     0.293    Inst_FSM/importe_total[22]
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.403 r  Inst_FSM/i_importe_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.189     0.591    Inst_FSM/in10[22]
    SLICE_X58Y89         LUT3 (Prop_lut3_I0_O)        0.108     0.699 r  Inst_FSM/i_importe_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.699    Inst_FSM/i_importe_reg[22]_i_1_n_0
    SLICE_X58Y89         LDCE                                         r  Inst_FSM/i_importe_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.378ns (54.024%)  route 0.322ns (45.976%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[9]/G
    SLICE_X61Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[9]/Q
                         net (fo=32, routed)          0.127     0.285    Inst_FSM/importe_total[9]
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.396 r  Inst_FSM/i_importe_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.195     0.591    Inst_FSM/in10[9]
    SLICE_X61Y86         LUT3 (Prop_lut3_I0_O)        0.109     0.700 r  Inst_FSM/i_importe_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.700    Inst_FSM/i_importe_reg[9]_i_1_n_0
    SLICE_X61Y86         LDCE                                         r  Inst_FSM/i_importe_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.398ns (56.683%)  route 0.304ns (43.317%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[24]/G
    SLICE_X58Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Inst_FSM/i_importe_reg[24]/Q
                         net (fo=32, routed)          0.117     0.295    Inst_FSM/importe_total[24]
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.410 r  Inst_FSM/i_importe_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.188     0.597    Inst_FSM/in10[24]
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.105     0.702 r  Inst_FSM/i_importe_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.702    Inst_FSM/i_importe_reg[24]_i_1_n_0
    SLICE_X58Y90         LDCE                                         r  Inst_FSM/i_importe_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.442ns (62.558%)  route 0.265ns (37.442%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[20]/G
    SLICE_X60Y88         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Inst_FSM/i_importe_reg[20]/Q
                         net (fo=18, routed)          0.124     0.302    Inst_FSM/importe_total[20]
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.452 r  Inst_FSM/i_importe_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.140     0.593    Inst_FSM/in10[21]
    SLICE_X61Y88         LUT3 (Prop_lut3_I0_O)        0.114     0.707 r  Inst_FSM/i_importe_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.707    Inst_FSM/i_importe_reg[21]_i_1_n_0
    SLICE_X61Y88         LDCE                                         r  Inst_FSM/i_importe_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.716ns  (logic 0.376ns (52.518%)  route 0.340ns (47.482%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[14]/G
    SLICE_X61Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[14]/Q
                         net (fo=24, routed)          0.181     0.339    Inst_FSM/importe_total[14]
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.449 r  Inst_FSM/i_importe_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.159     0.608    Inst_FSM/in10[14]
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.108     0.716 r  Inst_FSM/i_importe_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.716    Inst_FSM/i_importe_reg[14]_i_1_n_0
    SLICE_X61Y87         LDCE                                         r  Inst_FSM/i_importe_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.378ns (52.509%)  route 0.342ns (47.491%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[4]/G
    SLICE_X61Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[4]/Q
                         net (fo=26, routed)          0.122     0.280    Inst_FSM/Q[3]
    SLICE_X60Y85         LUT5 (Prop_lut5_I4_O)        0.045     0.325 r  Inst_FSM/i_importe_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     0.325    Inst_MONEDAS/Inst_EDGEDTCTR_3/S[0]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.395 r  Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.219     0.615    Inst_FSM/i_importe_reg[7]_0[4]
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.105     0.720 r  Inst_FSM/i_importe_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.720    Inst_FSM/i_importe_reg[4]_i_1_n_0
    SLICE_X61Y85         LDCE                                         r  Inst_FSM/i_importe_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.383ns  (logic 4.837ns (46.585%)  route 5.546ns (53.415%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.230    Inst_display/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.478     5.708 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.789     6.497    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.301     6.798 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.230    Inst_display/SEGMENTOS_OBUF[6]_inst_i_1_3
    SLICE_X38Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.354 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     8.188    Inst_display/muetra[0]
    SLICE_X36Y81         LUT5 (Prop_lut5_I3_O)        0.154     8.342 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.491    11.833    SEGMENTOS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780    15.613 r  SEGMENTOS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.613    SEGMENTOS[6]
    T10                                                               r  SEGMENTOS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.382ns  (logic 4.816ns (46.392%)  route 5.566ns (53.608%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.230    Inst_display/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.478     5.708 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.789     6.497    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.301     6.798 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.230    Inst_display/SEGMENTOS_OBUF[6]_inst_i_1_3
    SLICE_X38Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.354 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.829     8.183    Inst_display/muetra[0]
    SLICE_X36Y81         LUT5 (Prop_lut5_I3_O)        0.150     8.333 r  Inst_display/SEGMENTOS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.516    11.848    SEGMENTOS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763    15.612 r  SEGMENTOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.612    SEGMENTOS[5]
    R10                                                               r  SEGMENTOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.256ns  (logic 4.577ns (44.630%)  route 5.679ns (55.370%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.230    Inst_display/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.478     5.708 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.789     6.497    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.301     6.798 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.230    Inst_display/SEGMENTOS_OBUF[6]_inst_i_1_3
    SLICE_X38Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.354 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     8.188    Inst_display/muetra[0]
    SLICE_X36Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.312 r  Inst_display/SEGMENTOS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.623    11.936    SEGMENTOS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.486 r  SEGMENTOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.486    SEGMENTOS[3]
    K13                                                               r  SEGMENTOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.025ns  (logic 4.922ns (49.097%)  route 5.103ns (50.903%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.230    Inst_display/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.478     5.708 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.661     6.368    Inst_display/anodos_reg[1]_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.327     6.695 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.983     7.678    Inst_display/SEGMENTOS_OBUF[7]_inst_i_4_n_0
    SLICE_X36Y81         LUT4 (Prop_lut4_I2_O)        0.376     8.054 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.459    11.513    SEGMENTOS_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.741    15.254 r  SEGMENTOS_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.254    SEGMENTOS[7]
    H15                                                               r  SEGMENTOS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.718ns  (logic 4.588ns (47.209%)  route 5.130ns (52.791%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.230    Inst_display/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.478     5.708 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.789     6.497    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.301     6.798 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.230    Inst_display/SEGMENTOS_OBUF[6]_inst_i_1_3
    SLICE_X38Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.354 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.870     8.224    Inst_display/muetra[0]
    SLICE_X36Y81         LUT5 (Prop_lut5_I4_O)        0.124     8.348 r  Inst_display/SEGMENTOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.039    11.387    SEGMENTOS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.948 r  SEGMENTOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.948    SEGMENTOS[1]
    T11                                                               r  SEGMENTOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.712ns  (logic 4.520ns (46.541%)  route 5.192ns (53.459%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.230    Inst_display/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.478     5.708 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.789     6.497    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.301     6.798 f  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.230    Inst_display/SEGMENTOS_OBUF[6]_inst_i_1_3
    SLICE_X38Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.354 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.829     8.183    Inst_display/muetra[0]
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.307 r  Inst_display/SEGMENTOS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.142    11.449    SEGMENTOS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.942 r  SEGMENTOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.942    SEGMENTOS[4]
    K16                                                               r  SEGMENTOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENTREGAR_PRODUCTO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.705ns  (logic 4.195ns (43.220%)  route 5.511ns (56.780%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.626     5.229    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.518     5.747 f  Inst_FSM/FSM_sequential_current_state_reg[2]/Q
                         net (fo=44, routed)          1.201     6.947    Inst_FSM/current_state[2]
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124     7.071 r  Inst_FSM/ENTREGAR_PRODUCTO_OBUF_inst_i_1/O
                         net (fo=29, routed)          4.310    11.381    ENTREGAR_PRODUCTO_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553    14.934 r  ENTREGAR_PRODUCTO_OBUF_inst/O
                         net (fo=0)                   0.000    14.934    ENTREGAR_PRODUCTO
    J13                                                               r  ENTREGAR_PRODUCTO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.625ns  (logic 4.564ns (47.422%)  route 5.061ns (52.578%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.230    Inst_display/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.478     5.708 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.789     6.497    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.301     6.798 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.230    Inst_display/SEGMENTOS_OBUF[6]_inst_i_1_3
    SLICE_X38Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.354 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.878     8.232    Inst_display/muetra[0]
    SLICE_X36Y81         LUT5 (Prop_lut5_I4_O)        0.124     8.356 r  Inst_display/SEGMENTOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.962    11.317    SEGMENTOS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.855 r  SEGMENTOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.855    SEGMENTOS[0]
    L18                                                               r  SEGMENTOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.526ns  (logic 4.797ns (50.352%)  route 4.729ns (49.648%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.230    Inst_display/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.478     5.708 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.789     6.497    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.301     6.798 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.230    Inst_display/SEGMENTOS_OBUF[6]_inst_i_1_3
    SLICE_X38Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.354 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.870     8.224    Inst_display/muetra[0]
    SLICE_X36Y81         LUT5 (Prop_lut5_I0_O)        0.152     8.376 r  Inst_display/SEGMENTOS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.638    11.014    SEGMENTOS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.742    14.756 r  SEGMENTOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.756    SEGMENTOS[2]
    P15                                                               r  SEGMENTOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.445ns  (logic 4.177ns (44.226%)  route 5.268ns (55.774%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.626     5.229    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  Inst_FSM/FSM_sequential_current_state_reg[2]/Q
                         net (fo=44, routed)          1.357     7.104    Inst_FSM/current_state[2]
    SLICE_X52Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.228 r  Inst_FSM/LED_ERROR_OBUF_inst_i_1/O
                         net (fo=29, routed)          3.911    11.139    LED_ERROR_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    14.674 r  LED_ERROR_OBUF_inst/O
                         net (fo=0)                   0.000    14.674    LED_ERROR
    K15                                                               r  LED_ERROR (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.209ns (35.264%)  route 0.384ns (64.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  Inst_FSM/FSM_sequential_current_state_reg[2]/Q
                         net (fo=44, routed)          0.384     2.032    Inst_FSM/current_state[2]
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.045     2.077 r  Inst_FSM/i_importe_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     2.077    Inst_FSM/i_importe_reg[28]_i_1_n_0
    SLICE_X59Y90         LDCE                                         r  Inst_FSM/i_importe_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.209ns (34.865%)  route 0.390ns (65.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  Inst_FSM/FSM_sequential_current_state_reg[2]/Q
                         net (fo=44, routed)          0.390     2.039    Inst_FSM/current_state[2]
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.045     2.084 r  Inst_FSM/i_importe_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     2.084    Inst_FSM/i_importe_reg[30]_i_1_n_0
    SLICE_X59Y91         LDCE                                         r  Inst_FSM/i_importe_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.383ns (56.704%)  route 0.292ns (43.296%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Inst_MONEDAS/Inst_EDGEDTCTR_3/CLK_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[2]/Q
                         net (fo=8, routed)           0.156     1.801    Inst_FSM/sreg_0[2]
    SLICE_X60Y84         LUT5 (Prop_lut5_I2_O)        0.045     1.846 r  Inst_FSM/i_importe_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.846    Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[0]_i_1[0]
    SLICE_X60Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.912 r  Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.136     2.048    Inst_FSM/i_importe_reg[7]_0[1]
    SLICE_X58Y85         LUT3 (Prop_lut3_I0_O)        0.108     2.156 r  Inst_FSM/i_importe_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.156    Inst_FSM/i_importe_reg[1]_i_1_n_0
    SLICE_X58Y85         LDCE                                         r  Inst_FSM/i_importe_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.762%)  route 0.470ns (69.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  Inst_FSM/FSM_sequential_current_state_reg[2]/Q
                         net (fo=44, routed)          0.470     2.119    Inst_FSM/current_state[2]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.045     2.164 r  Inst_FSM/i_importe_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     2.164    Inst_FSM/i_importe_reg[24]_i_1_n_0
    SLICE_X58Y90         LDCE                                         r  Inst_FSM/i_importe_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.206ns (29.051%)  route 0.503ns (70.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  Inst_FSM/FSM_sequential_current_state_reg[2]/Q
                         net (fo=44, routed)          0.384     2.032    Inst_FSM/current_state[2]
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.042     2.074 r  Inst_FSM/i_importe_reg[29]_i_1/O
                         net (fo=1, routed)           0.119     2.193    Inst_FSM/i_importe_reg[29]_i_1_n_0
    SLICE_X59Y90         LDCE                                         r  Inst_FSM/i_importe_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.208ns (28.974%)  route 0.510ns (71.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  Inst_FSM/FSM_sequential_current_state_reg[2]/Q
                         net (fo=44, routed)          0.390     2.039    Inst_FSM/current_state[2]
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.044     2.083 r  Inst_FSM/i_importe_reg[31]_i_1/O
                         net (fo=1, routed)           0.119     2.202    Inst_FSM/i_importe_reg[31]_i_1_n_0
    SLICE_X59Y91         LDCE                                         r  Inst_FSM/i_importe_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.206ns (27.431%)  route 0.545ns (72.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  Inst_FSM/FSM_sequential_current_state_reg[2]/Q
                         net (fo=44, routed)          0.545     2.193    Inst_FSM/current_state[2]
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.042     2.235 r  Inst_FSM/i_importe_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.235    Inst_FSM/i_importe_reg[21]_i_1_n_0
    SLICE_X61Y88         LDCE                                         r  Inst_FSM/i_importe_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.209ns (27.783%)  route 0.543ns (72.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  Inst_FSM/FSM_sequential_current_state_reg[2]/Q
                         net (fo=44, routed)          0.543     2.192    Inst_FSM/current_state[2]
    SLICE_X58Y89         LUT3 (Prop_lut3_I2_O)        0.045     2.237 r  Inst_FSM/i_importe_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.237    Inst_FSM/i_importe_reg[22]_i_1_n_0
    SLICE_X58Y89         LDCE                                         r  Inst_FSM/i_importe_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MONEDAS/Inst_EDGEDTCTR_1/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.769ns  (logic 0.404ns (52.525%)  route 0.365ns (47.475%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Inst_MONEDAS/Inst_EDGEDTCTR_1/CLK_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  Inst_MONEDAS/Inst_EDGEDTCTR_1/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  Inst_MONEDAS/Inst_EDGEDTCTR_1/sreg_reg[2]/Q
                         net (fo=3, routed)           0.066     1.688    Inst_MONEDAS/Inst_EDGEDTCTR_1/sreg_1[0]
    SLICE_X60Y83         LUT3 (Prop_lut3_I1_O)        0.045     1.733 r  Inst_MONEDAS/Inst_EDGEDTCTR_1/FSM_sequential_current_state[1]_i_5/O
                         net (fo=4, routed)           0.140     1.872    Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[3]_i_2_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.917 r  Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     1.917    Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[3]_i_5_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.982 r  Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.159     2.141    Inst_FSM/i_importe_reg[7]_0[2]
    SLICE_X61Y84         LUT3 (Prop_lut3_I0_O)        0.108     2.249 r  Inst_FSM/i_importe_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.249    Inst_FSM/i_importe_reg[2]_i_1_n_0
    SLICE_X61Y84         LDCE                                         r  Inst_FSM/i_importe_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.382ns (48.712%)  route 0.402ns (51.288%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Inst_MONEDAS/Inst_EDGEDTCTR_3/CLK_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[1]/Q
                         net (fo=9, routed)           0.241     1.885    Inst_MONEDAS/Inst_EDGEDTCTR_3/D[1]
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.930 r  Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     1.930    Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[7]_i_5_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.995 r  Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.161     2.157    Inst_FSM/i_importe_reg[7]_0[6]
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.108     2.265 r  Inst_FSM/i_importe_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.265    Inst_FSM/i_importe_reg[6]_i_1_n_0
    SLICE_X61Y85         LDCE                                         r  Inst_FSM/i_importe_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.513ns  (logic 1.659ns (22.083%)  route 5.854ns (77.917%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[15]/G
    SLICE_X61Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[15]/Q
                         net (fo=24, routed)          2.372     2.931    Inst_FSM/importe_total[15]
    SLICE_X59Y84         LUT4 (Prop_lut4_I0_O)        0.124     3.055 f  Inst_FSM/FSM_sequential_current_state[2]_i_14/O
                         net (fo=1, routed)           0.520     3.576    Inst_FSM/FSM_sequential_current_state[2]_i_14_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.148     3.724 f  Inst_FSM/FSM_sequential_current_state[2]_i_8/O
                         net (fo=2, routed)           0.805     4.529    Inst_FSM/FSM_sequential_current_state[2]_i_8_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I5_O)        0.328     4.857 r  Inst_FSM/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           1.322     6.179    Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state_reg[2]
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.152     6.331 f  Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state[2]_i_4/O
                         net (fo=2, routed)           0.833     7.165    Inst_FSM/FSM_sequential_current_state_reg[2]_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I1_O)        0.348     7.513 r  Inst_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.513    Inst_FSM/next_state[1]
    SLICE_X55Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504     4.927    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.379ns  (logic 1.659ns (22.482%)  route 5.720ns (77.518%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[15]/G
    SLICE_X61Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_FSM/i_importe_reg[15]/Q
                         net (fo=24, routed)          2.372     2.931    Inst_FSM/importe_total[15]
    SLICE_X59Y84         LUT4 (Prop_lut4_I0_O)        0.124     3.055 r  Inst_FSM/FSM_sequential_current_state[2]_i_14/O
                         net (fo=1, routed)           0.520     3.576    Inst_FSM/FSM_sequential_current_state[2]_i_14_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.148     3.724 r  Inst_FSM/FSM_sequential_current_state[2]_i_8/O
                         net (fo=2, routed)           0.805     4.529    Inst_FSM/FSM_sequential_current_state[2]_i_8_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I5_O)        0.328     4.857 f  Inst_FSM/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           1.322     6.179    Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state_reg[2]
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.152     6.331 r  Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state[2]_i_4/O
                         net (fo=2, routed)           0.700     7.031    Inst_FSM/FSM_sequential_current_state_reg[2]_1
    SLICE_X56Y93         LUT6 (Prop_lut6_I5_O)        0.348     7.379 r  Inst_FSM/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.379    Inst_FSM/next_state[2]
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.505     4.928    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.272ns  (logic 1.761ns (24.216%)  route 5.511ns (75.784%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[15]/G
    SLICE_X61Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_FSM/i_importe_reg[15]/Q
                         net (fo=24, routed)          2.372     2.931    Inst_FSM/importe_total[15]
    SLICE_X59Y84         LUT4 (Prop_lut4_I0_O)        0.124     3.055 r  Inst_FSM/FSM_sequential_current_state[2]_i_14/O
                         net (fo=1, routed)           0.520     3.576    Inst_FSM/FSM_sequential_current_state[2]_i_14_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.148     3.724 r  Inst_FSM/FSM_sequential_current_state[2]_i_8/O
                         net (fo=2, routed)           0.513     4.237    Inst_FSM/FSM_sequential_current_state[2]_i_8_n_0
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.328     4.565 r  Inst_FSM/FSM_sequential_current_state[2]_i_5/O
                         net (fo=1, routed)           0.680     5.245    Inst_FSM/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X58Y85         LUT3 (Prop_lut3_I1_O)        0.150     5.395 r  Inst_FSM/FSM_sequential_current_state[2]_i_2/O
                         net (fo=2, routed)           0.973     6.368    Inst_FSM/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.328     6.696 r  Inst_FSM/FSM_sequential_current_state[0]_i_3/O
                         net (fo=1, routed)           0.452     7.148    Inst_FSM/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  Inst_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.272    Inst_FSM/next_state[0]
    SLICE_X54Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504     4.927    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.092ns  (logic 1.507ns (29.595%)  route 3.585ns (70.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=1, routed)           3.585     5.092    Inst_boton_reset/Inst_SYNCHRNZR/RST_IBUF
    SLICE_X54Y93         FDRE                                         r  Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504     4.927    Inst_boton_reset/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[2]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.486ns (32.597%)  route 3.072ns (67.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  MON[2] (IN)
                         net (fo=0)                   0.000     0.000    MON[2]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  MON_IBUF[2]_inst/O
                         net (fo=1, routed)           3.072     4.558    Inst_MONEDAS/Inst_SYNCHRNZR_2/MON_IBUF[0]
    SLICE_X58Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.498     4.921    Inst_MONEDAS/Inst_SYNCHRNZR_2/CLK_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[3]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.477ns (35.750%)  route 2.654ns (64.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  MON[3] (IN)
                         net (fo=0)                   0.000     0.000    MON[3]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  MON_IBUF[3]_inst/O
                         net (fo=1, routed)           2.654     4.130    Inst_MONEDAS/Inst_SYNCHRNZR_3/MON_IBUF[0]
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.494     4.917    Inst_MONEDAS/Inst_SYNCHRNZR_3/CLK_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[1]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 1.488ns (36.342%)  route 2.606ns (63.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  MON[1] (IN)
                         net (fo=0)                   0.000     0.000    MON[1]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MON_IBUF[1]_inst/O
                         net (fo=1, routed)           2.606     4.094    Inst_MONEDAS/Inst_SYNCHRNZR_1/MON_IBUF[0]
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.494     4.917    Inst_MONEDAS/Inst_SYNCHRNZR_1/CLK_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[0]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 1.467ns (35.846%)  route 2.626ns (64.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  MON[0] (IN)
                         net (fo=0)                   0.000     0.000    MON[0]
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  MON_IBUF[0]_inst/O
                         net (fo=1, routed)           2.626     4.094    Inst_MONEDAS/Inst_SYNCHRNZR_0/MON_IBUF[0]
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.494     4.917    Inst_MONEDAS/Inst_SYNCHRNZR_0/CLK_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/C

Slack:                    inf
  Source:                 COMP_PRODUCTO
                            (input port)
  Destination:            Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.810ns  (logic 1.485ns (38.976%)  route 2.325ns (61.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  COMP_PRODUCTO (IN)
                         net (fo=0)                   0.000     0.000    COMP_PRODUCTO
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  COMP_PRODUCTO_IBUF_inst/O
                         net (fo=1, routed)           2.325     3.810    Inst_comprar_producto/Inst_SYNCHRNZR/COMP_PRODUCTO_IBUF
    SLICE_X52Y90         FDRE                                         r  Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.502     4.925    Inst_comprar_producto/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.293ns (31.067%)  route 0.650ns (68.933%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[6]/G
    SLICE_X61Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[6]/Q
                         net (fo=29, routed)          0.129     0.287    Inst_FSM/Q[5]
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.332 r  Inst_FSM/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           0.352     0.684    Inst_FSM/FSM_sequential_current_state[2]_i_8_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.729 f  Inst_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.169     0.898    Inst_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.943 r  Inst_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.943    Inst_FSM/next_state[0]
    SLICE_X54Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.999    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.358ns (35.291%)  route 0.656ns (64.709%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[4]/G
    SLICE_X61Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[4]/Q
                         net (fo=26, routed)          0.158     0.316    Inst_FSM/Q[3]
    SLICE_X58Y85         LUT5 (Prop_lut5_I4_O)        0.045     0.361 r  Inst_FSM/FSM_sequential_current_state[2]_i_5/O
                         net (fo=1, routed)           0.229     0.590    Inst_FSM/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X58Y85         LUT3 (Prop_lut3_I1_O)        0.044     0.634 r  Inst_FSM/FSM_sequential_current_state[2]_i_2/O
                         net (fo=2, routed)           0.270     0.903    Inst_FSM/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.111     1.014 r  Inst_FSM/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.014    Inst_FSM/next_state[2]
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.000    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.366ns (28.560%)  route 0.915ns (71.440%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[6]/G
    SLICE_X61Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[6]/Q
                         net (fo=29, routed)          0.129     0.287    Inst_FSM/Q[5]
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.332 r  Inst_FSM/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           0.487     0.819    Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state_reg[2]
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.045     0.864 f  Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state[2]_i_4/O
                         net (fo=2, routed)           0.299     1.163    Inst_FSM/FSM_sequential_current_state_reg[2]_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I1_O)        0.118     1.281 r  Inst_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.281    Inst_FSM/next_state[1]
    SLICE_X55Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.999    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 COMP_PRODUCTO
                            (input port)
  Destination:            Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.253ns (19.634%)  route 1.035ns (80.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  COMP_PRODUCTO (IN)
                         net (fo=0)                   0.000     0.000    COMP_PRODUCTO
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  COMP_PRODUCTO_IBUF_inst/O
                         net (fo=1, routed)           1.035     1.288    Inst_comprar_producto/Inst_SYNCHRNZR/COMP_PRODUCTO_IBUF
    SLICE_X52Y90         FDRE                                         r  Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.998    Inst_comprar_producto/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[0]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.235ns (17.050%)  route 1.145ns (82.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  MON[0] (IN)
                         net (fo=0)                   0.000     0.000    MON[0]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  MON_IBUF[0]_inst/O
                         net (fo=1, routed)           1.145     1.381    Inst_MONEDAS/Inst_SYNCHRNZR_0/MON_IBUF[0]
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.822     1.987    Inst_MONEDAS/Inst_SYNCHRNZR_0/CLK_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[1]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.256ns (18.407%)  route 1.133ns (81.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  MON[1] (IN)
                         net (fo=0)                   0.000     0.000    MON[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MON_IBUF[1]_inst/O
                         net (fo=1, routed)           1.133     1.389    Inst_MONEDAS/Inst_SYNCHRNZR_1/MON_IBUF[0]
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.822     1.987    Inst_MONEDAS/Inst_SYNCHRNZR_1/CLK_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[3]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.244ns (17.359%)  route 1.164ns (82.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  MON[3] (IN)
                         net (fo=0)                   0.000     0.000    MON[3]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MON_IBUF[3]_inst/O
                         net (fo=1, routed)           1.164     1.408    Inst_MONEDAS/Inst_SYNCHRNZR_3/MON_IBUF[0]
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.822     1.987    Inst_MONEDAS/Inst_SYNCHRNZR_3/CLK_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[2]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.254ns (16.000%)  route 1.331ns (84.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  MON[2] (IN)
                         net (fo=0)                   0.000     0.000    MON[2]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  MON_IBUF[2]_inst/O
                         net (fo=1, routed)           1.331     1.585    Inst_MONEDAS/Inst_SYNCHRNZR_2/MON_IBUF[0]
    SLICE_X58Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.827     1.992    Inst_MONEDAS/Inst_SYNCHRNZR_2/CLK_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.787ns  (logic 0.275ns (15.369%)  route 1.512ns (84.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=1, routed)           1.512     1.787    Inst_boton_reset/Inst_SYNCHRNZR/RST_IBUF
    SLICE_X54Y93         FDRE                                         r  Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.999    Inst_boton_reset/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/C





