// Seed: 2783312626
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output tri id_2,
    input supply1 id_3,
    output wire id_4,
    output uwire id_5,
    input wire id_6,
    input wor id_7
);
  assign id_2 = 1;
  assign id_2 = id_7;
  assign id_4 = 1;
  assign id_4 = id_0;
endmodule
module module_1 (
    input logic id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output tri id_6,
    output wand id_7,
    input wand id_8,
    output wor id_9,
    output logic id_10,
    input tri1 id_11
    , id_17, id_18,
    output supply1 id_12,
    input supply0 id_13,
    input uwire id_14,
    input tri0 id_15
);
  always @(posedge id_13) begin
    id_10 <= id_0;
    $display(1);
  end
  wire id_19;
  wire id_20;
  module_0(
      id_15, id_1, id_6, id_4, id_6, id_6, id_13, id_11
  );
endmodule
