--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\adriqun\FPGA\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml hello.twx hello.ncd -o hello.twr
hello.pcf -ucf hello.ucf

Design file:              hello.ncd
Physical constraint file: hello.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1158 paths analyzed, 101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.915ns.
--------------------------------------------------------------------------------

Paths for end point blinking_1 (SLICE_X9Y1.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_22 (FF)
  Destination:          blinking_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.878ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.221 - 0.258)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_22 to blinking_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.XQ      Tcko                  0.495   counter<22>
                                                       counter_22
    SLICE_X13Y18.F4      net (fanout=2)        1.251   counter<22>
    SLICE_X13Y18.XB      Topxb                 1.112   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<6>
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X9Y1.CE        net (fanout=17)       1.865   counter_cmp_eq0000
    SLICE_X9Y1.CLK       Tceck                 0.155   blinking<1>
                                                       blinking_1
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (1.762ns logic, 3.116ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_18 (FF)
  Destination:          blinking_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.221 - 0.254)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_18 to blinking_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.XQ      Tcko                  0.495   counter<18>
                                                       counter_18
    SLICE_X13Y17.F1      net (fanout=2)        0.927   counter<18>
    SLICE_X13Y17.COUT    Topcyf                1.026   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_lut<4>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X13Y18.XB      Tcinxb                0.216   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X9Y1.CE        net (fanout=17)       1.865   counter_cmp_eq0000
    SLICE_X9Y1.CLK       Tceck                 0.155   blinking<1>
                                                       blinking_1
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (1.892ns logic, 2.792ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          blinking_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.691ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.221 - 0.245)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to blinking_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.XQ      Tcko                  0.495   counter<0>
                                                       counter_0
    SLICE_X13Y18.F3      net (fanout=2)        1.064   counter<0>
    SLICE_X13Y18.XB      Topxb                 1.112   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<6>
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X9Y1.CE        net (fanout=17)       1.865   counter_cmp_eq0000
    SLICE_X9Y1.CLK       Tceck                 0.155   blinking<1>
                                                       blinking_1
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (1.762ns logic, 2.929ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point blinking_0 (SLICE_X9Y1.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_22 (FF)
  Destination:          blinking_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.878ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.221 - 0.258)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_22 to blinking_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.XQ      Tcko                  0.495   counter<22>
                                                       counter_22
    SLICE_X13Y18.F4      net (fanout=2)        1.251   counter<22>
    SLICE_X13Y18.XB      Topxb                 1.112   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<6>
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X9Y1.CE        net (fanout=17)       1.865   counter_cmp_eq0000
    SLICE_X9Y1.CLK       Tceck                 0.155   blinking<1>
                                                       blinking_0
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (1.762ns logic, 3.116ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_18 (FF)
  Destination:          blinking_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.221 - 0.254)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_18 to blinking_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.XQ      Tcko                  0.495   counter<18>
                                                       counter_18
    SLICE_X13Y17.F1      net (fanout=2)        0.927   counter<18>
    SLICE_X13Y17.COUT    Topcyf                1.026   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_lut<4>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X13Y18.XB      Tcinxb                0.216   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X9Y1.CE        net (fanout=17)       1.865   counter_cmp_eq0000
    SLICE_X9Y1.CLK       Tceck                 0.155   blinking<1>
                                                       blinking_0
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (1.892ns logic, 2.792ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          blinking_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.691ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.221 - 0.245)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to blinking_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.XQ      Tcko                  0.495   counter<0>
                                                       counter_0
    SLICE_X13Y18.F3      net (fanout=2)        1.064   counter<0>
    SLICE_X13Y18.XB      Topxb                 1.112   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<6>
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X9Y1.CE        net (fanout=17)       1.865   counter_cmp_eq0000
    SLICE_X9Y1.CLK       Tceck                 0.155   blinking<1>
                                                       blinking_0
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (1.762ns logic, 2.929ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_14 (SLICE_X15Y18.SR), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_22 (FF)
  Destination:          counter_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.723ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.013 - 0.026)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_22 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.XQ      Tcko                  0.495   counter<22>
                                                       counter_22
    SLICE_X13Y18.F4      net (fanout=2)        1.251   counter<22>
    SLICE_X13Y18.XB      Topxb                 1.112   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<6>
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X15Y18.SR      net (fanout=17)       1.432   counter_cmp_eq0000
    SLICE_X15Y18.CLK     Tsrck                 0.433   counter<14>
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (2.040ns logic, 2.683ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.536ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.211 - 0.245)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.XQ      Tcko                  0.495   counter<0>
                                                       counter_0
    SLICE_X13Y18.F3      net (fanout=2)        1.064   counter<0>
    SLICE_X13Y18.XB      Topxb                 1.112   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<6>
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X15Y18.SR      net (fanout=17)       1.432   counter_cmp_eq0000
    SLICE_X15Y18.CLK     Tsrck                 0.433   counter<14>
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (2.040ns logic, 2.496ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.536ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.211 - 0.241)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_5 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.YQ      Tcko                  0.524   counter<4>
                                                       counter_5
    SLICE_X13Y15.F2      net (fanout=2)        0.645   counter<5>
    SLICE_X13Y15.COUT    Topcyf                1.026   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<0>_INV_0
                                                       counter_cmp_eq0000_wg_cy<0>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X13Y16.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X13Y16.COUT    Tbyp                  0.130   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X13Y17.COUT    Tbyp                  0.130   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X13Y18.XB      Tcinxb                0.216   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X15Y18.SR      net (fanout=17)       1.432   counter_cmp_eq0000
    SLICE_X15Y18.CLK     Tsrck                 0.433   counter<14>
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (2.459ns logic, 2.077ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point blinking_1 (SLICE_X9Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blinking_1 (FF)
  Destination:          blinking_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blinking_1 to blinking_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y1.XQ        Tcko                  0.396   blinking<1>
                                                       blinking_1
    SLICE_X9Y1.BX        net (fanout=2)        0.316   blinking<1>
    SLICE_X9Y1.CLK       Tckdi       (-Th)    -0.082   blinking<1>
                                                       blinking_1
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.478ns logic, 0.316ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point blinking_5 (SLICE_X12Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blinking_5 (FF)
  Destination:          blinking_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.859ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blinking_5 to blinking_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y1.XQ       Tcko                  0.417   blinking<5>
                                                       blinking_5
    SLICE_X12Y1.BX       net (fanout=2)        0.314   blinking<5>
    SLICE_X12Y1.CLK      Tckdi       (-Th)    -0.128   blinking<5>
                                                       blinking_5
    -------------------------------------------------  ---------------------------
    Total                                      0.859ns (0.545ns logic, 0.314ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point blinking_3 (SLICE_X10Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blinking_3 (FF)
  Destination:          blinking_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blinking_3 to blinking_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y3.XQ       Tcko                  0.417   blinking<3>
                                                       blinking_3
    SLICE_X10Y3.BX       net (fanout=2)        0.316   blinking<3>
    SLICE_X10Y3.CLK      Tckdi       (-Th)    -0.128   blinking<3>
                                                       blinking_3
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.545ns logic, 0.316ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: blinking<3>/CLK
  Logical resource: blinking_3/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: blinking<3>/CLK
  Logical resource: blinking_3/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: blinking<3>/CLK
  Logical resource: blinking_2/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.915|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1158 paths, 0 nets, and 108 connections

Design statistics:
   Minimum period:   4.915ns{1}   (Maximum frequency: 203.459MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 11 21:09:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



