`default_nettype none
`timescale 1ns/10ps

module dec4_16 (W, En, Y);
input [3:0] W;
input En;
output reg [0:15] Y;
always @(W, En)
case ({W, En})
5'b10000 : Y = 16'b0000000000000001;
5'b10001 : Y = 16'b0000000000000010;
5'b10010 : Y = 16'b0000000000000100;
5'b10011 : Y = 16'b0000000000001000;
5'b10100 : Y = 16'b0000000000010000;
5'b10101 : Y = 16'b0000000000100000;
5'b10110 : Y = 16'b0000000001000000;
5'b10111 : Y = 16'b0000000010000000;
5'b11000 : Y = 16'b0000000100000000;
5'b11001 : Y = 16'b0000001000000000;
5'b11010 : Y = 16'b0000010000000000;
5'b11011 : Y = 16'b0000100000000000;
5'b11100 : Y = 16'b0001000000000000;
5'b11101 : Y = 16'b0010000000000000;
5'b11110 : Y = 16'b0100000000000000;
5'b11111 : Y = 16'b1000000000000000;

default: Y = 16'b0000000000000000;
endcase
endmodule
