/*
 * Copyright (c) 2015 Motorola Mobility, LLC.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 * 1. Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 * 3. Neither the name of the copyright holder nor the names of its
 * contributors may be used to endorse or promote products derived from this
 * software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
 * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
/**
  *   @file            cdsi_offs_def.h
  *
  *   @brief           Header file for CDSI register offset
  *
  *   (C) COPYRIGHT TOSHIBA Corporation Semiconductor & Storage Products Company 2015
  *
  *   All rights reserved
  *
  *   Project:      ARA AP Bridge
  *
  *   Version:      2.02
  *
  *   Release:      Preliminary & Confidential
  *
  *   $Date: Jan 30, 2015
  *
  *   Technical data contained herein are proprietary information of
  *   Toshiba Corporation which shall be treated confidentially,
  *   and shall not be furnished to third parties or made public
  *   without prior written permission by Toshiba Corporation.
  *   These technical data are subject to export CONTROL law of
  *   Japan/USA regulations, and diversion contrary thereto is
  *   prohibited.
  *
  */

#ifndef _CDSI_REG_DEF_H
#define _CDSI_REG_DEF_H

#define CDSI0_REG_BASE 0x40010000
#define CDSI1_REG_BASE 0x40012000
#define CDSI_REG_SIZE 0x2000

#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_OFFS 0x00000000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_MASK 0x8
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_MASK 0xFFFFFFF0
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_BIT 0xFFFFFFF
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_BITWIDTH 28

#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_OFFS 0x00000004
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_MASK 0x8
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_MASK 0x10
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_MASK 0x20
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_SHIFT 5
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_MASK 0xFFFFFFC0
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_SHIFT 6
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_BIT 0x3FFFFFF
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_BITWIDTH 26

#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_OFFS 0x00000008
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_MASK 0x8
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_MASK 0x10
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_MASK 0xE0
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_SHIFT 5
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_BIT 0x7
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_BITWIDTH 3
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_MASK 0x100
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_SHIFT 8
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_MASK 0x200
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_SHIFT 9
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_MASK 0x400
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_SHIFT 10
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_MASK 0x800
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_SHIFT 11
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_MASK 0x1000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_SHIFT 12
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_MASK 0xE000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_SHIFT 13
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_BIT 0x7
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_BITWIDTH 3
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_MASK 0x10000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_SHIFT 16
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_MASK 0x20000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_SHIFT 17
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_MASK 0x40000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_SHIFT 18
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_MASK 0x80000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_SHIFT 19
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_MASK 0x100000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_SHIFT 20
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_MASK 0x200000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_SHIFT 21
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_MASK 0x400000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_SHIFT 22
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_MASK 0xFF800000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_SHIFT 23
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_BIT 0x1FF
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_BITWIDTH 9

#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_OFFS 0x0000000C
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_MASK 0xFFFFFFFC
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_BIT 0x3FFFFFFF
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_BITWIDTH 30

#define CDSI_CDSITX_POWER_SW_OFFS 0x00000010
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_MASK 0x1
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_SHIFT 0
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_BIT 0x1
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_BITWIDTH 1
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_MASK 0x2
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_SHIFT 1
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_BIT 0x1
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_BITWIDTH 1
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_MASK 0x4
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_SHIFT 2
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_BIT 0x1
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_BITWIDTH 1
#define CDSI_CDSITX_POWER_SW_RESERVED_MASK 0xFFFFFFF8
#define CDSI_CDSITX_POWER_SW_RESERVED_SHIFT 3
#define CDSI_CDSITX_POWER_SW_RESERVED_BIT 0x1FFFFFFF
#define CDSI_CDSITX_POWER_SW_RESERVED_BITWIDTH 29

#define CDSI_CDSITX_DPHY_RESET_OFFS 0x00000014
#define CDSI_CDSITX_DPHY_RESET_DPHY_RESET_N_MASK 0x1
#define CDSI_CDSITX_DPHY_RESET_DPHY_RESET_N_SHIFT 0
#define CDSI_CDSITX_DPHY_RESET_DPHY_RESET_N_BIT 0x1
#define CDSI_CDSITX_DPHY_RESET_DPHY_RESET_N_BITWIDTH 1
#define CDSI_CDSITX_DPHY_RESET_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_DPHY_RESET_RESERVED_SHIFT 1
#define CDSI_CDSITX_DPHY_RESET_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_DPHY_RESET_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_PLL_CONFIG_00_OFFS 0x00000018
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_MASK 0x1FF
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_SHIFT 0
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_BIT 0x1FF
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_BITWIDTH 9
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED5_MASK 0xE00
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED5_SHIFT 9
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED5_BIT 0x7
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED5_BITWIDTH 3
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_MASK 0x1000
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_SHIFT 12
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_BIT 0x1
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_BITWIDTH 1
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED4_MASK 0xE000
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED4_SHIFT 13
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED4_BIT 0x7
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED4_BITWIDTH 3
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_MASK 0x30000
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_SHIFT 16
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_BIT 0x3
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_BITWIDTH 2
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED3_MASK 0xC0000
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED3_SHIFT 18
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED3_BIT 0x3
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED3_BITWIDTH 2
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_MASK 0x300000
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_SHIFT 20
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_BIT 0x3
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_BITWIDTH 2
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED2_MASK 0xC00000
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED2_SHIFT 22
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED2_BIT 0x3
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED2_BITWIDTH 2
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_MASK 0x1F000000
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_SHIFT 24
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_BIT 0x1F
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_BITWIDTH 5
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED_MASK 0xE0000000
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED_SHIFT 29
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED_BIT 0x7
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED_BITWIDTH 3

#define CDSI_CDSITX_PLL_CONFIG_01_OFFS 0x0000001C
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_MASK 0xF
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_SHIFT 0
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_BIT 0xF
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_BITWIDTH 4
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_MASK 0x30
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_SHIFT 4
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_BIT 0x3
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_BITWIDTH 2
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED3_MASK 0xC0
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED3_SHIFT 6
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED3_BIT 0x3
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED3_BITWIDTH 2
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_MASK 0x100
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_SHIFT 8
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_BIT 0x1
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_BITWIDTH 1
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED2_MASK 0xE00
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED2_SHIFT 9
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED2_BIT 0x7
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED2_BITWIDTH 3
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_MASK 0x1F000
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_SHIFT 12
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_BIT 0x1F
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_BITWIDTH 5
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_MASK 0xE0000
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_SHIFT 17
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_BIT 0x7
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_BITWIDTH 3
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_MASK 0x100000
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_SHIFT 20
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_BIT 0x1
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_BITWIDTH 1
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_MASK 0x200000
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_SHIFT 21
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_BIT 0x1
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_BITWIDTH 1
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_MASK 0x400000
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_SHIFT 22
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_BIT 0x1
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_BITWIDTH 1
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_MASK 0x800000
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_SHIFT 23
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_BIT 0x1
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_BITWIDTH 1
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED_MASK 0xFF000000
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED_SHIFT 24
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED_BIT 0xFF
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED_BITWIDTH 8

#define CDSI_CDSITX_PLL_CONFIG_02_OFFS 0x00000020
#define CDSI_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_MASK 0xFFFF
#define CDSI_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_SHIFT 0
#define CDSI_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_BIT 0xFFFF
#define CDSI_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_BITWIDTH 16
#define CDSI_CDSITX_PLL_CONFIG_02_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSITX_PLL_CONFIG_02_RESERVED_SHIFT 16
#define CDSI_CDSITX_PLL_CONFIG_02_RESERVED_BIT 0xFFFF
#define CDSI_CDSITX_PLL_CONFIG_02_RESERVED_BITWIDTH 16

#define CDSI_CDSITX_PLL_CONTROL_00_OFFS 0x00000024
#define CDSI_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_MASK 0x1
#define CDSI_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_SHIFT 0
#define CDSI_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_BIT 0x1
#define CDSI_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_BITWIDTH 1
#define CDSI_CDSITX_PLL_CONTROL_00_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_PLL_CONTROL_00_RESERVED_SHIFT 1
#define CDSI_CDSITX_PLL_CONTROL_00_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_PLL_CONTROL_00_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_PLL_CONTROL_01_OFFS 0x00000028
#define CDSI_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_MASK 0x1
#define CDSI_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_SHIFT 0
#define CDSI_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_BIT 0x1
#define CDSI_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_BITWIDTH 1
#define CDSI_CDSITX_PLL_CONTROL_01_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_PLL_CONTROL_01_RESERVED_SHIFT 1
#define CDSI_CDSITX_PLL_CONTROL_01_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_PLL_CONTROL_01_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_LANE_ENABLE_00_OFFS 0x0000002C
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_MASK 0x1
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_SHIFT 0
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_MASK 0x2
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_SHIFT 1
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_MASK 0x4
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_SHIFT 2
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_MASK 0x8
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_SHIFT 3
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_MASK 0x10
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_SHIFT 4
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_00_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_LANE_ENABLE_00_RESERVED_SHIFT 5
#define CDSI_CDSITX_LANE_ENABLE_00_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_LANE_ENABLE_00_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_LANE_ENABLE_01_OFFS 0x00000030
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_MASK 0x1
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_SHIFT 0
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_MASK 0x2
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_SHIFT 1
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_MASK 0x4
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_SHIFT 2
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_MASK 0x8
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_SHIFT 3
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_MASK 0x10
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_SHIFT 4
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_01_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_LANE_ENABLE_01_RESERVED_SHIFT 5
#define CDSI_CDSITX_LANE_ENABLE_01_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_LANE_ENABLE_01_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_LANE_ENABLE_02_OFFS 0x00000034
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_MASK 0x1
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_SHIFT 0
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_MASK 0x2
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_SHIFT 1
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_MASK 0x4
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_SHIFT 2
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_MASK 0x8
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_SHIFT 3
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_MASK 0x10
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_SHIFT 4
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_BIT 0x1
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_BITWIDTH 1
#define CDSI_CDSITX_LANE_ENABLE_02_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_LANE_ENABLE_02_RESERVED_SHIFT 5
#define CDSI_CDSITX_LANE_ENABLE_02_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_LANE_ENABLE_02_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_VREG_CONFIG_OFFS 0x00000038
#define CDSI_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_MASK 0xFFFF
#define CDSI_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_SHIFT 0
#define CDSI_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_BIT 0xFFFF
#define CDSI_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_BITWIDTH 16
#define CDSI_CDSITX_VREG_CONFIG_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSITX_VREG_CONFIG_RESERVED_SHIFT 16
#define CDSI_CDSITX_VREG_CONFIG_RESERVED_BIT 0xFFFF
#define CDSI_CDSITX_VREG_CONFIG_RESERVED_BITWIDTH 16

#define CDSI_CDSITX_VREG_CONTROL_OFFS 0x0000003C
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_MASK 0x1
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_SHIFT 0
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_BIT 0x1
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_BITWIDTH 1
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_MASK 0x2
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_SHIFT 1
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_BIT 0x1
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_BITWIDTH 1
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_MASK 0x4
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_SHIFT 2
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_BIT 0x1
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_BITWIDTH 1
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_MASK 0x8
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_SHIFT 3
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_BIT 0x1
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_BITWIDTH 1
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_MASK 0x10
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_SHIFT 4
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_BIT 0x1
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_BITWIDTH 1
#define CDSI_CDSITX_VREG_CONTROL_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_VREG_CONTROL_RESERVED_SHIFT 5
#define CDSI_CDSITX_VREG_CONTROL_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_VREG_CONTROL_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_LPRX_CALIB_CONFIG_OFFS 0x00000040
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_MASK 0xFF
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_SHIFT 0
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_BIT 0xFF
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_BITWIDTH 8
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_RESERVED_SHIFT 8
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_RESERVED_BITWIDTH 24

#define CDSI_CDSITX_LPRX_CALIB_CONTROL_OFFS 0x00000044
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_MASK 0x1
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_SHIFT 0
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_BIT 0x1
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_BITWIDTH 1
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_RESERVED_SHIFT 1
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_CSI2DSI_SELECT_OFFS 0x00000048
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_MASK 0x1
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_SHIFT 0
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_BIT 0x1
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_BITWIDTH 1
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_MASK 0x2
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_SHIFT 1
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_BIT 0x1
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_BITWIDTH 1
#define CDSI_CDSITX_CSI2DSI_SELECT_RESERVED_MASK 0xFFFFFFFC
#define CDSI_CDSITX_CSI2DSI_SELECT_RESERVED_SHIFT 2
#define CDSI_CDSITX_CSI2DSI_SELECT_RESERVED_BIT 0x3FFFFFFF
#define CDSI_CDSITX_CSI2DSI_SELECT_RESERVED_BITWIDTH 30

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_OFFS 0x0000004C
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_MASK 0x3
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_SHIFT 0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_BIT 0x3
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_BITWIDTH 2
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_MASK 0xFFFFFFFC
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_SHIFT 2
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_BIT 0x3FFFFFFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_BITWIDTH 30

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_OFFS 0x00000050
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_MASK 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_SHIFT 0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_MASK 0x2
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_SHIFT 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_MASK 0xC
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_SHIFT 2
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_BIT 0x3
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_BITWIDTH 2
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_MASK 0x10
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_SHIFT 4
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_MASK 0x20
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_SHIFT 5
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_MASK 0xC0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_SHIFT 6
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_BIT 0x3
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_BITWIDTH 2
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_MASK 0x100
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_SHIFT 8
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_MASK 0x200
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_SHIFT 9
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_MASK 0xC00
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_SHIFT 10
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_BIT 0x3
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_BITWIDTH 2
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_MASK 0x1000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_SHIFT 12
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_MASK 0x2000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_SHIFT 13
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_MASK 0xC000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_SHIFT 14
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_BIT 0x3
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_BITWIDTH 2
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_MASK 0x10000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_SHIFT 16
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_MASK 0x20000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_SHIFT 17
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_MASK 0xFFFC0000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_SHIFT 18
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_BIT 0x3FFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_BITWIDTH 14

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_OFFS 0x00000054
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_MASK 0xFFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_SHIFT 0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_BIT 0xFFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_BITWIDTH 12
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_MASK 0xFFFFF000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_SHIFT 12
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_BIT 0xFFFFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_BITWIDTH 20

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_OFFS 0x00000058
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_MASK 0xFFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_SHIFT 0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_BIT 0xFFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_BITWIDTH 12
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_MASK 0xFFFFF000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_SHIFT 12
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_BIT 0xFFFFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_BITWIDTH 20

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_OFFS 0x0000005C
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_MASK 0x7F
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_SHIFT 0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_BIT 0x7F
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_BITWIDTH 7
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_MASK 0x80
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_SHIFT 7
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_MASK 0x7F00
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_SHIFT 8
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_BIT 0x7F
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_BITWIDTH 7
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_MASK 0x8000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_SHIFT 15
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_BIT 0x1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_BITWIDTH 1
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_MASK 0xFF0000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_SHIFT 16
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_BIT 0xFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_BITWIDTH 8
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_MASK 0xFF000000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_SHIFT 24
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_BIT 0xFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_BITWIDTH 8

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_OFFS 0x00000060
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_MASK 0xFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_SHIFT 0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_BIT 0xFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_BITWIDTH 8
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_MASK 0xFF00
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_SHIFT 8
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_BIT 0xFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_BITWIDTH 8
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_MASK 0x7FF0000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_SHIFT 16
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_BIT 0x7FF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_BITWIDTH 11
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_MASK 0xF8000000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_SHIFT 27
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_BIT 0x1F
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_BITWIDTH 5

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_OFFS 0x00000064
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_MASK 0x7F
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_SHIFT 0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_BIT 0x7F
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_BITWIDTH 7
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_MASK 0xFF80
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_SHIFT 7
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_BIT 0x1FF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_BITWIDTH 9
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_MASK 0xFF0000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_SHIFT 16
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_BIT 0xFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_BITWIDTH 8
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_MASK 0xFF000000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_SHIFT 24
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_BIT 0xFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_BITWIDTH 8

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_OFFS 0x00000068
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_MASK 0xFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_SHIFT 0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_BIT 0xFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_BITWIDTH 8
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_MASK 0xFF00
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_SHIFT 8
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_BIT 0xFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_BITWIDTH 8
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_MASK 0x7FF0000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_SHIFT 16
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_BIT 0x7FF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_BITWIDTH 11
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_MASK 0xF8000000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_SHIFT 27
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_BIT 0x1F
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_BITWIDTH 5

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_OFFS 0x0000006C
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_MASK 0xFFFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_SHIFT 0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_BIT 0xFFFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_BITWIDTH 16
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_SHIFT 16
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_BIT 0xFFFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_BITWIDTH 16

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_OFFS 0x00000070
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_MASK 0x7FF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_SHIFT 0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_BIT 0x7FF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_BITWIDTH 11
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_MASK 0xFFFFF800
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_SHIFT 11
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_BIT 0x1FFFFF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_BITWIDTH 21

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_OFFS 0x00000074
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_MASK 0x7FF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_SHIFT 0
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_BIT 0x7FF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_BITWIDTH 11
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_MASK 0xF800
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_SHIFT 11
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_BIT 0x1F
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_BITWIDTH 5
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_MASK 0x7FF0000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_SHIFT 16
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_BIT 0x7FF
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_BITWIDTH 11
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_MASK 0xF8000000
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_SHIFT 27
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_BIT 0x1F
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_BITWIDTH 5

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_OFFS 0x00000078
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_MASK 0xFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_BITWIDTH 16
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_BITWIDTH 16

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_01_OFFS 0x0000007C
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_02_OFFS 0x00000080
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_03_OFFS 0x00000084
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_04_OFFS 0x00000088
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_05_OFFS 0x0000008C
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_06_OFFS 0x00000090
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_07_OFFS 0x00000094
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_08_OFFS 0x00000098
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_09_OFFS 0x0000009C
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_10_OFFS 0x000000A0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_11_OFFS 0x000000A4
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_CONFIG_00_OFFS 0x000000A8
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_MASK 0xF
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_MASK 0xF0
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_MASK 0xF00
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_MASK 0xF000
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_SHIFT 12
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_MASK 0xF0000
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_RESERVED_MASK 0xFFF00000
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_RESERVED_SHIFT 20
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_RESERVED_BIT 0xFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_RESERVED_BITWIDTH 12

#define CDSI_CDSITX_SIDEBAND_CONFIG_01_OFFS 0x000000AC
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_MASK 0x2
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_MASK 0x4
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_MASK 0x8
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_SHIFT 3
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_MASK 0x10
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_RESERVED_SHIFT 5
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_SIDEBAND_CONFIG_02_OFFS 0x000000B0
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_MASK 0x2
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_MASK 0xC
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_MASK 0x10
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_MASK 0x20
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_SHIFT 5
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_MASK 0xC0
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_SHIFT 6
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_MASK 0x100
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_MASK 0x200
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_SHIFT 9
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_MASK 0xC00
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_SHIFT 10
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_MASK 0x1000
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_SHIFT 12
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_MASK 0x2000
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_SHIFT 13
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_MASK 0xC000
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_SHIFT 14
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_MASK 0x10000
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_MASK 0x20000
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_SHIFT 17
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED_MASK 0xFFFC0000
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED_SHIFT 18
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED_BIT 0x3FFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED_BITWIDTH 14

#define CDSI_CDSITX_SIDEBAND_CONFIG_03_OFFS 0x000000B4
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_MASK 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_MASK 0xC
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_MASK 0x30
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_MASK 0xC0
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_SHIFT 6
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_MASK 0x300
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_MASK 0xC00
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_SHIFT 10
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_MASK 0x3000
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_SHIFT 12
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_MASK 0xC000
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_SHIFT 14
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_MASK 0x30000
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_MASK 0xC0000
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_SHIFT 18
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_MASK 0x300000
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_SHIFT 20
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_MASK 0xC00000
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_SHIFT 22
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_MASK 0x3000000
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_SHIFT 24
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_MASK 0xC000000
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_SHIFT 26
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_MASK 0x30000000
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_SHIFT 28
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_RESERVED_MASK 0xC0000000
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_RESERVED_SHIFT 30
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_RESERVED_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_RESERVED_BITWIDTH 2

#define CDSI_CDSITX_SIDEBAND_CONFIG_04_OFFS 0x000000B8
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_MASK 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_MASK 0xC
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_MASK 0x30
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_MASK 0xC0
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_SHIFT 6
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_MASK 0x300
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_MASK 0xC00
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_SHIFT 10
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_MASK 0x3000
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_SHIFT 12
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_MASK 0xC000
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_SHIFT 14
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_MASK 0x30000
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_MASK 0xC0000
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_SHIFT 18
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_RESERVED_MASK 0xFFF00000
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_RESERVED_SHIFT 20
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_RESERVED_BIT 0xFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_RESERVED_BITWIDTH 12

#define CDSI_CDSITX_SIDEBAND_CONFIG_05_OFFS 0x000000BC
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_MASK 0x2
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_MASK 0x4
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_MASK 0x8
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_SHIFT 3
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_RESERVED_MASK 0xFFFFFFF0
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_RESERVED_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_RESERVED_BIT 0xFFFFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_RESERVED_BITWIDTH 28

#define CDSI_CDSITX_SIDEBAND_CONFIG_06_OFFS 0x000000C0
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_MASK 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_MASK 0xFC
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_BIT 0x3F
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_BITWIDTH 6
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_MASK 0x1F00
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_BIT 0x1F
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_BITWIDTH 5
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED_MASK 0xFFFFE000
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED_SHIFT 13
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED_BIT 0x7FFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED_BITWIDTH 19

#define CDSI_CDSITX_SIDEBAND_CONFIG_07_OFFS 0x000000C4
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_MASK 0x2
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_MASK 0x4
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_MASK 0x8
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_SHIFT 3
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_MASK 0x10
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_MASK 0x20
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_SHIFT 5
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_MASK 0x40
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_SHIFT 6
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_MASK 0x80
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_SHIFT 7
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_RESERVED_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_RESERVED_BITWIDTH 24

#define CDSI_CDSITX_SIDEBAND_CONFIG_08_OFFS 0x000000C8
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_MASK 0x2
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_MASK 0x4
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_RESERVED_MASK 0xFFFFFFF8
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_RESERVED_SHIFT 3
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_RESERVED_BIT 0x1FFFFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_RESERVED_BITWIDTH 29

#define CDSI_CDSITX_SIDEBAND_CONFIG_09_OFFS 0x000000CC
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_MASK 0xE
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_BIT 0x7
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_BITWIDTH 3
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_MASK 0x30
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_MASK 0xC0
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_SHIFT 6
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_MASK 0x100
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_MASK 0xE00
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_SHIFT 9
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_BIT 0x7
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_BITWIDTH 3
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_MASK 0x1000
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_SHIFT 12
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_MASK 0x2000
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_SHIFT 13
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED_MASK 0xFFFFC000
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED_SHIFT 14
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED_BIT 0x3FFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED_BITWIDTH 18

#define CDSI_CDSITX_SIDEBAND_CONFIG_10_OFFS 0x000000D0
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_MASK 0xFFFE
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_BIT 0x7FFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_BITWIDTH 15
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_MASK 0x1FFF0000
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_BIT 0x1FFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_BITWIDTH 13
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED_MASK 0xE0000000
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED_SHIFT 29
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED_BIT 0x7
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED_BITWIDTH 3

#define CDSI_CDSITX_SIDEBAND_CONFIG_11_OFFS 0x000000D4
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_MASK 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_BITWIDTH 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_RESERVED_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_RESERVED_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_RESERVED_BITWIDTH 16

#define CDSI_CDSITX_SIDEBAND_CONFIG_12_OFFS 0x000000D8
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_MASK 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_BITWIDTH 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_RESERVED_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_RESERVED_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_RESERVED_BITWIDTH 16

#define CDSI_CDSITX_SIDEBAND_CONFIG_13_OFFS 0x000000DC
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_MASK 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_BITWIDTH 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_RESERVED_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_RESERVED_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_RESERVED_BITWIDTH 16

#define CDSI_CDSITX_SIDEBAND_CONFIG_14_OFFS 0x000000E0
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_MASK 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_BITWIDTH 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_RESERVED_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_RESERVED_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_RESERVED_BITWIDTH 16

#define CDSI_CDSITX_SIDEBAND_CONFIG_15_OFFS 0x000000E4
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_MASK 0x1FFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_BIT 0x1FFFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_BITWIDTH 17
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_RESERVED_MASK 0xFFFE0000
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_RESERVED_SHIFT 17
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_RESERVED_BIT 0x7FFF
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_RESERVED_BITWIDTH 15

#define CDSI_CDSITX_DEBUG_01_OFFS 0x000000E8

#define CDSI_CDSITX_DEBUG_02_OFFS 0x000000EC

#define CDSI_CDSITX_PISO_ENABLE_OFFS 0x000000F0
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_MASK 0x1
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_SHIFT 0
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_BIT 0x1
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_BITWIDTH 1
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_MASK 0x2
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_SHIFT 1
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_BIT 0x1
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_BITWIDTH 1
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_MASK 0x4
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_SHIFT 2
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_BIT 0x1
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_BITWIDTH 1
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_MASK 0x8
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_SHIFT 3
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_BIT 0x1
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_BITWIDTH 1
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_MASK 0x10
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_SHIFT 4
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_BIT 0x1
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_BITWIDTH 1
#define CDSI_CDSITX_PISO_ENABLE_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_PISO_ENABLE_RESERVED_SHIFT 5
#define CDSI_CDSITX_PISO_ENABLE_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_PISO_ENABLE_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_OFFS 0x000000F4
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_OFFS 0x000000F8
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_OFFS 0x000000FC
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_OFFS 0x00000100
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_SIDEBAND_DEBUG_00_OFFS 0x00000104

#define CDSI_CDSITX_SIDEBAND_DEBUG_01_OFFS 0x00000108

#define CDSI_CDSITX_SIDEBAND_DEBUG_02_OFFS 0x0000010C

#define CDSI_CDSITX_LINK_RESET_OFFS 0x00000110
#define CDSI_CDSITX_LINK_RESET_LINK_RESET_N_MASK 0x1
#define CDSI_CDSITX_LINK_RESET_LINK_RESET_N_SHIFT 0
#define CDSI_CDSITX_LINK_RESET_LINK_RESET_N_BIT 0x1
#define CDSI_CDSITX_LINK_RESET_LINK_RESET_N_BITWIDTH 1
#define CDSI_CDSITX_LINK_RESET_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_LINK_RESET_RESERVED_SHIFT 1
#define CDSI_CDSITX_LINK_RESET_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_LINK_RESET_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_APF_RESET_OFFS 0x00000114
#define CDSI_CDSITX_APF_RESET_APF_RESET_N_MASK 0x1
#define CDSI_CDSITX_APF_RESET_APF_RESET_N_SHIFT 0
#define CDSI_CDSITX_APF_RESET_APF_RESET_N_BIT 0x1
#define CDSI_CDSITX_APF_RESET_APF_RESET_N_BITWIDTH 1
#define CDSI_CDSITX_APF_RESET_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_APF_RESET_RESERVED_SHIFT 1
#define CDSI_CDSITX_APF_RESET_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_APF_RESET_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_OFFS 0x00000118
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_SIDEBAND_DEBUG_03_OFFS 0x0000011C

#define CDSI_CDSITX_INTERRUPT_STATUS_00_OFFS 0x00000120
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_MASK 0x8
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_00_RESERVED_MASK 0xFFFFFFF0
#define CDSI_CDSITX_INTERRUPT_STATUS_00_RESERVED_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_STATUS_00_RESERVED_BIT 0xFFFFFFF
#define CDSI_CDSITX_INTERRUPT_STATUS_00_RESERVED_BITWIDTH 28

#define CDSI_CDSITX_INTERRUPT_STATUS_01_OFFS 0x00000124
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_MASK 0x8
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_01_RESERVED_MASK 0xFFFFFFF0
#define CDSI_CDSITX_INTERRUPT_STATUS_01_RESERVED_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_STATUS_01_RESERVED_BIT 0xFFFFFFF
#define CDSI_CDSITX_INTERRUPT_STATUS_01_RESERVED_BITWIDTH 28

#define CDSI_CDSITX_INTERRUPT_STATUS_02_OFFS 0x00000128
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED2_MASK 0xF8
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED2_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED2_BIT 0x1F
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED2_BITWIDTH 5
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_MASK 0x100
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_SHIFT 8
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_MASK 0x200
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_SHIFT 9
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_MASK 0x400
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_SHIFT 10
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_MASK 0x800
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_SHIFT 11
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_MASK 0x1000
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_SHIFT 12
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_MASK 0x2000
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_SHIFT 13
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_MASK 0x4000
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_SHIFT 14
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED_MASK 0xFFFF8000
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED_SHIFT 15
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED_BIT 0x1FFFF
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED_BITWIDTH 17

#define CDSI_CDSITX_INTERRUPT_STATUS_03_OFFS 0x0000012C
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_MASK 0x8
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_MASK 0x10
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_03_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_INTERRUPT_STATUS_03_RESERVED_SHIFT 5
#define CDSI_CDSITX_INTERRUPT_STATUS_03_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_INTERRUPT_STATUS_03_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_INTERRUPT_STATUS_04_OFFS 0x00000130
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_MASK 0x8
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_MASK 0x10
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_MASK 0x20
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_SHIFT 5
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_MASK 0x40
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_SHIFT 6
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_MASK 0x80
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_SHIFT 7
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_MASK 0x100
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_SHIFT 8
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_MASK 0x200
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_SHIFT 9
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_04_RESERVED_MASK 0xFFFFFC00
#define CDSI_CDSITX_INTERRUPT_STATUS_04_RESERVED_SHIFT 10
#define CDSI_CDSITX_INTERRUPT_STATUS_04_RESERVED_BIT 0x3FFFFF
#define CDSI_CDSITX_INTERRUPT_STATUS_04_RESERVED_BITWIDTH 22

#define CDSI_CDSITX_INTERRUPT_STATUS_05_OFFS 0x00000134
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED2_MASK 0xC
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED2_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED2_BIT 0x3
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED2_BITWIDTH 2
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_MASK 0x10
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_MASK 0x20
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_SHIFT 5
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_MASK 0x40
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_SHIFT 6
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_MASK 0x80
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_SHIFT 7
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED_SHIFT 8
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED_BITWIDTH 24

#define CDSI_CDSITX_INTERRUPT_STATUS_06_OFFS 0x00000138
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED2_MASK 0xE
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED2_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED2_BIT 0x7
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED2_BITWIDTH 3
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_MASK 0x10
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED_SHIFT 5
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_INTERRUPT_MASK_00_OFFS 0x00000160
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_MASK 0x8
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_00_RESERVED_MASK 0xFFFFFFF0
#define CDSI_CDSITX_INTERRUPT_MASK_00_RESERVED_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_MASK_00_RESERVED_BIT 0xFFFFFFF
#define CDSI_CDSITX_INTERRUPT_MASK_00_RESERVED_BITWIDTH 28

#define CDSI_CDSITX_INTERRUPT_MASK_01_OFFS 0x00000164
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_MASK 0x8
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_01_RESERVED_MASK 0xFFFFFFF0
#define CDSI_CDSITX_INTERRUPT_MASK_01_RESERVED_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_MASK_01_RESERVED_BIT 0xFFFFFFF
#define CDSI_CDSITX_INTERRUPT_MASK_01_RESERVED_BITWIDTH 28

#define CDSI_CDSITX_INTERRUPT_MASK_02_OFFS 0x00000168
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED2_MASK 0xF8
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED2_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED2_BIT 0x1F
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED2_BITWIDTH 5
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_MASK 0x100
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_SHIFT 8
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_MASK 0x200
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_SHIFT 9
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_MASK 0x400
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_SHIFT 10
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_MASK 0x800
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_SHIFT 11
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_MASK 0x1000
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_SHIFT 12
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_MASK 0x2000
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_SHIFT 13
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_MASK 0x4000
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_SHIFT 14
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED_MASK 0xFFFF8000
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED_SHIFT 15
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED_BIT 0x1FFFF
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED_BITWIDTH 17

#define CDSI_CDSITX_INTERRUPT_MASK_03_OFFS 0x0000016C
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_MASK 0x8
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_MASK 0x10
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_03_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_INTERRUPT_MASK_03_RESERVED_SHIFT 5
#define CDSI_CDSITX_INTERRUPT_MASK_03_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_INTERRUPT_MASK_03_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_INTERRUPT_MASK_04_OFFS 0x00000170
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_MASK 0x4
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_MASK 0x8
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_SHIFT 3
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_MASK 0x10
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_MASK 0x20
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_SHIFT 5
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_MASK 0x40
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_SHIFT 6
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_MASK 0x80
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_SHIFT 7
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_MASK 0x100
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_SHIFT 8
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_MASK 0x200
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_SHIFT 9
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_04_RESERVED_MASK 0xFFFFFC00
#define CDSI_CDSITX_INTERRUPT_MASK_04_RESERVED_SHIFT 10
#define CDSI_CDSITX_INTERRUPT_MASK_04_RESERVED_BIT 0x3FFFFF
#define CDSI_CDSITX_INTERRUPT_MASK_04_RESERVED_BITWIDTH 22

#define CDSI_CDSITX_INTERRUPT_MASK_05_OFFS 0x00000174
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_MASK 0x2
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED2_MASK 0xC
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED2_SHIFT 2
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED2_BIT 0x3
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED2_BITWIDTH 2
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_MASK 0x10
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_MASK 0x20
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_SHIFT 5
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_MASK 0x40
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_SHIFT 6
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_MASK 0x80
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_SHIFT 7
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED_SHIFT 8
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED_BITWIDTH 24

#define CDSI_CDSITX_INTERRUPT_MASK_06_OFFS 0x00000178
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_MASK 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_SHIFT 0
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED2_MASK 0xE
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED2_SHIFT 1
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED2_BIT 0x7
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED2_BITWIDTH 3
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_MASK 0x10
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_SHIFT 4
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_BIT 0x1
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_BITWIDTH 1
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED_SHIFT 5
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_SIDEBAND_DEBUG_04_OFFS 0x0000017C

#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_OFFS 0x00000180
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_MASK 0x1F
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_BIT 0x1F
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_BITWIDTH 5
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_SHIFT 5
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_OFFS 0x00000184
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_MASK 0xFFFF
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_BITWIDTH 16
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_MASK 0xFF0000
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_BIT 0xFF
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_BITWIDTH 8
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_MASK 0xFF000000
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_SHIFT 24
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_BIT 0xFF
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_BITWIDTH 8

#define CDSI_CDSITX_SIDEBAND_LPRXIF_02_OFFS 0x00000188
#define CDSI_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_OFFS 0x0000018C
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_MASK 0x1F
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_BIT 0x1F
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_BITWIDTH 5
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_SHIFT 5
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_OFFS 0x00000190
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_MASK 0xFFFF
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_BITWIDTH 16
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_BITWIDTH 16

#define CDSI_CDSITX_SIDEBAND_DEBUG_05_OFFS 0x00000194

#define CDSI_CDSITX_SIDEBAND_DEBUG_06_OFFS 0x00000198

#define CDSI_CDSITX_SIDEBAND_DEBUG_07_OFFS 0x0000019C

#define CDSI_CDSITX_SIDEBAND_CMDIF_00_OFFS 0x000001A0
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_RESERVED_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_SIDEBAND_CMDIF_01_OFFS 0x000001A4
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_MASK 0xF
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_RESERVED_MASK 0xFFFFFFF0
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_RESERVED_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_RESERVED_BIT 0xFFFFFFF
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_RESERVED_BITWIDTH 28

#define CDSI_CDSITX_SIDEBAND_CMDIF_02_OFFS 0x000001A8
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_MASK 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_BIT 0xFFFF
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_BITWIDTH 16
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_MASK 0xFF0000
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_BIT 0xFF
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_BITWIDTH 8
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_RESERVED_MASK 0xFF000000
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_RESERVED_SHIFT 24
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_RESERVED_BIT 0xFF
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_RESERVED_BITWIDTH 8

#define CDSI_CDSITX_SIDEBAND_CMDIF_03_OFFS 0x000001AC
#define CDSI_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_MASK 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_BIT 0xFFFFFFFF
#define CDSI_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_BITWIDTH 32

#define CDSI_CDSITX_SIDEBAND_DEBUG_08_OFFS 0x000001B0

#define CDSI_CDSITX_SIDEBAND_DEBUG_09_OFFS 0x000001B4

#define CDSI_CDSITX_SIDEBAND_DEBUG_10_OFFS 0x000001B8

#define CDSI_CDSITX_SIDEBAND_DEBUG_11_OFFS 0x000001BC

#define CDSI_CDSITX_SIDEBAND_CONTROL_00_OFFS 0x000001C0
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_RESERVED_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_OFFS 0x000001C4
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_MASK 0x2
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_MASK 0x4
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_MASK 0x8
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_SHIFT 3
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_MASK 0x10
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_MASK 0x20
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_SHIFT 5
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_MASK 0xFFFFFFC0
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_SHIFT 6
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_BIT 0x3FFFFFF
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_BITWIDTH 26

#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_OFFS 0x000001C8
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_MASK 0xF
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_MASK 0xF0
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_MASK 0xF00
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_MASK 0xF000
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_SHIFT 12
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_MASK 0xF0000
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_MASK 0xFFF00000
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_SHIFT 20
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_BIT 0xFFF
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_BITWIDTH 12

#define CDSI_CDSITX_SIDEBAND_STATUS_01_OFFS 0x000001CC
#define CDSI_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_01_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_SIDEBAND_STATUS_01_RESERVED_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_STATUS_01_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_SIDEBAND_STATUS_01_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_SIDEBAND_STATUS_02_OFFS 0x000001D0
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_MASK 0x2
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_MASK 0x4
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_MASK 0x8
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_SHIFT 3
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED3_MASK 0xF0
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED3_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED3_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED3_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_MASK 0x100
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_MASK 0x200
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_SHIFT 9
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED2_MASK 0xC00
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED2_SHIFT 10
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED2_BIT 0x3
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED2_BITWIDTH 2
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_MASK 0x1000
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_SHIFT 12
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED_MASK 0xFFFFE000
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED_SHIFT 13
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED_BIT 0x7FFFF
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED_BITWIDTH 19

#define CDSI_CDSITX_SIDEBAND_STATUS_03_OFFS 0x000001D4
#define CDSI_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_03_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSITX_SIDEBAND_STATUS_03_RESERVED_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_STATUS_03_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSITX_SIDEBAND_STATUS_03_RESERVED_BITWIDTH 31

#define CDSI_CDSITX_SIDEBAND_STATUS_04_OFFS 0x000001D8
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_MASK 0xF
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_MASK 0xF0
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_MASK 0xF00
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_MASK 0xF000
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_SHIFT 12
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_MASK 0xF0000
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_BIT 0xF
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_BITWIDTH 4
#define CDSI_CDSITX_SIDEBAND_STATUS_04_RESERVED_MASK 0xFFF00000
#define CDSI_CDSITX_SIDEBAND_STATUS_04_RESERVED_SHIFT 20
#define CDSI_CDSITX_SIDEBAND_STATUS_04_RESERVED_BIT 0xFFF
#define CDSI_CDSITX_SIDEBAND_STATUS_04_RESERVED_BITWIDTH 12

#define CDSI_CDSITX_SIDEBAND_STATUS_05_OFFS 0x000001DC
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_MASK 0x2
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_MASK 0x4
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_MASK 0x8
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_SHIFT 3
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_MASK 0x10
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_MASK 0x20
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_SHIFT 5
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_MASK 0x40
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_SHIFT 6
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_MASK 0x80
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_SHIFT 7
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_MASK 0x100
#define CDSI_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_05_RESERVED_MASK 0xFFFFFE00
#define CDSI_CDSITX_SIDEBAND_STATUS_05_RESERVED_SHIFT 9
#define CDSI_CDSITX_SIDEBAND_STATUS_05_RESERVED_BIT 0x7FFFFF
#define CDSI_CDSITX_SIDEBAND_STATUS_05_RESERVED_BITWIDTH 23

#define CDSI_CDSITX_SIDEBAND_STATUS_06_OFFS 0x000001E0
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_MASK 0x2
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_MASK 0x4
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_MASK 0x8
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_SHIFT 3
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_MASK 0x10
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_06_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSITX_SIDEBAND_STATUS_06_RESERVED_SHIFT 5
#define CDSI_CDSITX_SIDEBAND_STATUS_06_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSITX_SIDEBAND_STATUS_06_RESERVED_BITWIDTH 27

#define CDSI_CDSITX_SIDEBAND_STATUS_07_OFFS 0x000001E4
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_MASK 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_SHIFT 0
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_MASK 0x2
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_SHIFT 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_MASK 0x4
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_SHIFT 2
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_MASK 0x8
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_SHIFT 3
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_MASK 0x10
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_SHIFT 4
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED3_MASK 0xE0
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED3_SHIFT 5
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED3_BIT 0x7
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED3_BITWIDTH 3
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_MASK 0x100
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_SHIFT 8
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_MASK 0x200
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_SHIFT 9
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_MASK 0x400
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_SHIFT 10
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_MASK 0x800
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_SHIFT 11
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_MASK 0x1000
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_SHIFT 12
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED2_MASK 0xE000
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED2_SHIFT 13
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED2_BIT 0x7
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED2_BITWIDTH 3
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_MASK 0x10000
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_SHIFT 16
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_MASK 0x20000
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_SHIFT 17
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_MASK 0x40000
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_SHIFT 18
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_MASK 0x80000
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_SHIFT 19
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_MASK 0x100000
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_SHIFT 20
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_BIT 0x1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_BITWIDTH 1
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED_MASK 0xFFE00000
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED_SHIFT 21
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED_BIT 0x7FF
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED_BITWIDTH 11

#define CDSI_AL_TX_BRG_MODE_OFFS 0x00000400
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_EN_MASK 0x1
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_EN_SHIFT 0
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_EN_BIT 0x1
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_EN_BITWIDTH 1
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_MASK 0x2
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_SHIFT 1
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_BIT 0x1
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_BITWIDTH 1
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_MASK 0xC
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_SHIFT 2
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_BIT 0x3
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_BITWIDTH 2
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_MASK 0x10
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_SHIFT 4
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_BIT 0x1
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_BITWIDTH 1
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_MASK 0x80
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_SHIFT 7
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_BIT 0x1
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_BITWIDTH 1
#define CDSI_AL_TX_BRG_MODE_RESERVED1_MASK 0xFFFFFF00
#define CDSI_AL_TX_BRG_MODE_RESERVED1_SHIFT 8
#define CDSI_AL_TX_BRG_MODE_RESERVED1_BIT 0xFFFFFF
#define CDSI_AL_TX_BRG_MODE_RESERVED1_BITWIDTH 24

#define CDSI_AL_TX_BRG_VS_REGEN_SET_OFFS 0x00000404
#define CDSI_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK 0xFFFFFF
#define CDSI_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_SHIFT 0
#define CDSI_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_BIT 0xFFFFFF
#define CDSI_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_BITWIDTH 24
#define CDSI_AL_TX_BRG_VS_REGEN_SET_RESERVED1_MASK 0xFF000000
#define CDSI_AL_TX_BRG_VS_REGEN_SET_RESERVED1_SHIFT 24
#define CDSI_AL_TX_BRG_VS_REGEN_SET_RESERVED1_BIT 0xFF
#define CDSI_AL_TX_BRG_VS_REGEN_SET_RESERVED1_BITWIDTH 8

#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_OFFS 0x00000408
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_MASK 0xFFFFFF
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_SHIFT 0
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_BIT 0xFFFFFF
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_BITWIDTH 24
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_MASK 0xFF000000
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_SHIFT 24
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_BIT 0xFF
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_BITWIDTH 8

#define CDSI_AL_TX_BRG_HS_REGEN_SET_OFFS 0x0000040C
#define CDSI_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK 0x1FFF
#define CDSI_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_SHIFT 0
#define CDSI_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_BIT 0x1FFF
#define CDSI_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_BITWIDTH 13
#define CDSI_AL_TX_BRG_HS_REGEN_SET_RESERVED1_MASK 0xFFFFE000
#define CDSI_AL_TX_BRG_HS_REGEN_SET_RESERVED1_SHIFT 13
#define CDSI_AL_TX_BRG_HS_REGEN_SET_RESERVED1_BIT 0x7FFFF
#define CDSI_AL_TX_BRG_HS_REGEN_SET_RESERVED1_BITWIDTH 19

#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_OFFS 0x00000410
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_MASK 0x1FFF
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_SHIFT 0
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_BIT 0x1FFF
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_BITWIDTH 13
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_MASK 0xFFFFE000
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_SHIFT 13
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_BIT 0x7FFFF
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_BITWIDTH 19

#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_OFFS 0x00000414
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_MASK 0x1FFF
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_SHIFT 0
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_BIT 0x1FFF
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_BITWIDTH 13
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_MASK 0xE000
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_SHIFT 13
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_BIT 0x7
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_BITWIDTH 3
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_MASK 0x1FFF0000
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_SHIFT 16
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_BIT 0x1FFF
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_BITWIDTH 13
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_MASK 0xE0000000
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_SHIFT 29
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_BIT 0x7
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_BITWIDTH 3

#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_OFFS 0x00000418
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_MASK 0x7FF
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_SHIFT 0
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_BIT 0x7FF
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_BITWIDTH 11
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_MASK 0xFFFFF800
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_SHIFT 11
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_BIT 0x1FFFFF
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_BITWIDTH 21

#define CDSI_AL_TX_BRG_TYPE_SEL1_SET_OFFS 0x0000041C
#define CDSI_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_MASK 0xFFFFFFFF
#define CDSI_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_SHIFT 0
#define CDSI_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_BIT 0xFFFFFFFF
#define CDSI_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_BITWIDTH 32

#define CDSI_AL_TX_BRG_TYPE_SEL2_SET_OFFS 0x00000420
#define CDSI_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_MASK 0xFFFFFFFF
#define CDSI_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_SHIFT 0
#define CDSI_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_BIT 0xFFFFFFFF
#define CDSI_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_BITWIDTH 32

#define CDSI_AL_TX_BRG_TYPE_MASK1_SET_OFFS 0x00000424
#define CDSI_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_MASK 0xFFFFFFFF
#define CDSI_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_SHIFT 0
#define CDSI_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_BIT 0xFFFFFFFF
#define CDSI_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_BITWIDTH 32

#define CDSI_AL_TX_BRG_TYPE_MASK2_SET_OFFS 0x00000428
#define CDSI_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_MASK 0xFFFFFFFF
#define CDSI_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_SHIFT 0
#define CDSI_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_BIT 0xFFFFFFFF
#define CDSI_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_BITWIDTH 32

#define CDSI_AL_TX_BRG_PIC_COM_START_OFFS 0x00000440
#define CDSI_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_MASK 0x1
#define CDSI_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_SHIFT 0
#define CDSI_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_BIT 0x1
#define CDSI_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_BITWIDTH 1
#define CDSI_AL_TX_BRG_PIC_COM_START_RESERVED1_MASK 0xFFFFFFFE
#define CDSI_AL_TX_BRG_PIC_COM_START_RESERVED1_SHIFT 1
#define CDSI_AL_TX_BRG_PIC_COM_START_RESERVED1_BIT 0x7FFFFFFF
#define CDSI_AL_TX_BRG_PIC_COM_START_RESERVED1_BITWIDTH 31

#define CDSI_AL_TX_BRG_PIC_COM_SET_OFFS 0x00000444
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_MASK 0x1
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_SHIFT 0
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_BIT 0x1
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_BITWIDTH 1
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_MASK 0x2
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_SHIFT 1
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_BIT 0x1
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_BITWIDTH 1
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_MASK 0x4
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_SHIFT 2
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_BIT 0x1
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_BITWIDTH 1
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_MASK 0x18
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_SHIFT 3
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_BIT 0x3
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_BITWIDTH 2
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_MASK 0x20
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_SHIFT 5
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_BIT 0x1
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_BITWIDTH 1
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_MASK 0xC0
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_SHIFT 6
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_BIT 0x3
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_BITWIDTH 2
#define CDSI_AL_TX_BRG_PIC_COM_SET_RESERVED1_MASK 0xFFFFFF00
#define CDSI_AL_TX_BRG_PIC_COM_SET_RESERVED1_SHIFT 8
#define CDSI_AL_TX_BRG_PIC_COM_SET_RESERVED1_BIT 0xFFFFFF
#define CDSI_AL_TX_BRG_PIC_COM_SET_RESERVED1_BITWIDTH 24

#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_OFFS 0x00000448
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_MASK 0x3FFFF
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_SHIFT 0
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_BIT 0x3FFFF
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_BITWIDTH 18
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_MASK 0xFFFC0000
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_SHIFT 18
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_BIT 0x3FFF
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_BITWIDTH 14

#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_OFFS 0x0000044C
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_MASK 0xFFFF
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_SHIFT 0
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_BIT 0xFFFF
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_BITWIDTH 16
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_MASK 0xFFFF0000
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_SHIFT 16
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_BIT 0xFFFF
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_BITWIDTH 16

#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_OFFS 0x00000450
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_MASK 0xFFFF
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_SHIFT 0
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_BIT 0xFFFF
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_BITWIDTH 16
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_MASK 0xFFFF0000
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_SHIFT 16
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_BIT 0xFFFF
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_BITWIDTH 16

#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_OFFS 0x00000454
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_MASK 0xFFFFFF
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_SHIFT 0
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_BIT 0xFFFFFF
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_BITWIDTH 24
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_MASK 0xFF000000
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_SHIFT 24
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_BIT 0xFF
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_BITWIDTH 8

#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_OFFS 0x00000458
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_MASK 0x1FFF
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_SHIFT 0
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_BIT 0x1FFF
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_BITWIDTH 13
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_MASK 0xE000
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_SHIFT 13
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_BIT 0x7
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_BITWIDTH 3
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_MASK 0xFF0000
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_SHIFT 16
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_BIT 0xFF
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_BITWIDTH 8
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_MASK 0xFF000000
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_SHIFT 24
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_BIT 0xFF
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_BITWIDTH 8

#define CDSI_AL_TX_BRG_PIC_SYN_SET_OFFS 0x0000045C
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_MASK 0x1
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_SHIFT 0
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_BIT 0x1
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_BITWIDTH 1
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_MASK 0x2
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_SHIFT 1
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_BIT 0x1
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_BITWIDTH 1
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_MASK 0x4
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_SHIFT 2
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_BIT 0x1
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_BITWIDTH 1
#define CDSI_AL_TX_BRG_PIC_SYN_SET_RESERVED1_MASK 0xFFFFFFF8
#define CDSI_AL_TX_BRG_PIC_SYN_SET_RESERVED1_SHIFT 3
#define CDSI_AL_TX_BRG_PIC_SYN_SET_RESERVED1_BIT 0x1FFFFFFF
#define CDSI_AL_TX_BRG_PIC_SYN_SET_RESERVED1_BITWIDTH 29

#define CDSI_AL_TX_BRG_PIC_SYN_LINE_OFFS 0x00000460
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_MASK 0xFFFF
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_SHIFT 0
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_BIT 0xFFFF
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_BITWIDTH 16
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_MASK 0x7FFF0000
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_SHIFT 16
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_BIT 0x7FFF
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_BITWIDTH 15
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_MASK 0x80000000
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_SHIFT 31
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_BIT 0x1
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_BITWIDTH 1

#define CDSI_AL_TX_BRG_VPARAM_UPDATE_OFFS 0x00000464
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_MASK 0x1
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_SHIFT 0
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_BIT 0x1
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_BITWIDTH 1
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_MASK 0x2
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_SHIFT 1
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_BIT 0x1
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_BITWIDTH 1
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_MASK 0xFFFFFFFC
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_SHIFT 2
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_BIT 0x3FFFFFFF
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_BITWIDTH 30

#define CDSI_AL_TX_BRG_PIC_COM_STATUS_OFFS 0x00000468
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_MASK 0x1
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_SHIFT 0
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_BIT 0x1
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_BITWIDTH 1
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_MASK 0xFFFFFFFE
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_SHIFT 1
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_BIT 0x7FFFFFFF
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_BITWIDTH 31

#define CDSI_AL_TX_BRG_STATUS_OFFS 0x00000480
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_MASK 0x1
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_SHIFT 0
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_MASK 0x2
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_SHIFT 1
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_MASK 0x4
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_SHIFT 2
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_MASK 0x8
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_SHIFT 3
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_MASK 0x40
#define CDSI_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_SHIFT 6
#define CDSI_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_RESERVED1_MASK 0xFFFFFF80
#define CDSI_AL_TX_BRG_STATUS_RESERVED1_SHIFT 7
#define CDSI_AL_TX_BRG_STATUS_RESERVED1_BIT 0x1FFFFFF
#define CDSI_AL_TX_BRG_STATUS_RESERVED1_BITWIDTH 25

#define CDSI_AL_TX_BRG_STATUS_ENABLE_OFFS 0x00000484
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_MASK 0x1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_SHIFT 0
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_MASK 0x2
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_SHIFT 1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_MASK 0x4
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_SHIFT 2
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_MASK 0x8
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_SHIFT 3
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_MASK 0x10
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_SHIFT 4
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_MASK 0x20
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_SHIFT 5
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_MASK 0x40
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_SHIFT 6
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_BIT 0x1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_BITWIDTH 1
#define CDSI_AL_TX_BRG_STATUS_ENABLE_RESERVED1_MASK 0xFFFFFF80
#define CDSI_AL_TX_BRG_STATUS_ENABLE_RESERVED1_SHIFT 7
#define CDSI_AL_TX_BRG_STATUS_ENABLE_RESERVED1_BIT 0x1FFFFFF
#define CDSI_AL_TX_BRG_STATUS_ENABLE_RESERVED1_BITWIDTH 25

#define CDSI_AL_TX_BRG_INT_MASK_OFFS 0x00000488
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_MASK 0x1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_SHIFT 0
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_BIT 0x1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_BITWIDTH 1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_MASK 0x2
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_SHIFT 1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_BIT 0x1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_BITWIDTH 1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_MASK 0x4
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_SHIFT 2
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_BIT 0x1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_BITWIDTH 1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_MASK 0x8
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_SHIFT 3
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_BIT 0x1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_BITWIDTH 1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_MASK 0x10
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_SHIFT 4
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_BIT 0x1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_BITWIDTH 1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_MASK 0x20
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_SHIFT 5
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_BIT 0x1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_BITWIDTH 1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_MASK 0x40
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_SHIFT 6
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_BIT 0x1
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_BITWIDTH 1
#define CDSI_AL_TX_BRG_INT_MASK_RESERVED1_MASK 0xFFFFFF80
#define CDSI_AL_TX_BRG_INT_MASK_RESERVED1_SHIFT 7
#define CDSI_AL_TX_BRG_INT_MASK_RESERVED1_BIT 0x1FFFFFF
#define CDSI_AL_TX_BRG_INT_MASK_RESERVED1_BITWIDTH 25

#define CDSI_AL_TX_BRG_CDSITX_MODE_OFFS 0x00000500
#define CDSI_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_MASK 0x1
#define CDSI_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_SHIFT 0
#define CDSI_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_BIT 0x1
#define CDSI_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_BITWIDTH 1
#define CDSI_AL_TX_BRG_CDSITX_MODE_RESERVED1_MASK 0xFFFFFFFE
#define CDSI_AL_TX_BRG_CDSITX_MODE_RESERVED1_SHIFT 1
#define CDSI_AL_TX_BRG_CDSITX_MODE_RESERVED1_BIT 0x7FFFFFFF
#define CDSI_AL_TX_BRG_CDSITX_MODE_RESERVED1_BITWIDTH 31

#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_OFFS 0x00000504

#define CDSI_AL_TX_BRG_SOFT_RESET_OFFS 0x00000508
#define CDSI_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_MASK 0x1
#define CDSI_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_SHIFT 0
#define CDSI_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_BIT 0x1
#define CDSI_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_BITWIDTH 1

#define CDSI_AL_TX_BRG_SYSCLK_ENABLE_OFFS 0x0000050C
#define CDSI_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_MASK 0x1
#define CDSI_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_SHIFT 0
#define CDSI_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_BIT 0x1
#define CDSI_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_BITWIDTH 1

#define CDSI_AL_TX_BRG_ENABLE_OFFS    0x00000510
#define CDSI_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_MASK 0x1
#define CDSI_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_SHIFT 0
#define CDSI_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_BIT 0x1
#define CDSI_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_BITWIDTH 1

#define CDSI_AL_TX_BRG_DEBUG_04_OFFS  0x00000600

#define CDSI_AL_TX_BRG_DEBUG_05_OFFS  0x00000604

#define CDSI_AL_TX_BRG_DEBUG_06_OFFS  0x00000608

#define CDSI_AL_TX_BRG_DEBUG_07_OFFS  0x0000060C

#define CDSI_AL_TX_BRG_DEBUG_08_OFFS  0x00000610

#define CDSI_AL_TX_BRG_DEBUG_09_OFFS  0x00000614

#define CDSI_AL_TX_BRG_DEBUG_10_OFFS  0x00000618

#define CDSI_AL_TX_BRG_DEBUG_11_OFFS  0x00000620

#define CDSI_AL_TX_BRG_DEBUG_12_OFFS  0x00000624
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_MASK 0x7
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_SHIFT 0
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_BIT 0x7
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_BITWIDTH 3
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_MASK 0x8
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_SHIFT 3
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_BIT 0x1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_BITWIDTH 1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_MASK 0x70
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_SHIFT 4
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_BIT 0x7
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_BITWIDTH 3
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_MASK 0x80
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_SHIFT 7
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_BIT 0x1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_BITWIDTH 1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_MASK 0x700
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_SHIFT 8
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_BIT 0x7
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_BITWIDTH 3
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_MASK 0x800
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_SHIFT 11
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_BIT 0x1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_BITWIDTH 1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_MASK 0x7000
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_SHIFT 12
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_BIT 0x7
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_BITWIDTH 3
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_MASK 0x8000
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_SHIFT 15
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_BIT 0x1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_BITWIDTH 1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_MASK 0x70000
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_SHIFT 16
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_BIT 0x7
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_BITWIDTH 3
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_MASK 0x80000
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_SHIFT 19
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_BIT 0x1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_BITWIDTH 1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_MASK 0x700000
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_SHIFT 20
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_BIT 0x7
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_BITWIDTH 3
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_MASK 0x800000
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_SHIFT 23
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_BIT 0x1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_BITWIDTH 1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_MASK 0x7000000
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_SHIFT 24
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_BIT 0x7
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_BITWIDTH 3
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_MASK 0x8000000
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_SHIFT 27
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_BIT 0x1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_BITWIDTH 1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_MASK 0x70000000
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_SHIFT 28
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_BIT 0x7
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_BITWIDTH 3
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_MASK 0x80000000
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_SHIFT 31
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_BIT 0x1
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_BITWIDTH 1

#define CDSI_CDSIRX_ADDRESS_CONFIG_OFFS 0x00001004
#define CDSI_CDSIRX_ADDRESS_CONFIG_MAINSEL_MASK 0x1
#define CDSI_CDSIRX_ADDRESS_CONFIG_MAINSEL_SHIFT 0
#define CDSI_CDSIRX_ADDRESS_CONFIG_MAINSEL_BIT 0x1
#define CDSI_CDSIRX_ADDRESS_CONFIG_MAINSEL_BITWIDTH 1
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED_MASK 0xFE
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED_SHIFT 1
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED_BIT 0x7F
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED_BITWIDTH 7
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSEL_MASK 0x700
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSEL_SHIFT 8
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSEL_BIT 0x7
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSEL_BITWIDTH 3
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED2_MASK 0x7800
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED2_SHIFT 11
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED2_BIT 0xF
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED2_BITWIDTH 4
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_MASK 0x8000
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_SHIFT 15
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_BIT 0x1
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_BITWIDTH 1
#define CDSI_CDSIRX_ADDRESS_CONFIG_ADDRCONF_MASK 0x30000
#define CDSI_CDSIRX_ADDRESS_CONFIG_ADDRCONF_SHIFT 16
#define CDSI_CDSIRX_ADDRESS_CONFIG_ADDRCONF_BIT 0x3
#define CDSI_CDSIRX_ADDRESS_CONFIG_ADDRCONF_BITWIDTH 2
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED3_MASK 0xFFFC0000
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED3_SHIFT 18
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED3_BIT 0x3FFF
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED3_BITWIDTH 14

#define CDSI_CDSIRX_CLKEN_OFFS 0x00001008
#define CDSI_CDSIRX_CLKEN_CDSIRXEN_MASK 0x1
#define CDSI_CDSIRX_CLKEN_CDSIRXEN_SHIFT 0
#define CDSI_CDSIRX_CLKEN_CDSIRXEN_BIT 0x1
#define CDSI_CDSIRX_CLKEN_CDSIRXEN_BITWIDTH 1
#define CDSI_CDSIRX_CLKEN_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSIRX_CLKEN_RESERVED_SHIFT 1
#define CDSI_CDSIRX_CLKEN_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSIRX_CLKEN_RESERVED_BITWIDTH 31

#define CDSI_CDSIRX_CLKSEL_OFFS 0x0000100C
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKEN_MASK 0x1
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKEN_SHIFT 0
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKEN_BIT 0x1
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKEN_BITWIDTH 1
#define CDSI_CDSIRX_CLKSEL_RESERVED_MASK 0xFE
#define CDSI_CDSIRX_CLKSEL_RESERVED_SHIFT 1
#define CDSI_CDSIRX_CLKSEL_RESERVED_BIT 0x7F
#define CDSI_CDSIRX_CLKSEL_RESERVED_BITWIDTH 7
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKSEL_MASK 0x300
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKSEL_SHIFT 8
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BIT 0x3
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BITWIDTH 2
#define CDSI_CDSIRX_CLKSEL_RESERVED2_MASK 0xFFFFFC00
#define CDSI_CDSIRX_CLKSEL_RESERVED2_SHIFT 10
#define CDSI_CDSIRX_CLKSEL_RESERVED2_BIT 0x3FFFFF
#define CDSI_CDSIRX_CLKSEL_RESERVED2_BITWIDTH 22

#define CDSI_CDSIRX_MODE_CONFIG_OFFS 0x00001010
#define CDSI_CDSIRX_MODE_CONFIG_CSI2MODE_MASK 0x1
#define CDSI_CDSIRX_MODE_CONFIG_CSI2MODE_SHIFT 0
#define CDSI_CDSIRX_MODE_CONFIG_CSI2MODE_BIT 0x1
#define CDSI_CDSIRX_MODE_CONFIG_CSI2MODE_BITWIDTH 1
#define CDSI_CDSIRX_MODE_CONFIG_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSIRX_MODE_CONFIG_RESERVED_SHIFT 1
#define CDSI_CDSIRX_MODE_CONFIG_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSIRX_MODE_CONFIG_RESERVED_BITWIDTH 31

#define CDSI_CDSIRX_SYSTEM_INIT_OFFS 0x00001014
#define CDSI_CDSIRX_SYSTEM_INIT_SYSINIT_MASK 0x1
#define CDSI_CDSIRX_SYSTEM_INIT_SYSINIT_SHIFT 0
#define CDSI_CDSIRX_SYSTEM_INIT_SYSINIT_BIT 0x1
#define CDSI_CDSIRX_SYSTEM_INIT_SYSINIT_BITWIDTH 1
#define CDSI_CDSIRX_SYSTEM_INIT_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSIRX_SYSTEM_INIT_RESERVED_SHIFT 1
#define CDSI_CDSIRX_SYSTEM_INIT_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSIRX_SYSTEM_INIT_RESERVED_BITWIDTH 31

#define CDSI_CDSIRX_LANE_ENABLE_OFFS 0x00001018
#define CDSI_CDSIRX_LANE_ENABLE_DTLANEEN_MASK 0x7
#define CDSI_CDSIRX_LANE_ENABLE_DTLANEEN_SHIFT 0
#define CDSI_CDSIRX_LANE_ENABLE_DTLANEEN_BIT 0x7
#define CDSI_CDSIRX_LANE_ENABLE_DTLANEEN_BITWIDTH 3
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED_MASK 0x8
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED_SHIFT 3
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED_BIT 0x1
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED_BITWIDTH 1
#define CDSI_CDSIRX_LANE_ENABLE_CLANEEN_MASK 0x10
#define CDSI_CDSIRX_LANE_ENABLE_CLANEEN_SHIFT 4
#define CDSI_CDSIRX_LANE_ENABLE_CLANEEN_BIT 0x1
#define CDSI_CDSIRX_LANE_ENABLE_CLANEEN_BITWIDTH 1
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED2_MASK 0xFFFFFFE0
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED2_SHIFT 5
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED2_BIT 0x7FFFFFF
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED2_BITWIDTH 27

#define CDSI_CDSIRX_VC_ENABLE_OFFS 0x0000101C
#define CDSI_CDSIRX_VC_ENABLE_VC0EN_MASK 0x1
#define CDSI_CDSIRX_VC_ENABLE_VC0EN_SHIFT 0
#define CDSI_CDSIRX_VC_ENABLE_VC0EN_BIT 0x1
#define CDSI_CDSIRX_VC_ENABLE_VC0EN_BITWIDTH 1
#define CDSI_CDSIRX_VC_ENABLE_VC1EN_MASK 0x2
#define CDSI_CDSIRX_VC_ENABLE_VC1EN_SHIFT 1
#define CDSI_CDSIRX_VC_ENABLE_VC1EN_BIT 0x1
#define CDSI_CDSIRX_VC_ENABLE_VC1EN_BITWIDTH 1
#define CDSI_CDSIRX_VC_ENABLE_VC2EN_MASK 0x4
#define CDSI_CDSIRX_VC_ENABLE_VC2EN_SHIFT 2
#define CDSI_CDSIRX_VC_ENABLE_VC2EN_BIT 0x1
#define CDSI_CDSIRX_VC_ENABLE_VC2EN_BITWIDTH 1
#define CDSI_CDSIRX_VC_ENABLE_VC3EN_MASK 0x8
#define CDSI_CDSIRX_VC_ENABLE_VC3EN_SHIFT 3
#define CDSI_CDSIRX_VC_ENABLE_VC3EN_BIT 0x1
#define CDSI_CDSIRX_VC_ENABLE_VC3EN_BITWIDTH 1
#define CDSI_CDSIRX_VC_ENABLE_RESERVED_MASK 0xFFFFFFF0
#define CDSI_CDSIRX_VC_ENABLE_RESERVED_SHIFT 4
#define CDSI_CDSIRX_VC_ENABLE_RESERVED_BIT 0xFFFFFFF
#define CDSI_CDSIRX_VC_ENABLE_RESERVED_BITWIDTH 28

#define CDSI_CDSIRX_START_OFFS 0x00001020
#define CDSI_CDSIRX_START_CDSIRXSTART_MASK 0x1
#define CDSI_CDSIRX_START_CDSIRXSTART_SHIFT 0
#define CDSI_CDSIRX_START_CDSIRXSTART_BIT 0x1
#define CDSI_CDSIRX_START_CDSIRXSTART_BITWIDTH 1
#define CDSI_CDSIRX_START_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSIRX_START_RESERVED_SHIFT 1
#define CDSI_CDSIRX_START_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSIRX_START_RESERVED_BITWIDTH 31

#define CDSI_CDSIRX_LINE_INIT_COUNT_OFFS 0x00001024
#define CDSI_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_MASK 0xFFFF
#define CDSI_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_SHIFT 0
#define CDSI_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_BIT 0xFFFF
#define CDSI_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_BITWIDTH 16
#define CDSI_CDSIRX_LINE_INIT_COUNT_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSIRX_LINE_INIT_COUNT_RESERVED_SHIFT 16
#define CDSI_CDSIRX_LINE_INIT_COUNT_RESERVED_BIT 0xFFFF
#define CDSI_CDSIRX_LINE_INIT_COUNT_RESERVED_BITWIDTH 16

#define CDSI_CDSIRX_HSRXTO_COUNT_OFFS 0x00001028
#define CDSI_CDSIRX_HSRXTO_COUNT_HSTOCNT_MASK 0xFFFFFFFF
#define CDSI_CDSIRX_HSRXTO_COUNT_HSTOCNT_SHIFT 0
#define CDSI_CDSIRX_HSRXTO_COUNT_HSTOCNT_BIT 0xFFFFFFFF
#define CDSI_CDSIRX_HSRXTO_COUNT_HSTOCNT_BITWIDTH 32

#define CDSI_CDSIRX_FUNC_ENABLE_OFFS 0x0000102C
#define CDSI_CDSIRX_FUNC_ENABLE_HSTOCNTEN_MASK 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_HSTOCNTEN_SHIFT 0
#define CDSI_CDSIRX_FUNC_ENABLE_HSTOCNTEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_HSTOCNTEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_TATOCNTEN_MASK 0x2
#define CDSI_CDSIRX_FUNC_ENABLE_TATOCNTEN_SHIFT 1
#define CDSI_CDSIRX_FUNC_ENABLE_TATOCNTEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_TATOCNTEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_MASK 0x4
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_SHIFT 2
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_MASK 0x8
#define CDSI_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_SHIFT 3
#define CDSI_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED_MASK 0xF0
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED_SHIFT 4
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED_BIT 0xF
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED_BITWIDTH 4
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_MASK 0x100
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_SHIFT 8
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_MASK 0x200
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_SHIFT 9
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_MASK 0x400
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_SHIFT 10
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_MASK 0x800
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_SHIFT 11
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_MASK 0x1000
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_SHIFT 12
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_MASK 0x2000
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_SHIFT 13
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_MASK 0x4000
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_SHIFT 14
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED2_MASK 0x8000
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED2_SHIFT 15
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_MASK 0x10000
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_SHIFT 16
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_MASK 0x20000
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_SHIFT 17
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTEN_MASK 0x40000
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTEN_SHIFT 18
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTEN_MASK 0x80000
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTEN_SHIFT 19
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_MASK 0x100000
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_SHIFT 20
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_MASK 0x200000
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_SHIFT 21
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_MASK 0x400000
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_SHIFT 22
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED3_MASK 0x800000
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED3_SHIFT 23
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED3_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED3_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXEN_MASK 0x1000000
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXEN_SHIFT 24
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED4_MASK 0x7E000000
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED4_SHIFT 25
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED4_BIT 0x3F
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED4_BITWIDTH 6

#define CDSI_CDSIRX_DSI_LPTX_MODE_OFFS 0x00001030
#define CDSI_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_MASK 0x1
#define CDSI_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_SHIFT 0
#define CDSI_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED_MASK 0x3E
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED_SHIFT 1
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED_BIT 0x1F
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED_BITWIDTH 5
#define CDSI_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_MASK 0xC0
#define CDSI_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_SHIFT 6
#define CDSI_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_BIT 0x3
#define CDSI_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_BITWIDTH 2
#define CDSI_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_MASK 0x1F00
#define CDSI_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_SHIFT 8
#define CDSI_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_BIT 0x1F
#define CDSI_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_BITWIDTH 5
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED2_MASK 0xFFFFE000
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED2_SHIFT 13
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED2_BIT 0x7FFFF
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED2_BITWIDTH 19

#define CDSI_CDSIRX_DSI_TATO_COUNT_OFFS 0x00001034
#define CDSI_CDSIRX_DSI_TATO_COUNT_TATOCNT_MASK 0xFFFFFFFF
#define CDSI_CDSIRX_DSI_TATO_COUNT_TATOCNT_SHIFT 0
#define CDSI_CDSIRX_DSI_TATO_COUNT_TATOCNT_BIT 0xFFFFFFFF
#define CDSI_CDSIRX_DSI_TATO_COUNT_TATOCNT_BITWIDTH 32

#define CDSI_CDSIRX_DSI_LPTXTO_COUNT_OFFS 0x00001038
#define CDSI_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_MASK 0xFFFFFFFF
#define CDSI_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_SHIFT 0
#define CDSI_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_BIT 0xFFFFFFFF
#define CDSI_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_BITWIDTH 32

#define CDSI_CDSIRX_DSI_WAITBTA_COUNT_OFFS 0x0000103C
#define CDSI_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_MASK 0xFFFFFFFF
#define CDSI_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_SHIFT 0
#define CDSI_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_BIT 0xFFFFFFFF
#define CDSI_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_BITWIDTH 32

#define CDSI_CDSIRX_FUNC_MODE_OFFS 0x00001040
#define CDSI_CDSIRX_FUNC_MODE_EOTPEN_MASK 0x1
#define CDSI_CDSIRX_FUNC_MODE_EOTPEN_SHIFT 0
#define CDSI_CDSIRX_FUNC_MODE_EOTPEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_MODE_EOTPEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_MASK 0x2
#define CDSI_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_SHIFT 1
#define CDSI_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_BIT 0x1
#define CDSI_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_MODE_RESERVED_MASK 0xFC
#define CDSI_CDSIRX_FUNC_MODE_RESERVED_SHIFT 2
#define CDSI_CDSIRX_FUNC_MODE_RESERVED_BIT 0x3F
#define CDSI_CDSIRX_FUNC_MODE_RESERVED_BITWIDTH 6
#define CDSI_CDSIRX_FUNC_MODE_LPTOAUTORXMD_MASK 0x100
#define CDSI_CDSIRX_FUNC_MODE_LPTOAUTORXMD_SHIFT 8
#define CDSI_CDSIRX_FUNC_MODE_LPTOAUTORXMD_BIT 0x1
#define CDSI_CDSIRX_FUNC_MODE_LPTOAUTORXMD_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_MODE_HSTOAUTORXMD_MASK 0x200
#define CDSI_CDSIRX_FUNC_MODE_HSTOAUTORXMD_SHIFT 9
#define CDSI_CDSIRX_FUNC_MODE_HSTOAUTORXMD_BIT 0x1
#define CDSI_CDSIRX_FUNC_MODE_HSTOAUTORXMD_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_MODE_CNTAUTORXMD_MASK 0x400
#define CDSI_CDSIRX_FUNC_MODE_CNTAUTORXMD_SHIFT 10
#define CDSI_CDSIRX_FUNC_MODE_CNTAUTORXMD_BIT 0x1
#define CDSI_CDSIRX_FUNC_MODE_CNTAUTORXMD_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_MODE_RESERVED2_MASK 0xF800
#define CDSI_CDSIRX_FUNC_MODE_RESERVED2_SHIFT 11
#define CDSI_CDSIRX_FUNC_MODE_RESERVED2_BIT 0x1F
#define CDSI_CDSIRX_FUNC_MODE_RESERVED2_BITWIDTH 5
#define CDSI_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_MASK 0x10000
#define CDSI_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_SHIFT 16
#define CDSI_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_BIT 0x1
#define CDSI_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_MASK 0x20000
#define CDSI_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_SHIFT 17
#define CDSI_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_BIT 0x1
#define CDSI_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_BITWIDTH 1
#define CDSI_CDSIRX_FUNC_MODE_RESERVED3_MASK 0xFFFC0000
#define CDSI_CDSIRX_FUNC_MODE_RESERVED3_SHIFT 18
#define CDSI_CDSIRX_FUNC_MODE_RESERVED3_BIT 0x3FFF
#define CDSI_CDSIRX_FUNC_MODE_RESERVED3_BITWIDTH 14

#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_OFFS 0x00001044
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_MASK 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_SHIFT 0
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_MASK 0x2
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_SHIFT 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_MASK 0x4
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_SHIFT 2
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_MASK 0x8
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_SHIFT 3
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_MASK 0x10
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_SHIFT 4
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_MASK 0xE0
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_SHIFT 5
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_BIT 0x7
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_BITWIDTH 3
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_MASK 0x100
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_SHIFT 8
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_MASK 0x200
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_SHIFT 9
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_MASK 0x400
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_SHIFT 10
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_MASK 0x800
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_SHIFT 11
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_MASK 0x1000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_SHIFT 12
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_MASK 0xE000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_SHIFT 13
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_BIT 0x7
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_BITWIDTH 3
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_MASK 0x10000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_SHIFT 16
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_MASK 0x20000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_SHIFT 17
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_MASK 0x40000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_SHIFT 18
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_MASK 0x80000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_SHIFT 19
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_MASK 0x100000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_SHIFT 20
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_MASK 0xE00000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_SHIFT 21
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_BIT 0x7
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_BITWIDTH 3
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_MASK 0x1000000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_SHIFT 24
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_MASK 0x2000000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_SHIFT 25
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_MASK 0x4000000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_SHIFT 26
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_MASK 0x8000000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_SHIFT 27
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_MASK 0x10000000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_SHIFT 28
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_MASK 0xE0000000
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_SHIFT 29
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_BIT 0x7
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_BITWIDTH 3

#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_OFFS 0x00001048
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_MASK 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_SHIFT 0
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_MASK 0x2
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_SHIFT 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_MASK 0x4
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_SHIFT 2
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_MASK 0x8
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_SHIFT 3
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_MASK 0x10
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_SHIFT 4
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_MASK 0xE0
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_SHIFT 5
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_BIT 0x7
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_BITWIDTH 3
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_MASK 0x100
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_SHIFT 8
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_MASK 0x200
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_SHIFT 9
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_MASK 0x400
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_SHIFT 10
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_MASK 0x800
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_SHIFT 11
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_MASK 0x1000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_SHIFT 12
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_MASK 0xE000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_SHIFT 13
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_BIT 0x7
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_BITWIDTH 3
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_MASK 0x10000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_SHIFT 16
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_MASK 0x20000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_SHIFT 17
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_MASK 0x40000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_SHIFT 18
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_MASK 0x80000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_SHIFT 19
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_MASK 0x100000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_SHIFT 20
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_MASK 0xE00000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_SHIFT 21
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_BIT 0x7
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_BITWIDTH 3
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_MASK 0x1000000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_SHIFT 24
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_MASK 0x2000000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_SHIFT 25
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_MASK 0x4000000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_SHIFT 26
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_MASK 0x8000000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_SHIFT 27
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_MASK 0x10000000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_SHIFT 28
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BIT 0x1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BITWIDTH 1
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_MASK 0xE0000000
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_SHIFT 29
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_BIT 0x7
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_BITWIDTH 3

#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_OFFS 0x0000104C
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_MASK 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_SHIFT 0
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_MASK 0x2
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_SHIFT 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_MASK 0x4
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_SHIFT 2
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_MASK 0x8
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_SHIFT 3
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_MASK 0x10
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_SHIFT 4
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_MASK 0x20
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_SHIFT 5
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_MASK 0x40
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_SHIFT 6
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_MASK 0x80
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_SHIFT 7
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_MASK 0x100
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_SHIFT 8
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_MASK 0x200
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_SHIFT 9
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_MASK 0x400
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_SHIFT 10
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_MASK 0x800
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_SHIFT 11
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_MASK 0x1000
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_SHIFT 12
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_MASK 0x2000
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_SHIFT 13
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_MASK 0x4000
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_SHIFT 14
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_MASK 0x8000
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_SHIFT 15
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_SHIFT 16
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_BIT 0xFFFF
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_BITWIDTH 16

#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_OFFS 0x00001050
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_MASK 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_SHIFT 0
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_MASK 0x2
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_SHIFT 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_MASK 0x4
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_SHIFT 2
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_MASK 0x8
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_SHIFT 3
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_MASK 0x10
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_SHIFT 4
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_MASK 0x20
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_SHIFT 5
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_MASK 0x40
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_SHIFT 6
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_MASK 0x80
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_SHIFT 7
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_MASK 0x100
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_SHIFT 8
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_MASK 0x200
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_SHIFT 9
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_MASK 0x400
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_SHIFT 10
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_MASK 0x800
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_SHIFT 11
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_MASK 0x1000
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_SHIFT 12
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_MASK 0x2000
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_SHIFT 13
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_MASK 0x4000
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_SHIFT 14
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_MASK 0x8000
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_SHIFT 15
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_BIT 0x1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_BITWIDTH 1
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_MASK 0xFFFF0000
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_SHIFT 16
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_BIT 0xFFFF
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_BITWIDTH 16

#define CDSI_CDSIRX_INTERNAL_STAT_OFFS 0x00001054
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_MASK 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_SHIFT 0
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_MASK 0x2
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_SHIFT 1
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_MASK 0x4
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_SHIFT 2
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED_MASK 0xFFF8
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED_SHIFT 3
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED_BIT 0x1FFF
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED_BITWIDTH 13
#define CDSI_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_MASK 0x10000
#define CDSI_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_SHIFT 16
#define CDSI_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_MASK 0x20000
#define CDSI_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_SHIFT 17
#define CDSI_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_MASK 0x40000
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_SHIFT 18
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_MASK 0x80000
#define CDSI_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_SHIFT 19
#define CDSI_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_MASK 0x100000
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_SHIFT 20
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED2_MASK 0x200000
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED2_SHIFT 21
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_MASK 0x400000
#define CDSI_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_SHIFT 22
#define CDSI_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_MASK 0x800000
#define CDSI_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_SHIFT 23
#define CDSI_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_MASK 0x1000000
#define CDSI_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_SHIFT 24
#define CDSI_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_MASK 0x2000000
#define CDSI_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_SHIFT 25
#define CDSI_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_MASK 0x4000000
#define CDSI_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_SHIFT 26
#define CDSI_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_MASK 0x8000000
#define CDSI_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_SHIFT 27
#define CDSI_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BIT 0x1
#define CDSI_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BITWIDTH 1
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED3_MASK 0xF0000000
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED3_SHIFT 28
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED3_BIT 0xF
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED3_BITWIDTH 4

#define CDSI_CDSIRX_RXERR_INT_STAT_OFFS 0x0000105C
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTHS_MASK 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTHS_SHIFT 0
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTHS_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTHS_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_MASK 0x2
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_SHIFT 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_MASK 0x4
#define CDSI_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_SHIFT 2
#define CDSI_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRESC_MASK 0x8
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRESC_SHIFT 3
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRESC_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRESC_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_MASK 0x10
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_SHIFT 4
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED_MASK 0x20
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED_SHIFT 5
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCNTRL_MASK 0x40
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCNTRL_SHIFT 6
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCNTRL_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCNTRL_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED2_MASK 0x80
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED2_SHIFT 7
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_MASK 0x100
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_SHIFT 8
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCDBL_MASK 0x200
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCDBL_SHIFT 9
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCDBL_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCDBL_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_MASK 0x400
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_SHIFT 10
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_MASK 0x800
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_SHIFT 11
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRVCID_MASK 0x1000
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRVCID_SHIFT 12
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRVCID_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRVCID_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRINVALID_MASK 0x2000
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRINVALID_SHIFT 13
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRINVALID_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRINVALID_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED3_MASK 0x4000
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED3_SHIFT 14
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED3_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED3_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_MASK 0x8000
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_SHIFT 15
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED4_MASK 0xFF0000
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED4_SHIFT 16
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED4_BIT 0xFF
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED4_BITWIDTH 8
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_MASK 0x1000000
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_SHIFT 24
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRLDSQ_MASK 0x2000000
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRLDSQ_SHIFT 25
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRLDSQ_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRLDSQ_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED5_MASK 0x1C000000
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED5_SHIFT 26
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED5_BIT 0x7
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED5_BITWIDTH 3
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_MASK 0x20000000
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_SHIFT 29
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED6_MASK 0x40000000
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED6_SHIFT 30
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED6_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED6_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_MASK 0x80000000
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_SHIFT 31
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_BITWIDTH 1

#define CDSI_CDSIRX_RXERR_INT_MASK_OFFS 0x00001060
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_MASK 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_SHIFT 0
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_MASK 0x2
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_SHIFT 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_MASK 0x4
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_SHIFT 2
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRESC_MASK 0x8
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRESC_SHIFT 3
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRESC_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRESC_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_MASK 0x10
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_SHIFT 4
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED_MASK 0x20
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED_SHIFT 5
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_MASK 0x40
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_SHIFT 6
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED2_MASK 0x80
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED2_SHIFT 7
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_MASK 0x100
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_SHIFT 8
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_MASK 0x200
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_SHIFT 9
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_MASK 0x400
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_SHIFT 10
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_MASK 0x800
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_SHIFT 11
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRVCID_MASK 0x1000
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRVCID_SHIFT 12
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRVCID_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRVCID_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_MASK 0x2000
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_SHIFT 13
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED3_MASK 0x4000
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED3_SHIFT 14
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED3_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED3_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_MASK 0x8000
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_SHIFT 15
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED4_MASK 0xFF0000
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED4_SHIFT 16
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED4_BIT 0xFF
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED4_BITWIDTH 8
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_MASK 0x1000000
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_SHIFT 24
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_MASK 0x2000000
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_SHIFT 25
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED5_MASK 0x1C000000
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED5_SHIFT 26
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED5_BIT 0x7
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED5_BITWIDTH 3
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_MASK 0x20000000
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_SHIFT 29
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED6_MASK 0x40000000
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED6_SHIFT 30
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED6_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED6_BITWIDTH 1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_MASK 0x80000000
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_SHIFT 31
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_BIT 0x1
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_BITWIDTH 1

#define CDSI_CDSIRX_TXERR_INT_STAT_OFFS 0x00001064
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED_MASK 0x3FFFFFF
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED_SHIFT 0
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED_BIT 0x3FFFFFF
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED_BITWIDTH 26
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_MASK 0x4000000
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_SHIFT 26
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_BITWIDTH 1
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_MASK 0x8000000
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_SHIFT 27
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_BITWIDTH 1
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRTATO_MASK 0x10000000
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRTATO_SHIFT 28
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRTATO_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRTATO_BITWIDTH 1
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED2_MASK 0x20000000
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED2_SHIFT 29
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_MASK 0x40000000
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_SHIFT 30
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_BITWIDTH 1
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED3_MASK 0x80000000
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED3_SHIFT 31
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED3_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED3_BITWIDTH 1

#define CDSI_CDSIRX_TXERR_INT_MASK_OFFS 0x00001068
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED_MASK 0x3FFFFFF
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED_SHIFT 0
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED_BIT 0x3FFFFFF
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED_BITWIDTH 26
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_MASK 0x4000000
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_SHIFT 26
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_BITWIDTH 1
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_MASK 0x8000000
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_SHIFT 27
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_BITWIDTH 1
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRTATO_MASK 0x10000000
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRTATO_SHIFT 28
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRTATO_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRTATO_BITWIDTH 1
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED2_MASK 0x20000000
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED2_SHIFT 29
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_MASK 0x40000000
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_SHIFT 30
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_BITWIDTH 1
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED3_MASK 0x80000000
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED3_SHIFT 31
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED3_BIT 0x1
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED3_BITWIDTH 1

#define CDSI_CDSIRX_ERR_STATUS_OFFS 0x0000106C
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTHS_MASK 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTHS_SHIFT 0
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTHS_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTHS_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_MASK 0x2
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_SHIFT 1
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERREOTSYNCHS_MASK 0x4
#define CDSI_CDSIRX_ERR_STATUS_ERREOTSYNCHS_SHIFT 2
#define CDSI_CDSIRX_ERR_STATUS_ERREOTSYNCHS_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERREOTSYNCHS_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRESC_MASK 0x8
#define CDSI_CDSIRX_ERR_STATUS_ERRESC_SHIFT 3
#define CDSI_CDSIRX_ERR_STATUS_ERRESC_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRESC_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRSYNCESC_MASK 0x10
#define CDSI_CDSIRX_ERR_STATUS_ERRSYNCESC_SHIFT 4
#define CDSI_CDSIRX_ERR_STATUS_ERRSYNCESC_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRSYNCESC_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRTO_MASK 0x20
#define CDSI_CDSIRX_ERR_STATUS_ERRTO_SHIFT 5
#define CDSI_CDSIRX_ERR_STATUS_ERRTO_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRTO_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTRL_MASK 0x40
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTRL_SHIFT 6
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTRL_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTRL_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTLP_MASK 0x80
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTLP_SHIFT 7
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTLP_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTLP_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRECCCRCTD_MASK 0x100
#define CDSI_CDSIRX_ERR_STATUS_ERRECCCRCTD_SHIFT 8
#define CDSI_CDSIRX_ERR_STATUS_ERRECCCRCTD_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRECCCRCTD_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRECCDBL_MASK 0x200
#define CDSI_CDSIRX_ERR_STATUS_ERRECCDBL_SHIFT 9
#define CDSI_CDSIRX_ERR_STATUS_ERRECCDBL_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRECCDBL_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRCHECKSUM_MASK 0x400
#define CDSI_CDSIRX_ERR_STATUS_ERRCHECKSUM_SHIFT 10
#define CDSI_CDSIRX_ERR_STATUS_ERRCHECKSUM_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRCHECKSUM_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRDATATYPE_MASK 0x800
#define CDSI_CDSIRX_ERR_STATUS_ERRDATATYPE_SHIFT 11
#define CDSI_CDSIRX_ERR_STATUS_ERRDATATYPE_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRDATATYPE_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRVCID_MASK 0x1000
#define CDSI_CDSIRX_ERR_STATUS_ERRVCID_SHIFT 12
#define CDSI_CDSIRX_ERR_STATUS_ERRVCID_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRVCID_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRINVALID_MASK 0x2000
#define CDSI_CDSIRX_ERR_STATUS_ERRINVALID_SHIFT 13
#define CDSI_CDSIRX_ERR_STATUS_ERRINVALID_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRINVALID_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_RESERVED_MASK 0x4000
#define CDSI_CDSIRX_ERR_STATUS_RESERVED_SHIFT 14
#define CDSI_CDSIRX_ERR_STATUS_RESERVED_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_RESERVED_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_MASK 0x8000
#define CDSI_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_SHIFT 15
#define CDSI_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_BIT 0x1
#define CDSI_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_BITWIDTH 1
#define CDSI_CDSIRX_ERR_STATUS_RESERVED2_MASK 0xFFFF0000
#define CDSI_CDSIRX_ERR_STATUS_RESERVED2_SHIFT 16
#define CDSI_CDSIRX_ERR_STATUS_RESERVED2_BIT 0xFFFF
#define CDSI_CDSIRX_ERR_STATUS_RESERVED2_BITWIDTH 16

#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_OFFS 0x00001070
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_MASK 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_SHIFT 0
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_MASK 0xFE
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_SHIFT 1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_BIT 0x7F
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_BITWIDTH 7
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_MASK 0x100
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_SHIFT 8
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_MASK 0x200
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_SHIFT 9
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_MASK 0xFC00
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_SHIFT 10
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_BIT 0x3F
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_BITWIDTH 6
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_MASK 0x10000
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_SHIFT 16
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_MASK 0x20000
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_SHIFT 17
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_MASK 0xFFFC0000
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_SHIFT 18
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_BIT 0x3FFF
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_BITWIDTH 14

#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_OFFS 0x00001074
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_MASK 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_SHIFT 0
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_MASK 0xFE
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_SHIFT 1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_BIT 0x7F
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_BITWIDTH 7
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_MASK 0x100
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_SHIFT 8
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_MASK 0x200
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_SHIFT 9
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_MASK 0xFC00
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_SHIFT 10
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_BIT 0x3F
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_BITWIDTH 6
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_MASK 0x10000
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_SHIFT 16
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_MASK 0x20000
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_SHIFT 17
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_MASK 0xFFFC0000
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_SHIFT 18
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_BIT 0x3FFF
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_BITWIDTH 14

#define CDSI_CDSIRX_DSI_LPTX_REQ_OFFS 0x00001078
#define CDSI_CDSIRX_DSI_LPTX_REQ_LPTXREQ_MASK 0x1
#define CDSI_CDSIRX_DSI_LPTX_REQ_LPTXREQ_SHIFT 0
#define CDSI_CDSIRX_DSI_LPTX_REQ_LPTXREQ_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_REQ_LPTXREQ_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_REQ_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSIRX_DSI_LPTX_REQ_RESERVED_SHIFT 1
#define CDSI_CDSIRX_DSI_LPTX_REQ_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSIRX_DSI_LPTX_REQ_RESERVED_BITWIDTH 31

#define CDSI_CDSIRX_DSI_LPTX_TYPE_OFFS 0x0000107C
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TURNREQ_MASK 0x1
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TURNREQ_SHIFT 0
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TURNREQ_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TURNREQ_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED_MASK 0xE
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED_SHIFT 1
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED_BIT 0x7
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED_BITWIDTH 3
#define CDSI_CDSIRX_DSI_LPTX_TYPE_MSGTYP_MASK 0x70
#define CDSI_CDSIRX_DSI_LPTX_TYPE_MSGTYP_SHIFT 4
#define CDSI_CDSIRX_DSI_LPTX_TYPE_MSGTYP_BIT 0x7
#define CDSI_CDSIRX_DSI_LPTX_TYPE_MSGTYP_BITWIDTH 3
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED2_MASK 0x80
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED2_SHIFT 7
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_MASK 0x300
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_SHIFT 8
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_BIT 0x3
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_BITWIDTH 2
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED3_MASK 0xFFFFFC00
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED3_SHIFT 10
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED3_BIT 0x3FFFFF
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED3_BITWIDTH 22

#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_OFFS 0x00001080
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_MASK 0x3F
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_SHIFT 0
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_BIT 0x3F
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_BITWIDTH 6
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_VCID_MASK 0xC0
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_VCID_SHIFT 6
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_VCID_BIT 0x3
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_VCID_BITWIDTH 2
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_MASK 0xFF00
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_SHIFT 8
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_BIT 0xFF
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_BITWIDTH 8
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_MASK 0xFF0000
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_SHIFT 16
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_BIT 0xFF
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_BITWIDTH 8
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_MASK 0xFF000000
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_SHIFT 24
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_BIT 0xFF
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_BITWIDTH 8

#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_OFFS 0x00001084
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_MASK 0x7FFFFFFF
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_SHIFT 0
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_BIT 0x7FFFFFFF
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_BITWIDTH 31
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_MASK 0x80000000
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_SHIFT 31
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_BITWIDTH 1

#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_OFFS 0x00001088
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_MASK 0x7FFFFFFF
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_SHIFT 0
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_BIT 0x7FFFFFFF
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_BITWIDTH 31
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_MASK 0x80000000
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_SHIFT 31
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_BIT 0x1
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_BITWIDTH 1

#define CDSI_CDSIRX_PPI_HSRX_CNTRL_OFFS 0x000010A0
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_MASK 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_SHIFT 0
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_BIT 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_BITWIDTH 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED_MASK 0xC
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED_SHIFT 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED_BIT 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED_BITWIDTH 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_MASK 0x30
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_SHIFT 4
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_BIT 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_BITWIDTH 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_MASK 0xC0
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_SHIFT 6
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_BIT 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_BITWIDTH 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_MASK 0x300
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_SHIFT 8
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_BIT 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_BITWIDTH 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_MASK 0xC00
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_SHIFT 10
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_BIT 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_BITWIDTH 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_MASK 0x3000
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_SHIFT 12
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_BIT 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_BITWIDTH 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_MASK 0xC000
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_SHIFT 14
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_BIT 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_BITWIDTH 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_MASK 0x30000
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_SHIFT 16
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_BIT 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_BITWIDTH 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_MASK 0xFC0000
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_SHIFT 18
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_BIT 0x3F
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_BITWIDTH 6
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_MASK 0x3000000
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_SHIFT 24
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BIT 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BITWIDTH 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_MASK 0xC000000
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_SHIFT 26
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_BIT 0x3
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_BITWIDTH 2
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_MASK 0x20000000
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_SHIFT 29
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_BIT 0x1
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_BITWIDTH 1
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_MASK 0x40000000
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_SHIFT 30
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BIT 0x1
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BITWIDTH 1
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_MASK 0x80000000
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_SHIFT 31
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_BIT 0x1
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_BITWIDTH 1

#define CDSI_CDSIRX_PPI_HSRX_COUNT_OFFS 0x000010A4
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_MASK 0xFF
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_SHIFT 0
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_BIT 0xFF
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_BITWIDTH 8
#define CDSI_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_MASK 0xFF00
#define CDSI_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_SHIFT 8
#define CDSI_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_BIT 0xFF
#define CDSI_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_BITWIDTH 8
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_MASK 0xF0000
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_SHIFT 16
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_BIT 0xF
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_BITWIDTH 4
#define CDSI_CDSIRX_PPI_HSRX_COUNT_RESERVED_MASK 0xF00000
#define CDSI_CDSIRX_PPI_HSRX_COUNT_RESERVED_SHIFT 20
#define CDSI_CDSIRX_PPI_HSRX_COUNT_RESERVED_BIT 0xF
#define CDSI_CDSIRX_PPI_HSRX_COUNT_RESERVED_BITWIDTH 4
#define CDSI_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_MASK 0xFF000000
#define CDSI_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_SHIFT 24
#define CDSI_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_BIT 0xFF
#define CDSI_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_BITWIDTH 8

#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_OFFS 0x000010A8
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_MASK 0xF
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_SHIFT 0
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_MASK 0xF0
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_SHIFT 4
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_MASK 0xF00
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_SHIFT 8
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_MASK 0xF000
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_SHIFT 12
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_MASK 0xF0000
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_SHIFT 16
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_MASK 0xFFF00000
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_SHIFT 20
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_BIT 0xFFF
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_BITWIDTH 12

#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_OFFS 0x000010AC
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_MASK 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_SHIFT 0
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_MASK 0x2
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_SHIFT 1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_MASK 0x4
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_SHIFT 2
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_MASK 0x8
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_SHIFT 3
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_MASK 0x10
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_SHIFT 4
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_MASK 0x20
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_SHIFT 5
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_MASK 0x40
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_SHIFT 6
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_MASK 0x80
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_SHIFT 7
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_MASK 0x100
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_SHIFT 8
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_MASK 0x200
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_SHIFT 9
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_MASK 0xFFFFFC00
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_SHIFT 10
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_BIT 0x3FFFFF
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_BITWIDTH 22

#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_OFFS 0x000010B0
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_MASK 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_SHIFT 0
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_MASK 0x2
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_SHIFT 1
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_MASK 0xC
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_SHIFT 2
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_MASK 0x70
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_SHIFT 4
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BIT 0x7
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BITWIDTH 3
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_MASK 0xFF80
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_SHIFT 7
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BIT 0x1FF
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BITWIDTH 9
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_MASK 0xFF0000
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_SHIFT 16
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BIT 0xFF
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BITWIDTH 8
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_MASK 0xFF000000
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_SHIFT 24
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BIT 0xFF
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BITWIDTH 8

#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_OFFS 0x000010B4
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_MASK 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_SHIFT 0
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_MASK 0xFFFFFFFE
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_SHIFT 1
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_BIT 0x7FFFFFFF
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_BITWIDTH 31

#define CDSI_CDSIRX_PPI_DPHY_MON_OFFS 0x000010B8
#define CDSI_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_MASK 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_SHIFT 0
#define CDSI_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED_MASK 0xFE
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED_SHIFT 1
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED_BIT 0x7F
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED_BITWIDTH 7
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_TERMON_MASK 0x100
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_TERMON_SHIFT 8
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_TERMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_TERMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_TERMON_MASK 0x200
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_TERMON_SHIFT 9
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_TERMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_TERMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_TERMON_MASK 0x400
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_TERMON_SHIFT 10
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_TERMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_TERMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_TERMON_MASK 0x800
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_TERMON_SHIFT 11
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_TERMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_TERMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_TERMON_MASK 0x1000
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_TERMON_SHIFT 12
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_TERMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_TERMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED2_MASK 0xE000
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED2_SHIFT 13
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED2_BIT 0x7
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED2_BITWIDTH 3
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_MASK 0x10000
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_SHIFT 16
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_MASK 0x20000
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_SHIFT 17
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED3_MASK 0xFC0000
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED3_SHIFT 18
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED3_BIT 0x3F
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED3_BITWIDTH 6
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_MASK 0x1000000
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_SHIFT 24
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_MASK 0x2000000
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_SHIFT 25
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_MASK 0x4000000
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_SHIFT 26
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_MASK 0x8000000
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_SHIFT 27
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_MASK 0x10000000
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_SHIFT 28
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED4_MASK 0xE0000000
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED4_SHIFT 29
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED4_BIT 0x7
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED4_BITWIDTH 3

#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_OFFS 0x000010BC
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_MASK 0xFFF
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_SHIFT 0
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_BIT 0xFFF
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_BITWIDTH 12
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_MASK 0xFFFFF000
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_SHIFT 12
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_BIT 0xFFFFF
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_BITWIDTH 20

#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_OFFS 0x000010C0
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_MASK 0x7FF
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_SHIFT 0
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_BIT 0x7FF
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_BITWIDTH 11
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_MASK 0xF800
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_SHIFT 11
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_BIT 0x1F
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_BITWIDTH 5
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_MASK 0x7FF0000
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_SHIFT 16
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_BIT 0x7FF
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_BITWIDTH 11
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_MASK 0xF8000000
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_SHIFT 27
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_BIT 0x1F
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_BITWIDTH 5

#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_OFFS 0x000010C4
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_MASK 0x3
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_SHIFT 0
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_BIT 0x3
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_MASK 0xFFFC
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_SHIFT 2
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_BIT 0x3FFF
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_BITWIDTH 14
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_MASK 0x30000
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_SHIFT 16
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_BIT 0x3
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_MASK 0x7FFC0000
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_SHIFT 18
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_BIT 0x1FFF
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_BITWIDTH 13
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_MASK 0x80000000
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_SHIFT 31
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_BIT 0x1
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_BITWIDTH 1

#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_OFFS 0x000010C8
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_MASK 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_SHIFT 0
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_MASK 0xC
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_SHIFT 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_MASK 0x30
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_SHIFT 4
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_MASK 0xC0
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_SHIFT 6
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_MASK 0x300
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_SHIFT 8
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_MASK 0x3C00
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_SHIFT 10
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_MASK 0xC000
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_SHIFT 14
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_MASK 0x30000
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_SHIFT 16
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_MASK 0xC0000
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_SHIFT 18
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_MASK 0x300000
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_SHIFT 20
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_MASK 0xC00000
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_SHIFT 22
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_MASK 0x3000000
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_SHIFT 24
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_MASK 0x3C000000
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_SHIFT 26
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_MASK 0xC0000000
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_SHIFT 30
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_BITWIDTH 2

#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_OFFS 0x000010CC
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_MASK 0x1
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_SHIFT 0
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_MASK 0x2
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_SHIFT 1
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_BIT 0x1
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_BITWIDTH 1
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_MASK 0xFFFFFFFC
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_SHIFT 2
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_BIT 0x3FFFFFFF
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_BITWIDTH 30

#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_OFFS 0x000010D0
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_MASK 0x1F
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_SHIFT 0
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_BIT 0x1F
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_BITWIDTH 5
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_MASK 0xFFFFFFE0
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_SHIFT 5
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_BIT 0x7FFFFFF
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_BITWIDTH 27

#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_OFFS 0x000010D4
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_MASK 0x3
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_SHIFT 0
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_MASK 0xC
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_SHIFT 2
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_MASK 0x30
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_SHIFT 4
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_MASK 0xC0
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_SHIFT 6
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_MASK 0x300
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_SHIFT 8
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_MASK 0xFC00
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_SHIFT 10
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_BIT 0x3F
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_BITWIDTH 6
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_MASK 0x30000
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_SHIFT 16
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_MASK 0xC0000
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_SHIFT 18
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_BIT 0x3
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_BITWIDTH 2
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_MASK 0xFFF00000
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_SHIFT 20
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_BIT 0xFFF
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_BITWIDTH 12

#define CDSI_CDSIRX_PPI_DPHY_GPI_OFFS 0x000010D8
#define CDSI_CDSIRX_PPI_DPHY_GPI_D0S_GPI_MASK 0xF
#define CDSI_CDSIRX_PPI_DPHY_GPI_D0S_GPI_SHIFT 0
#define CDSI_CDSIRX_PPI_DPHY_GPI_D0S_GPI_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_GPI_D0S_GPI_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_GPI_D1S_GPI_MASK 0xF0
#define CDSI_CDSIRX_PPI_DPHY_GPI_D1S_GPI_SHIFT 4
#define CDSI_CDSIRX_PPI_DPHY_GPI_D1S_GPI_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_GPI_D1S_GPI_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_GPI_D2S_GPI_MASK 0xF00
#define CDSI_CDSIRX_PPI_DPHY_GPI_D2S_GPI_SHIFT 8
#define CDSI_CDSIRX_PPI_DPHY_GPI_D2S_GPI_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_GPI_D2S_GPI_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_GPI_D3S_GPI_MASK 0xF000
#define CDSI_CDSIRX_PPI_DPHY_GPI_D3S_GPI_SHIFT 12
#define CDSI_CDSIRX_PPI_DPHY_GPI_D3S_GPI_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_GPI_D3S_GPI_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_GPI_CLS_GPI_MASK 0xF0000
#define CDSI_CDSIRX_PPI_DPHY_GPI_CLS_GPI_SHIFT 16
#define CDSI_CDSIRX_PPI_DPHY_GPI_CLS_GPI_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_GPI_CLS_GPI_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_GPI_RESERVED_MASK 0xFFF00000
#define CDSI_CDSIRX_PPI_DPHY_GPI_RESERVED_SHIFT 20
#define CDSI_CDSIRX_PPI_DPHY_GPI_RESERVED_BIT 0xFFF
#define CDSI_CDSIRX_PPI_DPHY_GPI_RESERVED_BITWIDTH 12

#define CDSI_CDSIRX_PPI_DPHY_GP_OFFS 0x000010DC
#define CDSI_CDSIRX_PPI_DPHY_GP_D0S_GPO_MASK 0xF
#define CDSI_CDSIRX_PPI_DPHY_GP_D0S_GPO_SHIFT 0
#define CDSI_CDSIRX_PPI_DPHY_GP_D0S_GPO_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_GP_D0S_GPO_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_GP_D1S_GPO_MASK 0xF0
#define CDSI_CDSIRX_PPI_DPHY_GP_D1S_GPO_SHIFT 4
#define CDSI_CDSIRX_PPI_DPHY_GP_D1S_GPO_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_GP_D1S_GPO_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_GP_D2S_GPO_MASK 0xF00
#define CDSI_CDSIRX_PPI_DPHY_GP_D2S_GPO_SHIFT 8
#define CDSI_CDSIRX_PPI_DPHY_GP_D2S_GPO_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_GP_D2S_GPO_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_GP_D3S_GPO_MASK 0xF000
#define CDSI_CDSIRX_PPI_DPHY_GP_D3S_GPO_SHIFT 12
#define CDSI_CDSIRX_PPI_DPHY_GP_D3S_GPO_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_GP_D3S_GPO_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_GP_CLS_GPO_MASK 0xF0000
#define CDSI_CDSIRX_PPI_DPHY_GP_CLS_GPO_SHIFT 16
#define CDSI_CDSIRX_PPI_DPHY_GP_CLS_GPO_BIT 0xF
#define CDSI_CDSIRX_PPI_DPHY_GP_CLS_GPO_BITWIDTH 4
#define CDSI_CDSIRX_PPI_DPHY_GP_RESERVED_MASK 0xFFF00000
#define CDSI_CDSIRX_PPI_DPHY_GP_RESERVED_SHIFT 20
#define CDSI_CDSIRX_PPI_DPHY_GP_RESERVED_BIT 0xFFF
#define CDSI_CDSIRX_PPI_DPHY_GP_RESERVED_BITWIDTH 12

#define CDSI_CDSIRX_LANE_STATUS_HS_OFFS 0x000010E0
#define CDSI_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_MASK 0x1
#define CDSI_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_SHIFT 0
#define CDSI_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_MASK 0x2
#define CDSI_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_SHIFT 1
#define CDSI_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_MASK 0x4
#define CDSI_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_SHIFT 2
#define CDSI_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_MASK 0x8
#define CDSI_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_SHIFT 3
#define CDSI_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED_MASK 0x70
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED_SHIFT 4
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED_BIT 0x7
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED_BITWIDTH 3
#define CDSI_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_MASK 0x80
#define CDSI_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_SHIFT 7
#define CDSI_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED2_MASK 0xFFFFFF00
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED2_SHIFT 8
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED2_BIT 0xFFFFFF
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED2_BITWIDTH 24

#define CDSI_CDSIRX_LANE_STATUS_LP_OFFS 0x000010E4
#define CDSI_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_MASK 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_SHIFT 0
#define CDSI_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_MASK 0x2
#define CDSI_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_SHIFT 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_MASK 0x4
#define CDSI_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_SHIFT 2
#define CDSI_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_MASK 0x8
#define CDSI_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_SHIFT 3
#define CDSI_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED_MASK 0x70
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED_SHIFT 4
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED_BIT 0x7
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED_BITWIDTH 3
#define CDSI_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_MASK 0x80
#define CDSI_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_SHIFT 7
#define CDSI_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_MASK 0x100
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_SHIFT 8
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_MASK 0x200
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_SHIFT 9
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_MASK 0x400
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_SHIFT 10
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_MASK 0x800
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_SHIFT 11
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED2_MASK 0x7000
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED2_SHIFT 12
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED2_BIT 0x7
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED2_BITWIDTH 3
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_MASK 0x8000
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_SHIFT 15
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSESC_MASK 0x10000
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSESC_SHIFT 16
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSESC_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSESC_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSESC_MASK 0x20000
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSESC_SHIFT 17
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSESC_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSESC_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSESC_MASK 0x40000
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSESC_SHIFT 18
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSESC_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSESC_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSESC_MASK 0x80000
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSESC_SHIFT 19
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSESC_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSESC_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED3_MASK 0x300000
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED3_SHIFT 20
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED3_BIT 0x3
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED3_BITWIDTH 2
#define CDSI_CDSIRX_LANE_STATUS_LP_L0DIRECTION_MASK 0x400000
#define CDSI_CDSIRX_LANE_STATUS_LP_L0DIRECTION_SHIFT 22
#define CDSI_CDSIRX_LANE_STATUS_LP_L0DIRECTION_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_L0DIRECTION_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSESC_MASK 0x800000
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSESC_SHIFT 23
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSESC_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSESC_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_MASK 0x1000000
#define CDSI_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_SHIFT 24
#define CDSI_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_BIT 0x1
#define CDSI_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_BITWIDTH 1
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED4_MASK 0xFE000000
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED4_SHIFT 25
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED4_BIT 0x7F
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED4_BITWIDTH 7

#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_OFFS 0x00001108
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_MASK 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_SHIFT 0
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_MASK 0x2
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_SHIFT 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_MASK 0x4
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_SHIFT 2
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_MASK 0x8
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_SHIFT 3
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_MASK 0x10
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_SHIFT 4
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_MASK 0x20
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_SHIFT 5
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_MASK 0x40
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_SHIFT 6
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_MASK 0x80
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_SHIFT 7
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_MASK 0x200
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_SHIFT 9
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_MASK 0x400
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_SHIFT 10
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_MASK 0x800
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_SHIFT 11
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_SHIFT 12
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_SHIFT 13
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_MASK 0x4000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_SHIFT 14
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_MASK 0x8000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_SHIFT 15
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_MASK 0x10000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_SHIFT 16
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_MASK 0x20000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_SHIFT 17
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_MASK 0x40000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_SHIFT 18
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_MASK 0xFFF80000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_SHIFT 19
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_BIT 0x1FFF
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_BITWIDTH 13

#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_OFFS 0x0000110C
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_MASK 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_SHIFT 0
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_MASK 0x2
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_SHIFT 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_MASK 0x4
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_SHIFT 2
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_MASK 0x8
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_SHIFT 3
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_MASK 0x10
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_SHIFT 4
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_MASK 0x20
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_SHIFT 5
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_MASK 0x40
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_SHIFT 6
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_MASK 0x80
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_SHIFT 7
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_MASK 0x200
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_SHIFT 9
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_MASK 0x400
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_SHIFT 10
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_MASK 0x800
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_SHIFT 11
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_SHIFT 12
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_SHIFT 13
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_MASK 0x4000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_SHIFT 14
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_MASK 0x8000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_SHIFT 15
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_MASK 0x10000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_SHIFT 16
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_MASK 0x20000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_SHIFT 17
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_MASK 0x40000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_SHIFT 18
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_MASK 0xFFF80000
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_SHIFT 19
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_BIT 0x1FFF
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_BITWIDTH 13

#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_OFFS 0x00001110
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_MASK 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_SHIFT 0
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_MASK 0x2
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_SHIFT 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_MASK 0x4
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_SHIFT 2
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_MASK 0x8
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_SHIFT 3
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_MASK 0x10
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_SHIFT 4
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_MASK 0x20
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_SHIFT 5
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_MASK 0x40
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_SHIFT 6
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_MASK 0x80
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_SHIFT 7
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_MASK 0x200
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_SHIFT 9
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_MASK 0x400
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_SHIFT 10
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_MASK 0x800
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_SHIFT 11
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_SHIFT 12
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_SHIFT 13
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_MASK 0x4000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_SHIFT 14
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_MASK 0x8000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_SHIFT 15
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_MASK 0x10000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_SHIFT 16
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_MASK 0x20000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_SHIFT 17
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_MASK 0x40000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_SHIFT 18
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_MASK 0xFFF80000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_SHIFT 19
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_BIT 0x1FFF
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_BITWIDTH 13

#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_OFFS 0x00001114
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_MASK 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_SHIFT 0
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_MASK 0x2
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_SHIFT 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_MASK 0x4
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_SHIFT 2
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_MASK 0x8
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_SHIFT 3
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_MASK 0x10
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_SHIFT 4
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_MASK 0x20
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_SHIFT 5
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_MASK 0x40
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_SHIFT 6
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_MASK 0x80
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_SHIFT 7
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_MASK 0x200
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_SHIFT 9
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_MASK 0x400
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_SHIFT 10
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_MASK 0x800
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_SHIFT 11
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_SHIFT 12
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_SHIFT 13
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_MASK 0x4000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_SHIFT 14
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_MASK 0x8000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_SHIFT 15
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_MASK 0x10000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_SHIFT 16
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_MASK 0x20000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_SHIFT 17
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_MASK 0x40000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_SHIFT 18
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_MASK 0xFFF80000
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_SHIFT 19
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_BIT 0x1FFF
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_BITWIDTH 13

#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_OFFS 0x00001118
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_MASK 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_SHIFT 0
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_MASK 0x2
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_SHIFT 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_MASK 0x4
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_SHIFT 2
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_MASK 0x8
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_SHIFT 3
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_MASK 0x10
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_SHIFT 4
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_MASK 0x20
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_SHIFT 5
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_MASK 0x40
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_SHIFT 6
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_MASK 0x80
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_SHIFT 7
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_MASK 0x200
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_SHIFT 9
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_MASK 0x400
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_SHIFT 10
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_MASK 0x800
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_SHIFT 11
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_SHIFT 12
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_SHIFT 13
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_MASK 0x4000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_SHIFT 14
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_MASK 0x8000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_SHIFT 15
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_MASK 0x10000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_SHIFT 16
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_MASK 0x20000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_SHIFT 17
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_MASK 0x40000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_SHIFT 18
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_MASK 0xFFF80000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_SHIFT 19
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_BIT 0x1FFF
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_BITWIDTH 13

#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_OFFS 0x0000111C
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_MASK 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_SHIFT 0
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_MASK 0x2
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_SHIFT 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_MASK 0x4
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_SHIFT 2
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_MASK 0x8
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_SHIFT 3
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_MASK 0x10
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_SHIFT 4
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_MASK 0x20
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_SHIFT 5
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_MASK 0x40
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_SHIFT 6
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_MASK 0x80
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_SHIFT 7
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_MASK 0x200
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_SHIFT 9
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_MASK 0x400
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_SHIFT 10
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_MASK 0x800
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_SHIFT 11
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_SHIFT 12
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_SHIFT 13
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_MASK 0x4000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_SHIFT 14
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_MASK 0x8000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_SHIFT 15
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_MASK 0x10000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_SHIFT 16
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_MASK 0x20000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_SHIFT 17
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_MASK 0x40000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_SHIFT 18
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_MASK 0xFFF80000
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_SHIFT 19
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_BIT 0x1FFF
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_BITWIDTH 13

#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_OFFS 0x00001120
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_MASK 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_SHIFT 0
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_MASK 0x2
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_SHIFT 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_MASK 0x4
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_SHIFT 2
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_MASK 0x8
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_SHIFT 3
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_MASK 0x10
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_SHIFT 4
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_MASK 0x20
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_SHIFT 5
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_MASK 0x40
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_SHIFT 6
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_MASK 0x80
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_SHIFT 7
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_MASK 0x200
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_SHIFT 9
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_MASK 0x400
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_SHIFT 10
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_MASK 0x800
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_SHIFT 11
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_SHIFT 12
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_SHIFT 13
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_MASK 0x4000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_SHIFT 14
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_MASK 0x8000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_SHIFT 15
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_MASK 0x10000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_SHIFT 16
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_MASK 0x20000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_SHIFT 17
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_MASK 0x40000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_SHIFT 18
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_MASK 0xFFF80000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_SHIFT 19
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_BIT 0x1FFF
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_BITWIDTH 13

#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_OFFS 0x00001124
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_MASK 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_SHIFT 0
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_MASK 0x2
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_SHIFT 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_MASK 0x4
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_SHIFT 2
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_MASK 0x8
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_SHIFT 3
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_MASK 0x10
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_SHIFT 4
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_MASK 0x20
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_SHIFT 5
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_MASK 0x40
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_SHIFT 6
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_MASK 0x80
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_SHIFT 7
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_MASK 0x200
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_SHIFT 9
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_MASK 0x400
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_SHIFT 10
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_MASK 0x800
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_SHIFT 11
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_SHIFT 12
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_SHIFT 13
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_MASK 0x4000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_SHIFT 14
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_MASK 0x8000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_SHIFT 15
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_MASK 0x10000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_SHIFT 16
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_MASK 0x20000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_SHIFT 17
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_MASK 0x40000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_SHIFT 18
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_MASK 0xFFF80000
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_SHIFT 19
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_BIT 0x1FFF
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_BITWIDTH 13

#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_OFFS 0x00001128
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_MASK 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_SHIFT 0
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_MASK 0x2
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_SHIFT 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_MASK 0x4
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_SHIFT 2
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_MASK 0x8
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_SHIFT 3
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_MASK 0x10
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_SHIFT 4
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_MASK 0x20
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_SHIFT 5
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_MASK 0x40
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_SHIFT 6
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_MASK 0x80
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_SHIFT 7
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_MASK 0x200
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_SHIFT 9
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_MASK 0x400
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_SHIFT 10
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_MASK 0x800
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_SHIFT 11
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_SHIFT 12
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_SHIFT 13
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_MASK 0xFFFFC000
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_SHIFT 14
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_BIT 0x3FFFF
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_BITWIDTH 18

#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_OFFS 0x0000112C
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_MASK 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_SHIFT 0
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_MASK 0x2
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_SHIFT 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_MASK 0x4
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_SHIFT 2
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_MASK 0x8
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_SHIFT 3
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_MASK 0x10
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_SHIFT 4
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_MASK 0x20
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_SHIFT 5
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_MASK 0x40
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_SHIFT 6
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_MASK 0x80
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_SHIFT 7
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_MASK 0x200
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_SHIFT 9
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_MASK 0x400
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_SHIFT 10
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_MASK 0x800
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_SHIFT 11
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_SHIFT 12
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_SHIFT 13
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_BIT 0x1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_MASK 0xFFFFC000
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_SHIFT 14
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_BIT 0x3FFFF
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_BITWIDTH 18

#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_OFFS 0x00001130
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_MASK 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_SHIFT 0
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_MASK 0x2
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_SHIFT 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_MASK 0x4
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_SHIFT 2
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_MASK 0x8
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_SHIFT 3
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_MASK 0x10
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_SHIFT 4
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_MASK 0x20
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_SHIFT 5
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_MASK 0x40
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_SHIFT 6
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_MASK 0x80
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_SHIFT 7
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_MASK 0x200
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_SHIFT 9
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_MASK 0x400
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_SHIFT 10
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_MASK 0x800
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_SHIFT 11
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_SHIFT 12
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_SHIFT 13
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_MASK 0xFFFFC000
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_SHIFT 14
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_BIT 0x3FFFF
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_BITWIDTH 18

#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_OFFS 0x00001134
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_MASK 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_SHIFT 0
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_MASK 0x2
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_SHIFT 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_MASK 0x4
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_SHIFT 2
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_MASK 0x8
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_SHIFT 3
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_MASK 0x10
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_SHIFT 4
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_MASK 0x20
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_SHIFT 5
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_MASK 0x40
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_SHIFT 6
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_MASK 0x80
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_SHIFT 7
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_MASK 0x200
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_SHIFT 9
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_MASK 0x400
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_SHIFT 10
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_MASK 0x800
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_SHIFT 11
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_SHIFT 12
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_SHIFT 13
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_BIT 0x1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_MASK 0xFFFFC000
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_SHIFT 14
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_BIT 0x3FFFF
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_BITWIDTH 18

#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_OFFS 0x00001138
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_MASK 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_SHIFT 0
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_MASK 0x2
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_SHIFT 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_MASK 0x4
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_SHIFT 2
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_MASK 0x8
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_SHIFT 3
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_MASK 0x10
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_SHIFT 4
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_MASK 0x20
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_SHIFT 5
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_MASK 0x40
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_SHIFT 6
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_MASK 0x80
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_SHIFT 7
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_MASK 0x200
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_SHIFT 9
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_MASK 0x400
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_SHIFT 10
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_MASK 0x800
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_SHIFT 11
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_SHIFT 12
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_SHIFT 13
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_MASK 0xFFFFC000
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_SHIFT 14
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_BIT 0x3FFFF
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_BITWIDTH 18

#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_OFFS 0x0000113C
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_MASK 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_SHIFT 0
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_MASK 0x2
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_SHIFT 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_MASK 0x4
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_SHIFT 2
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_MASK 0x8
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_SHIFT 3
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_MASK 0x10
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_SHIFT 4
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_MASK 0x20
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_SHIFT 5
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_MASK 0x40
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_SHIFT 6
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_MASK 0x80
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_SHIFT 7
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_MASK 0x200
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_SHIFT 9
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_MASK 0x400
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_SHIFT 10
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_MASK 0x800
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_SHIFT 11
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_SHIFT 12
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_SHIFT 13
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_BIT 0x1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_MASK 0xFFFFC000
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_SHIFT 14
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_BIT 0x3FFFF
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_BITWIDTH 18

#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_OFFS 0x00001140
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_MASK 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_SHIFT 0
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_MASK 0x2
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_SHIFT 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_MASK 0x4
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_SHIFT 2
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_MASK 0x8
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_SHIFT 3
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_MASK 0x10
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_SHIFT 4
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_MASK 0x20
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_SHIFT 5
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_MASK 0x40
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_SHIFT 6
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_MASK 0x80
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_SHIFT 7
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_MASK 0x200
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_SHIFT 9
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_MASK 0x400
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_SHIFT 10
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_MASK 0x800
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_SHIFT 11
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_SHIFT 12
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_SHIFT 13
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_MASK 0xFFFFC000
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_SHIFT 14
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_BIT 0x3FFFF
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_BITWIDTH 18

#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_OFFS 0x00001144
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_MASK 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_SHIFT 0
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_MASK 0x2
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_SHIFT 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_MASK 0x4
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_SHIFT 2
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_MASK 0x8
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_SHIFT 3
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_MASK 0x10
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_SHIFT 4
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_MASK 0x20
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_SHIFT 5
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_MASK 0x40
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_SHIFT 6
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_MASK 0x80
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_SHIFT 7
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_MASK 0x100
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_SHIFT 8
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_MASK 0x200
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_SHIFT 9
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_MASK 0x400
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_SHIFT 10
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_MASK 0x800
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_SHIFT 11
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_MASK 0x1000
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_SHIFT 12
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_MASK 0x2000
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_SHIFT 13
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_BIT 0x1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_BITWIDTH 1
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_MASK 0xFFFFC000
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_SHIFT 14
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_BIT 0x3FFFF
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_BITWIDTH 18

#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_OFFS 0x00001148
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_MASK 0xF0
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_BIT 0xF
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_BITWIDTH 4
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_BITWIDTH 16

#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_OFFS 0x0000114C
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_MASK 0xF0
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_BIT 0xF
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_BITWIDTH 4
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_BITWIDTH 16

#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_OFFS 0x00001150
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_MASK 0xF0
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_BIT 0xF
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_BITWIDTH 4
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_BITWIDTH 16

#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_OFFS 0x00001154
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_MASK 0xF0
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_BIT 0xF
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_BITWIDTH 4
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_BITWIDTH 16

#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_OFFS 0x00001158
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_MASK 0xF0
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_BIT 0xF
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_BITWIDTH 4
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_BITWIDTH 16

#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_OFFS 0x0000115C
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_MASK 0xF0
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_BIT 0xF
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_BITWIDTH 4
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_BITWIDTH 16

#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_OFFS 0x00001160
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_MASK 0xF0
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_BIT 0xF
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_BITWIDTH 4
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_BITWIDTH 16

#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_OFFS 0x00001164
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_MASK 0xF0
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_BIT 0xF
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_BITWIDTH 4
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_BITWIDTH 16

#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_OFFS 0x00001168
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_MASK 0xF8
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_BIT 0x1F
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_BITWIDTH 5
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_MASK 0x10000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_MASK 0x20000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_SHIFT 17
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_MASK 0x40000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_SHIFT 18
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_MASK 0x80000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_SHIFT 19
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_MASK 0x100000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_SHIFT 20
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_MASK 0xE00000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_SHIFT 21
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_BIT 0x7
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_BITWIDTH 3
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_MASK 0x1000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_SHIFT 24
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_MASK 0x2000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_SHIFT 25
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_MASK 0x4000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_SHIFT 26
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_MASK 0x8000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_SHIFT 27
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_MASK 0x10000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_SHIFT 28
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_MASK 0x20000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_SHIFT 29
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_MASK 0xC0000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_SHIFT 30
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_BIT 0x3
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_BITWIDTH 2

#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_OFFS 0x0000116C
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_MASK 0x10
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_MASK 0x20
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_SHIFT 5
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_MASK 0x40
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_SHIFT 6
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_MASK 0x80
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_SHIFT 7
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_BITWIDTH 24

#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_OFFS 0x00001170
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_MASK 0xF8
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_BIT 0x1F
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_BITWIDTH 5
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_MASK 0x10000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_MASK 0x20000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_SHIFT 17
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_MASK 0x40000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_SHIFT 18
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_MASK 0x80000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_SHIFT 19
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_MASK 0x100000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_SHIFT 20
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_MASK 0xE00000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_SHIFT 21
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_BIT 0x7
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_BITWIDTH 3
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_MASK 0x1000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_SHIFT 24
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_MASK 0x2000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_SHIFT 25
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_MASK 0x4000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_SHIFT 26
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_MASK 0x8000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_SHIFT 27
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_MASK 0x10000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_SHIFT 28
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_MASK 0x20000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_SHIFT 29
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_MASK 0xC0000000
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_SHIFT 30
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_BIT 0x3
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_BITWIDTH 2

#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_OFFS 0x00001174
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_MASK 0x10
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_MASK 0x20
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_SHIFT 5
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_MASK 0x40
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_SHIFT 6
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_MASK 0x80
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_SHIFT 7
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_BITWIDTH 24

#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_OFFS 0x00001178
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_MASK 0xF8
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_BIT 0x1F
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_BITWIDTH 5
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_MASK 0x10000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_MASK 0x20000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_SHIFT 17
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_MASK 0x40000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_SHIFT 18
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_MASK 0x80000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_SHIFT 19
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_MASK 0x100000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_SHIFT 20
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_MASK 0xE00000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_SHIFT 21
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_BIT 0x7
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_BITWIDTH 3
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_MASK 0x1000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_SHIFT 24
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_MASK 0x2000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_SHIFT 25
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_MASK 0x4000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_SHIFT 26
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_MASK 0x8000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_SHIFT 27
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_MASK 0x10000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_SHIFT 28
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_MASK 0x20000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_SHIFT 29
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_MASK 0xC0000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_SHIFT 30
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_BIT 0x3
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_BITWIDTH 2

#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_OFFS 0x0000117C
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_MASK 0x10
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_MASK 0x20
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_SHIFT 5
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_MASK 0x40
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_SHIFT 6
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_MASK 0x80
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_SHIFT 7
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_BITWIDTH 24

#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_OFFS 0x00001180
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_MASK 0xF8
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_BIT 0x1F
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_BITWIDTH 5
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_MASK 0x10000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_MASK 0x20000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_SHIFT 17
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_MASK 0x40000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_SHIFT 18
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_MASK 0x80000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_SHIFT 19
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_MASK 0x100000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_SHIFT 20
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_MASK 0xE00000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_SHIFT 21
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_BIT 0x7
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_BITWIDTH 3
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_MASK 0x1000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_SHIFT 24
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_MASK 0x2000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_SHIFT 25
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_MASK 0x4000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_SHIFT 26
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_MASK 0x8000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_SHIFT 27
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_MASK 0x10000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_SHIFT 28
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_MASK 0x20000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_SHIFT 29
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_MASK 0xC0000000
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_SHIFT 30
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_BIT 0x3
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_BITWIDTH 2

#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_OFFS 0x00001184
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_MASK 0x10
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_MASK 0x20
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_SHIFT 5
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_MASK 0x40
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_SHIFT 6
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_MASK 0x80
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_SHIFT 7
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_BITWIDTH 24

#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_OFFS 0x00001188
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_MASK 0xF8
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_BIT 0x1F
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_BITWIDTH 5
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_MASK 0x10000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_MASK 0x20000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_SHIFT 17
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_MASK 0x40000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_SHIFT 18
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_MASK 0x80000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_SHIFT 19
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_MASK 0x100000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_SHIFT 20
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_MASK 0xE00000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_SHIFT 21
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_BIT 0x7
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_BITWIDTH 3
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_MASK 0x1000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_SHIFT 24
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_MASK 0x2000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_SHIFT 25
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_MASK 0x4000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_SHIFT 26
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_MASK 0x8000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_SHIFT 27
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_MASK 0x10000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_SHIFT 28
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_MASK 0x20000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_SHIFT 29
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_MASK 0xC0000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_SHIFT 30
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_BIT 0x3
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_BITWIDTH 2

#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_OFFS 0x0000118C
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_MASK 0x10
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_MASK 0x20
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_SHIFT 5
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_MASK 0x40
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_SHIFT 6
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_MASK 0x80
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_SHIFT 7
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_BITWIDTH 24

#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_OFFS 0x00001190
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_MASK 0xF8
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_BIT 0x1F
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_BITWIDTH 5
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_MASK 0x10000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_MASK 0x20000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_SHIFT 17
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_MASK 0x40000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_SHIFT 18
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_MASK 0x80000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_SHIFT 19
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_MASK 0x100000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_SHIFT 20
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_MASK 0xE00000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_SHIFT 21
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_BIT 0x7
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_BITWIDTH 3
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_MASK 0x1000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_SHIFT 24
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_MASK 0x2000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_SHIFT 25
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_MASK 0x4000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_SHIFT 26
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_MASK 0x8000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_SHIFT 27
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_MASK 0x10000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_SHIFT 28
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_MASK 0x20000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_SHIFT 29
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_MASK 0xC0000000
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_SHIFT 30
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_BIT 0x3
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_BITWIDTH 2

#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_OFFS 0x00001194
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_MASK 0x10
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_MASK 0x20
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_SHIFT 5
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_MASK 0x40
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_SHIFT 6
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_MASK 0x80
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_SHIFT 7
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_BITWIDTH 24

#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_OFFS 0x00001198
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_MASK 0xF8
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_BIT 0x1F
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_BITWIDTH 5
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_MASK 0x10000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_MASK 0x20000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_SHIFT 17
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_MASK 0x40000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_SHIFT 18
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_MASK 0x80000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_SHIFT 19
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_MASK 0x100000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_SHIFT 20
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_MASK 0xE00000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_SHIFT 21
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_BIT 0x7
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_BITWIDTH 3
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_MASK 0x1000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_SHIFT 24
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_MASK 0x2000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_SHIFT 25
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_MASK 0x4000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_SHIFT 26
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_MASK 0x8000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_SHIFT 27
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_MASK 0x10000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_SHIFT 28
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_MASK 0x20000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_SHIFT 29
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_MASK 0xC0000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_SHIFT 30
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_BIT 0x3
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_BITWIDTH 2

#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_OFFS 0x0000119C
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_MASK 0x10
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_MASK 0x20
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_SHIFT 5
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_MASK 0x40
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_SHIFT 6
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_MASK 0x80
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_SHIFT 7
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_BITWIDTH 24

#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_OFFS 0x000011A0
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_MASK 0xF8
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_BIT 0x1F
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_BITWIDTH 5
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_MASK 0x100
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_MASK 0x200
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_SHIFT 9
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_MASK 0x400
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_SHIFT 10
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_MASK 0x800
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_SHIFT 11
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_MASK 0x1000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_SHIFT 12
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_MASK 0x2000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_SHIFT 13
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_MASK 0x4000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_SHIFT 14
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_MASK 0x8000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_SHIFT 15
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_MASK 0x10000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_MASK 0x20000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_SHIFT 17
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_MASK 0x40000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_SHIFT 18
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_MASK 0x80000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_SHIFT 19
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_MASK 0x100000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_SHIFT 20
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_MASK 0xE00000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_SHIFT 21
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_BIT 0x7
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_BITWIDTH 3
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_MASK 0x1000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_SHIFT 24
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_MASK 0x2000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_SHIFT 25
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_MASK 0x4000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_SHIFT 26
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_MASK 0x8000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_SHIFT 27
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_MASK 0x10000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_SHIFT 28
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_MASK 0x20000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_SHIFT 29
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_MASK 0xC0000000
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_SHIFT 30
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_BIT 0x3
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_BITWIDTH 2

#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_OFFS 0x000011A4
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_MASK 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_MASK 0x2
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_SHIFT 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_MASK 0x4
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_SHIFT 2
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_MASK 0x8
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_SHIFT 3
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_MASK 0x10
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_SHIFT 4
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_MASK 0x20
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_SHIFT 5
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_MASK 0x40
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_SHIFT 6
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_MASK 0x80
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_SHIFT 7
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_BIT 0x1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_BITWIDTH 1
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_MASK 0xFFFFFF00
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_SHIFT 8
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_BIT 0xFFFFFF
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_BITWIDTH 24

#define CDSI_CDSIRX_RCV_PKT_HEADER_OFFS 0x000011B0
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTDT_MASK 0x3F
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTDT_SHIFT 0
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTDT_BIT 0x3F
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTDT_BITWIDTH 6
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTVC_MASK 0xC0
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTVC_SHIFT 6
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTVC_BIT 0x3
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTVC_BITWIDTH 2
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_MASK 0xFF00
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_SHIFT 8
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_BIT 0xFF
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_BITWIDTH 8
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_MASK 0xFF0000
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_SHIFT 16
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_BIT 0xFF
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_BITWIDTH 8
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTECC_MASK 0xFF000000
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTECC_SHIFT 24
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTECC_BIT 0xFF
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTECC_BITWIDTH 8

#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_OFFS 0x000011B4
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_MASK 0xFFFF
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_BITWIDTH 16
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_BITWIDTH 16

#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_OFFS 0x000011B8
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_MASK 0xFFFF
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_BITWIDTH 16
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_BITWIDTH 16

#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_OFFS 0x000011BC
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_MASK 0xFFFF
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_BITWIDTH 16
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_BITWIDTH 16

#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_OFFS 0x000011C0
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_MASK 0xFFFF
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_SHIFT 0
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_BITWIDTH 16
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_MASK 0xFFFF0000
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_SHIFT 16
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_BIT 0xFFFF
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_BITWIDTH 16

#define CDSI_CDSIRX_CDSI_DEBUG_00_OFFS 0x000011C4

#define CDSI_CDSIRX_PPI_DEBUG_06_OFFS 0x000011CC

#define CDSI_CDSIRX_PLL_DEBUG_00_OFFS 0x000011E0

#define CDSI_CDSIRX_PLL_DEBUG_01_OFFS 0x000011E4

#define CDSI_CDSIRX_PLL_DEBUG_02_OFFS 0x000011E8

#define CDSI_CDSIRX_PLL_DEBUG_03_OFFS 0x000011EC

#define CDSI_CDSIRX_PLL_DEBUG_04_OFFS 0x000011F0

#define CDSI_CDSIRX_PLL_DEBUG_05_OFFS 0x000011F4

#define CDSI_AL_RX_BRG_MODE_OFFS 0x00001400
#define CDSI_AL_RX_BRG_MODE_BRG_EN_MASK 0x1
#define CDSI_AL_RX_BRG_MODE_BRG_EN_SHIFT 0
#define CDSI_AL_RX_BRG_MODE_BRG_EN_BIT 0x1
#define CDSI_AL_RX_BRG_MODE_BRG_EN_BITWIDTH 1
#define CDSI_AL_RX_BRG_MODE_CSI2_MODE_MASK 0x2
#define CDSI_AL_RX_BRG_MODE_CSI2_MODE_SHIFT 1
#define CDSI_AL_RX_BRG_MODE_CSI2_MODE_BIT 0x1
#define CDSI_AL_RX_BRG_MODE_CSI2_MODE_BITWIDTH 1
#define CDSI_AL_RX_BRG_MODE_BUSY_MASK 0x4
#define CDSI_AL_RX_BRG_MODE_BUSY_SHIFT 2
#define CDSI_AL_RX_BRG_MODE_BUSY_BIT 0x1
#define CDSI_AL_RX_BRG_MODE_BUSY_BITWIDTH 1
#define CDSI_AL_RX_BRG_MODE_BRG_DIS_MODE_MASK 0x8
#define CDSI_AL_RX_BRG_MODE_BRG_DIS_MODE_SHIFT 3
#define CDSI_AL_RX_BRG_MODE_BRG_DIS_MODE_BIT 0x1
#define CDSI_AL_RX_BRG_MODE_BRG_DIS_MODE_BITWIDTH 1
#define CDSI_AL_RX_BRG_MODE_RESERVED_MASK 0xFFFFFFF0
#define CDSI_AL_RX_BRG_MODE_RESERVED_SHIFT 4
#define CDSI_AL_RX_BRG_MODE_RESERVED_BIT 0xFFFFFFF
#define CDSI_AL_RX_BRG_MODE_RESERVED_BITWIDTH 28

#define CDSI_AL_RX_BRG_INT_STAT_OFFS 0x00001404
#define CDSI_AL_RX_BRG_INT_STAT_OVERFLOW_MASK 0x1
#define CDSI_AL_RX_BRG_INT_STAT_OVERFLOW_SHIFT 0
#define CDSI_AL_RX_BRG_INT_STAT_OVERFLOW_BIT 0x1
#define CDSI_AL_RX_BRG_INT_STAT_OVERFLOW_BITWIDTH 1
#define CDSI_AL_RX_BRG_INT_STAT_RESERVED_MASK 0xFFFFFFFE
#define CDSI_AL_RX_BRG_INT_STAT_RESERVED_SHIFT 1
#define CDSI_AL_RX_BRG_INT_STAT_RESERVED_BIT 0x7FFFFFFF
#define CDSI_AL_RX_BRG_INT_STAT_RESERVED_BITWIDTH 31

#define CDSI_AL_RX_BRG_INT_MASK_OFFS 0x00001408
#define CDSI_AL_RX_BRG_INT_MASK_MASKOVERFLOW_MASK 0x1
#define CDSI_AL_RX_BRG_INT_MASK_MASKOVERFLOW_SHIFT 0
#define CDSI_AL_RX_BRG_INT_MASK_MASKOVERFLOW_BIT 0x1
#define CDSI_AL_RX_BRG_INT_MASK_MASKOVERFLOW_BITWIDTH 1
#define CDSI_AL_RX_BRG_INT_MASK_RESERVED_MASK 0xFFFFFFFE
#define CDSI_AL_RX_BRG_INT_MASK_RESERVED_SHIFT 1
#define CDSI_AL_RX_BRG_INT_MASK_RESERVED_BIT 0x7FFFFFFF
#define CDSI_AL_RX_BRG_INT_MASK_RESERVED_BITWIDTH 31

#define CDSI_AL_RX_BRG_CSI_INFO_OFFS 0x0000140C
#define CDSI_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_MASK 0x3
#define CDSI_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_SHIFT 0
#define CDSI_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_BIT 0x3
#define CDSI_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_BITWIDTH 2
#define CDSI_AL_RX_BRG_CSI_INFO_RESERVED_MASK 0xFFFFFFFC
#define CDSI_AL_RX_BRG_CSI_INFO_RESERVED_SHIFT 2
#define CDSI_AL_RX_BRG_CSI_INFO_RESERVED_BIT 0x3FFFFFFF
#define CDSI_AL_RX_BRG_CSI_INFO_RESERVED_BITWIDTH 30

#define CDSI_AL_RX_BRG_CSI_DT0_OFFS 0x00001410
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_MASK 0xFFFF
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_SHIFT 0
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_BIT 0xFFFF
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_BITWIDTH 16
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_MASK 0x3F0000
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_SHIFT 16
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_BIT 0x3F
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_BITWIDTH 6
#define CDSI_AL_RX_BRG_CSI_DT0_RESERVED_MASK 0xFFC00000
#define CDSI_AL_RX_BRG_CSI_DT0_RESERVED_SHIFT 22
#define CDSI_AL_RX_BRG_CSI_DT0_RESERVED_BIT 0x3FF
#define CDSI_AL_RX_BRG_CSI_DT0_RESERVED_BITWIDTH 10

#define CDSI_AL_RX_BRG_CSI_DT1_OFFS 0x00001414
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_MASK 0xFFFF
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_SHIFT 0
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_BIT 0xFFFF
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_BITWIDTH 16
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_MASK 0x3F0000
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_SHIFT 16
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_BIT 0x3F
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_BITWIDTH 6
#define CDSI_AL_RX_BRG_CSI_DT1_RESERVED_MASK 0xFFC00000
#define CDSI_AL_RX_BRG_CSI_DT1_RESERVED_SHIFT 22
#define CDSI_AL_RX_BRG_CSI_DT1_RESERVED_BIT 0x3FF
#define CDSI_AL_RX_BRG_CSI_DT1_RESERVED_BITWIDTH 10

#define CDSI_AL_RX_BRG_CSI_DT2_OFFS 0x00001418
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_MASK 0xFFFF
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_SHIFT 0
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_BIT 0xFFFF
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_BITWIDTH 16
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_MASK 0x3F0000
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_SHIFT 16
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_BIT 0x3F
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_BITWIDTH 6
#define CDSI_AL_RX_BRG_CSI_DT2_RESERVED_MASK 0xFFC00000
#define CDSI_AL_RX_BRG_CSI_DT2_RESERVED_SHIFT 22
#define CDSI_AL_RX_BRG_CSI_DT2_RESERVED_BIT 0x3FF
#define CDSI_AL_RX_BRG_CSI_DT2_RESERVED_BITWIDTH 10

#define CDSI_AL_RX_BRG_CSI_DT3_OFFS 0x0000141C
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_MASK 0xFFFF
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_SHIFT 0
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_BIT 0xFFFF
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_BITWIDTH 16
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_MASK 0x3F0000
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_SHIFT 16
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_BIT 0x3F
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_BITWIDTH 6
#define CDSI_AL_RX_BRG_CSI_DT3_RESERVED_MASK 0xFFC00000
#define CDSI_AL_RX_BRG_CSI_DT3_RESERVED_SHIFT 22
#define CDSI_AL_RX_BRG_CSI_DT3_RESERVED_BIT 0x3FF
#define CDSI_AL_RX_BRG_CSI_DT3_RESERVED_BITWIDTH 10

#define CDSI_AL_RX_BRG_DEBUG_00_OFFS  0x00001420

#endif

