library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity led_test is
  generic (NUM_COUNT : natural := 5);
  port (
    clk, rst_n : in  std_logic;
    led0       : out std_logic);
end entity led_test;

architecture bhv of led_test is

begin  -- architecture bhv

end architecture bhv;
