
///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:42:10
///////////////////////////////////

[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:42:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 12:37:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 12:41:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 12:43:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 12:46:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 12:57:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 12:59:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:02:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:04:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:06:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:10:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:18:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:20:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:21:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:25:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:28:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:34:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:43:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:45:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 13:47:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:05:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:07:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:09:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:12:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:15:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:17:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:20:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:23:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:25:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:27:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:29:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:31:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:33:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:36:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:39:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:42:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:46:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:48:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:50:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:53:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:55:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 14:59:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 15:02:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 15:05:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 15:07:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 15:13:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 15:15:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 17:23:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 18:13:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 18:23:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 18:31:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 18:39:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 18:41:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 18:46:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 18:48:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 18:53:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 18:57:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:04:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:11:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:13:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:17:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:27:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:30:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:33:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:37:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:38:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:41:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:46:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:49:29
///////////////////////////////////

[EFX-0010 VERI-ERROR] instantiating unknown module 'VsyHsyGenerator' (VERI-1063) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:176)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:50:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:52:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:54:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:56:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 19:59:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:01:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:04:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:09:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:12:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:14:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:16:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:20:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:23:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:29:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:31:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:33:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 20:58:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 21:05:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 21:08:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 21:10:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 21:12:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 21:14:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 21:24:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 21:30:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 21:33:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 21:34:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 09:28:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 09:31:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 09:33:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 09:39:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 09:42:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 09:48:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 09:51:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 09:54:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 11:21:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 12:08:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 21:11:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'color_gray' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:173)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 21:15:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 22:02:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 22:41:33
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'wr_clk_i' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:397)
[EFX-0010 VERI-ERROR] cannot find port 'rd_clk_i' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:398)
[EFX-0010 VERI-ERROR] cannot find port 'wr_wr_en_i' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:403)
[EFX-0010 VERI-ERROR] cannot find port 'wr_wdata' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:404)
[EFX-0010 VERI-ERROR] cannot find port 'rd_rd_en_i' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:405)
[EFX-0010 VERI-ERROR] cannot find port 'rd_rdata' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:406)
[EFX-0010 VERI-ERROR] cannot find port 'rd_rd_valid_o' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:407)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 22:45:13
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'wr_clk_i' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:397)
[EFX-0010 VERI-ERROR] cannot find port 'rd_clk_i' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:398)
[EFX-0010 VERI-ERROR] cannot find port 'rd_valid_o' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:407)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 22:47:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 22:54:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 22:58:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 23:05:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 23:07:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 23:15:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 23:21:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2023 23:31:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2023 19:09:15
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:255)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:273)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2023 19:10:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2023 19:15:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2023 19:18:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2023 19:38:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2023 20:38:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 09:31:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 09:35:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 09:40:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 09:43:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 09:47:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 09:52:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 12:47:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 12:48:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 12:51:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 12:53:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:01:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:07:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:10:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:14:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:26:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:28:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:31:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:34:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:36:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:38:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:42:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:45:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:47:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:55:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:251)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:276)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 19:55:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:00:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:02:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:07:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:10:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:15:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:17:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:29:08
///////////////////////////////////

[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'rframe_de' is not permitted (VERI-1100) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:279)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'rframe_de' is not permitted (VERI-1100) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:284)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'rframe_de' is not permitted (VERI-1100) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:289)
[EFX-0010 VERI-ERROR] module 'axi4_ctrl' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:448)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:31:38
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:75)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:32:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:37:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:41:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:43:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:52:29
///////////////////////////////////

[EFX-0010 VERI-ERROR] assignment to input 'lcd_en' (VERI-1214) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\lcd_driver.v:109)
[EFX-0010 VERI-ERROR] module 'lcd_driver' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\lcd_driver.v:116)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:54:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:57:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 20:59:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 21:35:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 21:39:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 21:52:03
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '?' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\lcd_driver.v:136)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 21:52:46
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '?' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\lcd_driver.v:136)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 21:54:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] unexpected EOF (VERI-1138) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\lcd_driver.v:136)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 21:56:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 22:03:38
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'always' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:50)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'always' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:50)
[EFX-0010 VERI-ERROR] module 'axi4_ctrl' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:438)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 22:04:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 22:33:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 22:36:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 22:40:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 23:00:43
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'prog_full_o' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:143)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 23:03:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2023 23:05:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 13:07:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 13:21:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 13:32:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 14:08:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 19:55:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 20:00:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 20:03:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 20:07:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 20:09:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 20:12:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 20:16:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 20:21:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 20:30:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 20:39:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 20:53:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 20:59:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:02:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:06:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:08:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:12:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:14:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:18:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:21:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:29:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:34:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:41:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:51:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 21:54:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:03:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:06:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:14:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:17:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:19:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:21:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:23:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:26:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:38:53
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'wframe_vsync_dly' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:325)
[EFX-0010 VERI-ERROR] 'rframe_vsync_dly' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:342)
[EFX-0010 VERI-ERROR] module 'axi4_ctrl' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:471)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:39:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'wframe_vsync_dly' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:328)
[EFX-0010 VERI-ERROR] module 'axi4_ctrl' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\axi4_ctrl.v:474)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:40:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:46:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:48:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:53:41
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'wframe_vsync' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:208)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:54:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 22:58:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 23:01:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 23:04:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 23:08:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 23:18:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 23:58:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2023 23:58:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 00:08:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 00:11:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 00:13:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 10:03:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'io_vsyn' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:171)
[EFX-0010 VERI-ERROR] cannot find port 'io_hsyn' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:172)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 10:06:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 10:12:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 10:14:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 10:24:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 10:28:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 16:45:20
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ''' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:153)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:176)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:178)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:180)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:191)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:193)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:195)
[EFX-0010 VERI-ERROR] syntax error near 'WAVE_MAPPING_RAM0' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:210)
[EFX-0010 VERI-ERROR] 'full_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:175)
[EFX-0010 VERI-ERROR] 'wr_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:176)
[EFX-0010 VERI-ERROR] 'empty_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:177)
[EFX-0010 VERI-ERROR] 'wr_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:178)
[EFX-0010 VERI-ERROR] 'wr_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:180)
[EFX-0010 VERI-ERROR] 'full_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:190)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:191)
[EFX-0010 VERI-ERROR] 'empty_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:192)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:193)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:195)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:348)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 16:47:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ''' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:153)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:176)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:178)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:180)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:191)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:193)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:195)
[EFX-0010 VERI-ERROR] syntax error near 'WAVE_MAPPING_RAM0' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:210)
[EFX-0010 VERI-ERROR] 'full_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:175)
[EFX-0010 VERI-ERROR] 'wr_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:176)
[EFX-0010 VERI-ERROR] 'empty_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:177)
[EFX-0010 VERI-ERROR] 'wr_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:178)
[EFX-0010 VERI-ERROR] 'wr_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:180)
[EFX-0010 VERI-ERROR] 'full_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:190)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:191)
[EFX-0010 VERI-ERROR] 'empty_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:192)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:193)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:195)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:348)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 16:49:05
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '@' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:169)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:176)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:178)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:180)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:191)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:193)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:195)
[EFX-0010 VERI-ERROR] syntax error near 'WAVE_MAPPING_RAM0' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:210)
[EFX-0010 VERI-ERROR] 'full_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:175)
[EFX-0010 VERI-ERROR] 'wr_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:176)
[EFX-0010 VERI-ERROR] 'empty_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:177)
[EFX-0010 VERI-ERROR] 'wr_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:178)
[EFX-0010 VERI-ERROR] 'wr_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:180)
[EFX-0010 VERI-ERROR] 'full_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:190)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:191)
[EFX-0010 VERI-ERROR] 'empty_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:192)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:193)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:195)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:348)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 16:49:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '@' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:184)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:191)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:193)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:195)
[EFX-0010 VERI-ERROR] syntax error near 'WAVE_MAPPING_RAM0' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:210)
[EFX-0010 VERI-ERROR] 'full_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:190)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:191)
[EFX-0010 VERI-ERROR] 'empty_o' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:192)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:193)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:195)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:348)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 16:49:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'WAVE_MAPPING_RAM0' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:210)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'ram_we' is not permitted (VERI-1100) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:187)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:348)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 16:50:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'ram_we' is not permitted (VERI-1100) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:187)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:348)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 16:50:50
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'ram_raddr[13]' is constantly driven from multiple places (VDB-1000) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:205)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:244)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 16:52:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 17:02:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 17:08:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 17:10:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 17:12:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 17:18:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 17:22:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 17:26:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 20:51:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 20:54:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 20:59:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:11:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:12:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:15:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:18:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:21:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:26:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:28:55
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'ram_addr' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:249)
[EFX-0010 VERI-ERROR] cannot find port 'ram_color' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:250)
[EFX-0010 VERI-ERROR] cannot find port 'ram_en' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:251)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:30:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:36:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:39:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:43:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:48:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:51:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:55:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 21:58:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 22:11:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 22:22:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 23:07:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'clk' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:197)
[EFX-0010 VERI-ERROR] cannot find port 'reset' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:198)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 23:09:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 23:11:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 23:16:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 23:19:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 23:33:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2023 23:35:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 00:04:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 00:09:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 00:17:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 09:11:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 09:17:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 09:29:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:214)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'else' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:214)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:216)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'else' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:216)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:218)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:218)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:359)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 09:30:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 09:34:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 09:37:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 09:40:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 09:43:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] illegal character 'f' in binary number 8'bff (VERI-1038) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:608)
[EFX-0010 VERI-ERROR] module 'RAddressGen' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\VsyHsyGenerator.v:611)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 09:44:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 09:58:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] illegal character '2' in binary number 2'b2 (VERI-1038) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:167)
[EFX-0010 VERI-ERROR] illegal character '2' in binary number 2'b2 (VERI-1038) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:168)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:379)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 09:58:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 10:10:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 10:14:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 10:17:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 10:21:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 10:23:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 10:29:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 10:35:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 10:39:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 10:43:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 10:49:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 11:00:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 11:02:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 11:05:57
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:196)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'else' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:196)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:379)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 11:07:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 11:42:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 11:47:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 11:54:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 12:04:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 12:07:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 12:17:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 12:39:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 12:44:34
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:337)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:438)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 12:45:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 12:48:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 12:48:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 12:52:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 12:53:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 12:56:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:04:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:07:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:11:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:17:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:30:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:33:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:40:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:44:03
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'clk' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:137)
[EFX-0010 VERI-ERROR] cannot find port 'reset' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:138)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:45:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:47:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:50:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:55:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 13:59:48
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'ram_rdata_b[15]' is constantly driven from multiple places (VDB-1000) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:330)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:340)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 14:00:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 14:03:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 14:41:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 14:44:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 15:04:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 15:07:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 15:16:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 15:19:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 15:26:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 15:31:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 15:35:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 15:40:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 15:44:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 15:51:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 15:57:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 16:00:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 16:04:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 16:27:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 16:31:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 16:35:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 16:39:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 17:08:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 17:16:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 17:19:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 17:21:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 17:29:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 17:34:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 17:52:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 17:55:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 18:12:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 18:16:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 18:25:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 18:33:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 18:55:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 18:58:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 19:03:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 19:29:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 19:32:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 20:47:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 20:50:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 20:52:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 21:02:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 21:08:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 21:45:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 21:54:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:00:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:02:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:03:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:06:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:08:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:19:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 17:46:33
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'ram_x' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:314)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:559)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 17:47:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 17:50:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'full_o' is constantly driven from multiple places (VDB-1000) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:142)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:148)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 17:51:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 17:57:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 18:03:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 18:09:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 18:13:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 18:24:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 18:27:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 18:35:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 18:38:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 22:36:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 22:40:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 22:49:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 23:12:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 23:15:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 23:36:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2023 23:38:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 10:05:42
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:370)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:370)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:373)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:373)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'ram_waddr' is not permitted (VERI-1100) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:361)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'ram_waddr' is not permitted (VERI-1100) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:367)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:577)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 10:07:13
///////////////////////////////////

[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'ram_waddr' is not permitted (VERI-1100) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:361)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'ram_waddr' is not permitted (VERI-1100) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:367)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'ram_waddr' is not permitted (VERI-1100) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:369)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'ram_waddr' is not permitted (VERI-1100) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:372)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:577)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 10:08:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 10:11:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 10:13:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 10:22:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 10:27:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 10:56:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 11:06:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 11:07:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 11:09:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 11:10:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 11:12:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:04:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:09:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:12:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:15:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:18:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:20:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:24:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:26:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:29:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:33:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:46:01
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open Verilog file 'D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v' (SORT-1002) 
[EFX-0010 VERI-ERROR] instantiating unknown module 'WAVE_BUF_FIFO' (VERI-1063) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:160)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 12:46:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 13:21:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 13:25:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 13:37:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 13:54:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 13:59:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:28:35
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'fifo_data_in' is not a function (VERI-1120) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:147)
[EFX-0010 VERI-ERROR] 'fifo_data_out' is not a function (VERI-1120) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:155)
[EFX-0010 VERI-ERROR] 'fifo_state' is not a function (VERI-1120) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:164)
[EFX-0010 VERI-ERROR] 'ram_state' is not a function (VERI-1120) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:170)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:311)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:30:28
///////////////////////////////////

[EFX-0010 VERI-ERROR] instantiating unknown module 'fifo_data_recv' (VERI-1063) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:156)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:31:41
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'wr_en_i' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:48)
[EFX-0010 VERI-ERROR] 'clk_12M_i' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:91)
[EFX-0010 VERI-ERROR] 'sys_rst_n' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:93)
[EFX-0010 VERI-ERROR] module 'fifo_data_recv' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:110)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:32:12
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'clk_12M_i' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:91)
[EFX-0010 VERI-ERROR] 'sys_rst_n' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:93)
[EFX-0010 VERI-ERROR] module 'fifo_data_recv' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:110)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:33:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'localparam' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:21)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'localparam' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:21)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:33:46
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'one_frame_finished' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:48)
[EFX-0010 VERI-ERROR] 'FIFO_DEPTH' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:72)
[EFX-0010 VERI-ERROR] 'rd_en_i' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:117)
[EFX-0010 VERI-ERROR] 'fifo_data_out' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:158)
[EFX-0010 VERI-ERROR] module 'ram_data' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:228)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:35:57
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:167)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:313)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:36:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'data_remain' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:74)
[EFX-0010 VERI-ERROR] 'data_remain' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:119)
[EFX-0010 VERI-ERROR] 'fifo_data_out' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:160)
[EFX-0010 VERI-ERROR] module 'ram_data' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:230)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:39:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'data_remain' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:76)
[EFX-0010 VERI-ERROR] 'data_remain' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:121)
[EFX-0010 VERI-ERROR] module 'ram_data' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:232)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:39:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:47:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:50:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 19:58:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 20:12:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 20:21:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 20:26:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 20:27:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 20:29:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 20:39:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 20:55:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 20:59:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:01:50
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'rd_en_i' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:114)
[EFX-0010 VERI-ERROR] module 'ram_data' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:232)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:02:40
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'rd_en' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:114)
[EFX-0010 VERI-ERROR] module 'ram_data' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:232)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:03:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:05:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:09:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:13:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:23:47
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'data_remain' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:21)
[EFX-0010 VERI-ERROR] module 'fifo_data_recv' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:109)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:24:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:27:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:40:12
///////////////////////////////////

[EFX-0010 VERI-ERROR] instantiating unknown module 'tri_ctrl' (VERI-1063) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:149)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:41:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:47:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 21:50:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:07:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:14:00
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'fifo_data_finished' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:165)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:17:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:21:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:28:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:30:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:37:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:48:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:51:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:53:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:58:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 22:58:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2023 23:00:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 17:44:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 17:55:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 18:58:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 19:14:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'clk' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:44)
[EFX-0010 VERI-ERROR] 'clk' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:69)
[EFX-0010 VERI-ERROR] module 'fifo_data_recv' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:135)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 19:15:03
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'adc_clk' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:44)
[EFX-0010 VERI-ERROR] 'adc_clk' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:69)
[EFX-0010 VERI-ERROR] module 'fifo_data_recv' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:135)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 19:16:48
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'datacount_o' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:129)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 19:19:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 22:33:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 22:35:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 22:36:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 22:41:55
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'data_to_trigger[7]' is constantly driven from multiple places (VDB-1000) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:155)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:172)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 22:43:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 22:46:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 22:49:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 22:53:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)
[EFX-0010 VERI-ERROR] CLK port of EFX_FF instance u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF is constant (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_BUF_FIFO\WAVE_BUF_FIFO.v:135)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 22:54:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 22:57:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 23:00:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 23:02:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 23:05:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 23:40:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 23:42:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2023 23:48:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 10:03:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 12:40:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 13:05:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 13:09:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 13:13:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 13:24:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 13:27:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 13:53:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 13:56:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 14:00:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 14:04:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 16:42:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 16:46:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 16:51:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 16:57:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 17:00:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 17:06:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 17:09:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 17:31:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 17:33:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 17:37:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 19:30:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 19:34:17
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:172)
[EFX-0010 VERI-ERROR] 'data_to_trigger' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:179)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:375)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 19:38:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 20:11:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 20:15:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 20:21:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 20:34:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 20:40:42
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'new_frame' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:236)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 20:42:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:58)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'else' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:58)
[EFX-0010 VERI-ERROR] 'S_LCD_REFRESH' is already declared (VERI-1116) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:61)
[EFX-0010 VERI-ERROR] syntax error near 'default' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:68)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'default' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:68)
[EFX-0010 VERI-ERROR] syntax error near 'endcase' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:72)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endcase' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:72)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:101)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'else' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:101)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:115)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:115)
[EFX-0010 VERI-ERROR] default case should appear only once (VERI-1020) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:81)
[EFX-0010 VERI-ERROR] default case should appear only once (VERI-1020) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:82)
[EFX-0010 VERI-ERROR] default case should appear only once (VERI-1020) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:83)
[EFX-0010 VERI-ERROR] default case should appear only once (VERI-1020) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:92)
[EFX-0010 VERI-ERROR] 'film_selection' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:93)
[EFX-0010 VERI-ERROR] default case should appear only once (VERI-1020) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:93)
[EFX-0010 VERI-ERROR] 'film_selection' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:94)
[EFX-0010 VERI-ERROR] default case should appear only once (VERI-1020) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:94)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 20:44:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 20:53:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 20:57:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 21:00:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 21:04:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 21:07:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 21:10:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 21:13:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 21:16:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 21:26:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 21:30:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2023 21:33:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 09:23:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 09:30:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 12:58:21
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open Verilog file 'D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/OscilloscopeInterface/Efinity\ip/WAVE_MAPPING_RAM\WAVE_MAPPING_RAM.v' (SORT-1002) 
[EFX-0010 VERI-ERROR] instantiating unknown module 'WAVE_MAPPING_RAM' (VERI-1063) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:202)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 13:01:03
///////////////////////////////////

[EFX-0010 VERI-ERROR] instantiating unknown module 'WAVE_MAPPING_RAM' (VERI-1063) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:202)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 13:01:51
///////////////////////////////////

[EFX-0010 VERI-ERROR] instantiating unknown module 'WAVE_MAPPING_RAM' (VERI-1063) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ram.v:202)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 13:03:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 13:09:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 13:12:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 13:16:26
///////////////////////////////////

[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'io_signalOut' is not permitted (VERI-1195) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\DdsModule.v:454)
[EFX-0010 VERI-ERROR] module 'DdsModule' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\DdsModule.v:466)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 13:18:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 19:23:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 19:41:56
///////////////////////////////////

[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'fifo_data_remain' is not permitted (VERI-1195) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:128)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 19:44:31
///////////////////////////////////

[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'fifo_data_remain_reg' is not permitted (VERI-1195) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:129)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 19:44:57
///////////////////////////////////

[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'fifo_data_remain_reg' is not permitted (VERI-1195) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:129)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 19:46:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 20:23:50
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'clk' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:119)
[EFX-0010 VERI-ERROR] module 'fifo_data_recv' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:142)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 20:25:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 20:29:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 20:39:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 20:50:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 21:52:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 21:56:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 22:02:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 22:11:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 22:17:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 22:20:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 22:25:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 22:32:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 22:39:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 22:45:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 22:53:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 22:58:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 23:02:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 23:05:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 23:09:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 23:12:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 23:16:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 23:20:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 23:22:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 23:25:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 23:28:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 11, 2023 23:31:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 20:17:48
///////////////////////////////////

[EFX-0010 VERI-ERROR] instantiating unknown module 'database' (VERI-1063) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:235)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 20:18:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 20:23:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 20:29:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 21:23:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 21:34:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'io_decimateRate_valid' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:190)
[EFX-0010 VERI-ERROR] cannot find port 'io_decimateRate_ready' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:191)
[EFX-0010 VERI-ERROR] cannot find port 'io_decimateRate_payload' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:192)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 22:25:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 22:28:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 22:34:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 22:39:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 22:45:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 22:46:41
///////////////////////////////////

[EFX-0010 VERI-ERROR] overwriting previous definition of module 'CoefGen_With_SRC' (VERI-1206) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ParallelSampleRateConversion.v:74)
[EFX-0010 VERI-ERROR] module 'ParallelSampleRateConversion' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ParallelSampleRateConversion.v:1184)
[EFX-0010 VERI-ERROR] module 'CoefGen' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ParallelSampleRateConversion.v:2014)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 22:47:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 22:56:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 13, 2023 23:01:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 00:21:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\database.v:132)
[EFX-0010 VERI-ERROR] syntax error near '}' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\database.v:138)
[EFX-0010 VERI-ERROR] module 'database' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\database.v:313)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 00:22:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 00:22:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 00:27:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 00:31:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 00:35:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 09:49:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 10:04:20
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:23)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 10:05:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 10:11:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 10:16:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 10:19:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 10:41:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 10:46:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 10:51:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 10:57:38
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:171)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:369)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 10:59:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 11:04:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 11:13:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 11:20:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 11:24:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 12:34:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 12:54:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 13:01:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 13:08:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 13:14:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 13:20:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 13:26:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 13:32:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 13:38:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 13:46:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 13:49:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 13:56:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 14:02:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 14:06:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 14:11:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 15:30:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 15:36:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 16:26:03
///////////////////////////////////

[EFX-0010 VERI-ERROR] instantiating unknown module 'KEY_2bit' (VERI-1063) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:191)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 16:26:35
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:41)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 16:27:05
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'sys_rst_n' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:70)
[EFX-0010 VERI-ERROR] module 'KEY_2bit' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:81)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 16:27:56
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'rst_n9' on this module (VERI-1010) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:185)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 16:28:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 16:34:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 16:41:53
///////////////////////////////////

[EFX-0010 VERI-ERROR] extra comma in port association list is not allowed (VERI-2523) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:177)
[EFX-0010 VERI-ERROR] module 'OscilloscopeInterfaceTest' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\OscilloscopeInterfaceTest.v:384)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 16:42:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 16:51:50
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'if' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:63)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'if' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:63)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:64)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:69)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:71)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:73)
[EFX-0010 VERI-ERROR] syntax error near '}' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:77)
[EFX-0010 VERI-ERROR] 'rst' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:63)
[EFX-0010 VERI-ERROR] 'fifo_full' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:64)
[EFX-0010 VERI-ERROR] 'fifo_almost_empty' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:65)
[EFX-0010 VERI-ERROR] 'fifo_wr_datacount_out' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:68)
[EFX-0010 VERI-ERROR] 'fifo_full' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:69)
[EFX-0010 VERI-ERROR] 'fifo_wr_datacount_out' is not a constant (VERI-1188) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:70)
[EFX-0010 VERI-ERROR] 'fifo_almost_empty' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:71)
[EFX-0010 VERI-ERROR] 'fifo_full' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:73)
[EFX-0010 VERI-ERROR] 'fifo_almost_empty' is not a type (VERI-1281) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:74)
[EFX-0010 VERI-ERROR] module 'fifo_data_recv' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:180)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 16:52:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 17:06:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 17:12:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 17:32:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 17:38:51
///////////////////////////////////

[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'empty_o' is not permitted (VERI-1195) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\fifo.v:147)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 17:39:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 17:48:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 17:53:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 17:59:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 18:06:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 18:12:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 18:18:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 18:25:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 18:36:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 19:58:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 20:03:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 21:38:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 22:04:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open file './ram_rom_ip/simple_dual_port_ran/ram_init_file.mem' (VERI-1012) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Efinity\ram_rom_ip\simple_dual_port_ram\simple_dual_port_ram.v:29)
[EFX-0021 ERROR] Verific elaboration of module 'OscilloscopeInterfaceTest' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 22:05:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 22:23:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 22:29:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 22:40:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 23:11:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 23:29:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 10:40:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 10:47:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 10:54:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 11:10:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 11:14:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 12:54:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 13:26:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 15:01:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 15:07:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 15:23:01
///////////////////////////////////

[EFX-0010 VERI-ERROR] overwriting previous definition of module 'CoefGen_With_SRC' (VERI-1206) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ParallelSampleRateConversion.v:82)
[EFX-0010 VERI-ERROR] module 'ParallelSampleRateConversion' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ParallelSampleRateConversion.v:1224)
[EFX-0010 VERI-ERROR] module 'CoefGen' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ParallelSampleRateConversion.v:2054)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 15:24:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 16:08:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 16:35:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 16:40:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 16:49:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 16:55:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 17:01:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 17:07:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 17:10:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 11:24:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 11:29:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 11:35:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 12:13:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 12:29:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 12:36:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 12:40:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 12:44:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 13:15:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 13:23:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 13:35:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 19:01:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 19:16:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] overwriting previous definition of module 'VsyHsyGenerator' (VERI-1206) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ParallelSampleRateConversion.v:135)
[EFX-0010 VERI-ERROR] module 'PictureGenerator' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ParallelSampleRateConversion.v:8525)
[EFX-0010 VERI-ERROR] module 'RAddressGen' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\ParallelSampleRateConversion.v:8577)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 19:17:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 19:27:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 19:44:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 19:59:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 20:06:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 20:13:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 20:19:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 20:30:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 20:45:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 22:15:35
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:43)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'output' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:43)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 22:16:02
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:76)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'else' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:76)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:86)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'else' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:86)
[EFX-0010 VERI-ERROR] module 'KEY_2bit' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:101)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 22:16:29
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:76)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'else' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:76)
[EFX-0010 VERI-ERROR] module 'KEY_2bit' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\OscilloscopeInterface\Source\KEY_2bit.v:99)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 22:18:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 22:36:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 22:44:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 22:50:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 22:54:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 16, 2023 22:58:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 17, 2023 10:44:17
///////////////////////////////////

