|MICROPROCESSOR
MEM_DEST <= OPERAND_BUFFER:inst1.MEM_DEST
clk => inst7.IN0
clk => COMMAND_READER:inst2.clk
clk => inst8.IN1
clk => GPR:inst11.clk
clk => OPERAND_READER:inst9.clk
clk => RESULT_WRITER:inst13.clk
clk => EXECUTER:inst12.clk
clk => MEMORY:inst10.clk
CTRL_REQ[0] <= COMMAND_READER:inst2.READ_REQ
CTRL_REQ[1] <= COMMAND_READER:inst2.READ_READY
CTRL_REQ[2] <= OPERAND_READER:inst9.READ_REQ
CTRL_REQ[3] <= OPERAND_READER:inst9.OP_READED
CTRL_REQ[4] <= EXECUTER:inst12.RESULT_READY
CTRL_REQ[5] <= RESULT_WRITER:inst13.RESULT_WRITE_REQ
CTRL_REQ[6] <= RESULT_WRITER:inst13.RESULT_WRITE
CTRL_REQ[7] <= <GND>
CTRL_REQ[8] <= <GND>
CTRL_ACCESS[0] <= CU:inst.CTRL_ACCESS[0]
CTRL_ACCESS[1] <= CU:inst.CTRL_ACCESS[1]
CTRL_ACCESS[2] <= CU:inst.CTRL_ACCESS[2]
CTRL_ACCESS[3] <= CU:inst.CTRL_ACCESS[3]
CTRL_ACCESS[4] <= CU:inst.CTRL_ACCESS[4]
CTRL_ACCESS[5] <= CU:inst.CTRL_ACCESS[5]
HTL => inst14.IN0
INPUT_DATA[0] <= INPUT_DATA~14.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[1] <= INPUT_DATA~13.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[2] <= INPUT_DATA~12.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[3] <= INPUT_DATA~11.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[4] <= INPUT_DATA~10.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[5] <= INPUT_DATA~9.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[6] <= INPUT_DATA~8.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[7] <= INPUT_DATA~7.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[8] <= INPUT_DATA~6.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[9] <= INPUT_DATA~5.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[10] <= INPUT_DATA~4.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[11] <= INPUT_DATA~3.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[12] <= INPUT_DATA~2.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[13] <= INPUT_DATA~1.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATA[14] <= INPUT_DATA~0.DB_MAX_OUTPUT_PORT_TYPE
CTRL[0] <= CTRL~10.DB_MAX_OUTPUT_PORT_TYPE
CTRL[1] <= CTRL~9.DB_MAX_OUTPUT_PORT_TYPE
CTRL[2] <= CTRL~8.DB_MAX_OUTPUT_PORT_TYPE
CTRL[3] <= CTRL~7.DB_MAX_OUTPUT_PORT_TYPE
CTRL[4] <= CTRL~6.DB_MAX_OUTPUT_PORT_TYPE
CTRL[5] <= CTRL~5.DB_MAX_OUTPUT_PORT_TYPE
CTRL[6] <= CTRL~4.DB_MAX_OUTPUT_PORT_TYPE
CTRL[7] <= CTRL~3.DB_MAX_OUTPUT_PORT_TYPE
CTRL[8] <= CTRL~2.DB_MAX_OUTPUT_PORT_TYPE
CTRL[9] <= CTRL~1.DB_MAX_OUTPUT_PORT_TYPE
CTRL[10] <= CTRL~0.DB_MAX_OUTPUT_PORT_TYPE
REG_DEST <= OPERAND_BUFFER:inst1.REG_DEST
CMD_CODE[0] <= COMMAND_PARSER:inst3.CMD_CODE[0]
CMD_CODE[1] <= COMMAND_PARSER:inst3.CMD_CODE[1]
CMD_CODE[2] <= COMMAND_PARSER:inst3.CMD_CODE[2]
CMD_CODE[3] <= COMMAND_PARSER:inst3.CMD_CODE[3]
CMD_CODE[4] <= COMMAND_PARSER:inst3.CMD_CODE[4]
CMD_CODE[5] <= COMMAND_PARSER:inst3.CMD_CODE[5]
ADDRESS[0] <= ADDRESS~12.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[1] <= ADDRESS~11.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[2] <= ADDRESS~10.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[3] <= ADDRESS~9.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[4] <= ADDRESS~8.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[5] <= ADDRESS~7.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[6] <= ADDRESS~6.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[7] <= ADDRESS~5.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[8] <= ADDRESS~4.DB_MAX_OUTPUT_PORT_TYPE
NO_OP <= OPERAND_BUFFER:inst1.NO_OP
CMD_PRT1[0] <= CMD_BUFFER:inst6.CMD_PRT1[0]
CMD_PRT1[1] <= CMD_BUFFER:inst6.CMD_PRT1[1]
CMD_PRT1[2] <= CMD_BUFFER:inst6.CMD_PRT1[2]
CMD_PRT1[3] <= CMD_BUFFER:inst6.CMD_PRT1[3]
CMD_PRT1[4] <= CMD_BUFFER:inst6.CMD_PRT1[4]
CMD_PRT1[5] <= CMD_BUFFER:inst6.CMD_PRT1[5]
CMD_PRT1[6] <= CMD_BUFFER:inst6.CMD_PRT1[6]
CMD_PRT1[7] <= CMD_BUFFER:inst6.CMD_PRT1[7]
CMD_PRT1[8] <= CMD_BUFFER:inst6.CMD_PRT1[8]
CMD_PRT1[9] <= CMD_BUFFER:inst6.CMD_PRT1[9]
CMD_PRT1[10] <= CMD_BUFFER:inst6.CMD_PRT1[10]
CMD_PRT1[11] <= CMD_BUFFER:inst6.CMD_PRT1[11]
CMD_PRT1[12] <= CMD_BUFFER:inst6.CMD_PRT1[12]
CMD_PRT1[13] <= CMD_BUFFER:inst6.CMD_PRT1[13]
CMD_PRT1[14] <= CMD_BUFFER:inst6.CMD_PRT1[14]
CMD_PRT2[0] <= CMD_BUFFER:inst6.CMD_PRT2[0]
CMD_PRT2[1] <= CMD_BUFFER:inst6.CMD_PRT2[1]
CMD_PRT2[2] <= CMD_BUFFER:inst6.CMD_PRT2[2]
CMD_PRT2[3] <= CMD_BUFFER:inst6.CMD_PRT2[3]
CMD_PRT2[4] <= CMD_BUFFER:inst6.CMD_PRT2[4]
CMD_PRT2[5] <= CMD_BUFFER:inst6.CMD_PRT2[5]
CMD_PRT2[6] <= CMD_BUFFER:inst6.CMD_PRT2[6]
CMD_PRT2[7] <= CMD_BUFFER:inst6.CMD_PRT2[7]
CMD_PRT2[8] <= CMD_BUFFER:inst6.CMD_PRT2[8]
CMD_PRT2[9] <= CMD_BUFFER:inst6.CMD_PRT2[9]
CMD_PRT2[10] <= CMD_BUFFER:inst6.CMD_PRT2[10]
CMD_PRT2[11] <= CMD_BUFFER:inst6.CMD_PRT2[11]
CMD_PRT2[12] <= CMD_BUFFER:inst6.CMD_PRT2[12]
CMD_PRT2[13] <= CMD_BUFFER:inst6.CMD_PRT2[13]
CMD_PRT2[14] <= CMD_BUFFER:inst6.CMD_PRT2[14]
FIRST_OP[0] <= OPERAND_BUFFER:inst1.FIRST_OP[0]
FIRST_OP[1] <= OPERAND_BUFFER:inst1.FIRST_OP[1]
FIRST_OP[2] <= OPERAND_BUFFER:inst1.FIRST_OP[2]
FIRST_OP[3] <= OPERAND_BUFFER:inst1.FIRST_OP[3]
FIRST_OP[4] <= OPERAND_BUFFER:inst1.FIRST_OP[4]
FIRST_OP[5] <= OPERAND_BUFFER:inst1.FIRST_OP[5]
FIRST_OP[6] <= OPERAND_BUFFER:inst1.FIRST_OP[6]
FIRST_OP[7] <= OPERAND_BUFFER:inst1.FIRST_OP[7]
FIRST_OP[8] <= OPERAND_BUFFER:inst1.FIRST_OP[8]
FIRST_OP[9] <= OPERAND_BUFFER:inst1.FIRST_OP[9]
FIRST_OP[10] <= OPERAND_BUFFER:inst1.FIRST_OP[10]
FIRST_OP[11] <= OPERAND_BUFFER:inst1.FIRST_OP[11]
FIRST_OP[12] <= OPERAND_BUFFER:inst1.FIRST_OP[12]
FIRST_OP[13] <= OPERAND_BUFFER:inst1.FIRST_OP[13]
FIRST_OP[14] <= OPERAND_BUFFER:inst1.FIRST_OP[14]
REG0[0] <= GPR:inst11.REG0[0]
REG0[1] <= GPR:inst11.REG0[1]
REG0[2] <= GPR:inst11.REG0[2]
REG0[3] <= GPR:inst11.REG0[3]
REG0[4] <= GPR:inst11.REG0[4]
REG0[5] <= GPR:inst11.REG0[5]
REG0[6] <= GPR:inst11.REG0[6]
REG0[7] <= GPR:inst11.REG0[7]
REG0[8] <= GPR:inst11.REG0[8]
REG0[9] <= GPR:inst11.REG0[9]
REG0[10] <= GPR:inst11.REG0[10]
REG0[11] <= GPR:inst11.REG0[11]
REG0[12] <= GPR:inst11.REG0[12]
REG0[13] <= GPR:inst11.REG0[13]
REG0[14] <= GPR:inst11.REG0[14]
REG1[0] <= GPR:inst11.REG1[0]
REG1[1] <= GPR:inst11.REG1[1]
REG1[2] <= GPR:inst11.REG1[2]
REG1[3] <= GPR:inst11.REG1[3]
REG1[4] <= GPR:inst11.REG1[4]
REG1[5] <= GPR:inst11.REG1[5]
REG1[6] <= GPR:inst11.REG1[6]
REG1[7] <= GPR:inst11.REG1[7]
REG1[8] <= GPR:inst11.REG1[8]
REG1[9] <= GPR:inst11.REG1[9]
REG1[10] <= GPR:inst11.REG1[10]
REG1[11] <= GPR:inst11.REG1[11]
REG1[12] <= GPR:inst11.REG1[12]
REG1[13] <= GPR:inst11.REG1[13]
REG1[14] <= GPR:inst11.REG1[14]
REG10[0] <= GPR:inst11.REG10[0]
REG10[1] <= GPR:inst11.REG10[1]
REG10[2] <= GPR:inst11.REG10[2]
REG10[3] <= GPR:inst11.REG10[3]
REG10[4] <= GPR:inst11.REG10[4]
REG10[5] <= GPR:inst11.REG10[5]
REG10[6] <= GPR:inst11.REG10[6]
REG10[7] <= GPR:inst11.REG10[7]
REG10[8] <= GPR:inst11.REG10[8]
REG10[9] <= GPR:inst11.REG10[9]
REG10[10] <= GPR:inst11.REG10[10]
REG10[11] <= GPR:inst11.REG10[11]
REG10[12] <= GPR:inst11.REG10[12]
REG10[13] <= GPR:inst11.REG10[13]
REG10[14] <= GPR:inst11.REG10[14]
REG11[0] <= GPR:inst11.REG11[0]
REG11[1] <= GPR:inst11.REG11[1]
REG11[2] <= GPR:inst11.REG11[2]
REG11[3] <= GPR:inst11.REG11[3]
REG11[4] <= GPR:inst11.REG11[4]
REG11[5] <= GPR:inst11.REG11[5]
REG11[6] <= GPR:inst11.REG11[6]
REG11[7] <= GPR:inst11.REG11[7]
REG11[8] <= GPR:inst11.REG11[8]
REG11[9] <= GPR:inst11.REG11[9]
REG11[10] <= GPR:inst11.REG11[10]
REG11[11] <= GPR:inst11.REG11[11]
REG11[12] <= GPR:inst11.REG11[12]
REG11[13] <= GPR:inst11.REG11[13]
REG11[14] <= GPR:inst11.REG11[14]
REG2[0] <= GPR:inst11.REG2[0]
REG2[1] <= GPR:inst11.REG2[1]
REG2[2] <= GPR:inst11.REG2[2]
REG2[3] <= GPR:inst11.REG2[3]
REG2[4] <= GPR:inst11.REG2[4]
REG2[5] <= GPR:inst11.REG2[5]
REG2[6] <= GPR:inst11.REG2[6]
REG2[7] <= GPR:inst11.REG2[7]
REG2[8] <= GPR:inst11.REG2[8]
REG2[9] <= GPR:inst11.REG2[9]
REG2[10] <= GPR:inst11.REG2[10]
REG2[11] <= GPR:inst11.REG2[11]
REG2[12] <= GPR:inst11.REG2[12]
REG2[13] <= GPR:inst11.REG2[13]
REG2[14] <= GPR:inst11.REG2[14]
REG3[0] <= GPR:inst11.REG3[0]
REG3[1] <= GPR:inst11.REG3[1]
REG3[2] <= GPR:inst11.REG3[2]
REG3[3] <= GPR:inst11.REG3[3]
REG3[4] <= GPR:inst11.REG3[4]
REG3[5] <= GPR:inst11.REG3[5]
REG3[6] <= GPR:inst11.REG3[6]
REG3[7] <= GPR:inst11.REG3[7]
REG3[8] <= GPR:inst11.REG3[8]
REG3[9] <= GPR:inst11.REG3[9]
REG3[10] <= GPR:inst11.REG3[10]
REG3[11] <= GPR:inst11.REG3[11]
REG3[12] <= GPR:inst11.REG3[12]
REG3[13] <= GPR:inst11.REG3[13]
REG3[14] <= GPR:inst11.REG3[14]
REG4[0] <= GPR:inst11.REG4[0]
REG4[1] <= GPR:inst11.REG4[1]
REG4[2] <= GPR:inst11.REG4[2]
REG4[3] <= GPR:inst11.REG4[3]
REG4[4] <= GPR:inst11.REG4[4]
REG4[5] <= GPR:inst11.REG4[5]
REG4[6] <= GPR:inst11.REG4[6]
REG4[7] <= GPR:inst11.REG4[7]
REG4[8] <= GPR:inst11.REG4[8]
REG4[9] <= GPR:inst11.REG4[9]
REG4[10] <= GPR:inst11.REG4[10]
REG4[11] <= GPR:inst11.REG4[11]
REG4[12] <= GPR:inst11.REG4[12]
REG4[13] <= GPR:inst11.REG4[13]
REG4[14] <= GPR:inst11.REG4[14]
REG5[0] <= GPR:inst11.REG5[0]
REG5[1] <= GPR:inst11.REG5[1]
REG5[2] <= GPR:inst11.REG5[2]
REG5[3] <= GPR:inst11.REG5[3]
REG5[4] <= GPR:inst11.REG5[4]
REG5[5] <= GPR:inst11.REG5[5]
REG5[6] <= GPR:inst11.REG5[6]
REG5[7] <= GPR:inst11.REG5[7]
REG5[8] <= GPR:inst11.REG5[8]
REG5[9] <= GPR:inst11.REG5[9]
REG5[10] <= GPR:inst11.REG5[10]
REG5[11] <= GPR:inst11.REG5[11]
REG5[12] <= GPR:inst11.REG5[12]
REG5[13] <= GPR:inst11.REG5[13]
REG5[14] <= GPR:inst11.REG5[14]
REG6[0] <= GPR:inst11.REG6[0]
REG6[1] <= GPR:inst11.REG6[1]
REG6[2] <= GPR:inst11.REG6[2]
REG6[3] <= GPR:inst11.REG6[3]
REG6[4] <= GPR:inst11.REG6[4]
REG6[5] <= GPR:inst11.REG6[5]
REG6[6] <= GPR:inst11.REG6[6]
REG6[7] <= GPR:inst11.REG6[7]
REG6[8] <= GPR:inst11.REG6[8]
REG6[9] <= GPR:inst11.REG6[9]
REG6[10] <= GPR:inst11.REG6[10]
REG6[11] <= GPR:inst11.REG6[11]
REG6[12] <= GPR:inst11.REG6[12]
REG6[13] <= GPR:inst11.REG6[13]
REG6[14] <= GPR:inst11.REG6[14]
REG7[0] <= GPR:inst11.REG7[0]
REG7[1] <= GPR:inst11.REG7[1]
REG7[2] <= GPR:inst11.REG7[2]
REG7[3] <= GPR:inst11.REG7[3]
REG7[4] <= GPR:inst11.REG7[4]
REG7[5] <= GPR:inst11.REG7[5]
REG7[6] <= GPR:inst11.REG7[6]
REG7[7] <= GPR:inst11.REG7[7]
REG7[8] <= GPR:inst11.REG7[8]
REG7[9] <= GPR:inst11.REG7[9]
REG7[10] <= GPR:inst11.REG7[10]
REG7[11] <= GPR:inst11.REG7[11]
REG7[12] <= GPR:inst11.REG7[12]
REG7[13] <= GPR:inst11.REG7[13]
REG7[14] <= GPR:inst11.REG7[14]
REG8[0] <= GPR:inst11.REG8[0]
REG8[1] <= GPR:inst11.REG8[1]
REG8[2] <= GPR:inst11.REG8[2]
REG8[3] <= GPR:inst11.REG8[3]
REG8[4] <= GPR:inst11.REG8[4]
REG8[5] <= GPR:inst11.REG8[5]
REG8[6] <= GPR:inst11.REG8[6]
REG8[7] <= GPR:inst11.REG8[7]
REG8[8] <= GPR:inst11.REG8[8]
REG8[9] <= GPR:inst11.REG8[9]
REG8[10] <= GPR:inst11.REG8[10]
REG8[11] <= GPR:inst11.REG8[11]
REG8[12] <= GPR:inst11.REG8[12]
REG8[13] <= GPR:inst11.REG8[13]
REG8[14] <= GPR:inst11.REG8[14]
REG9[0] <= GPR:inst11.REG9[0]
REG9[1] <= GPR:inst11.REG9[1]
REG9[2] <= GPR:inst11.REG9[2]
REG9[3] <= GPR:inst11.REG9[3]
REG9[4] <= GPR:inst11.REG9[4]
REG9[5] <= GPR:inst11.REG9[5]
REG9[6] <= GPR:inst11.REG9[6]
REG9[7] <= GPR:inst11.REG9[7]
REG9[8] <= GPR:inst11.REG9[8]
REG9[9] <= GPR:inst11.REG9[9]
REG9[10] <= GPR:inst11.REG9[10]
REG9[11] <= GPR:inst11.REG9[11]
REG9[12] <= GPR:inst11.REG9[12]
REG9[13] <= GPR:inst11.REG9[13]
REG9[14] <= GPR:inst11.REG9[14]
RESULT_ADDR[0] <= OPERAND_BUFFER:inst1.RESULT_ADDR[0]
RESULT_ADDR[1] <= OPERAND_BUFFER:inst1.RESULT_ADDR[1]
RESULT_ADDR[2] <= OPERAND_BUFFER:inst1.RESULT_ADDR[2]
RESULT_ADDR[3] <= OPERAND_BUFFER:inst1.RESULT_ADDR[3]
RESULT_ADDR[4] <= OPERAND_BUFFER:inst1.RESULT_ADDR[4]
RESULT_ADDR[5] <= OPERAND_BUFFER:inst1.RESULT_ADDR[5]
RESULT_ADDR[6] <= OPERAND_BUFFER:inst1.RESULT_ADDR[6]
RESULT_ADDR[7] <= OPERAND_BUFFER:inst1.RESULT_ADDR[7]
RESULT_ADDR[8] <= OPERAND_BUFFER:inst1.RESULT_ADDR[8]
RESULT_DATA[0] <= EXECUTER:inst12.RESULT_DATA[0]
RESULT_DATA[1] <= EXECUTER:inst12.RESULT_DATA[1]
RESULT_DATA[2] <= EXECUTER:inst12.RESULT_DATA[2]
RESULT_DATA[3] <= EXECUTER:inst12.RESULT_DATA[3]
RESULT_DATA[4] <= EXECUTER:inst12.RESULT_DATA[4]
RESULT_DATA[5] <= EXECUTER:inst12.RESULT_DATA[5]
RESULT_DATA[6] <= EXECUTER:inst12.RESULT_DATA[6]
RESULT_DATA[7] <= EXECUTER:inst12.RESULT_DATA[7]
RESULT_DATA[8] <= EXECUTER:inst12.RESULT_DATA[8]
RESULT_DATA[9] <= EXECUTER:inst12.RESULT_DATA[9]
RESULT_DATA[10] <= EXECUTER:inst12.RESULT_DATA[10]
RESULT_DATA[11] <= EXECUTER:inst12.RESULT_DATA[11]
RESULT_DATA[12] <= EXECUTER:inst12.RESULT_DATA[12]
RESULT_DATA[13] <= EXECUTER:inst12.RESULT_DATA[13]
RESULT_DATA[14] <= EXECUTER:inst12.RESULT_DATA[14]
SECOND_OP[0] <= OPERAND_BUFFER:inst1.SECOND_OP[0]
SECOND_OP[1] <= OPERAND_BUFFER:inst1.SECOND_OP[1]
SECOND_OP[2] <= OPERAND_BUFFER:inst1.SECOND_OP[2]
SECOND_OP[3] <= OPERAND_BUFFER:inst1.SECOND_OP[3]
SECOND_OP[4] <= OPERAND_BUFFER:inst1.SECOND_OP[4]
SECOND_OP[5] <= OPERAND_BUFFER:inst1.SECOND_OP[5]
SECOND_OP[6] <= OPERAND_BUFFER:inst1.SECOND_OP[6]
SECOND_OP[7] <= OPERAND_BUFFER:inst1.SECOND_OP[7]
SECOND_OP[8] <= OPERAND_BUFFER:inst1.SECOND_OP[8]
SECOND_OP[9] <= OPERAND_BUFFER:inst1.SECOND_OP[9]
SECOND_OP[10] <= OPERAND_BUFFER:inst1.SECOND_OP[10]
SECOND_OP[11] <= OPERAND_BUFFER:inst1.SECOND_OP[11]
SECOND_OP[12] <= OPERAND_BUFFER:inst1.SECOND_OP[12]
SECOND_OP[13] <= OPERAND_BUFFER:inst1.SECOND_OP[13]
SECOND_OP[14] <= OPERAND_BUFFER:inst1.SECOND_OP[14]


|MICROPROCESSOR|OPERAND_BUFFER:inst1
MEM_DEST <= inst10.DB_MAX_OUTPUT_PORT_TYPE
clk => inst13.IN0
clk => lpm_dff15:inst.clock
clk => lpm_dff9:inst7.clock
clk => lpm_dff15:inst1.clock
wren => inst13.IN1
wren => lpm_dff15:inst.enable
wren => lpm_dff9:inst7.enable
wren => lpm_dff15:inst1.enable
IS_MEM_DEST => inst10.DATAIN
REG_DEST <= inst11.DB_MAX_OUTPUT_PORT_TYPE
IS_REG_DEST => inst11.DATAIN
NO_OP <= inst12.DB_MAX_OUTPUT_PORT_TYPE
IS_NO_OP => inst12.DATAIN
FIRST_OP[0] <= lpm_dff15:inst.q[0]
FIRST_OP[1] <= lpm_dff15:inst.q[1]
FIRST_OP[2] <= lpm_dff15:inst.q[2]
FIRST_OP[3] <= lpm_dff15:inst.q[3]
FIRST_OP[4] <= lpm_dff15:inst.q[4]
FIRST_OP[5] <= lpm_dff15:inst.q[5]
FIRST_OP[6] <= lpm_dff15:inst.q[6]
FIRST_OP[7] <= lpm_dff15:inst.q[7]
FIRST_OP[8] <= lpm_dff15:inst.q[8]
FIRST_OP[9] <= lpm_dff15:inst.q[9]
FIRST_OP[10] <= lpm_dff15:inst.q[10]
FIRST_OP[11] <= lpm_dff15:inst.q[11]
FIRST_OP[12] <= lpm_dff15:inst.q[12]
FIRST_OP[13] <= lpm_dff15:inst.q[13]
FIRST_OP[14] <= lpm_dff15:inst.q[14]
FIRST_OPERAND[0] => lpm_dff15:inst.data[0]
FIRST_OPERAND[1] => lpm_dff15:inst.data[1]
FIRST_OPERAND[2] => lpm_dff15:inst.data[2]
FIRST_OPERAND[3] => lpm_dff15:inst.data[3]
FIRST_OPERAND[4] => lpm_dff15:inst.data[4]
FIRST_OPERAND[5] => lpm_dff15:inst.data[5]
FIRST_OPERAND[6] => lpm_dff15:inst.data[6]
FIRST_OPERAND[7] => lpm_dff15:inst.data[7]
FIRST_OPERAND[8] => lpm_dff15:inst.data[8]
FIRST_OPERAND[9] => lpm_dff15:inst.data[9]
FIRST_OPERAND[10] => lpm_dff15:inst.data[10]
FIRST_OPERAND[11] => lpm_dff15:inst.data[11]
FIRST_OPERAND[12] => lpm_dff15:inst.data[12]
FIRST_OPERAND[13] => lpm_dff15:inst.data[13]
FIRST_OPERAND[14] => lpm_dff15:inst.data[14]
RESULT_ADDR[0] <= lpm_dff9:inst7.q[0]
RESULT_ADDR[1] <= lpm_dff9:inst7.q[1]
RESULT_ADDR[2] <= lpm_dff9:inst7.q[2]
RESULT_ADDR[3] <= lpm_dff9:inst7.q[3]
RESULT_ADDR[4] <= lpm_dff9:inst7.q[4]
RESULT_ADDR[5] <= lpm_dff9:inst7.q[5]
RESULT_ADDR[6] <= lpm_dff9:inst7.q[6]
RESULT_ADDR[7] <= lpm_dff9:inst7.q[7]
RESULT_ADDR[8] <= lpm_dff9:inst7.q[8]
RESULT_ADDRESS[0] => lpm_dff9:inst7.data[0]
RESULT_ADDRESS[1] => lpm_dff9:inst7.data[1]
RESULT_ADDRESS[2] => lpm_dff9:inst7.data[2]
RESULT_ADDRESS[3] => lpm_dff9:inst7.data[3]
RESULT_ADDRESS[4] => lpm_dff9:inst7.data[4]
RESULT_ADDRESS[5] => lpm_dff9:inst7.data[5]
RESULT_ADDRESS[6] => lpm_dff9:inst7.data[6]
RESULT_ADDRESS[7] => lpm_dff9:inst7.data[7]
RESULT_ADDRESS[8] => lpm_dff9:inst7.data[8]
SECOND_OP[0] <= lpm_dff15:inst1.q[0]
SECOND_OP[1] <= lpm_dff15:inst1.q[1]
SECOND_OP[2] <= lpm_dff15:inst1.q[2]
SECOND_OP[3] <= lpm_dff15:inst1.q[3]
SECOND_OP[4] <= lpm_dff15:inst1.q[4]
SECOND_OP[5] <= lpm_dff15:inst1.q[5]
SECOND_OP[6] <= lpm_dff15:inst1.q[6]
SECOND_OP[7] <= lpm_dff15:inst1.q[7]
SECOND_OP[8] <= lpm_dff15:inst1.q[8]
SECOND_OP[9] <= lpm_dff15:inst1.q[9]
SECOND_OP[10] <= lpm_dff15:inst1.q[10]
SECOND_OP[11] <= lpm_dff15:inst1.q[11]
SECOND_OP[12] <= lpm_dff15:inst1.q[12]
SECOND_OP[13] <= lpm_dff15:inst1.q[13]
SECOND_OP[14] <= lpm_dff15:inst1.q[14]
SECOND_OPERAND[0] => lpm_dff15:inst1.data[0]
SECOND_OPERAND[1] => lpm_dff15:inst1.data[1]
SECOND_OPERAND[2] => lpm_dff15:inst1.data[2]
SECOND_OPERAND[3] => lpm_dff15:inst1.data[3]
SECOND_OPERAND[4] => lpm_dff15:inst1.data[4]
SECOND_OPERAND[5] => lpm_dff15:inst1.data[5]
SECOND_OPERAND[6] => lpm_dff15:inst1.data[6]
SECOND_OPERAND[7] => lpm_dff15:inst1.data[7]
SECOND_OPERAND[8] => lpm_dff15:inst1.data[8]
SECOND_OPERAND[9] => lpm_dff15:inst1.data[9]
SECOND_OPERAND[10] => lpm_dff15:inst1.data[10]
SECOND_OPERAND[11] => lpm_dff15:inst1.data[11]
SECOND_OPERAND[12] => lpm_dff15:inst1.data[12]
SECOND_OPERAND[13] => lpm_dff15:inst1.data[13]
SECOND_OPERAND[14] => lpm_dff15:inst1.data[14]


|MICROPROCESSOR|OPERAND_BUFFER:inst1|lpm_dff15:inst
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|OPERAND_BUFFER:inst1|lpm_dff15:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_BUFFER:inst1|lpm_dff9:inst7
aload => aload~0.IN1
aset => aset~0.IN1
clock => clock~0.IN1
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|OPERAND_BUFFER:inst1|lpm_dff9:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => dffs[8]~0.IN0
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_BUFFER:inst1|lpm_dff15:inst1
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|OPERAND_BUFFER:inst1|lpm_dff15:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|COMMAND_READER:inst2
READ_READY <= DCa[5].DB_MAX_OUTPUT_PORT_TYPE
clk => DCa:inst8.clk
clk => lpm_counter256:inst.clock
clk => lpm_dff15:inst3.clock
clk => lpm_dff15:inst4.clock
READ_RESET => DCa:inst8.clear
READ_REQ <= inst13.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] <= lpm_bustri1_9:inst5.tridata[0]
ADDRESS[1] <= lpm_bustri1_9:inst5.tridata[1]
ADDRESS[2] <= lpm_bustri1_9:inst5.tridata[2]
ADDRESS[3] <= lpm_bustri1_9:inst5.tridata[3]
ADDRESS[4] <= lpm_bustri1_9:inst5.tridata[4]
ADDRESS[5] <= lpm_bustri1_9:inst5.tridata[5]
ADDRESS[6] <= lpm_bustri1_9:inst5.tridata[6]
ADDRESS[7] <= lpm_bustri1_9:inst5.tridata[7]
ADDRESS[8] <= lpm_bustri1_9:inst5.tridata[8]
READ_ENABLE => inst9.IN0
CMD_PRT1[0] <= lpm_dff15:inst3.q[0]
CMD_PRT1[1] <= lpm_dff15:inst3.q[1]
CMD_PRT1[2] <= lpm_dff15:inst3.q[2]
CMD_PRT1[3] <= lpm_dff15:inst3.q[3]
CMD_PRT1[4] <= lpm_dff15:inst3.q[4]
CMD_PRT1[5] <= lpm_dff15:inst3.q[5]
CMD_PRT1[6] <= lpm_dff15:inst3.q[6]
CMD_PRT1[7] <= lpm_dff15:inst3.q[7]
CMD_PRT1[8] <= lpm_dff15:inst3.q[8]
CMD_PRT1[9] <= lpm_dff15:inst3.q[9]
CMD_PRT1[10] <= lpm_dff15:inst3.q[10]
CMD_PRT1[11] <= lpm_dff15:inst3.q[11]
CMD_PRT1[12] <= lpm_dff15:inst3.q[12]
CMD_PRT1[13] <= lpm_dff15:inst3.q[13]
CMD_PRT1[14] <= lpm_dff15:inst3.q[14]
DATA[0] => lpm_dff15:inst3.data[0]
DATA[0] => lpm_dff15:inst4.data[0]
DATA[1] => lpm_dff15:inst3.data[1]
DATA[1] => lpm_dff15:inst4.data[1]
DATA[2] => lpm_dff15:inst3.data[2]
DATA[2] => lpm_dff15:inst4.data[2]
DATA[3] => lpm_dff15:inst3.data[3]
DATA[3] => lpm_dff15:inst4.data[3]
DATA[4] => lpm_dff15:inst3.data[4]
DATA[4] => lpm_dff15:inst4.data[4]
DATA[5] => lpm_dff15:inst3.data[5]
DATA[5] => lpm_dff15:inst4.data[5]
DATA[6] => lpm_dff15:inst3.data[6]
DATA[6] => lpm_dff15:inst4.data[6]
DATA[7] => lpm_dff15:inst3.data[7]
DATA[7] => lpm_dff15:inst4.data[7]
DATA[8] => lpm_dff15:inst3.data[8]
DATA[8] => lpm_dff15:inst4.data[8]
DATA[9] => lpm_dff15:inst3.data[9]
DATA[9] => lpm_dff15:inst4.data[9]
DATA[10] => lpm_dff15:inst3.data[10]
DATA[10] => lpm_dff15:inst4.data[10]
DATA[11] => lpm_dff15:inst3.data[11]
DATA[11] => lpm_dff15:inst4.data[11]
DATA[12] => lpm_dff15:inst3.data[12]
DATA[12] => lpm_dff15:inst4.data[12]
DATA[13] => lpm_dff15:inst3.data[13]
DATA[13] => lpm_dff15:inst4.data[13]
DATA[14] => lpm_dff15:inst3.data[14]
DATA[14] => lpm_dff15:inst4.data[14]
CMD_PRT2[0] <= lpm_dff15:inst4.q[0]
CMD_PRT2[1] <= lpm_dff15:inst4.q[1]
CMD_PRT2[2] <= lpm_dff15:inst4.q[2]
CMD_PRT2[3] <= lpm_dff15:inst4.q[3]
CMD_PRT2[4] <= lpm_dff15:inst4.q[4]
CMD_PRT2[5] <= lpm_dff15:inst4.q[5]
CMD_PRT2[6] <= lpm_dff15:inst4.q[6]
CMD_PRT2[7] <= lpm_dff15:inst4.q[7]
CMD_PRT2[8] <= lpm_dff15:inst4.q[8]
CMD_PRT2[9] <= lpm_dff15:inst4.q[9]
CMD_PRT2[10] <= lpm_dff15:inst4.q[10]
CMD_PRT2[11] <= lpm_dff15:inst4.q[11]
CMD_PRT2[12] <= lpm_dff15:inst4.q[12]
CMD_PRT2[13] <= lpm_dff15:inst4.q[13]
CMD_PRT2[14] <= lpm_dff15:inst4.q[14]


|MICROPROCESSOR|COMMAND_READER:inst2|DCa:inst8
DCa[0] <= lpm_decode16:inst2.eq0
DCa[1] <= lpm_decode16:inst2.eq1
DCa[2] <= lpm_decode16:inst2.eq2
DCa[3] <= lpm_decode16:inst2.eq3
DCa[4] <= lpm_decode16:inst2.eq4
DCa[5] <= lpm_decode16:inst2.eq5
DCa[6] <= lpm_decode16:inst2.eq6
DCa[7] <= lpm_decode16:inst2.eq7
DCa[8] <= lpm_decode16:inst2.eq8
DCa[9] <= lpm_decode16:inst2.eq9
DCa[10] <= lpm_decode16:inst2.eq10
DCa[11] <= lpm_decode16:inst2.eq11
DCa[12] <= lpm_decode16:inst2.eq12
DCa[13] <= lpm_decode16:inst2.eq13
DCa[14] <= lpm_decode16:inst2.eq14
DCa[15] <= lpm_decode16:inst2.eq15
clear => lpm_counter16:inst.sclr
clk => lpm_counter16:inst.clock


|MICROPROCESSOR|COMMAND_READER:inst2|DCa:inst8|lpm_decode16:inst2
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq10 <= lpm_decode:lpm_decode_component.eq
eq11 <= lpm_decode:lpm_decode_component.eq
eq12 <= lpm_decode:lpm_decode_component.eq
eq13 <= lpm_decode:lpm_decode_component.eq
eq14 <= lpm_decode:lpm_decode_component.eq
eq15 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq
eq8 <= lpm_decode:lpm_decode_component.eq
eq9 <= lpm_decode:lpm_decode_component.eq


|MICROPROCESSOR|COMMAND_READER:inst2|DCa:inst8|lpm_decode16:inst2|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|MICROPROCESSOR|COMMAND_READER:inst2|DCa:inst8|lpm_decode16:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|COMMAND_READER:inst2|DCa:inst8|lpm_counter16:inst
aclr => aclr~0.IN1
clock => clock~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q


|MICROPROCESSOR|COMMAND_READER:inst2|DCa:inst8|lpm_counter16:inst|lpm_counter:lpm_counter_component
clock => cntr_gii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_gii:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_gii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gii:auto_generated.q[0]
q[1] <= cntr_gii:auto_generated.q[1]
q[2] <= cntr_gii:auto_generated.q[2]
q[3] <= cntr_gii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|MICROPROCESSOR|COMMAND_READER:inst2|DCa:inst8|lpm_counter16:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
sclr => _~9.IN1
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|MICROPROCESSOR|COMMAND_READER:inst2|lpm_bustri1_9:inst5
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|COMMAND_READER:inst2|lpm_bustri1_9:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|COMMAND_READER:inst2|lpm_counter256:inst
aclr => aclr~0.IN1
aload => aload~0.IN1
clk_en => clk_en~0.IN1
clock => clock~0.IN1
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q


|MICROPROCESSOR|COMMAND_READER:inst2|lpm_counter256:inst|lpm_counter:lpm_counter_component
clock => cntr_j4l:auto_generated.clock
clk_en => cntr_j4l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_j4l:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => cntr_j4l:auto_generated.aload
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => cntr_j4l:auto_generated.data[0]
data[1] => cntr_j4l:auto_generated.data[1]
data[2] => cntr_j4l:auto_generated.data[2]
data[3] => cntr_j4l:auto_generated.data[3]
data[4] => cntr_j4l:auto_generated.data[4]
data[5] => cntr_j4l:auto_generated.data[5]
data[6] => cntr_j4l:auto_generated.data[6]
data[7] => cntr_j4l:auto_generated.data[7]
data[8] => cntr_j4l:auto_generated.data[8]
cin => ~NO_FANOUT~
q[0] <= cntr_j4l:auto_generated.q[0]
q[1] <= cntr_j4l:auto_generated.q[1]
q[2] <= cntr_j4l:auto_generated.q[2]
q[3] <= cntr_j4l:auto_generated.q[3]
q[4] <= cntr_j4l:auto_generated.q[4]
q[5] <= cntr_j4l:auto_generated.q[5]
q[6] <= cntr_j4l:auto_generated.q[6]
q[7] <= cntr_j4l:auto_generated.q[7]
q[8] <= cntr_j4l:auto_generated.q[8]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|MICROPROCESSOR|COMMAND_READER:inst2|lpm_counter256:inst|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
aload => counter_reg_bit1a[8].ALOAD
aload => counter_reg_bit1a[7].ALOAD
aload => counter_reg_bit1a[6].ALOAD
aload => counter_reg_bit1a[5].ALOAD
aload => counter_reg_bit1a[4].ALOAD
aload => counter_reg_bit1a[3].ALOAD
aload => counter_reg_bit1a[2].ALOAD
aload => counter_reg_bit1a[1].ALOAD
aload => counter_reg_bit1a[0].ALOAD
clk_en => counter_reg_bit1a[8]~9.IN0
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
data[0] => _~41.IN1
data[0] => counter_reg_bit1a[0].ADATA
data[1] => _~40.IN1
data[1] => counter_reg_bit1a[1].ADATA
data[2] => _~39.IN1
data[2] => counter_reg_bit1a[2].ADATA
data[3] => _~38.IN1
data[3] => counter_reg_bit1a[3].ADATA
data[4] => _~37.IN1
data[4] => counter_reg_bit1a[4].ADATA
data[5] => _~36.IN1
data[5] => counter_reg_bit1a[5].ADATA
data[6] => _~35.IN1
data[6] => counter_reg_bit1a[6].ADATA
data[7] => _~34.IN1
data[7] => counter_reg_bit1a[7].ADATA
data[8] => _~33.IN1
data[8] => counter_reg_bit1a[8].ADATA
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT


|MICROPROCESSOR|COMMAND_READER:inst2|lpm_counter256:inst|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|MICROPROCESSOR|COMMAND_READER:inst2|lpm_dff15:inst3
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|COMMAND_READER:inst2|lpm_dff15:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|COMMAND_READER:inst2|lpm_dff15:inst4
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|COMMAND_READER:inst2|lpm_dff15:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|CU:inst
CTRL[0] <= lpm_bustri1_11:inst3.tridata[0]
CTRL[1] <= lpm_bustri1_11:inst3.tridata[1]
CTRL[2] <= lpm_bustri1_11:inst3.tridata[2]
CTRL[3] <= lpm_bustri1_11:inst3.tridata[3]
CTRL[4] <= lpm_bustri1_11:inst3.tridata[4]
CTRL[5] <= lpm_bustri1_11:inst3.tridata[5]
CTRL[6] <= lpm_bustri1_11:inst3.tridata[6]
CTRL[7] <= lpm_bustri1_11:inst3.tridata[7]
CTRL[8] <= lpm_bustri1_11:inst3.tridata[8]
CTRL[9] <= lpm_bustri1_11:inst3.tridata[9]
CTRL[10] <= lpm_bustri1_11:inst3.tridata[10]
CTRL_ACCESS[0] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
CTRL_ACCESS[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
CTRL_ACCESS[2] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CTRL_ACCESS[3] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CTRL_ACCESS[4] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CTRL_ACCESS[5] <= <GND>
CTRL_REQ[0] => inst22.IN1
CTRL_REQ[1] => inst6.IN1
CTRL_REQ[2] => inst6.IN0
CTRL_REQ[3] => inst11.IN0
CTRL_REQ[3] => inst11.IN1
CTRL_REQ[4] => inst15.IN1
CTRL_REQ[5] => inst15.IN0
CTRL_REQ[6] => inst21.IN0
CTRL_REQ[6] => inst21.IN1
CTRL_REQ[7] => ~NO_FANOUT~
CTRL_REQ[8] => ~NO_FANOUT~
clk => inst5.CLK
clk => inst10.CLK
clk => inst14.CLK
clk => inst20.CLK


|MICROPROCESSOR|CU:inst|lpm_bustri1_11:inst3
data[0] => data[0]~10.IN1
data[1] => data[1]~9.IN1
data[2] => data[2]~8.IN1
data[3] => data[3]~7.IN1
data[4] => data[4]~6.IN1
data[5] => data[5]~5.IN1
data[6] => data[6]~4.IN1
data[7] => data[7]~3.IN1
data[8] => data[8]~2.IN1
data[9] => data[9]~1.IN1
data[10] => data[10]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|CU:inst|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11
OUT_DATA[0] <= OUT_DATA~14.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[1] <= OUT_DATA~13.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[2] <= OUT_DATA~12.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[3] <= OUT_DATA~11.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[4] <= OUT_DATA~10.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[5] <= OUT_DATA~9.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[6] <= OUT_DATA~8.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[7] <= OUT_DATA~7.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[8] <= OUT_DATA~6.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[9] <= OUT_DATA~5.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[10] <= OUT_DATA~4.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[11] <= OUT_DATA~3.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[12] <= OUT_DATA~2.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[13] <= OUT_DATA~1.DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[14] <= OUT_DATA~0.DB_MAX_OUTPUT_PORT_TYPE
read => inst34.IN0
read => inst36.IN0
read => inst38.IN0
read => inst40.IN0
read => inst41.IN0
read => inst42.IN0
read => inst43.IN0
read => inst44.IN0
read => inst45.IN0
read => inst46.IN0
read => inst47.IN0
read => inst48.IN0
ADDRESS[0] => lpm_decode12:inst.data[0]
ADDRESS[1] => lpm_decode12:inst.data[1]
ADDRESS[2] => lpm_decode12:inst.data[2]
ADDRESS[3] => lpm_decode12:inst.data[3]
write => inst12.IN0
clk => inst12.IN1
INP_DATA[0] => lpm_dff15:inst11.data[0]
INP_DATA[0] => lpm_dff15:inst10.data[0]
INP_DATA[0] => lpm_dff15:inst9.data[0]
INP_DATA[0] => lpm_dff15:inst8.data[0]
INP_DATA[0] => lpm_dff15:inst13.data[0]
INP_DATA[0] => lpm_dff15:inst14.data[0]
INP_DATA[0] => lpm_dff15:inst15.data[0]
INP_DATA[0] => lpm_dff15:inst16.data[0]
INP_DATA[0] => lpm_dff15:inst17.data[0]
INP_DATA[0] => lpm_dff15:inst18.data[0]
INP_DATA[0] => lpm_dff15:inst19.data[0]
INP_DATA[0] => lpm_dff15:inst20.data[0]
INP_DATA[1] => lpm_dff15:inst11.data[1]
INP_DATA[1] => lpm_dff15:inst10.data[1]
INP_DATA[1] => lpm_dff15:inst9.data[1]
INP_DATA[1] => lpm_dff15:inst8.data[1]
INP_DATA[1] => lpm_dff15:inst13.data[1]
INP_DATA[1] => lpm_dff15:inst14.data[1]
INP_DATA[1] => lpm_dff15:inst15.data[1]
INP_DATA[1] => lpm_dff15:inst16.data[1]
INP_DATA[1] => lpm_dff15:inst17.data[1]
INP_DATA[1] => lpm_dff15:inst18.data[1]
INP_DATA[1] => lpm_dff15:inst19.data[1]
INP_DATA[1] => lpm_dff15:inst20.data[1]
INP_DATA[2] => lpm_dff15:inst11.data[2]
INP_DATA[2] => lpm_dff15:inst10.data[2]
INP_DATA[2] => lpm_dff15:inst9.data[2]
INP_DATA[2] => lpm_dff15:inst8.data[2]
INP_DATA[2] => lpm_dff15:inst13.data[2]
INP_DATA[2] => lpm_dff15:inst14.data[2]
INP_DATA[2] => lpm_dff15:inst15.data[2]
INP_DATA[2] => lpm_dff15:inst16.data[2]
INP_DATA[2] => lpm_dff15:inst17.data[2]
INP_DATA[2] => lpm_dff15:inst18.data[2]
INP_DATA[2] => lpm_dff15:inst19.data[2]
INP_DATA[2] => lpm_dff15:inst20.data[2]
INP_DATA[3] => lpm_dff15:inst11.data[3]
INP_DATA[3] => lpm_dff15:inst10.data[3]
INP_DATA[3] => lpm_dff15:inst9.data[3]
INP_DATA[3] => lpm_dff15:inst8.data[3]
INP_DATA[3] => lpm_dff15:inst13.data[3]
INP_DATA[3] => lpm_dff15:inst14.data[3]
INP_DATA[3] => lpm_dff15:inst15.data[3]
INP_DATA[3] => lpm_dff15:inst16.data[3]
INP_DATA[3] => lpm_dff15:inst17.data[3]
INP_DATA[3] => lpm_dff15:inst18.data[3]
INP_DATA[3] => lpm_dff15:inst19.data[3]
INP_DATA[3] => lpm_dff15:inst20.data[3]
INP_DATA[4] => lpm_dff15:inst11.data[4]
INP_DATA[4] => lpm_dff15:inst10.data[4]
INP_DATA[4] => lpm_dff15:inst9.data[4]
INP_DATA[4] => lpm_dff15:inst8.data[4]
INP_DATA[4] => lpm_dff15:inst13.data[4]
INP_DATA[4] => lpm_dff15:inst14.data[4]
INP_DATA[4] => lpm_dff15:inst15.data[4]
INP_DATA[4] => lpm_dff15:inst16.data[4]
INP_DATA[4] => lpm_dff15:inst17.data[4]
INP_DATA[4] => lpm_dff15:inst18.data[4]
INP_DATA[4] => lpm_dff15:inst19.data[4]
INP_DATA[4] => lpm_dff15:inst20.data[4]
INP_DATA[5] => lpm_dff15:inst11.data[5]
INP_DATA[5] => lpm_dff15:inst10.data[5]
INP_DATA[5] => lpm_dff15:inst9.data[5]
INP_DATA[5] => lpm_dff15:inst8.data[5]
INP_DATA[5] => lpm_dff15:inst13.data[5]
INP_DATA[5] => lpm_dff15:inst14.data[5]
INP_DATA[5] => lpm_dff15:inst15.data[5]
INP_DATA[5] => lpm_dff15:inst16.data[5]
INP_DATA[5] => lpm_dff15:inst17.data[5]
INP_DATA[5] => lpm_dff15:inst18.data[5]
INP_DATA[5] => lpm_dff15:inst19.data[5]
INP_DATA[5] => lpm_dff15:inst20.data[5]
INP_DATA[6] => lpm_dff15:inst11.data[6]
INP_DATA[6] => lpm_dff15:inst10.data[6]
INP_DATA[6] => lpm_dff15:inst9.data[6]
INP_DATA[6] => lpm_dff15:inst8.data[6]
INP_DATA[6] => lpm_dff15:inst13.data[6]
INP_DATA[6] => lpm_dff15:inst14.data[6]
INP_DATA[6] => lpm_dff15:inst15.data[6]
INP_DATA[6] => lpm_dff15:inst16.data[6]
INP_DATA[6] => lpm_dff15:inst17.data[6]
INP_DATA[6] => lpm_dff15:inst18.data[6]
INP_DATA[6] => lpm_dff15:inst19.data[6]
INP_DATA[6] => lpm_dff15:inst20.data[6]
INP_DATA[7] => lpm_dff15:inst11.data[7]
INP_DATA[7] => lpm_dff15:inst10.data[7]
INP_DATA[7] => lpm_dff15:inst9.data[7]
INP_DATA[7] => lpm_dff15:inst8.data[7]
INP_DATA[7] => lpm_dff15:inst13.data[7]
INP_DATA[7] => lpm_dff15:inst14.data[7]
INP_DATA[7] => lpm_dff15:inst15.data[7]
INP_DATA[7] => lpm_dff15:inst16.data[7]
INP_DATA[7] => lpm_dff15:inst17.data[7]
INP_DATA[7] => lpm_dff15:inst18.data[7]
INP_DATA[7] => lpm_dff15:inst19.data[7]
INP_DATA[7] => lpm_dff15:inst20.data[7]
INP_DATA[8] => lpm_dff15:inst11.data[8]
INP_DATA[8] => lpm_dff15:inst10.data[8]
INP_DATA[8] => lpm_dff15:inst9.data[8]
INP_DATA[8] => lpm_dff15:inst8.data[8]
INP_DATA[8] => lpm_dff15:inst13.data[8]
INP_DATA[8] => lpm_dff15:inst14.data[8]
INP_DATA[8] => lpm_dff15:inst15.data[8]
INP_DATA[8] => lpm_dff15:inst16.data[8]
INP_DATA[8] => lpm_dff15:inst17.data[8]
INP_DATA[8] => lpm_dff15:inst18.data[8]
INP_DATA[8] => lpm_dff15:inst19.data[8]
INP_DATA[8] => lpm_dff15:inst20.data[8]
INP_DATA[9] => lpm_dff15:inst11.data[9]
INP_DATA[9] => lpm_dff15:inst10.data[9]
INP_DATA[9] => lpm_dff15:inst9.data[9]
INP_DATA[9] => lpm_dff15:inst8.data[9]
INP_DATA[9] => lpm_dff15:inst13.data[9]
INP_DATA[9] => lpm_dff15:inst14.data[9]
INP_DATA[9] => lpm_dff15:inst15.data[9]
INP_DATA[9] => lpm_dff15:inst16.data[9]
INP_DATA[9] => lpm_dff15:inst17.data[9]
INP_DATA[9] => lpm_dff15:inst18.data[9]
INP_DATA[9] => lpm_dff15:inst19.data[9]
INP_DATA[9] => lpm_dff15:inst20.data[9]
INP_DATA[10] => lpm_dff15:inst11.data[10]
INP_DATA[10] => lpm_dff15:inst10.data[10]
INP_DATA[10] => lpm_dff15:inst9.data[10]
INP_DATA[10] => lpm_dff15:inst8.data[10]
INP_DATA[10] => lpm_dff15:inst13.data[10]
INP_DATA[10] => lpm_dff15:inst14.data[10]
INP_DATA[10] => lpm_dff15:inst15.data[10]
INP_DATA[10] => lpm_dff15:inst16.data[10]
INP_DATA[10] => lpm_dff15:inst17.data[10]
INP_DATA[10] => lpm_dff15:inst18.data[10]
INP_DATA[10] => lpm_dff15:inst19.data[10]
INP_DATA[10] => lpm_dff15:inst20.data[10]
INP_DATA[11] => lpm_dff15:inst11.data[11]
INP_DATA[11] => lpm_dff15:inst10.data[11]
INP_DATA[11] => lpm_dff15:inst9.data[11]
INP_DATA[11] => lpm_dff15:inst8.data[11]
INP_DATA[11] => lpm_dff15:inst13.data[11]
INP_DATA[11] => lpm_dff15:inst14.data[11]
INP_DATA[11] => lpm_dff15:inst15.data[11]
INP_DATA[11] => lpm_dff15:inst16.data[11]
INP_DATA[11] => lpm_dff15:inst17.data[11]
INP_DATA[11] => lpm_dff15:inst18.data[11]
INP_DATA[11] => lpm_dff15:inst19.data[11]
INP_DATA[11] => lpm_dff15:inst20.data[11]
INP_DATA[12] => lpm_dff15:inst11.data[12]
INP_DATA[12] => lpm_dff15:inst10.data[12]
INP_DATA[12] => lpm_dff15:inst9.data[12]
INP_DATA[12] => lpm_dff15:inst8.data[12]
INP_DATA[12] => lpm_dff15:inst13.data[12]
INP_DATA[12] => lpm_dff15:inst14.data[12]
INP_DATA[12] => lpm_dff15:inst15.data[12]
INP_DATA[12] => lpm_dff15:inst16.data[12]
INP_DATA[12] => lpm_dff15:inst17.data[12]
INP_DATA[12] => lpm_dff15:inst18.data[12]
INP_DATA[12] => lpm_dff15:inst19.data[12]
INP_DATA[12] => lpm_dff15:inst20.data[12]
INP_DATA[13] => lpm_dff15:inst11.data[13]
INP_DATA[13] => lpm_dff15:inst10.data[13]
INP_DATA[13] => lpm_dff15:inst9.data[13]
INP_DATA[13] => lpm_dff15:inst8.data[13]
INP_DATA[13] => lpm_dff15:inst13.data[13]
INP_DATA[13] => lpm_dff15:inst14.data[13]
INP_DATA[13] => lpm_dff15:inst15.data[13]
INP_DATA[13] => lpm_dff15:inst16.data[13]
INP_DATA[13] => lpm_dff15:inst17.data[13]
INP_DATA[13] => lpm_dff15:inst18.data[13]
INP_DATA[13] => lpm_dff15:inst19.data[13]
INP_DATA[13] => lpm_dff15:inst20.data[13]
INP_DATA[14] => lpm_dff15:inst11.data[14]
INP_DATA[14] => lpm_dff15:inst10.data[14]
INP_DATA[14] => lpm_dff15:inst9.data[14]
INP_DATA[14] => lpm_dff15:inst8.data[14]
INP_DATA[14] => lpm_dff15:inst13.data[14]
INP_DATA[14] => lpm_dff15:inst14.data[14]
INP_DATA[14] => lpm_dff15:inst15.data[14]
INP_DATA[14] => lpm_dff15:inst16.data[14]
INP_DATA[14] => lpm_dff15:inst17.data[14]
INP_DATA[14] => lpm_dff15:inst18.data[14]
INP_DATA[14] => lpm_dff15:inst19.data[14]
INP_DATA[14] => lpm_dff15:inst20.data[14]
REG0[0] <= lpm_dff15:inst8.q[0]
REG0[1] <= lpm_dff15:inst8.q[1]
REG0[2] <= lpm_dff15:inst8.q[2]
REG0[3] <= lpm_dff15:inst8.q[3]
REG0[4] <= lpm_dff15:inst8.q[4]
REG0[5] <= lpm_dff15:inst8.q[5]
REG0[6] <= lpm_dff15:inst8.q[6]
REG0[7] <= lpm_dff15:inst8.q[7]
REG0[8] <= lpm_dff15:inst8.q[8]
REG0[9] <= lpm_dff15:inst8.q[9]
REG0[10] <= lpm_dff15:inst8.q[10]
REG0[11] <= lpm_dff15:inst8.q[11]
REG0[12] <= lpm_dff15:inst8.q[12]
REG0[13] <= lpm_dff15:inst8.q[13]
REG0[14] <= lpm_dff15:inst8.q[14]
REG1[0] <= lpm_dff15:inst9.q[0]
REG1[1] <= lpm_dff15:inst9.q[1]
REG1[2] <= lpm_dff15:inst9.q[2]
REG1[3] <= lpm_dff15:inst9.q[3]
REG1[4] <= lpm_dff15:inst9.q[4]
REG1[5] <= lpm_dff15:inst9.q[5]
REG1[6] <= lpm_dff15:inst9.q[6]
REG1[7] <= lpm_dff15:inst9.q[7]
REG1[8] <= lpm_dff15:inst9.q[8]
REG1[9] <= lpm_dff15:inst9.q[9]
REG1[10] <= lpm_dff15:inst9.q[10]
REG1[11] <= lpm_dff15:inst9.q[11]
REG1[12] <= lpm_dff15:inst9.q[12]
REG1[13] <= lpm_dff15:inst9.q[13]
REG1[14] <= lpm_dff15:inst9.q[14]
REG10[0] <= lpm_dff15:inst19.q[0]
REG10[1] <= lpm_dff15:inst19.q[1]
REG10[2] <= lpm_dff15:inst19.q[2]
REG10[3] <= lpm_dff15:inst19.q[3]
REG10[4] <= lpm_dff15:inst19.q[4]
REG10[5] <= lpm_dff15:inst19.q[5]
REG10[6] <= lpm_dff15:inst19.q[6]
REG10[7] <= lpm_dff15:inst19.q[7]
REG10[8] <= lpm_dff15:inst19.q[8]
REG10[9] <= lpm_dff15:inst19.q[9]
REG10[10] <= lpm_dff15:inst19.q[10]
REG10[11] <= lpm_dff15:inst19.q[11]
REG10[12] <= lpm_dff15:inst19.q[12]
REG10[13] <= lpm_dff15:inst19.q[13]
REG10[14] <= lpm_dff15:inst19.q[14]
REG11[0] <= lpm_dff15:inst20.q[0]
REG11[1] <= lpm_dff15:inst20.q[1]
REG11[2] <= lpm_dff15:inst20.q[2]
REG11[3] <= lpm_dff15:inst20.q[3]
REG11[4] <= lpm_dff15:inst20.q[4]
REG11[5] <= lpm_dff15:inst20.q[5]
REG11[6] <= lpm_dff15:inst20.q[6]
REG11[7] <= lpm_dff15:inst20.q[7]
REG11[8] <= lpm_dff15:inst20.q[8]
REG11[9] <= lpm_dff15:inst20.q[9]
REG11[10] <= lpm_dff15:inst20.q[10]
REG11[11] <= lpm_dff15:inst20.q[11]
REG11[12] <= lpm_dff15:inst20.q[12]
REG11[13] <= lpm_dff15:inst20.q[13]
REG11[14] <= lpm_dff15:inst20.q[14]
REG2[0] <= lpm_dff15:inst10.q[0]
REG2[1] <= lpm_dff15:inst10.q[1]
REG2[2] <= lpm_dff15:inst10.q[2]
REG2[3] <= lpm_dff15:inst10.q[3]
REG2[4] <= lpm_dff15:inst10.q[4]
REG2[5] <= lpm_dff15:inst10.q[5]
REG2[6] <= lpm_dff15:inst10.q[6]
REG2[7] <= lpm_dff15:inst10.q[7]
REG2[8] <= lpm_dff15:inst10.q[8]
REG2[9] <= lpm_dff15:inst10.q[9]
REG2[10] <= lpm_dff15:inst10.q[10]
REG2[11] <= lpm_dff15:inst10.q[11]
REG2[12] <= lpm_dff15:inst10.q[12]
REG2[13] <= lpm_dff15:inst10.q[13]
REG2[14] <= lpm_dff15:inst10.q[14]
REG3[0] <= lpm_dff15:inst11.q[0]
REG3[1] <= lpm_dff15:inst11.q[1]
REG3[2] <= lpm_dff15:inst11.q[2]
REG3[3] <= lpm_dff15:inst11.q[3]
REG3[4] <= lpm_dff15:inst11.q[4]
REG3[5] <= lpm_dff15:inst11.q[5]
REG3[6] <= lpm_dff15:inst11.q[6]
REG3[7] <= lpm_dff15:inst11.q[7]
REG3[8] <= lpm_dff15:inst11.q[8]
REG3[9] <= lpm_dff15:inst11.q[9]
REG3[10] <= lpm_dff15:inst11.q[10]
REG3[11] <= lpm_dff15:inst11.q[11]
REG3[12] <= lpm_dff15:inst11.q[12]
REG3[13] <= lpm_dff15:inst11.q[13]
REG3[14] <= lpm_dff15:inst11.q[14]
REG4[0] <= lpm_dff15:inst13.q[0]
REG4[1] <= lpm_dff15:inst13.q[1]
REG4[2] <= lpm_dff15:inst13.q[2]
REG4[3] <= lpm_dff15:inst13.q[3]
REG4[4] <= lpm_dff15:inst13.q[4]
REG4[5] <= lpm_dff15:inst13.q[5]
REG4[6] <= lpm_dff15:inst13.q[6]
REG4[7] <= lpm_dff15:inst13.q[7]
REG4[8] <= lpm_dff15:inst13.q[8]
REG4[9] <= lpm_dff15:inst13.q[9]
REG4[10] <= lpm_dff15:inst13.q[10]
REG4[11] <= lpm_dff15:inst13.q[11]
REG4[12] <= lpm_dff15:inst13.q[12]
REG4[13] <= lpm_dff15:inst13.q[13]
REG4[14] <= lpm_dff15:inst13.q[14]
REG5[0] <= lpm_dff15:inst14.q[0]
REG5[1] <= lpm_dff15:inst14.q[1]
REG5[2] <= lpm_dff15:inst14.q[2]
REG5[3] <= lpm_dff15:inst14.q[3]
REG5[4] <= lpm_dff15:inst14.q[4]
REG5[5] <= lpm_dff15:inst14.q[5]
REG5[6] <= lpm_dff15:inst14.q[6]
REG5[7] <= lpm_dff15:inst14.q[7]
REG5[8] <= lpm_dff15:inst14.q[8]
REG5[9] <= lpm_dff15:inst14.q[9]
REG5[10] <= lpm_dff15:inst14.q[10]
REG5[11] <= lpm_dff15:inst14.q[11]
REG5[12] <= lpm_dff15:inst14.q[12]
REG5[13] <= lpm_dff15:inst14.q[13]
REG5[14] <= lpm_dff15:inst14.q[14]
REG6[0] <= lpm_dff15:inst15.q[0]
REG6[1] <= lpm_dff15:inst15.q[1]
REG6[2] <= lpm_dff15:inst15.q[2]
REG6[3] <= lpm_dff15:inst15.q[3]
REG6[4] <= lpm_dff15:inst15.q[4]
REG6[5] <= lpm_dff15:inst15.q[5]
REG6[6] <= lpm_dff15:inst15.q[6]
REG6[7] <= lpm_dff15:inst15.q[7]
REG6[8] <= lpm_dff15:inst15.q[8]
REG6[9] <= lpm_dff15:inst15.q[9]
REG6[10] <= lpm_dff15:inst15.q[10]
REG6[11] <= lpm_dff15:inst15.q[11]
REG6[12] <= lpm_dff15:inst15.q[12]
REG6[13] <= lpm_dff15:inst15.q[13]
REG6[14] <= lpm_dff15:inst15.q[14]
REG7[0] <= lpm_dff15:inst16.q[0]
REG7[1] <= lpm_dff15:inst16.q[1]
REG7[2] <= lpm_dff15:inst16.q[2]
REG7[3] <= lpm_dff15:inst16.q[3]
REG7[4] <= lpm_dff15:inst16.q[4]
REG7[5] <= lpm_dff15:inst16.q[5]
REG7[6] <= lpm_dff15:inst16.q[6]
REG7[7] <= lpm_dff15:inst16.q[7]
REG7[8] <= lpm_dff15:inst16.q[8]
REG7[9] <= lpm_dff15:inst16.q[9]
REG7[10] <= lpm_dff15:inst16.q[10]
REG7[11] <= lpm_dff15:inst16.q[11]
REG7[12] <= lpm_dff15:inst16.q[12]
REG7[13] <= lpm_dff15:inst16.q[13]
REG7[14] <= lpm_dff15:inst16.q[14]
REG8[0] <= lpm_dff15:inst17.q[0]
REG8[1] <= lpm_dff15:inst17.q[1]
REG8[2] <= lpm_dff15:inst17.q[2]
REG8[3] <= lpm_dff15:inst17.q[3]
REG8[4] <= lpm_dff15:inst17.q[4]
REG8[5] <= lpm_dff15:inst17.q[5]
REG8[6] <= lpm_dff15:inst17.q[6]
REG8[7] <= lpm_dff15:inst17.q[7]
REG8[8] <= lpm_dff15:inst17.q[8]
REG8[9] <= lpm_dff15:inst17.q[9]
REG8[10] <= lpm_dff15:inst17.q[10]
REG8[11] <= lpm_dff15:inst17.q[11]
REG8[12] <= lpm_dff15:inst17.q[12]
REG8[13] <= lpm_dff15:inst17.q[13]
REG8[14] <= lpm_dff15:inst17.q[14]
REG9[0] <= lpm_dff15:inst18.q[0]
REG9[1] <= lpm_dff15:inst18.q[1]
REG9[2] <= lpm_dff15:inst18.q[2]
REG9[3] <= lpm_dff15:inst18.q[3]
REG9[4] <= lpm_dff15:inst18.q[4]
REG9[5] <= lpm_dff15:inst18.q[5]
REG9[6] <= lpm_dff15:inst18.q[6]
REG9[7] <= lpm_dff15:inst18.q[7]
REG9[8] <= lpm_dff15:inst18.q[8]
REG9[9] <= lpm_dff15:inst18.q[9]
REG9[10] <= lpm_dff15:inst18.q[10]
REG9[11] <= lpm_dff15:inst18.q[11]
REG9[12] <= lpm_dff15:inst18.q[12]
REG9[13] <= lpm_dff15:inst18.q[13]
REG9[14] <= lpm_dff15:inst18.q[14]


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst25
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_decode12:inst
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq10 <= lpm_decode:lpm_decode_component.eq
eq11 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq
eq8 <= lpm_decode:lpm_decode_component.eq
eq9 <= lpm_decode:lpm_decode_component.eq


|MICROPROCESSOR|GPR:inst11|lpm_decode12:inst|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|MICROPROCESSOR|GPR:inst11|lpm_decode12:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst11
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst35
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst10
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst37
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst9
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst39
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst8
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst26
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst13
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst27
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst14
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst28
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst15
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst29
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst16
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst30
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst30|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst17
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst31
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst18
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst32
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst19
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst33
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|GPR:inst11|lpm_bustri1:inst33|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst20
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|GPR:inst11|lpm_dff15:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_READER:inst9
IS_REG_DEST <= REG_IS_DEST.DB_MAX_OUTPUT_PORT_TYPE
REG_IS_DEST => IS_REG_DEST.DATAIN
REG_IS_DEST => inst6.IN1
REG_IS_DEST => inst10.IN1
IS_MEM_DEST <= MEM_IS_DEST.DB_MAX_OUTPUT_PORT_TYPE
MEM_IS_DEST => IS_MEM_DEST.DATAIN
MEM_IS_DEST => inst4.IN1
IS_NO_OP <= NO_OP.DB_MAX_OUTPUT_PORT_TYPE
NO_OP => IS_NO_OP.DATAIN
READ_REQ <= inst15.DB_MAX_OUTPUT_PORT_TYPE
clk => lpm_counter8:inst26.clock
clk => inst.IN0
ENABLE => lpm_counter8:inst26.clk_en
ENABLE => inst15.IN1
ENABLE => inst.IN1
ENABLE => lpm_bustri1_9:inst1.enabledt
ENABLE => lpm_bustri1_4:inst3.enabledt
OP_READED <= op_ready.DB_MAX_OUTPUT_PORT_TYPE
CTRL[0] <= lpm_bustri1_11:inst39.tridata[0]
CTRL[1] <= lpm_bustri1_11:inst39.tridata[1]
CTRL[2] <= lpm_bustri1_11:inst39.tridata[2]
CTRL[3] <= lpm_bustri1_11:inst39.tridata[3]
CTRL[4] <= lpm_bustri1_11:inst39.tridata[4]
CTRL[5] <= lpm_bustri1_11:inst39.tridata[5]
CTRL[6] <= lpm_bustri1_11:inst39.tridata[6]
CTRL[7] <= lpm_bustri1_11:inst39.tridata[7]
CTRL[8] <= lpm_bustri1_11:inst39.tridata[8]
CTRL[9] <= lpm_bustri1_11:inst39.tridata[9]
CTRL[10] <= lpm_bustri1_11:inst39.tridata[10]
IS_SECOND_REG_OP => inst41.IN1
IS_SECOND_REG_OP => lpm_bustri1:inst32.enabledt
IS_FIRST_REG_OP => inst40.IN1
IS_FIRST_REG_OP => inst33.IN0
IS_FIRST_MEM_OP => inst37.IN1
IS_FIRST_MEM_OP => inst19.IN1
IS_FIRST_MEM_OP => inst33.IN1
FIRST_OPERAND[0] <= lpm_bustri1:inst31.tridata[0]
FIRST_OPERAND[1] <= lpm_bustri1:inst31.tridata[1]
FIRST_OPERAND[2] <= lpm_bustri1:inst31.tridata[2]
FIRST_OPERAND[3] <= lpm_bustri1:inst31.tridata[3]
FIRST_OPERAND[4] <= lpm_bustri1:inst31.tridata[4]
FIRST_OPERAND[5] <= lpm_bustri1:inst31.tridata[5]
FIRST_OPERAND[6] <= lpm_bustri1:inst31.tridata[6]
FIRST_OPERAND[7] <= lpm_bustri1:inst31.tridata[7]
FIRST_OPERAND[8] <= lpm_bustri1:inst31.tridata[8]
FIRST_OPERAND[9] <= lpm_bustri1:inst31.tridata[9]
FIRST_OPERAND[10] <= lpm_bustri1:inst31.tridata[10]
FIRST_OPERAND[11] <= lpm_bustri1:inst31.tridata[11]
FIRST_OPERAND[12] <= lpm_bustri1:inst31.tridata[12]
FIRST_OPERAND[13] <= lpm_bustri1:inst31.tridata[13]
FIRST_OPERAND[14] <= lpm_bustri1:inst31.tridata[14]
INPUT_DATA[0] => lpm_dff15:inst27.data[0]
INPUT_DATA[0] => lpm_dff15:inst28.data[0]
INPUT_DATA[1] => lpm_dff15:inst27.data[1]
INPUT_DATA[1] => lpm_dff15:inst28.data[1]
INPUT_DATA[2] => lpm_dff15:inst27.data[2]
INPUT_DATA[2] => lpm_dff15:inst28.data[2]
INPUT_DATA[3] => lpm_dff15:inst27.data[3]
INPUT_DATA[3] => lpm_dff15:inst28.data[3]
INPUT_DATA[4] => lpm_dff15:inst27.data[4]
INPUT_DATA[4] => lpm_dff15:inst28.data[4]
INPUT_DATA[5] => lpm_dff15:inst27.data[5]
INPUT_DATA[5] => lpm_dff15:inst28.data[5]
INPUT_DATA[6] => lpm_dff15:inst27.data[6]
INPUT_DATA[6] => lpm_dff15:inst28.data[6]
INPUT_DATA[7] => lpm_dff15:inst27.data[7]
INPUT_DATA[7] => lpm_dff15:inst28.data[7]
INPUT_DATA[8] => lpm_dff15:inst27.data[8]
INPUT_DATA[8] => lpm_dff15:inst28.data[8]
INPUT_DATA[9] => lpm_dff15:inst27.data[9]
INPUT_DATA[9] => lpm_dff15:inst28.data[9]
INPUT_DATA[10] => lpm_dff15:inst27.data[10]
INPUT_DATA[10] => lpm_dff15:inst28.data[10]
INPUT_DATA[11] => lpm_dff15:inst27.data[11]
INPUT_DATA[11] => lpm_dff15:inst28.data[11]
INPUT_DATA[12] => lpm_dff15:inst27.data[12]
INPUT_DATA[12] => lpm_dff15:inst28.data[12]
INPUT_DATA[13] => lpm_dff15:inst27.data[13]
INPUT_DATA[13] => lpm_dff15:inst28.data[13]
INPUT_DATA[14] => lpm_dff15:inst27.data[14]
INPUT_DATA[14] => lpm_dff15:inst28.data[14]
MEM_ADDRESS[0] <= lpm_bustri1_9:inst1.tridata[0]
MEM_ADDRESS[1] <= lpm_bustri1_9:inst1.tridata[1]
MEM_ADDRESS[2] <= lpm_bustri1_9:inst1.tridata[2]
MEM_ADDRESS[3] <= lpm_bustri1_9:inst1.tridata[3]
MEM_ADDRESS[4] <= lpm_bustri1_9:inst1.tridata[4]
MEM_ADDRESS[5] <= lpm_bustri1_9:inst1.tridata[5]
MEM_ADDRESS[6] <= lpm_bustri1_9:inst1.tridata[6]
MEM_ADDRESS[7] <= lpm_bustri1_9:inst1.tridata[7]
MEM_ADDRESS[8] <= lpm_bustri1_9:inst1.tridata[8]
FIRST_MEM_OP_ADDRESS[0] => lpm_bustri1_9:inst1.data[0]
FIRST_MEM_OP_ADDRESS[0] => lpm_bustri1_9:inst2.data[0]
FIRST_MEM_OP_ADDRESS[1] => lpm_bustri1_9:inst1.data[1]
FIRST_MEM_OP_ADDRESS[1] => lpm_bustri1_9:inst2.data[1]
FIRST_MEM_OP_ADDRESS[2] => lpm_bustri1_9:inst1.data[2]
FIRST_MEM_OP_ADDRESS[2] => lpm_bustri1_9:inst2.data[2]
FIRST_MEM_OP_ADDRESS[3] => lpm_bustri1_9:inst1.data[3]
FIRST_MEM_OP_ADDRESS[3] => lpm_bustri1_9:inst2.data[3]
FIRST_MEM_OP_ADDRESS[4] => lpm_bustri1_9:inst1.data[4]
FIRST_MEM_OP_ADDRESS[4] => lpm_bustri1_9:inst2.data[4]
FIRST_MEM_OP_ADDRESS[5] => lpm_bustri1_9:inst1.data[5]
FIRST_MEM_OP_ADDRESS[5] => lpm_bustri1_9:inst2.data[5]
FIRST_MEM_OP_ADDRESS[6] => lpm_bustri1_9:inst1.data[6]
FIRST_MEM_OP_ADDRESS[6] => lpm_bustri1_9:inst2.data[6]
FIRST_MEM_OP_ADDRESS[7] => lpm_bustri1_9:inst1.data[7]
FIRST_MEM_OP_ADDRESS[7] => lpm_bustri1_9:inst2.data[7]
FIRST_MEM_OP_ADDRESS[8] => lpm_bustri1_9:inst1.data[8]
FIRST_MEM_OP_ADDRESS[8] => lpm_bustri1_9:inst2.data[8]
REG_ADDRESS[0] <= lpm_bustri1_4:inst3.tridata[0]
REG_ADDRESS[1] <= lpm_bustri1_4:inst3.tridata[1]
REG_ADDRESS[2] <= lpm_bustri1_4:inst3.tridata[2]
REG_ADDRESS[3] <= lpm_bustri1_4:inst3.tridata[3]
SECOND_REG_OP_ADDR[0] => lpm_mux2_4:inst44.data0x[0]
SECOND_REG_OP_ADDR[0] => lpm_bustri1_9:inst9.data[0]
SECOND_REG_OP_ADDR[1] => lpm_mux2_4:inst44.data0x[1]
SECOND_REG_OP_ADDR[1] => lpm_bustri1_9:inst9.data[1]
SECOND_REG_OP_ADDR[2] => lpm_mux2_4:inst44.data0x[2]
SECOND_REG_OP_ADDR[2] => lpm_bustri1_9:inst9.data[2]
SECOND_REG_OP_ADDR[3] => lpm_mux2_4:inst44.data0x[3]
SECOND_REG_OP_ADDR[3] => lpm_bustri1_9:inst9.data[3]
FIRST_REG_OP_ADDR[0] => lpm_mux2_4:inst44.data1x[0]
FIRST_REG_OP_ADDR[0] => lpm_bustri1_9:inst5.data[0]
FIRST_REG_OP_ADDR[1] => lpm_mux2_4:inst44.data1x[1]
FIRST_REG_OP_ADDR[1] => lpm_bustri1_9:inst5.data[1]
FIRST_REG_OP_ADDR[2] => lpm_mux2_4:inst44.data1x[2]
FIRST_REG_OP_ADDR[2] => lpm_bustri1_9:inst5.data[2]
FIRST_REG_OP_ADDR[3] => lpm_mux2_4:inst44.data1x[3]
FIRST_REG_OP_ADDR[3] => lpm_bustri1_9:inst5.data[3]
RESULT_ADDRESS[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
RESULT_ADDRESS[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
RESULT_ADDRESS[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
RESULT_ADDRESS[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
RESULT_ADDRESS[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
RESULT_ADDRESS[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
RESULT_ADDRESS[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
RESULT_ADDRESS[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
RESULT_ADDRESS[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE
DEST_IS_FIRST_OP => inst6.IN0
DEST_IS_FIRST_OP => inst4.IN0
DEST_IS_SECOND_OP => inst10.IN0
SECOND_OPERAND[0] <= lpm_bustri1:inst32.tridata[0]
SECOND_OPERAND[1] <= lpm_bustri1:inst32.tridata[1]
SECOND_OPERAND[2] <= lpm_bustri1:inst32.tridata[2]
SECOND_OPERAND[3] <= lpm_bustri1:inst32.tridata[3]
SECOND_OPERAND[4] <= lpm_bustri1:inst32.tridata[4]
SECOND_OPERAND[5] <= lpm_bustri1:inst32.tridata[5]
SECOND_OPERAND[6] <= lpm_bustri1:inst32.tridata[6]
SECOND_OPERAND[7] <= lpm_bustri1:inst32.tridata[7]
SECOND_OPERAND[8] <= lpm_bustri1:inst32.tridata[8]
SECOND_OPERAND[9] <= lpm_bustri1:inst32.tridata[9]
SECOND_OPERAND[10] <= lpm_bustri1:inst32.tridata[10]
SECOND_OPERAND[11] <= lpm_bustri1:inst32.tridata[11]
SECOND_OPERAND[12] <= lpm_bustri1:inst32.tridata[12]
SECOND_OPERAND[13] <= lpm_bustri1:inst32.tridata[13]
SECOND_OPERAND[14] <= lpm_bustri1:inst32.tridata[14]
SUCH_DCA[0] <= lpm_counter8:inst26.q[0]
SUCH_DCA[1] <= lpm_counter8:inst26.q[1]
SUCH_DCA[2] <= lpm_counter8:inst26.q[2]
IS_ONE_OP => ~NO_FANOUT~
IS_TWO_OP => ~NO_FANOUT~


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_decode8_3:inst25
data[0] => data[0]~2.IN1
data[1] => data[1]~1.IN1
data[2] => data[2]~0.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_decode8_3:inst25|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_decode8_3:inst25|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_counter8:inst26
clk_en => clk_en~0.IN1
clock => clock~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_counter8:inst26|lpm_counter:lpm_counter_component
clock => cntr_8kj:auto_generated.clock
clk_en => cntr_8kj:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8kj:auto_generated.q[0]
q[1] <= cntr_8kj:auto_generated.q[1]
q[2] <= cntr_8kj:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_counter8:inst26|lpm_counter:lpm_counter_component|cntr_8kj:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_counter8:inst26|lpm_counter:lpm_counter_component|cntr_8kj:auto_generated|cmpr_9dc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_11:inst39
data[0] => data[0]~10.IN1
data[1] => data[1]~9.IN1
data[2] => data[2]~8.IN1
data[3] => data[3]~7.IN1
data[4] => data[4]~6.IN1
data[5] => data[5]~5.IN1
data[6] => data[6]~4.IN1
data[7] => data[7]~3.IN1
data[8] => data[8]~2.IN1
data[9] => data[9]~1.IN1
data[10] => data[10]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_11:inst39|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1:inst31
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_dff15:inst27
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_dff15:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_9:inst1
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_9:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_4:inst3
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_4:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_mux2_4:inst44
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data1x[0] => sub_wire4[4].IN1
data1x[1] => sub_wire4[5].IN1
data1x[2] => sub_wire4[6].IN1
data1x[3] => sub_wire4[7].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_mux2_4:inst44|lpm_mux:lpm_mux_component
data[0][0] => mux_qnc:auto_generated.data[0]
data[0][1] => mux_qnc:auto_generated.data[1]
data[0][2] => mux_qnc:auto_generated.data[2]
data[0][3] => mux_qnc:auto_generated.data[3]
data[1][0] => mux_qnc:auto_generated.data[4]
data[1][1] => mux_qnc:auto_generated.data[5]
data[1][2] => mux_qnc:auto_generated.data[6]
data[1][3] => mux_qnc:auto_generated.data[7]
sel[0] => mux_qnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qnc:auto_generated.result[0]
result[1] <= mux_qnc:auto_generated.result[1]
result[2] <= mux_qnc:auto_generated.result[2]
result[3] <= mux_qnc:auto_generated.result[3]


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_mux2_4:inst44|lpm_mux:lpm_mux_component|mux_qnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_9:inst5
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_9:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_constant0_5:inst8
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_constant0_5:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_9:inst9
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_9:inst9|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_constant0_5:inst12
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_constant0_5:inst12|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_9:inst2
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1_9:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1:inst32
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_dff15:inst28
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|OPERAND_READER:inst9|lpm_dff15:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|COMMAND_PARSER:inst3
IS_FIRST_REG_OP <= inst22.DB_MAX_OUTPUT_PORT_TYPE
CMD_CODE[0] <= CMD_PRT1[9].DB_MAX_OUTPUT_PORT_TYPE
CMD_CODE[1] <= CMD_PRT1[10].DB_MAX_OUTPUT_PORT_TYPE
CMD_CODE[2] <= CMD_PRT1[11].DB_MAX_OUTPUT_PORT_TYPE
CMD_CODE[3] <= CMD_PRT1[12].DB_MAX_OUTPUT_PORT_TYPE
CMD_CODE[4] <= CMD_PRT1[13].DB_MAX_OUTPUT_PORT_TYPE
CMD_CODE[5] <= CMD_PRT1[14].DB_MAX_OUTPUT_PORT_TYPE
CMD_PRT1[0] => lpm_bustri1_9:inst18.data[0]
CMD_PRT1[1] => lpm_bustri1_9:inst18.data[1]
CMD_PRT1[2] => lpm_bustri1_9:inst18.data[2]
CMD_PRT1[3] => lpm_bustri1_9:inst18.data[3]
CMD_PRT1[4] => lpm_bustri1_9:inst18.data[4]
CMD_PRT1[5] => lpm_bustri1_9:inst18.data[5]
CMD_PRT1[6] => lpm_bustri1_9:inst18.data[6]
CMD_PRT1[7] => lpm_bustri1_9:inst18.data[7]
CMD_PRT1[8] => lpm_bustri1_9:inst18.data[8]
CMD_PRT1[9] => CMD_CODE[0].DATAIN
CMD_PRT1[9] => lpm_decode32_16:inst13.data[0]
CMD_PRT1[10] => CMD_CODE[1].DATAIN
CMD_PRT1[10] => lpm_decode32_16:inst13.data[1]
CMD_PRT1[11] => CMD_CODE[2].DATAIN
CMD_PRT1[11] => lpm_decode32_16:inst13.data[2]
CMD_PRT1[12] => CMD_CODE[3].DATAIN
CMD_PRT1[12] => lpm_decode32_16:inst13.data[3]
CMD_PRT1[13] => CMD_CODE[4].DATAIN
CMD_PRT1[13] => lpm_decode32_16:inst13.data[4]
CMD_PRT1[14] => CMD_CODE[5].DATAIN
CMD_PRT1[14] => lpm_decode32_16:inst13.data[5]
IS_FIRST_MEM_OP <= inst1.DB_MAX_OUTPUT_PORT_TYPE
IS_SECOND_REG_OP <= inst4.DB_MAX_OUTPUT_PORT_TYPE
IS_ONE_OP <= inst29.DB_MAX_OUTPUT_PORT_TYPE
IS_TWO_OP <= inst27.DB_MAX_OUTPUT_PORT_TYPE
MEM_IS_DEST <= inst25.DB_MAX_OUTPUT_PORT_TYPE
REG_IS_DEST <= inst24.DB_MAX_OUTPUT_PORT_TYPE
NO_OP <= inst31.DB_MAX_OUTPUT_PORT_TYPE
DEST_IS_FIRST_OP <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DEST_IS_SECOND_OP <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FIRST_MEM_OP_ADDR[0] <= lpm_bustri1_9:inst18.tridata[0]
FIRST_MEM_OP_ADDR[1] <= lpm_bustri1_9:inst18.tridata[1]
FIRST_MEM_OP_ADDR[2] <= lpm_bustri1_9:inst18.tridata[2]
FIRST_MEM_OP_ADDR[3] <= lpm_bustri1_9:inst18.tridata[3]
FIRST_MEM_OP_ADDR[4] <= lpm_bustri1_9:inst18.tridata[4]
FIRST_MEM_OP_ADDR[5] <= lpm_bustri1_9:inst18.tridata[5]
FIRST_MEM_OP_ADDR[6] <= lpm_bustri1_9:inst18.tridata[6]
FIRST_MEM_OP_ADDR[7] <= lpm_bustri1_9:inst18.tridata[7]
FIRST_MEM_OP_ADDR[8] <= lpm_bustri1_9:inst18.tridata[8]
FIRST_REG_OP_ADDR[0] <= lpm_bustri1_4:inst21.tridata[0]
FIRST_REG_OP_ADDR[1] <= lpm_bustri1_4:inst21.tridata[1]
FIRST_REG_OP_ADDR[2] <= lpm_bustri1_4:inst21.tridata[2]
FIRST_REG_OP_ADDR[3] <= lpm_bustri1_4:inst21.tridata[3]
CMD_PRT2[0] => ~NO_FANOUT~
CMD_PRT2[1] => ~NO_FANOUT~
CMD_PRT2[2] => ~NO_FANOUT~
CMD_PRT2[3] => ~NO_FANOUT~
CMD_PRT2[4] => ~NO_FANOUT~
CMD_PRT2[5] => ~NO_FANOUT~
CMD_PRT2[6] => ~NO_FANOUT~
CMD_PRT2[7] => ~NO_FANOUT~
CMD_PRT2[8] => ~NO_FANOUT~
CMD_PRT2[9] => ~NO_FANOUT~
CMD_PRT2[10] => ~NO_FANOUT~
CMD_PRT2[11] => lpm_bustri1_4:inst21.data[0]
CMD_PRT2[11] => lpm_bustri1_4:inst19.data[0]
CMD_PRT2[12] => lpm_bustri1_4:inst21.data[1]
CMD_PRT2[12] => lpm_bustri1_4:inst19.data[1]
CMD_PRT2[13] => lpm_bustri1_4:inst21.data[2]
CMD_PRT2[13] => lpm_bustri1_4:inst19.data[2]
CMD_PRT2[14] => lpm_bustri1_4:inst21.data[3]
CMD_PRT2[14] => lpm_bustri1_4:inst19.data[3]
SECOND_REG_OP_ADDR[0] <= lpm_bustri1_4:inst19.tridata[0]
SECOND_REG_OP_ADDR[1] <= lpm_bustri1_4:inst19.tridata[1]
SECOND_REG_OP_ADDR[2] <= lpm_bustri1_4:inst19.tridata[2]
SECOND_REG_OP_ADDR[3] <= lpm_bustri1_4:inst19.tridata[3]


|MICROPROCESSOR|COMMAND_PARSER:inst3|lpm_decode32_16:inst13
data[0] => data[0]~5.IN1
data[1] => data[1]~4.IN1
data[2] => data[2]~3.IN1
data[3] => data[3]~2.IN1
data[4] => data[4]~1.IN1
data[5] => data[5]~0.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq10 <= lpm_decode:lpm_decode_component.eq
eq11 <= lpm_decode:lpm_decode_component.eq
eq12 <= lpm_decode:lpm_decode_component.eq
eq13 <= lpm_decode:lpm_decode_component.eq
eq14 <= lpm_decode:lpm_decode_component.eq
eq15 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq63 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq
eq8 <= lpm_decode:lpm_decode_component.eq
eq9 <= lpm_decode:lpm_decode_component.eq


|MICROPROCESSOR|COMMAND_PARSER:inst3|lpm_decode32_16:inst13|lpm_decode:lpm_decode_component
data[0] => decode_j9f:auto_generated.data[0]
data[1] => decode_j9f:auto_generated.data[1]
data[2] => decode_j9f:auto_generated.data[2]
data[3] => decode_j9f:auto_generated.data[3]
data[4] => decode_j9f:auto_generated.data[4]
data[5] => decode_j9f:auto_generated.data[5]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_j9f:auto_generated.eq[0]
eq[1] <= decode_j9f:auto_generated.eq[1]
eq[2] <= decode_j9f:auto_generated.eq[2]
eq[3] <= decode_j9f:auto_generated.eq[3]
eq[4] <= decode_j9f:auto_generated.eq[4]
eq[5] <= decode_j9f:auto_generated.eq[5]
eq[6] <= decode_j9f:auto_generated.eq[6]
eq[7] <= decode_j9f:auto_generated.eq[7]
eq[8] <= decode_j9f:auto_generated.eq[8]
eq[9] <= decode_j9f:auto_generated.eq[9]
eq[10] <= decode_j9f:auto_generated.eq[10]
eq[11] <= decode_j9f:auto_generated.eq[11]
eq[12] <= decode_j9f:auto_generated.eq[12]
eq[13] <= decode_j9f:auto_generated.eq[13]
eq[14] <= decode_j9f:auto_generated.eq[14]
eq[15] <= decode_j9f:auto_generated.eq[15]
eq[16] <= decode_j9f:auto_generated.eq[16]
eq[17] <= decode_j9f:auto_generated.eq[17]
eq[18] <= decode_j9f:auto_generated.eq[18]
eq[19] <= decode_j9f:auto_generated.eq[19]
eq[20] <= decode_j9f:auto_generated.eq[20]
eq[21] <= decode_j9f:auto_generated.eq[21]
eq[22] <= decode_j9f:auto_generated.eq[22]
eq[23] <= decode_j9f:auto_generated.eq[23]
eq[24] <= decode_j9f:auto_generated.eq[24]
eq[25] <= decode_j9f:auto_generated.eq[25]
eq[26] <= decode_j9f:auto_generated.eq[26]
eq[27] <= decode_j9f:auto_generated.eq[27]
eq[28] <= decode_j9f:auto_generated.eq[28]
eq[29] <= decode_j9f:auto_generated.eq[29]
eq[30] <= decode_j9f:auto_generated.eq[30]
eq[31] <= decode_j9f:auto_generated.eq[31]
eq[32] <= decode_j9f:auto_generated.eq[32]
eq[33] <= decode_j9f:auto_generated.eq[33]
eq[34] <= decode_j9f:auto_generated.eq[34]
eq[35] <= decode_j9f:auto_generated.eq[35]
eq[36] <= decode_j9f:auto_generated.eq[36]
eq[37] <= decode_j9f:auto_generated.eq[37]
eq[38] <= decode_j9f:auto_generated.eq[38]
eq[39] <= decode_j9f:auto_generated.eq[39]
eq[40] <= decode_j9f:auto_generated.eq[40]
eq[41] <= decode_j9f:auto_generated.eq[41]
eq[42] <= decode_j9f:auto_generated.eq[42]
eq[43] <= decode_j9f:auto_generated.eq[43]
eq[44] <= decode_j9f:auto_generated.eq[44]
eq[45] <= decode_j9f:auto_generated.eq[45]
eq[46] <= decode_j9f:auto_generated.eq[46]
eq[47] <= decode_j9f:auto_generated.eq[47]
eq[48] <= decode_j9f:auto_generated.eq[48]
eq[49] <= decode_j9f:auto_generated.eq[49]
eq[50] <= decode_j9f:auto_generated.eq[50]
eq[51] <= decode_j9f:auto_generated.eq[51]
eq[52] <= decode_j9f:auto_generated.eq[52]
eq[53] <= decode_j9f:auto_generated.eq[53]
eq[54] <= decode_j9f:auto_generated.eq[54]
eq[55] <= decode_j9f:auto_generated.eq[55]
eq[56] <= decode_j9f:auto_generated.eq[56]
eq[57] <= decode_j9f:auto_generated.eq[57]
eq[58] <= decode_j9f:auto_generated.eq[58]
eq[59] <= decode_j9f:auto_generated.eq[59]
eq[60] <= decode_j9f:auto_generated.eq[60]
eq[61] <= decode_j9f:auto_generated.eq[61]
eq[62] <= decode_j9f:auto_generated.eq[62]
eq[63] <= decode_j9f:auto_generated.eq[63]


|MICROPROCESSOR|COMMAND_PARSER:inst3|lpm_decode32_16:inst13|lpm_decode:lpm_decode_component|decode_j9f:auto_generated
data[0] => w_anode122w[1]~2.IN0
data[0] => w_anode133w[1].IN1
data[0] => w_anode143w[1]~1.IN0
data[0] => w_anode153w[1].IN1
data[0] => w_anode163w[1]~1.IN0
data[0] => w_anode173w[1].IN1
data[0] => w_anode183w[1]~0.IN0
data[0] => w_anode193w[1].IN1
data[0] => w_anode216w[1]~2.IN0
data[0] => w_anode21w[1]~2.IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode237w[1]~1.IN0
data[0] => w_anode247w[1].IN1
data[0] => w_anode257w[1]~1.IN0
data[0] => w_anode267w[1].IN1
data[0] => w_anode277w[1]~0.IN0
data[0] => w_anode287w[1].IN1
data[0] => w_anode310w[1]~2.IN0
data[0] => w_anode321w[1].IN1
data[0] => w_anode331w[1]~1.IN0
data[0] => w_anode341w[1].IN1
data[0] => w_anode351w[1]~1.IN0
data[0] => w_anode361w[1].IN1
data[0] => w_anode371w[1]~0.IN0
data[0] => w_anode381w[1].IN1
data[0] => w_anode38w[1].IN1
data[0] => w_anode404w[1]~2.IN0
data[0] => w_anode415w[1].IN1
data[0] => w_anode425w[1]~1.IN0
data[0] => w_anode435w[1].IN1
data[0] => w_anode445w[1]~1.IN0
data[0] => w_anode455w[1].IN1
data[0] => w_anode465w[1]~0.IN0
data[0] => w_anode475w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode498w[1]~2.IN0
data[0] => w_anode509w[1].IN1
data[0] => w_anode519w[1]~1.IN0
data[0] => w_anode529w[1].IN1
data[0] => w_anode539w[1]~1.IN0
data[0] => w_anode549w[1].IN1
data[0] => w_anode559w[1]~0.IN0
data[0] => w_anode569w[1].IN1
data[0] => w_anode58w[1].IN1
data[0] => w_anode592w[1]~2.IN0
data[0] => w_anode603w[1].IN1
data[0] => w_anode613w[1]~1.IN0
data[0] => w_anode623w[1].IN1
data[0] => w_anode633w[1]~1.IN0
data[0] => w_anode643w[1].IN1
data[0] => w_anode653w[1]~0.IN0
data[0] => w_anode663w[1].IN1
data[0] => w_anode686w[1]~2.IN0
data[0] => w_anode68w[1]~1.IN0
data[0] => w_anode697w[1].IN1
data[0] => w_anode707w[1]~1.IN0
data[0] => w_anode717w[1].IN1
data[0] => w_anode727w[1]~1.IN0
data[0] => w_anode737w[1].IN1
data[0] => w_anode747w[1]~0.IN0
data[0] => w_anode757w[1].IN1
data[0] => w_anode78w[1].IN1
data[0] => w_anode88w[1]~0.IN0
data[0] => w_anode98w[1].IN1
data[1] => w_anode122w[2]~1.IN0
data[1] => w_anode133w[2]~1.IN0
data[1] => w_anode143w[2].IN1
data[1] => w_anode153w[2].IN1
data[1] => w_anode163w[2]~0.IN0
data[1] => w_anode173w[2]~0.IN0
data[1] => w_anode183w[2].IN1
data[1] => w_anode193w[2].IN1
data[1] => w_anode216w[2]~1.IN0
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode227w[2]~1.IN0
data[1] => w_anode237w[2].IN1
data[1] => w_anode247w[2].IN1
data[1] => w_anode257w[2]~0.IN0
data[1] => w_anode267w[2]~0.IN0
data[1] => w_anode277w[2].IN1
data[1] => w_anode287w[2].IN1
data[1] => w_anode310w[2]~1.IN0
data[1] => w_anode321w[2]~1.IN0
data[1] => w_anode331w[2].IN1
data[1] => w_anode341w[2].IN1
data[1] => w_anode351w[2]~0.IN0
data[1] => w_anode361w[2]~0.IN0
data[1] => w_anode371w[2].IN1
data[1] => w_anode381w[2].IN1
data[1] => w_anode38w[2]~1.IN0
data[1] => w_anode404w[2]~1.IN0
data[1] => w_anode415w[2]~1.IN0
data[1] => w_anode425w[2].IN1
data[1] => w_anode435w[2].IN1
data[1] => w_anode445w[2]~0.IN0
data[1] => w_anode455w[2]~0.IN0
data[1] => w_anode465w[2].IN1
data[1] => w_anode475w[2].IN1
data[1] => w_anode48w[2].IN1
data[1] => w_anode498w[2]~1.IN0
data[1] => w_anode509w[2]~1.IN0
data[1] => w_anode519w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2]~0.IN0
data[1] => w_anode549w[2]~0.IN0
data[1] => w_anode559w[2].IN1
data[1] => w_anode569w[2].IN1
data[1] => w_anode58w[2].IN1
data[1] => w_anode592w[2]~1.IN0
data[1] => w_anode603w[2]~1.IN0
data[1] => w_anode613w[2].IN1
data[1] => w_anode623w[2].IN1
data[1] => w_anode633w[2]~0.IN0
data[1] => w_anode643w[2]~0.IN0
data[1] => w_anode653w[2].IN1
data[1] => w_anode663w[2].IN1
data[1] => w_anode686w[2]~1.IN0
data[1] => w_anode68w[2]~0.IN0
data[1] => w_anode697w[2]~1.IN0
data[1] => w_anode707w[2].IN1
data[1] => w_anode717w[2].IN1
data[1] => w_anode727w[2]~0.IN0
data[1] => w_anode737w[2]~0.IN0
data[1] => w_anode747w[2].IN1
data[1] => w_anode757w[2].IN1
data[1] => w_anode78w[2]~0.IN0
data[1] => w_anode88w[2].IN1
data[1] => w_anode98w[2].IN1
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode133w[3]~0.IN0
data[2] => w_anode143w[3]~0.IN0
data[2] => w_anode153w[3]~0.IN0
data[2] => w_anode163w[3].IN1
data[2] => w_anode173w[3].IN1
data[2] => w_anode183w[3].IN1
data[2] => w_anode193w[3].IN1
data[2] => w_anode216w[3]~0.IN0
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode227w[3]~0.IN0
data[2] => w_anode237w[3]~0.IN0
data[2] => w_anode247w[3]~0.IN0
data[2] => w_anode257w[3].IN1
data[2] => w_anode267w[3].IN1
data[2] => w_anode277w[3].IN1
data[2] => w_anode287w[3].IN1
data[2] => w_anode310w[3]~0.IN0
data[2] => w_anode321w[3]~0.IN0
data[2] => w_anode331w[3]~0.IN0
data[2] => w_anode341w[3]~0.IN0
data[2] => w_anode351w[3].IN1
data[2] => w_anode361w[3].IN1
data[2] => w_anode371w[3].IN1
data[2] => w_anode381w[3].IN1
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode404w[3]~0.IN0
data[2] => w_anode415w[3]~0.IN0
data[2] => w_anode425w[3]~0.IN0
data[2] => w_anode435w[3]~0.IN0
data[2] => w_anode445w[3].IN1
data[2] => w_anode455w[3].IN1
data[2] => w_anode465w[3].IN1
data[2] => w_anode475w[3].IN1
data[2] => w_anode48w[3]~0.IN0
data[2] => w_anode498w[3]~0.IN0
data[2] => w_anode509w[3]~0.IN0
data[2] => w_anode519w[3]~0.IN0
data[2] => w_anode529w[3]~0.IN0
data[2] => w_anode539w[3].IN1
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode58w[3]~0.IN0
data[2] => w_anode592w[3]~0.IN0
data[2] => w_anode603w[3]~0.IN0
data[2] => w_anode613w[3]~0.IN0
data[2] => w_anode623w[3]~0.IN0
data[2] => w_anode633w[3].IN1
data[2] => w_anode643w[3].IN1
data[2] => w_anode653w[3].IN1
data[2] => w_anode663w[3].IN1
data[2] => w_anode686w[3]~0.IN0
data[2] => w_anode68w[3].IN1
data[2] => w_anode697w[3]~0.IN0
data[2] => w_anode707w[3]~0.IN0
data[2] => w_anode717w[3]~0.IN0
data[2] => w_anode727w[3].IN1
data[2] => w_anode737w[3].IN1
data[2] => w_anode747w[3].IN1
data[2] => w_anode757w[3].IN1
data[2] => w_anode78w[3].IN1
data[2] => w_anode88w[3].IN1
data[2] => w_anode98w[3].IN1
data[3] => w_anode110w[1].IN1
data[3] => w_anode204w[1]~1.IN0
data[3] => w_anode298w[1].IN1
data[3] => w_anode392w[1]~1.IN0
data[3] => w_anode3w[1]~2.IN0
data[3] => w_anode486w[1].IN1
data[3] => w_anode580w[1]~0.IN0
data[3] => w_anode674w[1].IN1
data[4] => w_anode110w[2]~1.IN0
data[4] => w_anode204w[2].IN1
data[4] => w_anode298w[2].IN1
data[4] => w_anode392w[2]~0.IN0
data[4] => w_anode3w[2]~1.IN0
data[4] => w_anode486w[2]~0.IN0
data[4] => w_anode580w[2].IN1
data[4] => w_anode674w[2].IN1
data[5] => w_anode110w[3]~0.IN0
data[5] => w_anode204w[3]~0.IN0
data[5] => w_anode298w[3]~0.IN0
data[5] => w_anode392w[3].IN1
data[5] => w_anode3w[3]~0.IN0
data[5] => w_anode486w[3].IN1
data[5] => w_anode580w[3].IN1
data[5] => w_anode674w[3].IN1
eq[0] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode88w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode98w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode133w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode143w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode153w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode163w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode183w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode193w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode216w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode227w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode247w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode257w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode267w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode277w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode287w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode310w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode371w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode381w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode425w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode435w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode445w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode455w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode465w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode475w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode498w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode592w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode686w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode697w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode707w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode717w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode727w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode737w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode747w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode757w[3].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|COMMAND_PARSER:inst3|lpm_bustri1_9:inst18
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|COMMAND_PARSER:inst3|lpm_bustri1_9:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|COMMAND_PARSER:inst3|lpm_bustri1_4:inst21
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|COMMAND_PARSER:inst3|lpm_bustri1_4:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|COMMAND_PARSER:inst3|lpm_bustri1_4:inst19
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|COMMAND_PARSER:inst3|lpm_bustri1_4:inst19|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|CMD_BUFFER:inst6
CMD_PRT1[0] <= lpm_dff15:inst.q[0]
CMD_PRT1[1] <= lpm_dff15:inst.q[1]
CMD_PRT1[2] <= lpm_dff15:inst.q[2]
CMD_PRT1[3] <= lpm_dff15:inst.q[3]
CMD_PRT1[4] <= lpm_dff15:inst.q[4]
CMD_PRT1[5] <= lpm_dff15:inst.q[5]
CMD_PRT1[6] <= lpm_dff15:inst.q[6]
CMD_PRT1[7] <= lpm_dff15:inst.q[7]
CMD_PRT1[8] <= lpm_dff15:inst.q[8]
CMD_PRT1[9] <= lpm_dff15:inst.q[9]
CMD_PRT1[10] <= lpm_dff15:inst.q[10]
CMD_PRT1[11] <= lpm_dff15:inst.q[11]
CMD_PRT1[12] <= lpm_dff15:inst.q[12]
CMD_PRT1[13] <= lpm_dff15:inst.q[13]
CMD_PRT1[14] <= lpm_dff15:inst.q[14]
clk => lpm_dff15:inst.clock
clk => lpm_dff15:inst1.clock
wren => lpm_dff15:inst.enable
wren => lpm_dff15:inst1.enable
IN_CMD_PRT1[0] => lpm_dff15:inst.data[0]
IN_CMD_PRT1[1] => lpm_dff15:inst.data[1]
IN_CMD_PRT1[2] => lpm_dff15:inst.data[2]
IN_CMD_PRT1[3] => lpm_dff15:inst.data[3]
IN_CMD_PRT1[4] => lpm_dff15:inst.data[4]
IN_CMD_PRT1[5] => lpm_dff15:inst.data[5]
IN_CMD_PRT1[6] => lpm_dff15:inst.data[6]
IN_CMD_PRT1[7] => lpm_dff15:inst.data[7]
IN_CMD_PRT1[8] => lpm_dff15:inst.data[8]
IN_CMD_PRT1[9] => lpm_dff15:inst.data[9]
IN_CMD_PRT1[10] => lpm_dff15:inst.data[10]
IN_CMD_PRT1[11] => lpm_dff15:inst.data[11]
IN_CMD_PRT1[12] => lpm_dff15:inst.data[12]
IN_CMD_PRT1[13] => lpm_dff15:inst.data[13]
IN_CMD_PRT1[14] => lpm_dff15:inst.data[14]
CMD_PRT2[0] <= lpm_dff15:inst1.q[0]
CMD_PRT2[1] <= lpm_dff15:inst1.q[1]
CMD_PRT2[2] <= lpm_dff15:inst1.q[2]
CMD_PRT2[3] <= lpm_dff15:inst1.q[3]
CMD_PRT2[4] <= lpm_dff15:inst1.q[4]
CMD_PRT2[5] <= lpm_dff15:inst1.q[5]
CMD_PRT2[6] <= lpm_dff15:inst1.q[6]
CMD_PRT2[7] <= lpm_dff15:inst1.q[7]
CMD_PRT2[8] <= lpm_dff15:inst1.q[8]
CMD_PRT2[9] <= lpm_dff15:inst1.q[9]
CMD_PRT2[10] <= lpm_dff15:inst1.q[10]
CMD_PRT2[11] <= lpm_dff15:inst1.q[11]
CMD_PRT2[12] <= lpm_dff15:inst1.q[12]
CMD_PRT2[13] <= lpm_dff15:inst1.q[13]
CMD_PRT2[14] <= lpm_dff15:inst1.q[14]
IN_CMD_PRT2[0] => lpm_dff15:inst1.data[0]
IN_CMD_PRT2[1] => lpm_dff15:inst1.data[1]
IN_CMD_PRT2[2] => lpm_dff15:inst1.data[2]
IN_CMD_PRT2[3] => lpm_dff15:inst1.data[3]
IN_CMD_PRT2[4] => lpm_dff15:inst1.data[4]
IN_CMD_PRT2[5] => lpm_dff15:inst1.data[5]
IN_CMD_PRT2[6] => lpm_dff15:inst1.data[6]
IN_CMD_PRT2[7] => lpm_dff15:inst1.data[7]
IN_CMD_PRT2[8] => lpm_dff15:inst1.data[8]
IN_CMD_PRT2[9] => lpm_dff15:inst1.data[9]
IN_CMD_PRT2[10] => lpm_dff15:inst1.data[10]
IN_CMD_PRT2[11] => lpm_dff15:inst1.data[11]
IN_CMD_PRT2[12] => lpm_dff15:inst1.data[12]
IN_CMD_PRT2[13] => lpm_dff15:inst1.data[13]
IN_CMD_PRT2[14] => lpm_dff15:inst1.data[14]


|MICROPROCESSOR|CMD_BUFFER:inst6|lpm_dff15:inst
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|CMD_BUFFER:inst6|lpm_dff15:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|CMD_BUFFER:inst6|lpm_dff15:inst1
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|CMD_BUFFER:inst6|lpm_dff15:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|RESULT_WRITER:inst13
RESULT_WRITE <= result_ready.DB_MAX_OUTPUT_PORT_TYPE
clk => lpm_counter4_mod3:inst4.clock
ENABLE => lpm_counter4_mod3:inst4.clk_en
ENABLE => inst19.IN1
ENABLE => lpm_bustri1_11:inst15.enabledt
ENABLE => inst7.IN1
ENABLE => inst16.IN0
ENABLE => inst8.IN1
RESULT_WRITE_REQ <= inst19.DB_MAX_OUTPUT_PORT_TYPE
CTRL[0] <= lpm_bustri1_11:inst15.tridata[0]
CTRL[1] <= lpm_bustri1_11:inst15.tridata[1]
CTRL[2] <= lpm_bustri1_11:inst15.tridata[2]
CTRL[3] <= lpm_bustri1_11:inst15.tridata[3]
CTRL[4] <= lpm_bustri1_11:inst15.tridata[4]
CTRL[5] <= lpm_bustri1_11:inst15.tridata[5]
CTRL[6] <= lpm_bustri1_11:inst15.tridata[6]
CTRL[7] <= lpm_bustri1_11:inst15.tridata[7]
CTRL[8] <= lpm_bustri1_11:inst15.tridata[8]
CTRL[9] <= lpm_bustri1_11:inst15.tridata[9]
CTRL[10] <= lpm_bustri1_11:inst15.tridata[10]
IS_MEM_DEST => inst11.IN1
IS_MEM_DEST => inst12.IN1
IS_MEM_DEST => inst7.IN0
IS_REG_DEST => inst13.IN1
IS_REG_DEST => inst8.IN0
MEM_ADDRESS[0] <= lpm_bustri1_9:inst5.tridata[0]
MEM_ADDRESS[1] <= lpm_bustri1_9:inst5.tridata[1]
MEM_ADDRESS[2] <= lpm_bustri1_9:inst5.tridata[2]
MEM_ADDRESS[3] <= lpm_bustri1_9:inst5.tridata[3]
MEM_ADDRESS[4] <= lpm_bustri1_9:inst5.tridata[4]
MEM_ADDRESS[5] <= lpm_bustri1_9:inst5.tridata[5]
MEM_ADDRESS[6] <= lpm_bustri1_9:inst5.tridata[6]
MEM_ADDRESS[7] <= lpm_bustri1_9:inst5.tridata[7]
MEM_ADDRESS[8] <= lpm_bustri1_9:inst5.tridata[8]
DEST_ADDRESS[0] => lpm_bustri1_9:inst5.data[0]
DEST_ADDRESS[0] => lpm_bustri1_4:inst6.data[0]
DEST_ADDRESS[1] => lpm_bustri1_9:inst5.data[1]
DEST_ADDRESS[1] => lpm_bustri1_4:inst6.data[1]
DEST_ADDRESS[2] => lpm_bustri1_9:inst5.data[2]
DEST_ADDRESS[2] => lpm_bustri1_4:inst6.data[2]
DEST_ADDRESS[3] => lpm_bustri1_9:inst5.data[3]
DEST_ADDRESS[3] => lpm_bustri1_4:inst6.data[3]
DEST_ADDRESS[4] => lpm_bustri1_9:inst5.data[4]
DEST_ADDRESS[5] => lpm_bustri1_9:inst5.data[5]
DEST_ADDRESS[6] => lpm_bustri1_9:inst5.data[6]
DEST_ADDRESS[7] => lpm_bustri1_9:inst5.data[7]
DEST_ADDRESS[8] => lpm_bustri1_9:inst5.data[8]
OUT_DATA[0] <= lpm_bustri1:inst14.tridata[0]
OUT_DATA[1] <= lpm_bustri1:inst14.tridata[1]
OUT_DATA[2] <= lpm_bustri1:inst14.tridata[2]
OUT_DATA[3] <= lpm_bustri1:inst14.tridata[3]
OUT_DATA[4] <= lpm_bustri1:inst14.tridata[4]
OUT_DATA[5] <= lpm_bustri1:inst14.tridata[5]
OUT_DATA[6] <= lpm_bustri1:inst14.tridata[6]
OUT_DATA[7] <= lpm_bustri1:inst14.tridata[7]
OUT_DATA[8] <= lpm_bustri1:inst14.tridata[8]
OUT_DATA[9] <= lpm_bustri1:inst14.tridata[9]
OUT_DATA[10] <= lpm_bustri1:inst14.tridata[10]
OUT_DATA[11] <= lpm_bustri1:inst14.tridata[11]
OUT_DATA[12] <= lpm_bustri1:inst14.tridata[12]
OUT_DATA[13] <= lpm_bustri1:inst14.tridata[13]
OUT_DATA[14] <= lpm_bustri1:inst14.tridata[14]
RESULT_DATA[0] => lpm_bustri1:inst14.data[0]
RESULT_DATA[1] => lpm_bustri1:inst14.data[1]
RESULT_DATA[2] => lpm_bustri1:inst14.data[2]
RESULT_DATA[3] => lpm_bustri1:inst14.data[3]
RESULT_DATA[4] => lpm_bustri1:inst14.data[4]
RESULT_DATA[5] => lpm_bustri1:inst14.data[5]
RESULT_DATA[6] => lpm_bustri1:inst14.data[6]
RESULT_DATA[7] => lpm_bustri1:inst14.data[7]
RESULT_DATA[8] => lpm_bustri1:inst14.data[8]
RESULT_DATA[9] => lpm_bustri1:inst14.data[9]
RESULT_DATA[10] => lpm_bustri1:inst14.data[10]
RESULT_DATA[11] => lpm_bustri1:inst14.data[11]
RESULT_DATA[12] => lpm_bustri1:inst14.data[12]
RESULT_DATA[13] => lpm_bustri1:inst14.data[13]
RESULT_DATA[14] => lpm_bustri1:inst14.data[14]
REG_ADDRESS[0] <= lpm_bustri1_4:inst6.tridata[0]
REG_ADDRESS[1] <= lpm_bustri1_4:inst6.tridata[1]
REG_ADDRESS[2] <= lpm_bustri1_4:inst6.tridata[2]
REG_ADDRESS[3] <= lpm_bustri1_4:inst6.tridata[3]


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_decode0:inst24
data[0] => data[0]~1.IN1
data[1] => data[1]~0.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_decode0:inst24|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_decode0:inst24|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_counter4_mod3:inst4
aclr => aclr~0.IN1
clk_en => clk_en~0.IN1
clock => clock~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_counter4_mod3:inst4|lpm_counter:lpm_counter_component
clock => cntr_6oi:auto_generated.clock
clk_en => cntr_6oi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_6oi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_6oi:auto_generated.q[0]
q[1] <= cntr_6oi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_counter4_mod3:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clk_en => counter_reg_bit1a[1]~2.IN0
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_bustri1_11:inst15
data[0] => data[0]~10.IN1
data[1] => data[1]~9.IN1
data[2] => data[2]~8.IN1
data[3] => data[3]~7.IN1
data[4] => data[4]~6.IN1
data[5] => data[5]~5.IN1
data[6] => data[6]~4.IN1
data[7] => data[7]~3.IN1
data[8] => data[8]~2.IN1
data[9] => data[9]~1.IN1
data[10] => data[10]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_bustri1_11:inst15|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_bustri1_9:inst5
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_bustri1_9:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_bustri1:inst14
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_bustri1:inst14|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_bustri1_4:inst6
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|RESULT_WRITER:inst13|lpm_bustri1_4:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|EXECUTER:inst12
RESULT_READY <= ENABLE.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => RESULT_READY.DATAIN
ENABLE => lpm_dff15:inst1.enable
RESULT_DATA[0] <= lpm_dff15:inst1.q[0]
RESULT_DATA[1] <= lpm_dff15:inst1.q[1]
RESULT_DATA[2] <= lpm_dff15:inst1.q[2]
RESULT_DATA[3] <= lpm_dff15:inst1.q[3]
RESULT_DATA[4] <= lpm_dff15:inst1.q[4]
RESULT_DATA[5] <= lpm_dff15:inst1.q[5]
RESULT_DATA[6] <= lpm_dff15:inst1.q[6]
RESULT_DATA[7] <= lpm_dff15:inst1.q[7]
RESULT_DATA[8] <= lpm_dff15:inst1.q[8]
RESULT_DATA[9] <= lpm_dff15:inst1.q[9]
RESULT_DATA[10] <= lpm_dff15:inst1.q[10]
RESULT_DATA[11] <= lpm_dff15:inst1.q[11]
RESULT_DATA[12] <= lpm_dff15:inst1.q[12]
RESULT_DATA[13] <= lpm_dff15:inst1.q[13]
RESULT_DATA[14] <= lpm_dff15:inst1.q[14]
clk => lpm_dff15:inst1.clock
CMD_CODE[0] => lpm_decode32_16:inst13.data[0]
CMD_CODE[1] => lpm_decode32_16:inst13.data[1]
CMD_CODE[2] => lpm_decode32_16:inst13.data[2]
CMD_CODE[3] => lpm_decode32_16:inst13.data[3]
CMD_CODE[4] => lpm_decode32_16:inst13.data[4]
CMD_CODE[5] => lpm_decode32_16:inst13.data[5]
FIRST_OPERAND[0] => lpm_bustri1:inst4.data[0]
FIRST_OPERAND[1] => lpm_bustri1:inst4.data[1]
FIRST_OPERAND[2] => lpm_bustri1:inst4.data[2]
FIRST_OPERAND[3] => lpm_bustri1:inst4.data[3]
FIRST_OPERAND[4] => lpm_bustri1:inst4.data[4]
FIRST_OPERAND[5] => lpm_bustri1:inst4.data[5]
FIRST_OPERAND[6] => lpm_bustri1:inst4.data[6]
FIRST_OPERAND[7] => lpm_bustri1:inst4.data[7]
FIRST_OPERAND[8] => lpm_bustri1:inst4.data[8]
FIRST_OPERAND[9] => lpm_bustri1:inst4.data[9]
FIRST_OPERAND[10] => lpm_bustri1:inst4.data[10]
FIRST_OPERAND[11] => lpm_bustri1:inst4.data[11]
FIRST_OPERAND[12] => lpm_bustri1:inst4.data[12]
FIRST_OPERAND[13] => lpm_bustri1:inst4.data[13]
FIRST_OPERAND[14] => lpm_bustri1:inst4.data[14]
SECOND_OPERAND[0] => lpm_bustri1:inst5.data[0]
SECOND_OPERAND[1] => lpm_bustri1:inst5.data[1]
SECOND_OPERAND[2] => lpm_bustri1:inst5.data[2]
SECOND_OPERAND[3] => lpm_bustri1:inst5.data[3]
SECOND_OPERAND[4] => lpm_bustri1:inst5.data[4]
SECOND_OPERAND[5] => lpm_bustri1:inst5.data[5]
SECOND_OPERAND[6] => lpm_bustri1:inst5.data[6]
SECOND_OPERAND[7] => lpm_bustri1:inst5.data[7]
SECOND_OPERAND[8] => lpm_bustri1:inst5.data[8]
SECOND_OPERAND[9] => lpm_bustri1:inst5.data[9]
SECOND_OPERAND[10] => lpm_bustri1:inst5.data[10]
SECOND_OPERAND[11] => lpm_bustri1:inst5.data[11]
SECOND_OPERAND[12] => lpm_bustri1:inst5.data[12]
SECOND_OPERAND[13] => lpm_bustri1:inst5.data[13]
SECOND_OPERAND[14] => lpm_bustri1:inst5.data[14]


|MICROPROCESSOR|EXECUTER:inst12|lpm_dff15:inst1
aclr => aclr~0.IN1
aload => aload~0.IN1
clock => clock~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enable => enable~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q


|MICROPROCESSOR|EXECUTER:inst12|lpm_dff15:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[14]~0.IN0
aset => ~NO_FANOUT~
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|EXECUTER:inst12|lpm_bustri1:inst4
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|EXECUTER:inst12|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|EXECUTER:inst12|lpm_decode32_16:inst13
data[0] => data[0]~5.IN1
data[1] => data[1]~4.IN1
data[2] => data[2]~3.IN1
data[3] => data[3]~2.IN1
data[4] => data[4]~1.IN1
data[5] => data[5]~0.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq10 <= lpm_decode:lpm_decode_component.eq
eq11 <= lpm_decode:lpm_decode_component.eq
eq12 <= lpm_decode:lpm_decode_component.eq
eq13 <= lpm_decode:lpm_decode_component.eq
eq14 <= lpm_decode:lpm_decode_component.eq
eq15 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq63 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq
eq8 <= lpm_decode:lpm_decode_component.eq
eq9 <= lpm_decode:lpm_decode_component.eq


|MICROPROCESSOR|EXECUTER:inst12|lpm_decode32_16:inst13|lpm_decode:lpm_decode_component
data[0] => decode_j9f:auto_generated.data[0]
data[1] => decode_j9f:auto_generated.data[1]
data[2] => decode_j9f:auto_generated.data[2]
data[3] => decode_j9f:auto_generated.data[3]
data[4] => decode_j9f:auto_generated.data[4]
data[5] => decode_j9f:auto_generated.data[5]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_j9f:auto_generated.eq[0]
eq[1] <= decode_j9f:auto_generated.eq[1]
eq[2] <= decode_j9f:auto_generated.eq[2]
eq[3] <= decode_j9f:auto_generated.eq[3]
eq[4] <= decode_j9f:auto_generated.eq[4]
eq[5] <= decode_j9f:auto_generated.eq[5]
eq[6] <= decode_j9f:auto_generated.eq[6]
eq[7] <= decode_j9f:auto_generated.eq[7]
eq[8] <= decode_j9f:auto_generated.eq[8]
eq[9] <= decode_j9f:auto_generated.eq[9]
eq[10] <= decode_j9f:auto_generated.eq[10]
eq[11] <= decode_j9f:auto_generated.eq[11]
eq[12] <= decode_j9f:auto_generated.eq[12]
eq[13] <= decode_j9f:auto_generated.eq[13]
eq[14] <= decode_j9f:auto_generated.eq[14]
eq[15] <= decode_j9f:auto_generated.eq[15]
eq[16] <= decode_j9f:auto_generated.eq[16]
eq[17] <= decode_j9f:auto_generated.eq[17]
eq[18] <= decode_j9f:auto_generated.eq[18]
eq[19] <= decode_j9f:auto_generated.eq[19]
eq[20] <= decode_j9f:auto_generated.eq[20]
eq[21] <= decode_j9f:auto_generated.eq[21]
eq[22] <= decode_j9f:auto_generated.eq[22]
eq[23] <= decode_j9f:auto_generated.eq[23]
eq[24] <= decode_j9f:auto_generated.eq[24]
eq[25] <= decode_j9f:auto_generated.eq[25]
eq[26] <= decode_j9f:auto_generated.eq[26]
eq[27] <= decode_j9f:auto_generated.eq[27]
eq[28] <= decode_j9f:auto_generated.eq[28]
eq[29] <= decode_j9f:auto_generated.eq[29]
eq[30] <= decode_j9f:auto_generated.eq[30]
eq[31] <= decode_j9f:auto_generated.eq[31]
eq[32] <= decode_j9f:auto_generated.eq[32]
eq[33] <= decode_j9f:auto_generated.eq[33]
eq[34] <= decode_j9f:auto_generated.eq[34]
eq[35] <= decode_j9f:auto_generated.eq[35]
eq[36] <= decode_j9f:auto_generated.eq[36]
eq[37] <= decode_j9f:auto_generated.eq[37]
eq[38] <= decode_j9f:auto_generated.eq[38]
eq[39] <= decode_j9f:auto_generated.eq[39]
eq[40] <= decode_j9f:auto_generated.eq[40]
eq[41] <= decode_j9f:auto_generated.eq[41]
eq[42] <= decode_j9f:auto_generated.eq[42]
eq[43] <= decode_j9f:auto_generated.eq[43]
eq[44] <= decode_j9f:auto_generated.eq[44]
eq[45] <= decode_j9f:auto_generated.eq[45]
eq[46] <= decode_j9f:auto_generated.eq[46]
eq[47] <= decode_j9f:auto_generated.eq[47]
eq[48] <= decode_j9f:auto_generated.eq[48]
eq[49] <= decode_j9f:auto_generated.eq[49]
eq[50] <= decode_j9f:auto_generated.eq[50]
eq[51] <= decode_j9f:auto_generated.eq[51]
eq[52] <= decode_j9f:auto_generated.eq[52]
eq[53] <= decode_j9f:auto_generated.eq[53]
eq[54] <= decode_j9f:auto_generated.eq[54]
eq[55] <= decode_j9f:auto_generated.eq[55]
eq[56] <= decode_j9f:auto_generated.eq[56]
eq[57] <= decode_j9f:auto_generated.eq[57]
eq[58] <= decode_j9f:auto_generated.eq[58]
eq[59] <= decode_j9f:auto_generated.eq[59]
eq[60] <= decode_j9f:auto_generated.eq[60]
eq[61] <= decode_j9f:auto_generated.eq[61]
eq[62] <= decode_j9f:auto_generated.eq[62]
eq[63] <= decode_j9f:auto_generated.eq[63]


|MICROPROCESSOR|EXECUTER:inst12|lpm_decode32_16:inst13|lpm_decode:lpm_decode_component|decode_j9f:auto_generated
data[0] => w_anode122w[1]~2.IN0
data[0] => w_anode133w[1].IN1
data[0] => w_anode143w[1]~1.IN0
data[0] => w_anode153w[1].IN1
data[0] => w_anode163w[1]~1.IN0
data[0] => w_anode173w[1].IN1
data[0] => w_anode183w[1]~0.IN0
data[0] => w_anode193w[1].IN1
data[0] => w_anode216w[1]~2.IN0
data[0] => w_anode21w[1]~2.IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode237w[1]~1.IN0
data[0] => w_anode247w[1].IN1
data[0] => w_anode257w[1]~1.IN0
data[0] => w_anode267w[1].IN1
data[0] => w_anode277w[1]~0.IN0
data[0] => w_anode287w[1].IN1
data[0] => w_anode310w[1]~2.IN0
data[0] => w_anode321w[1].IN1
data[0] => w_anode331w[1]~1.IN0
data[0] => w_anode341w[1].IN1
data[0] => w_anode351w[1]~1.IN0
data[0] => w_anode361w[1].IN1
data[0] => w_anode371w[1]~0.IN0
data[0] => w_anode381w[1].IN1
data[0] => w_anode38w[1].IN1
data[0] => w_anode404w[1]~2.IN0
data[0] => w_anode415w[1].IN1
data[0] => w_anode425w[1]~1.IN0
data[0] => w_anode435w[1].IN1
data[0] => w_anode445w[1]~1.IN0
data[0] => w_anode455w[1].IN1
data[0] => w_anode465w[1]~0.IN0
data[0] => w_anode475w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode498w[1]~2.IN0
data[0] => w_anode509w[1].IN1
data[0] => w_anode519w[1]~1.IN0
data[0] => w_anode529w[1].IN1
data[0] => w_anode539w[1]~1.IN0
data[0] => w_anode549w[1].IN1
data[0] => w_anode559w[1]~0.IN0
data[0] => w_anode569w[1].IN1
data[0] => w_anode58w[1].IN1
data[0] => w_anode592w[1]~2.IN0
data[0] => w_anode603w[1].IN1
data[0] => w_anode613w[1]~1.IN0
data[0] => w_anode623w[1].IN1
data[0] => w_anode633w[1]~1.IN0
data[0] => w_anode643w[1].IN1
data[0] => w_anode653w[1]~0.IN0
data[0] => w_anode663w[1].IN1
data[0] => w_anode686w[1]~2.IN0
data[0] => w_anode68w[1]~1.IN0
data[0] => w_anode697w[1].IN1
data[0] => w_anode707w[1]~1.IN0
data[0] => w_anode717w[1].IN1
data[0] => w_anode727w[1]~1.IN0
data[0] => w_anode737w[1].IN1
data[0] => w_anode747w[1]~0.IN0
data[0] => w_anode757w[1].IN1
data[0] => w_anode78w[1].IN1
data[0] => w_anode88w[1]~0.IN0
data[0] => w_anode98w[1].IN1
data[1] => w_anode122w[2]~1.IN0
data[1] => w_anode133w[2]~1.IN0
data[1] => w_anode143w[2].IN1
data[1] => w_anode153w[2].IN1
data[1] => w_anode163w[2]~0.IN0
data[1] => w_anode173w[2]~0.IN0
data[1] => w_anode183w[2].IN1
data[1] => w_anode193w[2].IN1
data[1] => w_anode216w[2]~1.IN0
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode227w[2]~1.IN0
data[1] => w_anode237w[2].IN1
data[1] => w_anode247w[2].IN1
data[1] => w_anode257w[2]~0.IN0
data[1] => w_anode267w[2]~0.IN0
data[1] => w_anode277w[2].IN1
data[1] => w_anode287w[2].IN1
data[1] => w_anode310w[2]~1.IN0
data[1] => w_anode321w[2]~1.IN0
data[1] => w_anode331w[2].IN1
data[1] => w_anode341w[2].IN1
data[1] => w_anode351w[2]~0.IN0
data[1] => w_anode361w[2]~0.IN0
data[1] => w_anode371w[2].IN1
data[1] => w_anode381w[2].IN1
data[1] => w_anode38w[2]~1.IN0
data[1] => w_anode404w[2]~1.IN0
data[1] => w_anode415w[2]~1.IN0
data[1] => w_anode425w[2].IN1
data[1] => w_anode435w[2].IN1
data[1] => w_anode445w[2]~0.IN0
data[1] => w_anode455w[2]~0.IN0
data[1] => w_anode465w[2].IN1
data[1] => w_anode475w[2].IN1
data[1] => w_anode48w[2].IN1
data[1] => w_anode498w[2]~1.IN0
data[1] => w_anode509w[2]~1.IN0
data[1] => w_anode519w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2]~0.IN0
data[1] => w_anode549w[2]~0.IN0
data[1] => w_anode559w[2].IN1
data[1] => w_anode569w[2].IN1
data[1] => w_anode58w[2].IN1
data[1] => w_anode592w[2]~1.IN0
data[1] => w_anode603w[2]~1.IN0
data[1] => w_anode613w[2].IN1
data[1] => w_anode623w[2].IN1
data[1] => w_anode633w[2]~0.IN0
data[1] => w_anode643w[2]~0.IN0
data[1] => w_anode653w[2].IN1
data[1] => w_anode663w[2].IN1
data[1] => w_anode686w[2]~1.IN0
data[1] => w_anode68w[2]~0.IN0
data[1] => w_anode697w[2]~1.IN0
data[1] => w_anode707w[2].IN1
data[1] => w_anode717w[2].IN1
data[1] => w_anode727w[2]~0.IN0
data[1] => w_anode737w[2]~0.IN0
data[1] => w_anode747w[2].IN1
data[1] => w_anode757w[2].IN1
data[1] => w_anode78w[2]~0.IN0
data[1] => w_anode88w[2].IN1
data[1] => w_anode98w[2].IN1
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode133w[3]~0.IN0
data[2] => w_anode143w[3]~0.IN0
data[2] => w_anode153w[3]~0.IN0
data[2] => w_anode163w[3].IN1
data[2] => w_anode173w[3].IN1
data[2] => w_anode183w[3].IN1
data[2] => w_anode193w[3].IN1
data[2] => w_anode216w[3]~0.IN0
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode227w[3]~0.IN0
data[2] => w_anode237w[3]~0.IN0
data[2] => w_anode247w[3]~0.IN0
data[2] => w_anode257w[3].IN1
data[2] => w_anode267w[3].IN1
data[2] => w_anode277w[3].IN1
data[2] => w_anode287w[3].IN1
data[2] => w_anode310w[3]~0.IN0
data[2] => w_anode321w[3]~0.IN0
data[2] => w_anode331w[3]~0.IN0
data[2] => w_anode341w[3]~0.IN0
data[2] => w_anode351w[3].IN1
data[2] => w_anode361w[3].IN1
data[2] => w_anode371w[3].IN1
data[2] => w_anode381w[3].IN1
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode404w[3]~0.IN0
data[2] => w_anode415w[3]~0.IN0
data[2] => w_anode425w[3]~0.IN0
data[2] => w_anode435w[3]~0.IN0
data[2] => w_anode445w[3].IN1
data[2] => w_anode455w[3].IN1
data[2] => w_anode465w[3].IN1
data[2] => w_anode475w[3].IN1
data[2] => w_anode48w[3]~0.IN0
data[2] => w_anode498w[3]~0.IN0
data[2] => w_anode509w[3]~0.IN0
data[2] => w_anode519w[3]~0.IN0
data[2] => w_anode529w[3]~0.IN0
data[2] => w_anode539w[3].IN1
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode58w[3]~0.IN0
data[2] => w_anode592w[3]~0.IN0
data[2] => w_anode603w[3]~0.IN0
data[2] => w_anode613w[3]~0.IN0
data[2] => w_anode623w[3]~0.IN0
data[2] => w_anode633w[3].IN1
data[2] => w_anode643w[3].IN1
data[2] => w_anode653w[3].IN1
data[2] => w_anode663w[3].IN1
data[2] => w_anode686w[3]~0.IN0
data[2] => w_anode68w[3].IN1
data[2] => w_anode697w[3]~0.IN0
data[2] => w_anode707w[3]~0.IN0
data[2] => w_anode717w[3]~0.IN0
data[2] => w_anode727w[3].IN1
data[2] => w_anode737w[3].IN1
data[2] => w_anode747w[3].IN1
data[2] => w_anode757w[3].IN1
data[2] => w_anode78w[3].IN1
data[2] => w_anode88w[3].IN1
data[2] => w_anode98w[3].IN1
data[3] => w_anode110w[1].IN1
data[3] => w_anode204w[1]~1.IN0
data[3] => w_anode298w[1].IN1
data[3] => w_anode392w[1]~1.IN0
data[3] => w_anode3w[1]~2.IN0
data[3] => w_anode486w[1].IN1
data[3] => w_anode580w[1]~0.IN0
data[3] => w_anode674w[1].IN1
data[4] => w_anode110w[2]~1.IN0
data[4] => w_anode204w[2].IN1
data[4] => w_anode298w[2].IN1
data[4] => w_anode392w[2]~0.IN0
data[4] => w_anode3w[2]~1.IN0
data[4] => w_anode486w[2]~0.IN0
data[4] => w_anode580w[2].IN1
data[4] => w_anode674w[2].IN1
data[5] => w_anode110w[3]~0.IN0
data[5] => w_anode204w[3]~0.IN0
data[5] => w_anode298w[3]~0.IN0
data[5] => w_anode392w[3].IN1
data[5] => w_anode3w[3]~0.IN0
data[5] => w_anode486w[3].IN1
data[5] => w_anode580w[3].IN1
data[5] => w_anode674w[3].IN1
eq[0] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode88w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode98w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode133w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode143w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode153w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode163w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode183w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode193w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode216w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode227w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode247w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode257w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode267w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode277w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode287w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode310w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode371w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode381w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode425w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode435w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode445w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode455w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode465w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode475w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode498w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode592w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode686w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode697w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode707w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode717w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode727w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode737w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode747w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode757w[3].DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|EXECUTER:inst12|lpm_bustri1:inst5
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|EXECUTER:inst12|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|MEMORY:inst10
mt <= ADDRESS[8].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] => maddr[0].DATAIN
ADDRESS[0] => rom:inst1.address[0]
ADDRESS[0] => ram:inst.address[0]
ADDRESS[1] => maddr[1].DATAIN
ADDRESS[1] => rom:inst1.address[1]
ADDRESS[1] => ram:inst.address[1]
ADDRESS[2] => maddr[2].DATAIN
ADDRESS[2] => rom:inst1.address[2]
ADDRESS[2] => ram:inst.address[2]
ADDRESS[3] => maddr[3].DATAIN
ADDRESS[3] => rom:inst1.address[3]
ADDRESS[3] => ram:inst.address[3]
ADDRESS[4] => maddr[4].DATAIN
ADDRESS[4] => rom:inst1.address[4]
ADDRESS[4] => ram:inst.address[4]
ADDRESS[5] => maddr[5].DATAIN
ADDRESS[5] => rom:inst1.address[5]
ADDRESS[5] => ram:inst.address[5]
ADDRESS[6] => maddr[6].DATAIN
ADDRESS[6] => rom:inst1.address[6]
ADDRESS[6] => ram:inst.address[6]
ADDRESS[7] => maddr[7].DATAIN
ADDRESS[7] => rom:inst1.address[7]
ADDRESS[7] => ram:inst.address[7]
ADDRESS[8] => mt.DATAIN
ADDRESS[8] => lpm_mux2_15:inst5.sel
maddr[0] <= ADDRESS[0].DB_MAX_OUTPUT_PORT_TYPE
maddr[1] <= ADDRESS[1].DB_MAX_OUTPUT_PORT_TYPE
maddr[2] <= ADDRESS[2].DB_MAX_OUTPUT_PORT_TYPE
maddr[3] <= ADDRESS[3].DB_MAX_OUTPUT_PORT_TYPE
maddr[4] <= ADDRESS[4].DB_MAX_OUTPUT_PORT_TYPE
maddr[5] <= ADDRESS[5].DB_MAX_OUTPUT_PORT_TYPE
maddr[6] <= ADDRESS[6].DB_MAX_OUTPUT_PORT_TYPE
maddr[7] <= ADDRESS[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_DATA[0] <= lpm_bustri1:inst16.tridata[0]
OUT_DATA[1] <= lpm_bustri1:inst16.tridata[1]
OUT_DATA[2] <= lpm_bustri1:inst16.tridata[2]
OUT_DATA[3] <= lpm_bustri1:inst16.tridata[3]
OUT_DATA[4] <= lpm_bustri1:inst16.tridata[4]
OUT_DATA[5] <= lpm_bustri1:inst16.tridata[5]
OUT_DATA[6] <= lpm_bustri1:inst16.tridata[6]
OUT_DATA[7] <= lpm_bustri1:inst16.tridata[7]
OUT_DATA[8] <= lpm_bustri1:inst16.tridata[8]
OUT_DATA[9] <= lpm_bustri1:inst16.tridata[9]
OUT_DATA[10] <= lpm_bustri1:inst16.tridata[10]
OUT_DATA[11] <= lpm_bustri1:inst16.tridata[11]
OUT_DATA[12] <= lpm_bustri1:inst16.tridata[12]
OUT_DATA[13] <= lpm_bustri1:inst16.tridata[13]
OUT_DATA[14] <= lpm_bustri1:inst16.tridata[14]
enable => inst7.IN0
enable => inst6.IN0
enable => inst4.IN0
read => inst7.IN1
clk => inst6.IN1
clk => inst4.IN1
write => ram:inst.wren
INP_DATA[0] => ram:inst.data[0]
INP_DATA[1] => ram:inst.data[1]
INP_DATA[2] => ram:inst.data[2]
INP_DATA[3] => ram:inst.data[3]
INP_DATA[4] => ram:inst.data[4]
INP_DATA[5] => ram:inst.data[5]
INP_DATA[6] => ram:inst.data[6]
INP_DATA[7] => ram:inst.data[7]
INP_DATA[8] => ram:inst.data[8]
INP_DATA[9] => ram:inst.data[9]
INP_DATA[10] => ram:inst.data[10]
INP_DATA[11] => ram:inst.data[11]
INP_DATA[12] => ram:inst.data[12]
INP_DATA[13] => ram:inst.data[13]
INP_DATA[14] => ram:inst.data[14]


|MICROPROCESSOR|MEMORY:inst10|lpm_bustri1:inst16
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata


|MICROPROCESSOR|MEMORY:inst10|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~14.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~12.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~10.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~9.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~6.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~5.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~4.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~3.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~2.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~0.DB_MAX_OUTPUT_PORT_TYPE


|MICROPROCESSOR|MEMORY:inst10|lpm_mux2_15:inst5
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data0x[8] => sub_wire4[8].IN1
data0x[9] => sub_wire4[9].IN1
data0x[10] => sub_wire4[10].IN1
data0x[11] => sub_wire4[11].IN1
data0x[12] => sub_wire4[12].IN1
data0x[13] => sub_wire4[13].IN1
data0x[14] => sub_wire4[14].IN1
data1x[0] => sub_wire4[15].IN1
data1x[1] => sub_wire4[16].IN1
data1x[2] => sub_wire4[17].IN1
data1x[3] => sub_wire4[18].IN1
data1x[4] => sub_wire4[19].IN1
data1x[5] => sub_wire4[20].IN1
data1x[6] => sub_wire4[21].IN1
data1x[7] => sub_wire4[22].IN1
data1x[8] => sub_wire4[23].IN1
data1x[9] => sub_wire4[24].IN1
data1x[10] => sub_wire4[25].IN1
data1x[11] => sub_wire4[26].IN1
data1x[12] => sub_wire4[27].IN1
data1x[13] => sub_wire4[28].IN1
data1x[14] => sub_wire4[29].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result


|MICROPROCESSOR|MEMORY:inst10|lpm_mux2_15:inst5|lpm_mux:lpm_mux_component
data[0][0] => mux_cpc:auto_generated.data[0]
data[0][1] => mux_cpc:auto_generated.data[1]
data[0][2] => mux_cpc:auto_generated.data[2]
data[0][3] => mux_cpc:auto_generated.data[3]
data[0][4] => mux_cpc:auto_generated.data[4]
data[0][5] => mux_cpc:auto_generated.data[5]
data[0][6] => mux_cpc:auto_generated.data[6]
data[0][7] => mux_cpc:auto_generated.data[7]
data[0][8] => mux_cpc:auto_generated.data[8]
data[0][9] => mux_cpc:auto_generated.data[9]
data[0][10] => mux_cpc:auto_generated.data[10]
data[0][11] => mux_cpc:auto_generated.data[11]
data[0][12] => mux_cpc:auto_generated.data[12]
data[0][13] => mux_cpc:auto_generated.data[13]
data[0][14] => mux_cpc:auto_generated.data[14]
data[1][0] => mux_cpc:auto_generated.data[15]
data[1][1] => mux_cpc:auto_generated.data[16]
data[1][2] => mux_cpc:auto_generated.data[17]
data[1][3] => mux_cpc:auto_generated.data[18]
data[1][4] => mux_cpc:auto_generated.data[19]
data[1][5] => mux_cpc:auto_generated.data[20]
data[1][6] => mux_cpc:auto_generated.data[21]
data[1][7] => mux_cpc:auto_generated.data[22]
data[1][8] => mux_cpc:auto_generated.data[23]
data[1][9] => mux_cpc:auto_generated.data[24]
data[1][10] => mux_cpc:auto_generated.data[25]
data[1][11] => mux_cpc:auto_generated.data[26]
data[1][12] => mux_cpc:auto_generated.data[27]
data[1][13] => mux_cpc:auto_generated.data[28]
data[1][14] => mux_cpc:auto_generated.data[29]
sel[0] => mux_cpc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cpc:auto_generated.result[0]
result[1] <= mux_cpc:auto_generated.result[1]
result[2] <= mux_cpc:auto_generated.result[2]
result[3] <= mux_cpc:auto_generated.result[3]
result[4] <= mux_cpc:auto_generated.result[4]
result[5] <= mux_cpc:auto_generated.result[5]
result[6] <= mux_cpc:auto_generated.result[6]
result[7] <= mux_cpc:auto_generated.result[7]
result[8] <= mux_cpc:auto_generated.result[8]
result[9] <= mux_cpc:auto_generated.result[9]
result[10] <= mux_cpc:auto_generated.result[10]
result[11] <= mux_cpc:auto_generated.result[11]
result[12] <= mux_cpc:auto_generated.result[12]
result[13] <= mux_cpc:auto_generated.result[13]
result[14] <= mux_cpc:auto_generated.result[14]


|MICROPROCESSOR|MEMORY:inst10|lpm_mux2_15:inst5|lpm_mux:lpm_mux_component|mux_cpc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w0_n0_mux_dataout~0.IN1
data[16] => l1_w1_n0_mux_dataout~0.IN1
data[17] => l1_w2_n0_mux_dataout~0.IN1
data[18] => l1_w3_n0_mux_dataout~0.IN1
data[19] => l1_w4_n0_mux_dataout~0.IN1
data[20] => l1_w5_n0_mux_dataout~0.IN1
data[21] => l1_w6_n0_mux_dataout~0.IN1
data[22] => l1_w7_n0_mux_dataout~0.IN1
data[23] => l1_w8_n0_mux_dataout~0.IN1
data[24] => l1_w9_n0_mux_dataout~0.IN1
data[25] => l1_w10_n0_mux_dataout~0.IN1
data[26] => l1_w11_n0_mux_dataout~0.IN1
data[27] => l1_w12_n0_mux_dataout~0.IN1
data[28] => l1_w13_n0_mux_dataout~0.IN1
data[29] => l1_w14_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0


|MICROPROCESSOR|MEMORY:inst10|rom:inst1
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
inclock => inclock~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a


|MICROPROCESSOR|MEMORY:inst10|rom:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ij71:auto_generated.address_a[0]
address_a[1] => altsyncram_ij71:auto_generated.address_a[1]
address_a[2] => altsyncram_ij71:auto_generated.address_a[2]
address_a[3] => altsyncram_ij71:auto_generated.address_a[3]
address_a[4] => altsyncram_ij71:auto_generated.address_a[4]
address_a[5] => altsyncram_ij71:auto_generated.address_a[5]
address_a[6] => altsyncram_ij71:auto_generated.address_a[6]
address_a[7] => altsyncram_ij71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ij71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ij71:auto_generated.q_a[0]
q_a[1] <= altsyncram_ij71:auto_generated.q_a[1]
q_a[2] <= altsyncram_ij71:auto_generated.q_a[2]
q_a[3] <= altsyncram_ij71:auto_generated.q_a[3]
q_a[4] <= altsyncram_ij71:auto_generated.q_a[4]
q_a[5] <= altsyncram_ij71:auto_generated.q_a[5]
q_a[6] <= altsyncram_ij71:auto_generated.q_a[6]
q_a[7] <= altsyncram_ij71:auto_generated.q_a[7]
q_a[8] <= altsyncram_ij71:auto_generated.q_a[8]
q_a[9] <= altsyncram_ij71:auto_generated.q_a[9]
q_a[10] <= altsyncram_ij71:auto_generated.q_a[10]
q_a[11] <= altsyncram_ij71:auto_generated.q_a[11]
q_a[12] <= altsyncram_ij71:auto_generated.q_a[12]
q_a[13] <= altsyncram_ij71:auto_generated.q_a[13]
q_a[14] <= altsyncram_ij71:auto_generated.q_a[14]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MICROPROCESSOR|MEMORY:inst10|rom:inst1|altsyncram:altsyncram_component|altsyncram_ij71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT


|MICROPROCESSOR|MEMORY:inst10|ram:inst
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
data[0] => data[0]~14.IN1
data[1] => data[1]~13.IN1
data[2] => data[2]~12.IN1
data[3] => data[3]~11.IN1
data[4] => data[4]~10.IN1
data[5] => data[5]~9.IN1
data[6] => data[6]~8.IN1
data[7] => data[7]~7.IN1
data[8] => data[8]~6.IN1
data[9] => data[9]~5.IN1
data[10] => data[10]~4.IN1
data[11] => data[11]~3.IN1
data[12] => data[12]~2.IN1
data[13] => data[13]~1.IN1
data[14] => data[14]~0.IN1
inclock => inclock~0.IN1
outclock => outclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a


|MICROPROCESSOR|MEMORY:inst10|ram:inst|altsyncram:altsyncram_component
wren_a => altsyncram_9ba1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9ba1:auto_generated.data_a[0]
data_a[1] => altsyncram_9ba1:auto_generated.data_a[1]
data_a[2] => altsyncram_9ba1:auto_generated.data_a[2]
data_a[3] => altsyncram_9ba1:auto_generated.data_a[3]
data_a[4] => altsyncram_9ba1:auto_generated.data_a[4]
data_a[5] => altsyncram_9ba1:auto_generated.data_a[5]
data_a[6] => altsyncram_9ba1:auto_generated.data_a[6]
data_a[7] => altsyncram_9ba1:auto_generated.data_a[7]
data_a[8] => altsyncram_9ba1:auto_generated.data_a[8]
data_a[9] => altsyncram_9ba1:auto_generated.data_a[9]
data_a[10] => altsyncram_9ba1:auto_generated.data_a[10]
data_a[11] => altsyncram_9ba1:auto_generated.data_a[11]
data_a[12] => altsyncram_9ba1:auto_generated.data_a[12]
data_a[13] => altsyncram_9ba1:auto_generated.data_a[13]
data_a[14] => altsyncram_9ba1:auto_generated.data_a[14]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9ba1:auto_generated.address_a[0]
address_a[1] => altsyncram_9ba1:auto_generated.address_a[1]
address_a[2] => altsyncram_9ba1:auto_generated.address_a[2]
address_a[3] => altsyncram_9ba1:auto_generated.address_a[3]
address_a[4] => altsyncram_9ba1:auto_generated.address_a[4]
address_a[5] => altsyncram_9ba1:auto_generated.address_a[5]
address_a[6] => altsyncram_9ba1:auto_generated.address_a[6]
address_a[7] => altsyncram_9ba1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9ba1:auto_generated.clock0
clock1 => altsyncram_9ba1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9ba1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9ba1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9ba1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9ba1:auto_generated.q_a[3]
q_a[4] <= altsyncram_9ba1:auto_generated.q_a[4]
q_a[5] <= altsyncram_9ba1:auto_generated.q_a[5]
q_a[6] <= altsyncram_9ba1:auto_generated.q_a[6]
q_a[7] <= altsyncram_9ba1:auto_generated.q_a[7]
q_a[8] <= altsyncram_9ba1:auto_generated.q_a[8]
q_a[9] <= altsyncram_9ba1:auto_generated.q_a[9]
q_a[10] <= altsyncram_9ba1:auto_generated.q_a[10]
q_a[11] <= altsyncram_9ba1:auto_generated.q_a[11]
q_a[12] <= altsyncram_9ba1:auto_generated.q_a[12]
q_a[13] <= altsyncram_9ba1:auto_generated.q_a[13]
q_a[14] <= altsyncram_9ba1:auto_generated.q_a[14]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MICROPROCESSOR|MEMORY:inst10|ram:inst|altsyncram:altsyncram_component|altsyncram_9ba1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE


