77D1059B	A method for the estimation of defect detection probability of analog/RF defect-oriented tests	a method for the estimation of defect detection probability of analog rf defect oriented tests	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7FD959B9	Statistical modeling with the virtual source MOSFET model	statistical modeling with the virtual source mosfet model	2013	2013/03/18	10.7873/DATE.2013.296	design, automation, and test in europe	date		463BE6FF	17544
7E3F72F0	Crosstalk-aware Domino Logic Synthesis	crosstalk aware domino logic synthesis	2006	2006	10.1109/DATE.2006.244123	design, automation, and test in europe	date		463BE6FF	19317
7DA5A990	A hybrid packet-circuit switched on-chip network based on SDM	a hybrid packet circuit switched on chip network based on sdm	2009	2009/04/20	10.1109/DATE.2009.5090728	design, automation, and test in europe	date		463BE6FF	19121
7A4198E9	An online thermal-constrained task scheduler for 3D multi-core processors	an online thermal constrained task scheduler for 3d multi core processors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19489
7A49AD67	Energy efficient in-memory AES encryption based on nonvolatile domain-wall nanowire	energy efficient in memory aes encryption based on nonvolatile domain wall nanowire	2014	2014/03		design, automation, and test in europe	date		463BE6FF	17582
800D1A3A	Analysis and White-Box Modeling of Weakly Nonlinear Time-Varying Circuits	analysis and white box modeling of weakly nonlinear time varying circuits	2003	2003/03/03	10.1109/DATE.2003.1253677	design, automation, and test in europe	date		463BE6FF	19165
77AB066A	Panel session - Architectures and integration for programmable SoC's	panel session architectures and integration for programmable soc s	2009	2009/04	10.1109/DATE.2009.5090794	design, automation, and test in europe	date		463BE6FF	19555
8098712F	A Heuristic for Test Scheduling at System Level	a heuristic for test scheduling at system level	2002	2002/03/04	10.1109/DATE.2002.998480	design, automation, and test in europe	date		463BE6FF	18915
7E2507B5	Macromodeling of Digital I/O Ports for System EMC Assessment	macromodeling of digital i o ports for system emc assessment	2002	2002/03/04	10.1109/DATE.2002.998429	design, automation, and test in europe	date		463BE6FF	19203
7A922786	Mode-Controlled Dataflow based modeling & analysis of a 4G-LTE receiver	mode controlled dataflow based modeling analysis of a 4g lte receiver	2014	2014/03	10.7873/DATE.2014.225	design, automation, and test in europe	date		463BE6FF	19244
7DAF0F8C	Heterogeneous coarse-grained processing elements: a template architecture for embedded processing acceleration	heterogeneous coarse grained processing elements a template architecture for embedded processing acceleration	2009	2009/04/20	10.1109/DATE.2009.5090723	design, automation, and test in europe	date		463BE6FF	19325
7DBA75EF	An architecture for self-organization in pervasive systems	an architecture for self organization in pervasive systems	2010	2010/03/08	10.1109/DATE.2010.5457057	design, automation, and test in europe	date		463BE6FF	19165
7562049F	Dynamic directories: a mechanism for reducing on-chip interconnect power in multicores	dynamic directories a mechanism for reducing on chip interconnect power in multicores	2012	2012/03/12	10.1109/DATE.2012.6176456	design, automation, and test in europe	date		463BE6FF	19235
7565D33A	Nostradamus: Low-cost hardware-only error detection for processor cores	nostradamus low cost hardware only error detection for processor cores	2014	2014/03	10.7873/DATE.2014.173	design, automation, and test in europe	date		463BE6FF	19462
5B400B54	Improved symoblic simulation by dynamic funtional space partitioning [symoblic read symbolic] [funti	improved symoblic simulation by dynamic funtional space partitioning symoblic read symbolic funti	2004		10.1109/DATE.2004.1268825	design, automation, and test in europe	date		463BE6FF	19555
76B0E013	Performance evaluation of wireless NoCs in presence of irregular network routing strategies	performance evaluation of wireless nocs in presence of irregular network routing strategies	2014	2014/03	10.7873/DATE.2014.285	design, automation, and test in europe	date		463BE6FF	17490
7D66A562	Supporting distributed shared memory on multi-core network-on-chips using a dual microcoded controller	supporting distributed shared memory on multi core network on chips using a dual microcoded controller	2010	2010/03/08	10.1109/DATE.2010.5457240	design, automation, and test in europe	date		463BE6FF	18894
775FC223	A low energy 2D adaptive median filter hardware	a low energy 2d adaptive median filter hardware	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F855FAD	Placement using a localization probability model (LPM)	placement using a localization probability model lpm	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19468
7EBFB840	A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs	a fast concurrent power thermal model for sub 100nm digital ics	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	19063
7E08A1C7	Fast Start-up for Spartan-6 FPGAs using Dynamic Partial Reconfiguration	fast start up for spartan 6 fpgas using dynamic partial reconfiguration	2011	2011/03	10.1109/DATE.2011.5763244	design, automation, and test in europe	date		463BE6FF	19125
7E22C89D	Microarchitectural Floorplanning Under Performance and Thermal Tradeoff	microarchitectural floorplanning under performance and thermal tradeoff	2006	2006	10.1109/DATE.2006.244102	design, automation, and test in europe	date		463BE6FF	19204
7D227F0E	Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC's	efficient techniques for accurate modeling and simulation of substrate coupling in mixed signal ic s	1998	1998/02/23	10.1109/DATE.1998.655963	design, automation, and test in europe	date		463BE6FF	19081
75C32E63	A resilience roadmap: (invited paper)	a resilience roadmap invited paper	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19228
7DC1DFEB	Memory fault diagnosis by syndrome compression	memory fault diagnosis by syndrome compression	2001	2001/03/13	10.1109/DATE.2001.915007	design, automation, and test in europe	date		463BE6FF	18681
7A362566	Interactive presentation: Automatic generation of functional coverage models from behavioral verilog descriptions	interactive presentation automatic generation of functional coverage models from behavioral verilog descriptions	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19489
7D306AA7	Are we there yet? Has IP block assembly become as easy as LEGO?	are we there yet has ip block assembly become as easy as lego	2010	2010/03	10.1109/DATE.2010.5457226	design, automation, and test in europe	date		463BE6FF	19555
7674E98A	Interactive presentation: System level power optimization of Sigma-Delta modulator	interactive presentation system level power optimization of sigma delta modulator	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	18964
8096824A	Cost-and power optimized FPGA based system integration: methodologies and integration of a low-power capacity-based measurement application on Xilinx FPGAs	cost and power optimized fpga based system integration methodologies and integration of a low power capacity based measurement application on xilinx fpgas	2008	2008/03/10	10.1109/DATE.2008.4484659	design, automation, and test in europe	date		463BE6FF	19070
7983EBED	Fast analog circuit synthesis using sensitivity based near neighbor searches	fast analog circuit synthesis using sensitivity based near neighbor searches	2008	2008/03/10	10.1109/DATE.2008.4484903	design, automation, and test in europe	date		463BE6FF	19381
76CFD21A	A flexible ASIP architecture for connected components labeling in embedded vision applications	a flexible asip architecture for connected components labeling in embedded vision applications	2014	2014/03	10.7873/DATE.2014.367	design, automation, and test in europe	date		463BE6FF	19555
7D44A566	A macroscopic time and cost estimation model allowing task parallelism and hardware sharing of the codesign partitioning process	a macroscopic time and cost estimation model allowing task parallelism and hardware sharing of the codesign partitioning process	1998	1998/02/23	10.1109/DATE.1998.655860	design, automation, and test in europe	date		463BE6FF	18909
0395F385	Reusability Methodology of IC Layout-Part II	reusability methodology of ic layout part ii	2001			design, automation, and test in europe	date		463BE6FF	17601
79E9DE04	Improved practical differential fault analysis of grain-128	improved practical differential fault analysis of grain 128	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7EC50398	Extending lifetime of portable systems by battery scheduling	extending lifetime of portable systems by battery scheduling	2001	2001/03/13	10.1109/DATE.2001.915024	design, automation, and test in europe	date		463BE6FF	17524
7F7C325A	Guidelines for model based systems engineering	guidelines for model based systems engineering	2012	2012/03/12	10.1109/DATE.2012.6176450	design, automation, and test in europe	date		463BE6FF	19555
801F869A	Optimal algorithm for minimizing the number of twists in an on-chip bus	optimal algorithm for minimizing the number of twists in an on chip bus	2004	2004/02/16	10.1109/DATE.2004.1269040	design, automation, and test in europe	date		463BE6FF	19392
77F5680B	Wireless sensor network simulation for security and performance analysis	wireless sensor network simulation for security and performance analysis	2013	2013/03/18	10.7873/DATE.2013.097	design, automation, and test in europe	date		463BE6FF	19310
7E914C95	2D and 3D integration with organic and silicon electronics	2d and 3d integration with organic and silicon electronics	2011	2011/03	10.1109/DATE.2011.5763301	design, automation, and test in europe	date		463BE6FF	19404
7E090EDC	Layer Assignment echniques for Low Energy in Multi-Layered Memory Organisations	layer assignment echniques for low energy in multi layered memory organisations	2003	2003/03/03	10.1109/DATE.2003.1253746	design, automation, and test in europe	date		463BE6FF	17946
7700DDB8	Feedback based droop mitigation	feedback based droop mitigation	2011	2011/03	10.1109/DATE.2011.5763296	design, automation, and test in europe	date		463BE6FF	17632
8025EC55	Area-Efficient Error Protection for Caches	area efficient error protection for caches	2006	2006	10.1109/DATE.2006.244101	design, automation, and test in europe	date		463BE6FF	18932
7D648F7D	Automatic Identification of Application-Specific Functional Units with Architecturally Visible Storage	automatic identification of application specific functional units with architecturally visible storage	2006	2006	10.1109/DATE.2006.244088	design, automation, and test in europe	date		463BE6FF	18593
7EB647A4	Digital ground bounce reduction by phase modulation of the clock	digital ground bounce reduction by phase modulation of the clock	2004	2004/02/16	10.1109/DATE.2004.1268832	design, automation, and test in europe	date		463BE6FF	18739
803AA53E	Correct high-level synthesis: a formal perspective	correct high level synthesis a formal perspective	1998	1998/02/23	10.1109/DATE.1998.655997	design, automation, and test in europe	date		463BE6FF	18791
7F74D53E	An Approach to the Classification of Mixed-Signal Circuits in a Pseudorandom Testing Scheme	an approach to the classification of mixed signal circuits in a pseudorandom testing scheme	2003	2003/03/03	10.1109/DATE.2003.1253789	design, automation, and test in europe	date		463BE6FF	18619
050B8002	Exploring the combination of testing: energy testing	exploring the combination of testing energy testing	1999			design, automation, and test in europe	date		463BE6FF	19555
8015347A	Reconfigurable logic for systems on a chip	reconfigurable logic for systems on a chip	1998	1998/02/23	10.1109/DATE.1998.655878	design, automation, and test in europe	date		463BE6FF	19555
78047CC2	All digital built-in delay and crosstalk measurement for on-chip buses	all digital built in delay and crosstalk measurement for on chip buses	2000	2000/01/01	10.1109/DATE.2000.840836	design, automation, and test in europe	date		463BE6FF	18558
76068D66	SSDExplorer: A virtual platform for fine-grained design space exploration of Solid State Drives	ssdexplorer a virtual platform for fine grained design space exploration of solid state drives	2014	2014/03	10.7873/DATE.2014.297	design, automation, and test in europe	date		463BE6FF	19279
7DEE3384	On the relation between simulation-based and SAT-based diagnosis	on the relation between simulation based and sat based diagnosis	2006	2006	10.1109/DATE.2006.243999	design, automation, and test in europe	date		463BE6FF	19249
8092EEE0	Modeling static-order schedules in synchronous dataflow graphs	modeling static order schedules in synchronous dataflow graphs	2012	2012/03/12	10.1109/DATE.2012.6176588	design, automation, and test in europe	date		463BE6FF	19297
7E1C005F	Using Formal Techniques to Debug the AMBA System-on-Chip Bus Protocol	using formal techniques to debug the amba system on chip bus protocol	2003	2003/03/03	10.1109/DATE.2003.1253709	design, automation, and test in europe	date		463BE6FF	17688
8050D63B	Multiple behavior module synthesis based on selective groupings	multiple behavior module synthesis based on selective groupings	1998	1998/02/23	10.1109/DATE.1998.655886	design, automation, and test in europe	date		463BE6FF	19051
75595437	Tactile prosthetics in WiseSkin	tactile prosthetics in wiseskin	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
773022AA	Evaluating system dependability in a co-design framework	evaluating system dependability in a co design framework	2000	2000/01/01	10.1109/DATE.2000.840844	design, automation, and test in europe	date		463BE6FF	19009
7FB7F01C	3D Floorplanning with Thermal Vias	3d floorplanning with thermal vias	2006	2006	10.1109/DATE.2006.243773	design, automation, and test in europe	date		463BE6FF	18258
7DCF99D2	An environment for controlled experiments with in-house sensor networks	an environment for controlled experiments with in house sensor networks	2006	2006	10.1109/DATE.2006.243976	design, automation, and test in europe	date		463BE6FF	19555
7E1675D5	A CMOS-Based Tactile Sensor for Continuous Blood Pressure Monitoring	a cmos based tactile sensor for continuous blood pressure monitoring	2005	2005/03/07	10.1109/ESSCIR.2004.1356718	design, automation, and test in europe	date		463BE6FF	19249
7FCE772F	Low power analogue 90 degree phase shifter	low power analogue 90 degree phase shifter	2004	2004/02/16	10.1109/DATE.2004.1269194	design, automation, and test in europe	date		463BE6FF	19226
8025EAB4	Combinational equivalence checking using satisfiability and recursive learning	combinational equivalence checking using satisfiability and recursive learning	1999	1999/01/01	10.1109/DATE.1999.761110	design, automation, and test in europe	date		463BE6FF	18033
809514EC	Graphical entry of FSMDs revisited: putting graphical models on a solid base	graphical entry of fsmds revisited putting graphical models on a solid base	1998	1998/02/23	10.1109/DATE.1998.655975	design, automation, and test in europe	date		463BE6FF	19003
7FD55E56	Self-Testing Embedded Checkers for Bose-Lin, Bose,and a Class of Borden Codes	self testing embedded checkers for bose lin bose and a class of borden codes	2003	2003/03/03	10.1109/DATE.2003.1253782	design, automation, and test in europe	date		463BE6FF	19273
8165826C	A future of customizable processors: are we there yet?	a future of customizable processors are we there yet	2007	2007/04/16	10.1109/DATE.2007.364462	design, automation, and test in europe	date		463BE6FF	18994
78E62DFF	Interactive presentation: On power-profiling and pattern generation for power-safe scan tests	interactive presentation on power profiling and pattern generation for power safe scan tests	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19416
7E64374B	Native ISS-SystemC integration for the co-simulation of multi-processor SoC	native iss systemc integration for the co simulation of multi processor soc	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18331
7E414BA4	System Synthesis for Networks of Programmable Blocks	system synthesis for networks of programmable blocks	2005	2005/03/07	10.1109/DATE.2005.289	design, automation, and test in europe	date		463BE6FF	19409
7DD10F49	Automatic generation of simulation monitors from quantitative constraint formula [system-level verification]	automatic generation of simulation monitors from quantitative constraint formula system level verification	2003	2003	10.1109/DATE.2003.1253787	design, automation, and test in europe	date		463BE6FF	19555
771E82DB	Verifying synchronous reactive systems using lazy abstraction	verifying synchronous reactive systems using lazy abstraction	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E6D00B7	A Logarithmic Full-Chip Thermal Analysis Algorithm Based on Multi-Layer Green&#8217;s Function	a logarithmic full chip thermal analysis algorithm based on multi layer green s function	2006	2006	10.1109/DATE.2006.243966	design, automation, and test in europe	date		463BE6FF	19332
78881DC7	Analysis and runtime management of 3D systems with stacked DRAM for boosting energy efficiency	analysis and runtime management of 3d systems with stacked dram for boosting energy efficiency	2012	2012/03/12	10.1109/DATE.2012.6176545	design, automation, and test in europe	date		463BE6FF	17464
78850C56	Minimization of P-circuits using Boolean relations	minimization of p circuits using boolean relations	2013	2013/03/18	10.7873/DATE.2013.208	design, automation, and test in europe	date		463BE6FF	19336
7DE06BE0	Optimal MTCMOS reactivation under power supply noise and performance constraints	optimal mtcmos reactivation under power supply noise and performance constraints	2008	2008/03/10	10.1109/DATE.2008.4484807	design, automation, and test in europe	date		463BE6FF	19033
7CE47279	Topology identification for smart cells in modular batteries	topology identification for smart cells in modular batteries	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19370
7DA0AC7E	SigNet: network-on-chip filtering for coarse vector directories	signet network on chip filtering for coarse vector directories	2010	2010/03/08	10.1109/DATE.2010.5457028	design, automation, and test in europe	date		463BE6FF	17451
7E9A0ECC	Cool MPSoC programming	cool mpsoc programming	2010	2010/03/08	10.1109/DATE.2010.5457047	design, automation, and test in europe	date		463BE6FF	17383
7EEB9AB3	A Circuit SAT Solver With Signal Correlation Guided Learning	a circuit sat solver with signal correlation guided learning	2003	2003/03/03	10.1109/DATE.2003.1253719	design, automation, and test in europe	date		463BE6FF	17781
7563D1EE	A novel low power 11-bit hybrid ADC using flash and delay line architectures	a novel low power 11 bit hybrid adc using flash and delay line architectures	2014	2014/03	10.7873/DATE.2014.028	design, automation, and test in europe	date		463BE6FF	17632
0956DEFC	Comparison of State-Preserving vs. Non-State-Preserving Leakage Control in Caches	comparison of state preserving vs non state preserving leakage control in caches	2003			design, automation, and test in europe	date		463BE6FF	19125
7E6EDA9E	Power minimization in a backlit TFT-LCD display by concurrent brightness and contrast scaling	power minimization in a backlit tft lcd display by concurrent brightness and contrast scaling	2004	2004/02/16	10.1109/DATE.2004.1268857	design, automation, and test in europe	date		463BE6FF	17130
80D2D19E	Decision ordering based property decomposition for functional test generation	decision ordering based property decomposition for functional test generation	2011	2011/03	10.1109/DATE.2011.5763037	design, automation, and test in europe	date		463BE6FF	19208
7C520DEF	Sufficient response time analysis considering dependencies between rate-dependent tasks	sufficient response time analysis considering dependencies between rate dependent tasks	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7DE0BC5C	SDRAM-Energy-Aware Memory Allocation for Dynamic Multi-Media Applications on Multi-Processor Platforms	sdram energy aware memory allocation for dynamic multi media applications on multi processor platforms	2003	2003/03/03	10.1109/DATE.2003.1253661	design, automation, and test in europe	date		463BE6FF	19219
7E6DDEF3	Defect aware X-filling for low-power scan testing	defect aware x filling for low power scan testing	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	17625
7E4622C1	Enhanced Q-learning algorithm for dynamic power management with performance constraint	enhanced q learning algorithm for dynamic power management with performance constraint	2010	2010/03/08	10.1109/DATE.2010.5457135	design, automation, and test in europe	date		463BE6FF	19112
5C10B5FE	EDA challenges in the converging application world	eda challenges in the converging application world	2006	2006/03/06		design, automation, and test in europe	date		463BE6FF	19555
7B928D7F	On reducing transitions through data modifications	on reducing transitions through data modifications	1999	1999/01/01	10.1109/DATE.1999.761101	design, automation, and test in europe	date		463BE6FF	19314
814E8109	Modelling SoC devices for virtual test using VHDL	modelling soc devices for virtual test using vhdl	2001	2001/03/13	10.1109/DATE.2001.915117	design, automation, and test in europe	date		463BE6FF	17385
7E30548F	galsC: A Language for Event-Driven Embedded Systems	galsc a language for event driven embedded systems	2005	2005/03/07	10.1109/DATE.2005.165	design, automation, and test in europe	date		463BE6FF	18772
7D8236E4	Functional self-testing for bus-based symmetric multiprocessors	functional self testing for bus based symmetric multiprocessors	2008	2008/03/10	10.1109/DATE.2008.4484859	design, automation, and test in europe	date		463BE6FF	19164
753A2526	Cyborg insects, neural interfaces and other things: building interfaces between the synthetic and the multicellular	cyborg insects neural interfaces and other things building interfaces between the synthetic and the multicellular	2013	2013/03/18	10.7873/DATE.2013.314	design, automation, and test in europe	date		463BE6FF	19555
7071645B	On-chip stochastic communication [SoC applications]	on chip stochastic communication soc applications	2003	2003	10.1109/DATE.2003.1253703	design, automation, and test in europe	date		463BE6FF	17512
7E507196	Time-Domain Simulation of Sampled Weakly Nonlinear Systems Using Analytical Integration and Orthogonal Polynomial Series	time domain simulation of sampled weakly nonlinear systems using analytical integration and orthogonal polynomial series	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	19458
7DDD2FC0	Practical Monte-Carlo based timing yield estimation of digital circuits	practical monte carlo based timing yield estimation of digital circuits	2010	2010/03/08	10.1109/DATE.2010.5456941	design, automation, and test in europe	date		463BE6FF	17569
792E586B	MATLAB/SIMULINK-Based High-Level Synthesis of Discrete-Time and Continuous-Time [Sigma, Delta] Modulators	matlab simulink based high level synthesis of discrete time and continuous time sigma delta modulators	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19283
7EF5285A	Quantitative evaluation in embedded system design: predicting battery lifetime in mobile devices	quantitative evaluation in embedded system design predicting battery lifetime in mobile devices	2008	2008/03/10	10.1109/DATE.2008.4484667	design, automation, and test in europe	date		463BE6FF	19117
7CF8A39E	UMTS MPSoC design evaluation using a system level design framework	umts mpsoc design evaluation using a system level design framework	2009	2009/04/20	10.1109/DATE.2009.5090712	design, automation, and test in europe	date		463BE6FF	19389
7DB1537C	Improved Design Methodology for High-Speed High-Accuracy Current Steering D/A Converters	improved design methodology for high speed high accuracy current steering d a converters	2003	2003/03/03	10.1109/DATE.2003.1253679	design, automation, and test in europe	date		463BE6FF	19219
7E4D0792	Integrated approach to energy harvester mixed technology modelling and performance optimisation	integrated approach to energy harvester mixed technology modelling and performance optimisation	2008	2008/03/10	10.1109/DATE.2008.4484761	design, automation, and test in europe	date		463BE6FF	19324
7F184004	Interval diagram techniques for symbolic model checking of Petri nets	interval diagram techniques for symbolic model checking of petri nets	1999	1999/01/01	10.1109/DATE.1999.761216	design, automation, and test in europe	date		463BE6FF	19049
7F20A535	Verification of a microcontroller IP core for system-on-a-chip designs using low-cost prototyping environments	verification of a microcontroller ip core for system on a chip designs using low cost prototyping environments	2004	2004/02/16	10.1109/DATE.2004.1269213	design, automation, and test in europe	date		463BE6FF	19003
7B8BA25B	Potentials of chip-package co-design for high-speed digital applications	potentials of chip package co design for high speed digital applications	1999	1999/01/01	10.1109/DATE.1999.761159	design, automation, and test in europe	date		463BE6FF	19270
78A52A4A	An accurate error control mechanism for simplification before generation algorithms	an accurate error control mechanism for simplification before generation algorithms	1999	1999/01/01	10.1109/DATE.1999.761157	design, automation, and test in europe	date		463BE6FF	19429
8120776E	Verification of the RF Subsystem within Wireless LAN System Level Simulation	verification of the rf subsystem within wireless lan system level simulation	2003	2003/03/03	10.1109/DATE.2003.1253843	design, automation, and test in europe	date		463BE6FF	17301
76D19185	A basic linear algebra compiler for embedded processors	a basic linear algebra compiler for embedded processors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19318
7D0B5676	Realization of a Virtual Lambda Sensor on a Fixed Precision System	realization of a virtual lambda sensor on a fixed precision system	2005	2005/03/07	10.1109/DATE.2005.253	design, automation, and test in europe	date		463BE6FF	19052
7DF6F7A0	Interactive Ray Tracing on Reconfigurable SIMD MorphoSys	interactive ray tracing on reconfigurable simd morphosys	2003	2003/03/03	10.1109/DATE.2003.1186686	design, automation, and test in europe	date		463BE6FF	18742
03418436	The weaver prototyping environment for hardware/software co-design and co-debugging	the weaver prototyping environment for hardware software co design and co debugging	1998			design, automation, and test in europe	date		463BE6FF	17513
78471A94	Exploring pausible clocking based GALS design for 40-nm system integration	exploring pausible clocking based gals design for 40 nm system integration	2012	2012/03/12	10.1109/DATE.2012.6176663	design, automation, and test in europe	date		463BE6FF	19555
762A4196	An MPEG-2 video encoder LSI with scalability for HDTV based on three-layer cooperative architecture	an mpeg 2 video encoder lsi with scalability for hdtv based on three layer cooperative architecture	1999	1999/01/01	10.1109/DATE.1999.761095	design, automation, and test in europe	date		463BE6FF	18590
7E91600B	Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures	exploiting the routing flexibility for energy performance aware mapping of regular noc architectures	2003	2003/03/03	10.1109/DATE.2003.1253687	design, automation, and test in europe	date		463BE6FF	16910
76459825	Interactive presentation: Implementation of a transaction level assertion framework in SystemC	interactive presentation implementation of a transaction level assertion framework in systemc	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	18797
7E32BB5A	Automotive Semi-Conductor Trend a Challenges	automotive semi conductor trend a challenges	2006	2006	10.1109/DATE.2006.243953	design, automation, and test in europe	date		463BE6FF	19555
7CDBE294	Panel: The world is goingâ€¦ analog & mixed-signal! What about EDA?	panel the world is going analog mixed signal what about eda	2014	2014/03	10.7873/DATE.2014.050	design, automation, and test in europe	date		463BE6FF	19555
75A68659	A universal symmetry detection algorithm	a universal symmetry detection algorithm	2014	2014/03	10.7873/DATE.2014.312	design, automation, and test in europe	date		463BE6FF	19555
7E5F42BC	Achieving composability in NoC-based MPSoCs through QoS management at software level	achieving composability in noc based mpsocs through qos management at software level	2011	2011/03	10.1109/DATE.2011.5763071	design, automation, and test in europe	date		463BE6FF	19432
7E7C8AD1	CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via Canonical Form Functions and Genetic Programming	caffeine template free symbolic model generation of analog circuits via canonical form functions and genetic programming	2005	2005/03/07	10.1109/DATE.2005.89	design, automation, and test in europe	date		463BE6FF	19006
77742639	Abstraction from counters: an application on real-time systems	abstraction from counters an application on real time systems	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19211
6D47DB2A	MEDEA+ and ITRS roadmaps	medea and itrs roadmaps	2002	2002	10.1109/DATE.2002.998293	design, automation, and test in europe	date		463BE6FF	19555
7F1673E3	Control Flow Driven Splitting of Loop Nests at the Source Code Level	control flow driven splitting of loop nests at the source code level	2003	2003/03/03	10.1007/0-306-48709-8_17	design, automation, and test in europe	date		463BE6FF	18707
7E0E3C6F	Sensitivity-based modeling and methodology for full-chip substrate noise analysis	sensitivity based modeling and methodology for full chip substrate noise analysis	2004	2004/02/16	10.1109/DATE.2004.1268912	design, automation, and test in europe	date		463BE6FF	18982
7915CAB5	A closed-loop system for artifact mitigation in ambulatory electrocardiogram monitoring	a closed loop system for artifact mitigation in ambulatory electrocardiogram monitoring	2012	2012/03/12	10.1109/DATE.2012.6176510	design, automation, and test in europe	date		463BE6FF	19555
785E522D	Reducing writes in phase-change memory environments by using efficient cache replacement policies	reducing writes in phase change memory environments by using efficient cache replacement policies	2013	2013/03/18	10.7873/DATE.2013.033	design, automation, and test in europe	date		463BE6FF	17567
7E10F888	Design and implementation of a secret key steganographic micro-architecture employing FPGA	design and implementation of a secret key steganographic micro architecture employing fpga	2004	2004/02/16	10.1109/ASPDAC.2004.1337657	design, automation, and test in europe	date		463BE6FF	19318
7F1C6B47	Hardware Accelerated Power Estimation	hardware accelerated power estimation	2005	2005/03/07	10.1109/DATE.2005.168	design, automation, and test in europe	date		463BE6FF	19394
7E955217	Dynamically reconfigurable register file for a softcore VLIW processor	dynamically reconfigurable register file for a softcore vliw processor	2010	2010/03/08	10.1109/DATE.2010.5456908	design, automation, and test in europe	date		463BE6FF	17140
7F1435CB	Test scheduling with thermal optimization for network-on-chip systems using variable-rate on-chip clocking	test scheduling with thermal optimization for network on chip systems using variable rate on chip clocking	2006	2006	10.1109/DATE.2006.244013	design, automation, and test in europe	date		463BE6FF	19205
7BD6776B	Energy minimization for fault tolerant scheduling of periodic fixed-priority applications on multiprocessor platforms	energy minimization for fault tolerant scheduling of periodic fixed priority applications on multiprocessor platforms	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7606B633	Advances in variation-aware modeling, verification, and testing of analog ICs	advances in variation aware modeling verification and testing of analog ics	2012	2012/03/12	10.1109/DATE.2012.6176730	design, automation, and test in europe	date		463BE6FF	17232
8051D5E1	Defect Tolerance of QCA Tiles	defect tolerance of qca tiles	2006	2006	10.1109/DATE.2006.244118	design, automation, and test in europe	date		463BE6FF	18970
806EF640	Exploiting signal unobservability for efficient translation to CNF in formal verification of microprocessors	exploiting signal unobservability for efficient translation to cnf in formal verification of microprocessors	2004	2004/02/16	10.1109/DATE.2004.1268859	design, automation, and test in europe	date		463BE6FF	19071
7FBE456D	Optimal scheduling of switched FlexRay networks	optimal scheduling of switched flexray networks	2011	2011/03	10.1109/DATE.2011.5763150	design, automation, and test in europe	date		463BE6FF	17486
7BE09977	Exploiting state equivalence on the fly while applying code motion and speculation	exploiting state equivalence on the fly while applying code motion and speculation	1999	1999/01/01	10.1109/DATE.1999.761191	design, automation, and test in europe	date		463BE6FF	19458
7DBB8791	A Time-Triggered Ethernet (TTE) Switch	a time triggered ethernet tte switch	2006	2006	10.1109/DATE.2006.244145	design, automation, and test in europe	date		463BE6FF	18703
80B176CB	RUNE: platform for automated design of integrated multi-domain systems application to high-speed CMOS photoreceiver front-ends	rune platform for automated design of integrated multi domain systems application to high speed cmos photoreceiver front ends	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18525
78C69D05	Test pin count reduction for NoC-based test delivery in multicore SOCs	test pin count reduction for noc based test delivery in multicore socs	2012	2012/03/12	10.1109/DATE.2012.6176601	design, automation, and test in europe	date		463BE6FF	19493
8118E33F	Improve CAM power efficiency using decoupled match line scheme	improve cam power efficiency using decoupled match line scheme	2007	2007/04/16	10.1109/DATE.2007.364585	design, automation, and test in europe	date		463BE6FF	19282
7A91DD98	Retargeting of compiled simulators for digital signal processors using a machine description language	retargeting of compiled simulators for digital signal processors using a machine description language	2000	2000/01/01	10.1145/343647.343888	design, automation, and test in europe	date		463BE6FF	18327
7FF0DE14	On-Chip Stochastic Communication	on chip stochastic communication	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	17793
7D9F944A	Encoding-Based Minimization of Inductive Cross-Talk for Off-Chip Data Transmission	encoding based minimization of inductive cross talk for off chip data transmission	2005	2005/03/07	10.1109/DATE.2005.134	design, automation, and test in europe	date		463BE6FF	18849
7C38F905	Efficient soft error vulnerability estimation of complex designs	efficient soft error vulnerability estimation of complex designs	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D8C216C	Novel technique for testing FPGAs	novel technique for testing fpgas	1998	1998/02/23	10.1109/DATE.1998.655841	design, automation, and test in europe	date		463BE6FF	18599
807DACEF	Evaluating the potential of graphics processors for high performance embedded computing	evaluating the potential of graphics processors for high performance embedded computing	2011	2011/03	10.1109/DATE.2011.5763120	design, automation, and test in europe	date		463BE6FF	19143
5CF8E549	Silicon debug of systems-on-chips [session introduction]	silicon debug of systems on chips session introduction	1998	1998	10.1109/DATE.1998.655924	design automation and test in europe	date		463BE6FF	19555
7F118E5E	Automatic Modifications of High Level VHDL Descriptions for Fault Detection or Tolerance	automatic modifications of high level vhdl descriptions for fault detection or tolerance	2002	2002/03/04	10.1109/DATE.2002.998396	design, automation, and test in europe	date		463BE6FF	18690
7F7CB1F3	Generation of communication schedules for multi-mode distributed real-time applications	generation of communication schedules for multi mode distributed real time applications	2014	2014/03	10.7873/DATE.2014.306	design, automation, and test in europe	date		463BE6FF	19330
79B800E1	Ultra-low power: an EDA challenge	ultra low power an eda challenge	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19224
7F702DAD	Behavioural Modelling and Simulation of "" Modulators Using Hardware Description Languages	behavioural modelling and simulation of modulators using hardware description languages	2003	2003/03/03	10.1109/DATE.2003.1253604	design, automation, and test in europe	date		463BE6FF	19123
7F56BC94	A Dynamic Voltage Scaling Algorithm for Dynamic-Priority Hard Real-Time Systems Using Slack Time Analysis	a dynamic voltage scaling algorithm for dynamic priority hard real time systems using slack time analysis	2002	2002/03/04	10.1109/DATE.2002.998389	design, automation, and test in europe	date		463BE6FF	17094
808F09F7	Aspects of formal and graphical design of a bus system	aspects of formal and graphical design of a bus system	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19388
7C59B153	Who is closing the embedded software design gap?	who is closing the embedded software design gap	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19555
7B85AD03	A system-level synthesis algorithm with guaranteed solution quality	a system level synthesis algorithm with guaranteed solution quality	2000	2000/01/01	10.1109/DATE.2000.840305	design, automation, and test in europe	date		463BE6FF	19209
7FEDE871	Extended Control Flow Graph Based Performance Optimization Using Scratch-Pad Memory	extended control flow graph based performance optimization using scratch pad memory	2005	2005/03/07	10.1109/DATE.2005.150	design, automation, and test in europe	date		463BE6FF	19259
7658DAB7	ACSEM: accuracy-configurable fast soft error masking analysis in combinatorial circuits	acsem accuracy configurable fast soft error masking analysis in combinatorial circuits	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7682E749	ASLAN: Synthesis of approximate sequential circuits	aslan synthesis of approximate sequential circuits	2014	2014/03	10.7873/DATE.2014.377	design, automation, and test in europe	date		463BE6FF	19351
7FBA0438	Parallel simulation of SystemC TLM 2.0 compliant MPSoC on SMP workstations	parallel simulation of systemc tlm 2 0 compliant mpsoc on smp workstations	2010	2010/03/08	10.1109/DATE.2010.5457136	design, automation, and test in europe	date		463BE6FF	19170
78D74CAA	Thermal-aware frequency scaling for adaptive workloads on heterogeneous MPSoCs	thermal aware frequency scaling for adaptive workloads on heterogeneous mpsocs	2014	2014/03	10.7873/DATE.2014.304	design, automation, and test in europe	date		463BE6FF	19555
767DEFEF	Area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints	area minimization synthesis for reconfigurable single electron transistor arrays with fabrication constraints	2014	2014/03	10.7873/DATE.2014.136	design, automation, and test in europe	date		463BE6FF	19358
7993FF73	Architecture of ring-based redundant TSV for clustered faults	architecture of ring based redundant tsv for clustered faults	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19494
7DBEFBB1	Using the inter- and intra-switch regularity in NoC switch testing	using the inter and intra switch regularity in noc switch testing	2007	2007/04/16	10.1109/DATE.2007.364618	design, automation, and test in europe	date		463BE6FF	19094
7CC690F9	DAISY-CT: A High-Level Simulation Tool for Continuous-Time Delta Sigma Modulators	daisy ct a high level simulation tool for continuous time delta sigma modulators	2002	2002/03/04		design, automation, and test in europe	date		463BE6FF	19555
8108A1BB	Polynomial-time subgraph enumeration for automated instruction set extension	polynomial time subgraph enumeration for automated instruction set extension	2007	2007/04/16	10.1109/DATE.2007.364482	design, automation, and test in europe	date		463BE6FF	18395
7F2D0E41	C/C++: progress or deadlock in system-level specification	c c progress or deadlock in system level specification	2001	2001/03/13	10.1109/DATE.2001.915013	design, automation, and test in europe	date		463BE6FF	19555
79E2F141	Energy-efficient branch prediction with compiler-guided history stack	energy efficient branch prediction with compiler guided history stack	2012	2012/03/12	10.1109/DATE.2012.6176513	design, automation, and test in europe	date		463BE6FF	19419
13D2ABB4	Proceedings -Design, Automation and Test in Europe, DATE : Foreword	proceedings design automation and test in europe date foreword	2008	2008	10.1109/DATE.2008.4484634	design, automation, and test in europe	date		463BE6FF	19555
804ADA6A	Modeling manufacturing process variation for design and test	modeling manufacturing process variation for design and test	2011	2011/03	10.1109/DATE.2011.5763192	design, automation, and test in europe	date		463BE6FF	19399
82685B6D	Integrating symbolic and statistical methods for testing intelligent systems: Applications to machine learning and computer vision	integrating symbolic and statistical methods for testing intelligent systems applications to machine learning and computer vision	2016	2016		design, automation, and test in europe	date		463BE6FF	19555
79EB6C9D	Smart systems at ST	smart systems at st	2011	2011/03	10.1109/DATE.2011.5763196	design, automation, and test in europe	date		463BE6FF	19555
7DA9B7D6	Power aware reconfigurable multiprocessor for elliptic curve cryptography	power aware reconfigurable multiprocessor for elliptic curve cryptography	2008	2008/03/10	10.1109/DATE.2008.4484880	design, automation, and test in europe	date		463BE6FF	19191
7F0A17FE	A new hybrid solution to boost SAT solver performance	a new hybrid solution to boost sat solver performance	2007	2007/04/16	10.1109/DATE.2007.364478	design, automation, and test in europe	date		463BE6FF	18962
7F544FF8	Standards for system-level design: practical reality or solution in search of a question?	standards for system level design practical reality or solution in search of a question	2000	2000/01/01	10.1109/DATE.2000.840843	design, automation, and test in europe	date		463BE6FF	17331
79FE3E87	Trojan detection via delay measurements: a new approach to select paths and vectors to maximize effectiveness and minimize cost	trojan detection via delay measurements a new approach to select paths and vectors to maximize effectiveness and minimize cost	2013	2013/03/18	10.7873/DATE.2013.262	design, automation, and test in europe	date		463BE6FF	19310
7F8E8B23	System level techniques to improve reliability in high power microcontrollers for automotive applications	system level techniques to improve reliability in high power microcontrollers for automotive applications	2011	2011/03	10.1109/DATE.2011.5763186	design, automation, and test in europe	date		463BE6FF	19318
809614B4	Specification Test Compaction for Analog Circuits and MEMS	specification test compaction for analog circuits and mems	2005	2005/03/07	10.1109/DATE.2005.277	design, automation, and test in europe	date		463BE6FF	18633
7A4A720B	Functional test generation guided by steady-state probabilities of abstract design	functional test generation guided by steady state probabilities of abstract design	2014	2014/03	10.7873/DATE.2014.334	design, automation, and test in europe	date		463BE6FF	19444
81745675	AGENDA: an attribute grammar driven enviornment for the design automation of digital systems	agenda an attribute grammar driven enviornment for the design automation of digital systems	1998	1998/02/23	10.1109/DATE.1998.655976	design, automation, and test in europe	date		463BE6FF	19161
7F3027F3	Distance-Guided Hybrid Verification with GUIDO	distance guided hybrid verification with guido	2006	2006	10.1109/DATE.2006.244050	design, automation, and test in europe	date		463BE6FF	18733
7B87DB82	Timing analysis of an avionics case study on complex hardware/software platforms	timing analysis of an avionics case study on complex hardware software platforms	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19325
79F13FC0	Clock-modulation based watermark for protection of embedded processors	clock modulation based watermark for protection of embedded processors	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19444
79C6DFF1	FastTree: a hardware KD-tree construction acceleration engine for real-time ray tracing	fasttree a hardware kd tree construction acceleration engine for real time ray tracing	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F4CB5C7	OCCN: a network-on-chip modeling and simulation framework	occn a network on chip modeling and simulation framework	2004	2004/02/16	10.1109/DATE.2004.1269226	design, automation, and test in europe	date		463BE6FF	18135
81723E2C	Evaluation of interconnects with TDR	evaluation of interconnects with tdr	2000	2000	10.1109/DATE.2000.840873	design automation and test in europe	date		463BE6FF	19003
7F656DB5	Block-level Bayesian diagnosis of analogue electronic circuits	block level bayesian diagnosis of analogue electronic circuits	2010	2010/03/08	10.1109/DATE.2010.5457100	design, automation, and test in europe	date		463BE6FF	17640
7DADAADF	Restructuring logic representations with easily detectable simple disjunctive decompositions	restructuring logic representations with easily detectable simple disjunctive decompositions	1998	1998/02/23	10.1109/DATE.1998.655943	design, automation, and test in europe	date		463BE6FF	19134
7FDAA9CD	Non-intrusive virtualization management using libvirt	non intrusive virtualization management using libvirt	2010	2010/03/08	10.1109/DATE.2010.5457142	design, automation, and test in europe	date		463BE6FF	18434
794ABF30	An integrated approach for managing the lifetime of flash-based SSDs	an integrated approach for managing the lifetime of flash based ssds	2013	2013/03/18	10.7873/DATE.2013.309	design, automation, and test in europe	date		463BE6FF	19168
7F5C4333	Optimizing Stresses for Testing DRAM Cell Defects Using Electrical Simulation	optimizing stresses for testing dram cell defects using electrical simulation	2003	2003/03/03	10.1109/DATE.2003.1253656	design, automation, and test in europe	date		463BE6FF	19173
8125B25A	optiMap: a tool for automated generation of NoC architectures using multi-port routers for FPGAs	optimap a tool for automated generation of noc architectures using multi port routers for fpgas	2006	2006	10.1109/DATE.2006.243837	design, automation, and test in europe	date		463BE6FF	18655
80EC5808	Energy-delay efficient data storage and transfer architectures: circuit technology versus design methodology solutions	energy delay efficient data storage and transfer architectures circuit technology versus design methodology solutions	1998	1998/02/23	10.1109/DATE.1998.655936	design, automation, and test in europe	date		463BE6FF	19231
7FC48933	Design automation for IEEE P1687	design automation for ieee p1687	2011	2011/03	10.1109/DATE.2011.5763228	design, automation, and test in europe	date		463BE6FF	19220
816DF1E7	Non-fractional parallelism in LDPC decoder implementations	non fractional parallelism in ldpc decoder implementations	2007	2007/04/16	10.1109/DATE.2007.364614	design, automation, and test in europe	date		463BE6FF	18773
7CE6D2C8	Tuning dynamic data flow analysis to support design understanding	tuning dynamic data flow analysis to support design understanding	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19444
76855EBC	Energy optimization in Android applications through wakelock placement	energy optimization in android applications through wakelock placement	2014	2014/03	10.7873/DATE.2014.101	design, automation, and test in europe	date		463BE6FF	17601
80181FE7	New simulation methodology of 3D surface roughness loss for interconnects modeling	new simulation methodology of 3d surface roughness loss for interconnects modeling	2009	2009/04/20	10.1109/DATE.2009.5090842	design, automation, and test in europe	date		463BE6FF	19476
80981D67	MCjammer: adaptive verification for multi-core designs	mcjammer adaptive verification for multi core designs	2008	2008/03/10	10.1109/DATE.2008.4484755	design, automation, and test in europe	date		463BE6FF	19438
7FA29949	Access Pattern-Based Code Compression for Memory-Constrained Embedded Systems	access pattern based code compression for memory constrained embedded systems	2005	2005/03/07	10.1109/DATE.2005.46	design, automation, and test in europe	date		463BE6FF	19248
784829DD	Interoperability of Verilog/VHDL procedural language interfaces to build a mixed language GUI	interoperability of verilog vhdl procedural language interfaces to build a mixed language gui	1999	1999/01/01	10.1145/307418.307521	design, automation, and test in europe	date		463BE6FF	19555
7564AB0B	AVF-driven parity optimization for MBU protection of in-core memory arrays	avf driven parity optimization for mbu protection of in core memory arrays	2013	2013/03/18	10.7873/DATE.2013.301	design, automation, and test in europe	date		463BE6FF	17636
7E280CC7	KAHRISMA: a novel hypermorphic reconfigurable-instruction-set multi-grained-array architecture	kahrisma a novel hypermorphic reconfigurable instruction set multi grained array architecture	2010	2010/03/08	10.1109/DATE.2010.5456939	design, automation, and test in europe	date		463BE6FF	17305
7FF50258	Reducing the cost of redundant execution in safety-critical systems using relaxed dedication	reducing the cost of redundant execution in safety critical systems using relaxed dedication	2011	2011/03	10.1109/DATE.2011.5763200	design, automation, and test in europe	date		463BE6FF	19475
777DA4BF	A New Time Model for the Specification, Design, Validation and Synthesis of Embedded Real-Time Systems	a new time model for the specification design validation and synthesis of embedded real time systems	2002	2002/03/04	10.1109/DATE.2002.998451	design, automation, and test in europe	date		463BE6FF	17494
7FCA8D9F	Design and behavioral modeling tools for optical network-on-chip	design and behavioral modeling tools for optical network on chip	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18432
7B0D6257	Active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories	active power gating induced power ground noise alleviation using parasitic capacitance of on chip memories	2013	2013/03/18	10.7873/DATE.2013.253	design, automation, and test in europe	date		463BE6FF	19404
7D6721D8	RTOS Modeling for System Level Design	rtos modeling for system level design	2003	2003/03/03	10.1109/DATE.2003.1253598	design, automation, and test in europe	date		463BE6FF	16688
77250644	Efficient performance estimation with very small sample size via physical subspace projection and maximum a posteriori estimation	efficient performance estimation with very small sample size via physical subspace projection and maximum a posteriori estimation	2014	2014/03	10.7873/DATE.2014.239	design, automation, and test in europe	date		463BE6FF	17592
7ED853C4	A Practical Approach for Bus Architecture Optimization at Transaction Level	a practical approach for bus architecture optimization at transaction level	2003	2003/03/03	10.1109/DATE.2003.1253825	design, automation, and test in europe	date		463BE6FF	17989
7E754B1E	Separate compilation and execution of imperative synchronous modules	separate compilation and execution of imperative synchronous modules	2009	2009/04/20	10.1109/DATE.2009.5090916	design, automation, and test in europe	date		463BE6FF	19458
7FD6142D	Securing Mobile Appliances: New Challenges for the System Designer	securing mobile appliances new challenges for the system designer	2003	2003/03/03	10.1109/DATE.2003.1253605	design, automation, and test in europe	date		463BE6FF	18440
76EE09F7	Monitoring and WCET analysis in COTS multi-core-SoC-based mixed-criticality systems	monitoring and wcet analysis in cots multi core soc based mixed criticality systems	2014	2014/03	10.7873/DATE.2014.080	design, automation, and test in europe	date		463BE6FF	17590
7D1BF552	Algorithms for maximum satisfiability using unsatisfiable cores	algorithms for maximum satisfiability using unsatisfiable cores	2008	2008/03/10	10.1109/DATE.2008.4484715	design, automation, and test in europe	date		463BE6FF	18190
7EC6B357	On removing multiple redundancies in combinational circuits	on removing multiple redundancies in combinational circuits	1998	1998/02/23	10.1109/DATE.1998.655940	design, automation, and test in europe	date		463BE6FF	19284
7A2928BC	Improving fault tolerance utilizing hardware-software-co-synthesis	improving fault tolerance utilizing hardware software co synthesis	2013	2013/03/18	10.7873/DATE.2013.197	design, automation, and test in europe	date		463BE6FF	19555
7E05FBDA	Routing table minimization for irregular mesh NoCs	routing table minimization for irregular mesh nocs	2007	2007/04/16	10.1109/DATE.2007.364414	design, automation, and test in europe	date		463BE6FF	18464
7B1C0DA0	Two approaches for developing generic components in VHDL	two approaches for developing generic components in vhdl	2001	2001/03/13	10.1109/DATE.2001.915126	design, automation, and test in europe	date		463BE6FF	19555
75CA8DDE	Is TSV-based 3D integration suitable for inter-die memory repair?	is tsv based 3d integration suitable for inter die memory repair	2013	2013/03/18	10.7873/DATE.2013.259	design, automation, and test in europe	date		463BE6FF	17553
76F9F31C	Programmability and performance portability aspects of heterogeneous multi-/manycore systems	programmability and performance portability aspects of heterogeneous multi manycore systems	2012	2012/03/12	10.1109/DATE.2012.6176582	design, automation, and test in europe	date		463BE6FF	17406
7E7696E1	Direct nonlinear order reduction with variational analysis	direct nonlinear order reduction with variational analysis	2004	2004/02/16	10.1109/DATE.2004.1269077	design, automation, and test in europe	date		463BE6FF	19445
7E4C2F9D	An Incremental Algorithm for Test Generation in Illinois Scan Architecture Based Designs	an incremental algorithm for test generation in illinois scan architecture based designs	2002	2002/03/04	10.1109/DATE.2002.998300	design, automation, and test in europe	date		463BE6FF	18376
80A72CC0	FACTOR: A Hierarchical Methodology for Functional Test Generation and Testability Analysis	factor a hierarchical methodology for functional test generation and testability analysis	2002	2002/03/04	10.1109/DATE.2002.998380	design, automation, and test in europe	date		463BE6FF	18729
7FD679CB	Digital background gain error correction in pipeline ADCs	digital background gain error correction in pipeline adcs	2004	2004/02/16	10.1109/DATE.2004.1268831	design, automation, and test in europe	date		463BE6FF	19136
7E45874D	Cache aware mapping of streaming applications on a multiprocessor system-on-chip	cache aware mapping of streaming applications on a multiprocessor system on chip	2008	2008/03/10	10.1109/DATE.2008.4484696	design, automation, and test in europe	date		463BE6FF	19219
78A2A672	Slack budgeting and slack to length converting for multi-bit flip-flop merging	slack budgeting and slack to length converting for multi bit flip flop merging	2013	2013/03/18	10.7873/DATE.2013.367	design, automation, and test in europe	date		463BE6FF	19555
76A4FD17	A general design of stochastic circuit and its synthesis	a general design of stochastic circuit and its synthesis	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19505
7D3E9AE6	Evolutionary Optimization of Markov Sources for Pseudo Random Scan BIST	evolutionary optimization of markov sources for pseudo random scan bist	2003	2003/03/03	10.1109/DATE.2003.1253792	design, automation, and test in europe	date		463BE6FF	17341
7A67AA6B	VLSI implementation of SISO arithmetic decoders for joint source channel coding	vlsi implementation of siso arithmetic decoders for joint source channel coding	2008	2008/03/10	10.1109/DATE.2008.4484918	design, automation, and test in europe	date		463BE6FF	19458
7EDC1DA4	Proven correct monitors from PSL specifications	proven correct monitors from psl specifications	2006	2006	10.1109/DATE.2006.244079	design, automation, and test in europe	date		463BE6FF	18106
7E0E095E	ETBR: extended truncated balanced realization method for on-chip power grid network analysis	etbr extended truncated balanced realization method for on chip power grid network analysis	2008	2008/03/10	10.1109/DATE.2008.4484719	design, automation, and test in europe	date		463BE6FF	18827
808612CE	A generic platform for estimation of multi-threaded program performance on heterogeneous multiprocessors	a generic platform for estimation of multi threaded program performance on heterogeneous multiprocessors	2009	2009/04/20	10.1109/DATE.2009.5090813	design, automation, and test in europe	date		463BE6FF	19234
7FED44DB	Functional verification methodology for microprocessors using the Genesys test-program generator. Application to the x86 microprocessors family	functional verification methodology for microprocessors using the genesys test program generator application to the x86 microprocessors family	1999	1999	10.1109/DATE.1999.761162	design, automation, and test in europe	date		463BE6FF	18423
805D48F4	FPGA based Agile Algorithm-On-Demand Co-Processor	fpga based agile algorithm on demand co processor	2005	2005/03/07	10.1109/DATE.2005.160	design, automation, and test in europe	date		463BE6FF	18933
787B65B2	Timing analysis of First-Come First-Served scheduled interval-timed Directed Acyclic Graphs	timing analysis of first come first served scheduled interval timed directed acyclic graphs	2014	2014/03	10.7873/DATE.2014.301	design, automation, and test in europe	date		463BE6FF	17604
7FD82ADE	An efficient mask optimization method based on homotopy continuation technique	an efficient mask optimization method based on homotopy continuation technique	2011	2011/03	10.1109/DATE.2011.5763173	design, automation, and test in europe	date		463BE6FF	19435
7746F63A	Automating data reuse in High-Level Synthesis	automating data reuse in high level synthesis	2014	2014/03	10.7873/DATE.2014.311	design, automation, and test in europe	date		463BE6FF	17625
7ED36496	Formal Methods for Integration of Automotive Software	formal methods for integration of automotive software	2003	2003/03/03	10.1109/DATE.2003.1186670	design, automation, and test in europe	date		463BE6FF	18654
8068611C	An Encoding Technique for Low Power CMOS Implementations of Controllers	an encoding technique for low power cmos implementations of controllers	2002	2002/03/04	10.1109/DATE.2002.998439	design, automation, and test in europe	date		463BE6FF	19318
7752890B	FlexBench: Reuse of Verification IP to Increase Productivity	flexbench reuse of verification ip to increase productivity	2002	2002/03/04	10.1109/DATE.2002.998487	design, automation, and test in europe	date		463BE6FF	17239
79730B03	Partial online-synthesis for mixed-grained reconfigurable architectures	partial online synthesis for mixed grained reconfigurable architectures	2012	2012/03/12	10.1109/DATE.2012.6176720	design, automation, and test in europe	date		463BE6FF	17534
776A37A9	Task implementation of synchronous finite state machines	task implementation of synchronous finite state machines	2012	2012/03/12	10.1109/DATE.2012.6176464	design, automation, and test in europe	date		463BE6FF	17495
7E60539D	Guaranteed service virtual channel allocation in NoCs for run-time task scheduling	guaranteed service virtual channel allocation in nocs for run time task scheduling	2011	2011/03	10.1109/DATE.2011.5763073	design, automation, and test in europe	date		463BE6FF	19196
7AE016FC	Intelligent and collaborative embedded computing in automation engineering	intelligent and collaborative embedded computing in automation engineering	2012	2012/03/12	10.1109/DATE.2012.6176494	design, automation, and test in europe	date		463BE6FF	17537
807DDAA1	Loop distribution for K-loops on Reconfigurable Architectures	loop distribution for k loops on reconfigurable architectures	2011	2011/03	10.1109/DATE.2011.5763245	design, automation, and test in europe	date		463BE6FF	19325
7DF80DB8	QBF-based boolean function Bi-decomposition	qbf based boolean function bi decomposition	2012	2012/03/12	10.1109/DATE.2012.6176606	design, automation, and test in europe	date		463BE6FF	19235
7FBAE31B	Bus Stuttering : An Encoding Technique to Reduce Inductive Noise in Off-Chip Data Transmission	bus stuttering an encoding technique to reduce inductive noise in off chip data transmission	2006	2006	10.1109/DATE.2006.243889	design, automation, and test in europe	date		463BE6FF	19417
77042ECC	Design of a collective communication infrastructure for barrier synchronization in cluster-based nanoscale MPSoCs	design of a collective communication infrastructure for barrier synchronization in cluster based nanoscale mpsocs	2012	2012/03/12	10.1109/DATE.2012.6176519	design, automation, and test in europe	date		463BE6FF	19555
7E9D31BA	Using RTL Statespace Information and State Encoding for Induction Based Property Checking	using rtl statespace information and state encoding for induction based property checking	2003	2003/03/03	10.1109/DATE.2003.1253779	design, automation, and test in europe	date		463BE6FF	19444
7E0E297A	Automatic synthesis and simulation of continuous-time S? modulators	automatic synthesis and simulation of continuous time s modulators	2004			design, automation, and test in europe	date		463BE6FF	19555
7FA8DFBF	Multiple-Fault Diagnosis Based on Single-Fault Activation and Single-Output Observation	multiple fault diagnosis based on single fault activation and single output observation	2006	2006	10.1109/DATE.2006.243797	design, automation, and test in europe	date		463BE6FF	19100
7F676556	Predicting energy and performance overhead of real-time operating systems	predicting energy and performance overhead of real time operating systems	2010	2010/03/08	10.1109/DATE.2010.5457244	design, automation, and test in europe	date		463BE6FF	17636
7B33D350	Impact of TSV area on the dynamic range and frame rate performance of 3D-integrated image sensors	impact of tsv area on the dynamic range and frame rate performance of 3d integrated image sensors	2012	2012/03/12	10.1109/DATE.2012.6176611	design, automation, and test in europe	date		463BE6FF	19003
7FCB2951	Distributed sensor for steering wheel grip force measurement in driver fatigue detection	distributed sensor for steering wheel grip force measurement in driver fatigue detection	2009	2009/04/20	10.1109/DATE.2009.5090790	design, automation, and test in europe	date		463BE6FF	19468
6006CA64	Top-down design of a xDSL 14-bit 4MS/s Î£Î” modulator in digital CMOS technology	top down design of a xdsl 14 bit 4ms s ÏƒÎ´ modulator in digital cmos technology	2001	2001	10.1109/DATE.2001.915048	design, automation, and test in europe	date		463BE6FF	17595
75AD426B	IDDT Testing of Embedded CMOS SRAMs	iddt testing of embedded cmos srams	2002	2002/03/04	10.1109/DATE.2002.998473	design, automation, and test in europe	date		463BE6FF	17452
59F57383	Exploring the combination of IDDQ and iDDt testing: energy testing	exploring the combination of iddq and iddt testing energy testing	1999			design, automation, and test in europe	date		463BE6FF	17484
7D288F5C	Measuring the effectiveness of various design validation approaches for PowerPCTM microprocessor arrays	measuring the effectiveness of various design validation approaches for powerpctm microprocessor arrays	1998	1998/02/23	10.1109/DATE.1998.655867	design, automation, and test in europe	date		463BE6FF	19341
7F0C3C17	COTS-based applications in space avionics	cots based applications in space avionics	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	18948
7F00FEEF	Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling	low overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling	2007	2007/04/16	10.1109/DATE.2007.364518	design, automation, and test in europe	date		463BE6FF	19427
7D642396	Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach	energy and performance driven noc communication architecture synthesis using a decomposition approach	2005	2005/03/07	10.1109/DATE.2005.137	design, automation, and test in europe	date		463BE6FF	17925
7D432B5F	Impact of process variations on multicore performance symmetry	impact of process variations on multicore performance symmetry	2007	2007/04/16	10.1109/DATE.2007.364539	design, automation, and test in europe	date		463BE6FF	18120
7CF95011	Slow write driver faults in 65nm SRAM technology: analysis and March test solution	slow write driver faults in 65nm sram technology analysis and march test solution	2007	2007/04/16	10.1109/DATE.2007.364647	design, automation, and test in europe	date		463BE6FF	19161
7E878F5B	Subsystem exchange in a concurrent design process environment	subsystem exchange in a concurrent design process environment	2008	2008/03/10	10.1109/DATE.2008.4484803	design, automation, and test in europe	date		463BE6FF	18510
7E44B349	Hardware scheduling support in SMP architectures	hardware scheduling support in smp architectures	2007	2007/04/16	10.1109/DATE.2007.364666	design, automation, and test in europe	date		463BE6FF	18867
8010CA3F	Optimal FPGA module placement with temporal precedence constraints	optimal fpga module placement with temporal precedence constraints	2001	2001/03/13	10.1109/DATE.2001.915093	design, automation, and test in europe	date		463BE6FF	17289
7D1EB8DE	An adaptive code rate EDAC scheme for random access memory	an adaptive code rate edac scheme for random access memory	2010	2010/03/08	10.1109/DATE.2010.5456955	design, automation, and test in europe	date		463BE6FF	19555
7D5CDCA1	A novel technique for improving temperature independency of ring-ADC	a novel technique for improving temperature independency of ring adc	2008	2008/03/10	10.1109/DATE.2008.4484759	design, automation, and test in europe	date		463BE6FF	19370
7890ADD4	A CNN-inspired mixed signal processor based on tunnel transistors	a cnn inspired mixed signal processor based on tunnel transistors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19513
7E38B49F	An approach to realistic fault prediction and layout design for testability in analog circuits	an approach to realistic fault prediction and layout design for testability in analog circuits	1998	1998/02/23	10.1109/DATE.1998.655965	design, automation, and test in europe	date		463BE6FF	19218
7EE806EF	Virtual Hardware Byte Code as a Design Platform for Reconfigurable Embedded Systems	virtual hardware byte code as a design platform for reconfigurable embedded systems	2003	2003/03/03	10.1109/DATE.2003.1253624	design, automation, and test in europe	date		463BE6FF	19359
79F46EB2	Comparative study of test generation methods for simulation accelerators	comparative study of test generation methods for simulation accelerators	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19427
7E7EA7B8	Who owns the platform?	who owns the platform	2002	2002	10.1109/DATE.2002.998276	design, automation, and test in europe	date		463BE6FF	19555
7FCC2CFF	Fast comparisons of circuit implementations	fast comparisons of circuit implementations	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19240
7E4E5333	A UML 2-based hardware-software co-design framework for body sensor network applications	a uml 2 based hardware software co design framework for body sensor network applications	2011	2011/03	10.1109/DATE.2011.5763321	design, automation, and test in europe	date		463BE6FF	19458
7E4F9B3A	A methodology for improving software design lifecycle in embedded control systems	a methodology for improving software design lifecycle in embedded control systems	2008	2008/03/10	10.1145/1403375.1403503	design, automation, and test in europe	date		463BE6FF	19153
7FD48B1F	Enrichment of limited training sets in machine-learning-based analog/RF test	enrichment of limited training sets in machine learning based analog rf test	2009	2009/04/20	10.1109/DATE.2009.5090931	design, automation, and test in europe	date		463BE6FF	19390
8035796A	Test Generation for Combinational Quantum Cellular Automata (QCA) Circuits	test generation for combinational quantum cellular automata qca circuits	2006	2006	10.1109/DATE.2006.244175	design, automation, and test in europe	date		463BE6FF	19459
78D363FE	Interactive presentation: Automatic test pattern generation for maximal circuit noise in multiple aggressor crosstalk faults	interactive presentation automatic test pattern generation for maximal circuit noise in multiple aggressor crosstalk faults	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	17593
7D570018	Functional Coverage Driven Test Generation for Validation of Pipelined Processors	functional coverage driven test generation for validation of pipelined processors	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	18325
7FEFFC07	Automatic workload generation for system-level exploration based on modified GCC compiler	automatic workload generation for system level exploration based on modified gcc compiler	2010	2010/03/08	10.1109/DATE.2010.5457175	design, automation, and test in europe	date		463BE6FF	17284
7F5A9D2F	Power Constrained and Defect-Probability Driven SoC Test Scheduling with Test Set Partitioning	power constrained and defect probability driven soc test scheduling with test set partitioning	2006	2006	10.1109/DATE.2006.244141	design, automation, and test in europe	date		463BE6FF	19263
80849119	Embedded DRAM architectural trade-offs	embedded dram architectural trade offs	1998	1998/02/23	10.1109/DATE.1998.655935	design, automation, and test in europe	date		463BE6FF	18497
7F4C7E81	A resilience roadmap	a resilience roadmap	2010	2010/03	10.1109/DATE.2010.5456958	design, automation, and test in europe	date		463BE6FF	17020
7EBA40BC	Enhancing reliability of operational interconnections in FPGAs	enhancing reliability of operational interconnections in fpgas	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19370
810A008C	Time redundant parity for low-cost transient error detection	time redundant parity for low cost transient error detection	2011	2011/03	10.1109/DATE.2011.5763017	design, automation, and test in europe	date		463BE6FF	19354
80E24EB7	A Mixed-Signal Verification Kit for Verification of Analogue-Digital Circuits	a mixed signal verification kit for verification of analogue digital circuits	2006	2006	10.1109/DATE.2006.243779	design, automation, and test in europe	date		463BE6FF	19252
80B7A168	Sustainability through massively integrated computing: Are we ready to break the energy efficiency wall for single-chip platforms?	sustainability through massively integrated computing are we ready to break the energy efficiency wall for single chip platforms	2011	2011/03	10.1109/DATE.2011.5763263	design, automation, and test in europe	date		463BE6FF	17541
7E820073	An Approximation Algorithm for Energy-Efficient Scheduling on A Chip Multiprocessor	an approximation algorithm for energy efficient scheduling on a chip multiprocessor	2005	2005/03/07	10.1109/DATE.2005.51	design, automation, and test in europe	date		463BE6FF	18237
6978498D	Interconnect planning with local area constrained retiming [logic IC layout]	interconnect planning with local area constrained retiming logic ic layout	2003	2003	10.1109/DATE.2003.1253649	design, automation, and test in europe	date		463BE6FF	17616
7E2F96A2	A Time Predictable Java Processor	a time predictable java processor	2006	2006	10.1109/DATE.2006.244146	design, automation, and test in europe	date		463BE6FF	18476
759BD389	A scalable and high-density FPGA architecture with multi-level phase change memory	a scalable and high density fpga architecture with multi level phase change memory	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D518EA8	Simulation method to extract characteristics for digital wireless communication systems	simulation method to extract characteristics for digital wireless communication systems	2001	2001/03/13	10.1109/DATE.2001.915021	design, automation, and test in europe	date		463BE6FF	19224
7D7AEEFE	Worst-case delay analysis of variable bit-rate flows in network-on-chip with aggregate scheduling	worst case delay analysis of variable bit rate flows in network on chip with aggregate scheduling	2012	2012/03/12	10.1109/DATE.2012.6176457	design, automation, and test in europe	date		463BE6FF	17626
7834D878	Error recovery in digital microfluidics for personalized medicine	error recovery in digital microfluidics for personalized medicine	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17643
767011A6	Using guided local search for adaptive resource reservation in large-scale embedded systems	using guided local search for adaptive resource reservation in large scale embedded systems	2014	2014/03	10.7873/DATE.2014.171	design, automation, and test in europe	date		463BE6FF	19555
7BF2040D	Embedded tutorial: current trends in the design of automotive electronic systems	embedded tutorial current trends in the design of automotive electronic systems	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19555
7F1BA456	OS-based sensor node platform and energy estimation model for health-care wireless sensor networks	os based sensor node platform and energy estimation model for health care wireless sensor networks	2008	2008/03/10	10.1109/DATE.2008.4484816	design, automation, and test in europe	date		463BE6FF	19294
7D9F9529	A generalized scheduling approach for dynamic dataflow applications	a generalized scheduling approach for dynamic dataflow applications	2009	2009/04/20	10.1109/DATE.2009.5090642	design, automation, and test in europe	date		463BE6FF	18897
7ED7E144	Abstraction of word-level linear arithmetic functions from bit-level component descriptions	abstraction of word level linear arithmetic functions from bit level component descriptions	2001	2001/03/13	10.1109/DATE.2001.914992	design, automation, and test in europe	date		463BE6FF	19094
7D7B0724	Low complexity FIR filters using factorization of perturbed coefficients	low complexity fir filters using factorization of perturbed coefficients	2001	2001/03/13	10.1109/DATE.2001.915036	design, automation, and test in europe	date		463BE6FF	19322
7D203E76	Analog layout synthesis: recent advances in topological approaches	analog layout synthesis recent advances in topological approaches	2009	2009/04/20	10.1109/DATE.2009.5090670	design, automation, and test in europe	date		463BE6FF	17124
7D5F6C40	A New Optimized Implemention of the SystemC Engine Using Acyclic Scheduling	a new optimized implemention of the systemc engine using acyclic scheduling	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18148
7E9F8D6F	Post-placement temperature reduction techniques	post placement temperature reduction techniques	2010	2010/03/08	10.1109/DATE.2010.5457127	design, automation, and test in europe	date		463BE6FF	19382
7CEB6E7E	Incremental criticality and yield gradients	incremental criticality and yield gradients	2008	2008/03/10	10.1109/DATE.2008.4484830	design, automation, and test in europe	date		463BE6FF	18994
7D098845	Improving Placement under the Constant Delay Model	improving placement under the constant delay model	2002	2002/03/04	10.1109/DATE.2002.998372	design, automation, and test in europe	date		463BE6FF	19283
7CA2ACA5	Brisk and limited-impact NoC routing reconfiguration	brisk and limited impact noc routing reconfiguration	2014	2014/03	10.7873/DATE.2014.319	design, automation, and test in europe	date		463BE6FF	19475
7C026220	Almost every wire is removable: a modeling and solution for removing any circuit wire	almost every wire is removable a modeling and solution for removing any circuit wire	2012	2012/03/12	10.1109/DATE.2012.6176723	design, automation, and test in europe	date		463BE6FF	19555
7C49EB37	Exploring resource mapping policies for dynamic clustering on NoC-based MPSoCs	exploring resource mapping policies for dynamic clustering on noc based mpsocs	2013	2013/03/18	10.7873/DATE.2013.147	design, automation, and test in europe	date		463BE6FF	17620
80FAB7A0	Improved Constraints for Multiprocessor System Scheduling	improved constraints for multiprocessor system scheduling	2002	2002/03/04	10.1109/DATE.2002.998452	design, automation, and test in europe	date		463BE6FF	19204
77BF60F1	Measuring and improving the robustness of automotive smart power microelectronics	measuring and improving the robustness of automotive smart power microelectronics	2012	2012/03/12	10.1109/DATE.2012.6176619	design, automation, and test in europe	date		463BE6FF	19266
7EAAD24F	Power/Ground Mesh Area Optimization Using Multigrid-Based Technique	power ground mesh area optimization using multigrid based technique	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19243
80B062AA	Ubiquitous Access to Reconfigurable Hardware: Application Scenarios and Implementation Issues	ubiquitous access to reconfigurable hardware application scenarios and implementation issues	2003	2003/03/03	10.1109/DATE.2003.1253726	design, automation, and test in europe	date		463BE6FF	19033
7F2199A5	A methodology for propagating design tolerances to shape tolerances for use in manufacturing	a methodology for propagating design tolerances to shape tolerances for use in manufacturing	2010	2010/03/08	10.1109/DATE.2010.5457002	design, automation, and test in europe	date		463BE6FF	17596
7C72241D	Deep Submicron Interconnect Timing Model with Quadratic Random Variable Analysis	deep submicron interconnect timing model with quadratic random variable analysis	2008	2008/03	10.1109/DATE.2008.4484922	design, automation, and test in europe	date		463BE6FF	19555
7EAAB2F8	Wireless communication: successful differentiation on standard technology by innovation	wireless communication successful differentiation on standard technology by innovation	2010	2010/03/08	10.1109/DATE.2010.5457245	design, automation, and test in europe	date		463BE6FF	19555
7EED6031	Improving the Fault Tolerance of Nanometric PLA Designs	improving the fault tolerance of nanometric pla designs	2007	2007/04	10.1109/DATE.2007.364654	design, automation, and test in europe	date		463BE6FF	19388
5E89EF40	Sociology of design and EDA	sociology of design and eda	2006	2006/03/06		design, automation, and test in europe	date		463BE6FF	17436
75919D14	Variation-aware, reliability-emphasized design and optimization of RRAM using SPICE model	variation aware reliability emphasized design and optimization of rram using spice model	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17618
76E496F7	A packet-switched interconnect for many-core systems with BE and RT service	a packet switched interconnect for many core systems with be and rt service	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
024FAAB8	Pro le-based dynamic voltage scheduling using program checkpoints in the COPPER framework	pro le based dynamic voltage scheduling using program checkpoints in the copper framework	2002			design, automation, and test in europe	date		463BE6FF	19555
7D63ACCD	New Methods and Coverage Metrics for Functional Verification	new methods and coverage metrics for functional verification	2006	2006	10.1109/DATE.2006.243901	design, automation, and test in europe	date		463BE6FF	19307
75C1CD4C	Thermal aware design method for VCSEL-based on-chip optical interconnect	thermal aware design method for vcsel based on chip optical interconnect	2015	2015/03/09	10.7873/DATE.2015.0479	design, automation, and test in europe	date		463BE6FF	19555
7E437090	A distributed and self-calibrating model-predictive controller for energy and thermal management of high-performance multicores	a distributed and self calibrating model predictive controller for energy and thermal management of high performance multicores	2011	2011/03	10.1109/DATE.2011.5763141	design, automation, and test in europe	date		463BE6FF	19048
7D9B8571	Binary decision diagram with minimum expected path length	binary decision diagram with minimum expected path length	2001	2001/03/13	10.1109/DATE.2001.915105	design, automation, and test in europe	date		463BE6FF	19132
7F559F1F	3D-ICML: A 3D bipolar ReRAM design with interleaved complementary memory layers	3d icml a 3d bipolar reram design with interleaved complementary memory layers	2011	2011/03	10.1109/DATE.2011.5763289	design, automation, and test in europe	date		463BE6FF	19403
7894EB7C	Computing approximately, and efficiently	computing approximately and efficiently	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17624
80DBCE71	Automated synthesis of streaming C applications to process networks in hardware	automated synthesis of streaming c applications to process networks in hardware	2009	2009/04/20	10.1109/DATE.2009.5090789	design, automation, and test in europe	date		463BE6FF	18969
777366C6	Case study: system model of crane and embedded control	case study system model of crane and embedded control	1999	1999/01/01		design, automation, and test in europe	date		463BE6FF	16361
7843F4CC	Dr. Frankenstein's dream made possible: implanted electronic devices	dr frankenstein s dream made possible implanted electronic devices	2013	2013/03/18	10.7873/DATE.2013.311	design, automation, and test in europe	date		463BE6FF	19555
7E32A192	Selective light V th hopping (SLITH): Bridging the gap between runtime dynamic and leakage	selective light v th hopping slith bridging the gap between runtime dynamic and leakage	2009	2009/04	10.1109/DATE.2009.5090735	design, automation, and test in europe	date		463BE6FF	19555
5BDF2E5D	A digital test for first-order /spl Sigma//spl Delta/ modulators	a digital test for first order spl sigma spl delta modulators	2004	2004		design, automation, and test in europe	date		463BE6FF	19555
7D64C885	Intent-leveraged optimization of analog circuits via homotopy	intent leveraged optimization of analog circuits via homotopy	2010	2010/03/08	10.1109/DATE.2010.5457068	design, automation, and test in europe	date		463BE6FF	19555
7590658F	Efficient method of failure detection in iterative array multiplier (poster paper)	efficient method of failure detection in iterative array multiplier poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
7129005A	Formal verification techniques: industrial status and perspectives	formal verification techniques industrial status and perspectives	2002	2002	10.1109/DATE.2002.998430	design, automation, and test in europe	date		463BE6FF	19555
7C096A70	Minimizing virtual channel buffer for routers in on-chip communication architectures	minimizing virtual channel buffer for routers in on chip communication architectures	2008	2008/03/10	10.1145/1403375.1403676	design, automation, and test in europe	date		463BE6FF	19000
7E161397	Middleware design optimization of wireless protocols based on the exploitation of dynamic input patterns	middleware design optimization of wireless protocols based on the exploitation of dynamic input patterns	2007	2007/04/16	10.1109/DATE.2007.364430	design, automation, and test in europe	date		463BE6FF	19458
7E3034B7	Hardware Support for Arbitrarily Complex Loop Structures in Embedded Applications	hardware support for arbitrarily complex loop structures in embedded applications	2005	2005/03/07	10.1109/DATE.2005.171	design, automation, and test in europe	date		463BE6FF	19224
5F4A85F3	Breaking the synchronous barrier for systems-on-chip communication and synchronisation [Tutorial]	breaking the synchronous barrier for systems on chip communication and synchronisation tutorial	2004	2004	10.1109/DATE.2004.1268805	design, automation, and test in europe	date		463BE6FF	19555
814FCD60	Formal Verification of SystemC Designs Using a Petri-Net Based Representation	formal verification of systemc designs using a petri net based representation	2006	2006	10.1109/DATE.2006.244076	design, automation, and test in europe	date		463BE6FF	18478
78269778	On-chip measurement of bandgap reference voltage using a small form factor VCO based zoom-in ADC	on chip measurement of bandgap reference voltage using a small form factor vco based zoom in adc	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19003
80CBEA76	Bandwidth-constrained mapping of cores onto NoC architectures	bandwidth constrained mapping of cores onto noc architectures	2004	2004/02/16	10.1109/DATE.2004.1269002	design, automation, and test in europe	date		463BE6FF	16184
5B17B24D	Effective lower bounding techniques for pseudo-Boolean optimization [EDA applications]	effective lower bounding techniques for pseudo boolean optimization eda applications	2005	2005	10.1109/DATE.2005.126	design, automation, and test in europe	date		463BE6FF	17530
8151F56C	Passive Constrained Rational Approximation Algorithm Using Nevanlinna-Pick Interpolation	passive constrained rational approximation algorithm using nevanlinna pick interpolation	2002	2002/03/04	10.1109/DATE.2002.998410	design, automation, and test in europe	date		463BE6FF	18201
75B88965	Wireless innovations for smartphones	wireless innovations for smartphones	2011	2011/03	10.1109/DATE.2011.5763099	design, automation, and test in europe	date		463BE6FF	19555
7CD2A3FB	A design automation roadmap for EUROPE (panel discussion)	a design automation roadmap for europe panel discussion	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
7F0E1012	Single-Chip MPEG-2 422P@HL CODEC LSI with Multi-Chip Configuration for Large Scale Processing beyond HDTV Level	single chip mpeg 2 422p hl codec lsi with multi chip configuration for large scale processing beyond hdtv level	2003	2003/03/03	10.1109/DATE.2003.1253796	design, automation, and test in europe	date		463BE6FF	18521
811A3B5A	Demonstration of an in-band reconfiguration data distribution and network node reconfiguration	demonstration of an in band reconfiguration data distribution and network node reconfiguration	2010	2010/03/08	10.1109/DATE.2010.5457134	design, automation, and test in europe	date		463BE6FF	19354
7D4DDE81	Design implications of memristor-based RRAM cross-point structures	design implications of memristor based rram cross point structures	2011	2011/03	10.1109/DATE.2011.5763125	design, automation, and test in europe	date		463BE6FF	18446
7F34646D	A Functional Specification Notation for Co-Design of Mixed Analog-Digital Systems	a functional specification notation for co design of mixed analog digital systems	2002	2002/03/04	10.1109/DATE.2002.998384	design, automation, and test in europe	date		463BE6FF	19168
7DF66EA6	Simultaneous Reduction of Dynamic and Static Power in Scan Structures	simultaneous reduction of dynamic and static power in scan structures	2005	2005/03/07	10.1109/DATE.2005.270	design, automation, and test in europe	date		463BE6FF	19164
599758B6	The coming of age of reconfigurable computing-potentials and challenges of a new technology [Tutorial]	the coming of age of reconfigurable computing potentials and challenges of a new technology tutorial	2004	2004	10.1109/DATE.2004.1268810	design, automation, and test in europe	date		463BE6FF	19555
7E8608A2	An adaptive algorithm for low-power streaming multimedia processing	an adaptive algorithm for low power streaming multimedia processing	2001	2001/03/13	10.1109/DATE.2001.915037	design, automation, and test in europe	date		463BE6FF	18368
80D002E5	Electric and electronic vehicle architecture assessment	electric and electronic vehicle architecture assessment	2006	2006	10.1109/DATE.2006.243925	design, automation, and test in europe	date		463BE6FF	19555
82ECDFAB	Influence of manufacturing variations in	influence of manufacturing variations in	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
7F37AFB5	A novel LDPC decoder for DVB-S2 IP	a novel ldpc decoder for dvb s2 ip	2009	2009/04/20	10.1109/DATE.2009.5090867	design, automation, and test in europe	date		463BE6FF	18808
80B76A46	Validating SAT Solvers Using an Independent Resolution-Based Checker: Practical Implementations and Other Applications	validating sat solvers using an independent resolution based checker practical implementations and other applications	2003	2003/03/03	10.1109/DATE.2003.1253717	design, automation, and test in europe	date		463BE6FF	16881
7BC65264	A block-level flash memory management scheme for reducing write activities in PCM-based embedded systems	a block level flash memory management scheme for reducing write activities in pcm based embedded systems	2012	2012/03/12	10.1109/DATE.2012.6176593	design, automation, and test in europe	date		463BE6FF	19252
7FF56100	Partitioned cache architectures for reduced NBTI-induced aging	partitioned cache architectures for reduced nbti induced aging	2011	2011/03	10.1109/DATE.2011.5763152	design, automation, and test in europe	date		463BE6FF	19377
80078747	A new approach for combining yield and performance in behavioural models for analogue integrated circuits	a new approach for combining yield and performance in behavioural models for analogue integrated circuits	2008	2008/03/10	10.1145/1403375.1403414	design, automation, and test in europe	date		463BE6FF	19268
7E519B63	Resistive bridging fault simulation of industrial circuits	resistive bridging fault simulation of industrial circuits	2008	2008/03/10	10.1109/DATE.2008.4484747	design, automation, and test in europe	date		463BE6FF	19328
76C66B5C	The federated scheduling of constrained-deadline sporadic DAG task systems	the federated scheduling of constrained deadline sporadic dag task systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19480
80D82E0C	A unified online fault detection scheme via checking of stability violation	a unified online fault detection scheme via checking of stability violation	2009	2009/04/20	10.1109/DATE.2009.5090715	design, automation, and test in europe	date		463BE6FF	19068
7E0DDAD6	A low-power, high-performance approximate multiplier with configurable partial error recovery	a low power high performance approximate multiplier with configurable partial error recovery	2014	2014/03	10.7873/DATE.2014.108	design, automation, and test in europe	date		463BE6FF	17148
7E04EDFD	A current source model for CMOS logic cells considering multiple input switching and stack effect	a current source model for cmos logic cells considering multiple input switching and stack effect	2008	2008/03/10	10.1145/1403375.1403514	design, automation, and test in europe	date		463BE6FF	19208
7F2FF981	On-chip Bus Thermal Analysis and Optimization	on chip bus thermal analysis and optimization	2006	2006	10.1109/DATE.2006.243743	design, automation, and test in europe	date		463BE6FF	19204
7811942A	Fault analysis and simulation of large scale industrial mixed-signal circuits	fault analysis and simulation of large scale industrial mixed signal circuits	2013	2013/03/18	10.7873/DATE.2013.125	design, automation, and test in europe	date		463BE6FF	19502
7B9618E5	Annotated data types for addressed token passing networks	annotated data types for addressed token passing networks	2001	2001/03/13	10.1109/DATE.2001.915127	design, automation, and test in europe	date		463BE6FF	17473
7D6F6354	Reliability aware through silicon via planning for 3D stacked ICs	reliability aware through silicon via planning for 3d stacked ics	2009	2009/04/20	10.1109/DATE.2009.5090673	design, automation, and test in europe	date		463BE6FF	19092
7CE1B423	Spatial and temporal granularity limits of body biasing in UTBB-FDSOI	spatial and temporal granularity limits of body biasing in utbb fdsoi	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17421
7A4C60BB	A cache design for probabilistically analysable real-time systems	a cache design for probabilistically analysable real time systems	2013	2013/03/18	10.7873/DATE.2013.116	design, automation, and test in europe	date		463BE6FF	18912
7CFCBFF6	Development of a Tool-Set for Remote and Partial Reconfiguration of FPGAs	development of a tool set for remote and partial reconfiguration of fpgas	2003	2003/03/03	10.1109/DATE.2003.1253763	design, automation, and test in europe	date		463BE6FF	19306
75445257	Interactive presentation: Reliability-aware system synthesis	interactive presentation reliability aware system synthesis	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19007
7658A400	Formal analysis of sporadic bursts in real-time systems	formal analysis of sporadic bursts in real time systems	2013	2013/03/18	10.7873/DATE.2013.163	design, automation, and test in europe	date		463BE6FF	17420
7EA48DE0	A new pipelined implementation for minimum norm sorting used in square root algorithm for MIMO-VBLAST systems	a new pipelined implementation for minimum norm sorting used in square root algorithm for mimo vblast systems	2007	2007/04/16	10.1109/DATE.2007.364525	design, automation, and test in europe	date		463BE6FF	19444
779188A9	Dynamic power and performance back-annotation for fast and accurate functional hardware simulation	dynamic power and performance back annotation for fast and accurate functional hardware simulation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19427
7BB53900	Instruction re-encoding facilitating dense embedded code	instruction re encoding facilitating dense embedded code	2008	2008/03/10	10.1109/DATE.2008.4484772	design, automation, and test in europe	date		463BE6FF	19222
7E1E569A	SoC in Nanoera: Challenges and Endless Possibility	soc in nanoera challenges and endless possibility	2005	2005/03/07	10.1109/DATE.2005.272	design, automation, and test in europe	date		463BE6FF	17618
7B874C9F	Spintronic devices as key elements for energy-efficient neuroinspired architectures	spintronic devices as key elements for energy efficient neuroinspired architectures	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19492
77517A64	Energy-efficient scheduling for memory-intensive GPGPU workloads	energy efficient scheduling for memory intensive gpgpu workloads	2014	2014/03	10.7873/DATE.2014.032	design, automation, and test in europe	date		463BE6FF	19555
5A244B28	Influence of manufacturing variations in I DDQ measurements: a	influence of manufacturing variations in i ddq measurements a	2000			design, automation, and test in europe	date		463BE6FF	19555
8164E5F2	Fast isomorphism testing for a graph-based analog circuit synthesis framework	fast isomorphism testing for a graph based analog circuit synthesis framework	2012	2012/03/12	10.1109/DATE.2012.6176570	design, automation, and test in europe	date		463BE6FF	17587
7E30600F	Pareto efficient design for reconfigurable streaming applications on CPU/FPGAs	pareto efficient design for reconfigurable streaming applications on cpu fpgas	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	17456
811CD785	ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration	orion 2 0 a fast and accurate noc power and area model for early stage design space exploration	2009	2009/04/20	10.1109/DATE.2009.5090700	design, automation, and test in europe	date		463BE6FF	17246
7788D9F1	Design practices for better reliability and yield (tutorial)	design practices for better reliability and yield tutorial	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
7D41FB78	Efficient design validation based on cultural algorithms	efficient design validation based on cultural algorithms	2008	2008/03/10	10.1109/DATE.2008.4484714	design, automation, and test in europe	date		463BE6FF	19153
77B19055	Capturing and Analyzing IC Design Productivity Metrics	capturing and analyzing ic design productivity metrics	2008	2008/03	10.1109/DATE.2008.4484797	design, automation, and test in europe	date		463BE6FF	19555
80EA0CAC	Sequential circuit test generation using decision diagram models	sequential circuit test generation using decision diagram models	1999	1999/01/01	10.1109/DATE.1999.761212	design, automation, and test in europe	date		463BE6FF	18698
7D03036F	MultiNoC: A Multiprocessing System Enabled by a Network on Chip	multinoc a multiprocessing system enabled by a network on chip	2005	2005/03/07	10.1109/DATE.2005.218	design, automation, and test in europe	date		463BE6FF	18963
7F3359B6	Statistical model order reduction for interconnect circuits considering spatial correlations	statistical model order reduction for interconnect circuits considering spatial correlations	2007	2007/04/16	10.1109/DATE.2007.364514	design, automation, and test in europe	date		463BE6FF	19347
7C656A93	Efficiency-driven design time optimization of a hybrid energy storage system with networked charge transfer interconnect	efficiency driven design time optimization of a hybrid energy storage system with networked charge transfer interconnect	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19458
767B01C6	Interactive presentation: Statistical dual-Vdd assignment for FPGA interconnect power reduction	interactive presentation statistical dual vdd assignment for fpga interconnect power reduction	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19494
8153F674	Data Space Oriented Scheduling in Embedded Systems	data space oriented scheduling in embedded systems	2003	2003/03/03	10.1109/DATE.2003.1253645	design, automation, and test in europe	date		463BE6FF	19223
8000282F	Rapid Generation of Thermal-Safe Test Schedules	rapid generation of thermal safe test schedules	2005	2005/03/07	10.1109/DATE.2005.252	design, automation, and test in europe	date		463BE6FF	18727
7FF0BCF6	Platform based on open-source cores for industrial applications	platform based on open source cores for industrial applications	2004	2004/02/16	10.1109/DATE.2004.1269026	design, automation, and test in europe	date		463BE6FF	18138
7DAE1351	Implementation of a reduced-lattice MIMO detector for OFDM systems	implementation of a reduced lattice mimo detector for ofdm systems	2009	2009/04/20	10.1109/DATE.2009.5090924	design, automation, and test in europe	date		463BE6FF	19140
7F383A84	Platform-Based Design of Wireless Sensor Networks for Industrial Applications	platform based design of wireless sensor networks for industrial applications	2006	2006	10.1109/DATE.2006.243975	design, automation, and test in europe	date		463BE6FF	18328
7EBEF863	P/G TSV planning for IR-drop reduction in 3D-ICs	p g tsv planning for ir drop reduction in 3d ics	2014	2014/03	10.7873/DATE.2014.057	design, automation, and test in europe	date		463BE6FF	19476
7692ED9F	Scalability bottlenecks discovery in MPSoC platforms using data mining on simulation traces	scalability bottlenecks discovery in mpsoc platforms using data mining on simulation traces	2014	2014/03	10.7873/DATE.2014.199	design, automation, and test in europe	date		463BE6FF	17543
813A8F1E	Techniques for Designing Noise-Tolerant Multi-Level Combinational Circuits	techniques for designing noise tolerant multi level combinational circuits	2007	2007/04	10.1109/DATE.2007.364655	design, automation, and test in europe	date		463BE6FF	19226
76D7DE04	Diagnostic analysis of static errors in multi-step analog to digital converters	diagnostic analysis of static errors in multi step analog to digital converters	2008	2008/03/10	10.1109/DATE.2008.4484663	design, automation, and test in europe	date		463BE6FF	19475
7F42922A	The Power Grid Transient Simulation in Linear Time Based on 3D Alternating-Direction-Implicit Method	the power grid transient simulation in linear time based on 3d alternating direction implicit method	2003	2003/03/03	10.1109/TCAD.2003.818373	design, automation, and test in europe	date		463BE6FF	19299
615C97A6	Delay defect diagnosis based upon statistical timing models - the first step [logic testing]	delay defect diagnosis based upon statistical timing models the first step logic testing	2003	2003	10.1109/DATE.2003.1253628	design, automation, and test in europe	date		463BE6FF	19555
77B6B0A7	Fault-based attacks on the Bel-T block cipher family	fault based attacks on the bel t block cipher family	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E82981F	OpenJ: an extensible system level design language	openj an extensible system level design language	1999	1999/01/01	10.1109/DATE.1999.761169	design, automation, and test in europe	date		463BE6FF	18598
7F2FD84E	Technology mapping for minimizing gate and routing area	technology mapping for minimizing gate and routing area	1998	1998/02/23	10.1109/DATE.1998.655929	design, automation, and test in europe	date		463BE6FF	19231
7F33F0CE	Energy efficient and high speed on-chip ternary bus	energy efficient and high speed on chip ternary bus	2008	2008/03/10	10.1109/DATE.2008.4484901	design, automation, and test in europe	date		463BE6FF	19053
7611E6FA	Role of design in multiple patterning: technology development, design enablement and process control	role of design in multiple patterning technology development design enablement and process control	2013	2013/03/18	10.7873/DATE.2013.076	design, automation, and test in europe	date		463BE6FF	17473
7D7FF112	MEDEA's contribution to the strength of European design and CAD	medea s contribution to the strength of european design and cad	1999	1999/01/01		design, automation, and test in europe	date		463BE6FF	19555
7D185493	Retargeting of mixed-signal blocks for SoCs	retargeting of mixed signal blocks for socs	2001	2001/03/13	10.1109/DATE.2001.915118	design, automation, and test in europe	date		463BE6FF	17601
8144F2E2	A Constraint Network Based Approach to Memory Layout Optimization	a constraint network based approach to memory layout optimization	2005	2005/03/07	10.1109/DATE.2005.6	design, automation, and test in europe	date		463BE6FF	19339
7E825867	Optimizing instruction-set extensible processors under data bandwidth constraints	optimizing instruction set extensible processors under data bandwidth constraints	2007	2007/04/16	10.1109/DATE.2007.364657	design, automation, and test in europe	date		463BE6FF	18966
80DD6BF0	Variability aware modeling for yield enhancement of SRAM and logic	variability aware modeling for yield enhancement of sram and logic	2011	2011/03	10.1109/DATE.2011.5763193	design, automation, and test in europe	date		463BE6FF	19450
7C5E00BF	Genetic/bio design automation for (re-)engineering biological systems	genetic bio design automation for re engineering biological systems	2012	2012/03/12	10.1109/DATE.2012.6176469	design, automation, and test in europe	date		463BE6FF	17619
780EFD99	Context aware power management for motion-sensing body area network nodes	context aware power management for motion sensing body area network nodes	2014	2014/03	10.7873/DATE.2014.183	design, automation, and test in europe	date		463BE6FF	17620
770CC1A3	Enabling fine-grained OpenMP tasking on tightly-coupled shared memory clusters	enabling fine grained openmp tasking on tightly coupled shared memory clusters	2013	2013/03/18	10.7873/DATE.2013.306	design, automation, and test in europe	date		463BE6FF	17614
77712CB6	Special session: How secure are PUFs really? On the reach and limits of recent PUF attacks	special session how secure are pufs really on the reach and limits of recent puf attacks	2014	2014/03	10.7873/DATE.2014.359	design, automation, and test in europe	date		463BE6FF	19555
7E416B75	Low Power Synthesis of Dynamic Logic Circuits Using Fine-Grained Clock Gating	low power synthesis of dynamic logic circuits using fine grained clock gating	2006	2006	10.1109/DATE.2006.243769	design, automation, and test in europe	date		463BE6FF	18910
7E95CF6F	Componentizing hardware/software interface design	componentizing hardware software interface design	2009	2009/04/20	10.1109/DATE.2009.5090663	design, automation, and test in europe	date		463BE6FF	19106
7E4C7771	Panel: Reliability of data centers: Hardware vs. software	panel reliability of data centers hardware vs software	2010	2010/03	10.1109/DATE.2010.5457069	design, automation, and test in europe	date		463BE6FF	19555
80DBEA35	A hardware-software operating system for heterogeneous designs	a hardware software operating system for heterogeneous designs	2001	2001/03/13	10.1109/DATE.2001.915169	design, automation, and test in europe	date		463BE6FF	19555
7A46BA27	hevcDTM: Application-driven Dynamic Thermal Management for High Efficiency Video Coding	hevcdtm application driven dynamic thermal management for high efficiency video coding	2014	2014/03	10.7873/DATE.2014.237	design, automation, and test in europe	date		463BE6FF	17500
7BE599A5	Mapping into LUT structures	mapping into lut structures	2012	2012/03/12	10.1109/DATE.2012.6176724	design, automation, and test in europe	date		463BE6FF	19450
7D495ED2	Efficient decision ordering techniques for SAT-based test generation	efficient decision ordering techniques for sat based test generation	2010	2010/03/08	10.1109/DATE.2010.5457156	design, automation, and test in europe	date		463BE6FF	19045
80BDAAEF	A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels	a flit level speedup scheme for network on chips using self reconfigurable bi directional channels	2012	2012/03/12	10.1109/DATE.2012.6176692	design, automation, and test in europe	date		463BE6FF	19419
7F504F15	Behavioural Modelling of Operational Amplifier Faults Using VHDL-AMS	behavioural modelling of operational amplifier faults using vhdl ams	2002	2002/03/04	10.1109/DATE.2002.998491	design, automation, and test in europe	date		463BE6FF	19200
7D0AEAB8	Reversible logic synthesis through ant colony optimization	reversible logic synthesis through ant colony optimization	2010	2010/03/08	10.1109/DATE.2010.5457190	design, automation, and test in europe	date		463BE6FF	17551
7E561C20	An Optimal Algorithm for the Automatic Generation of March Tests	an optimal algorithm for the automatic generation of march tests	2002	2002/03/04	10.1109/DATE.2002.998412	design, automation, and test in europe	date		463BE6FF	18887
7E23ECFB	An energy-efficient 3D CMP design with fine-grained voltage scaling	an energy efficient 3d cmp design with fine grained voltage scaling	2011	2011/03	10.1109/DATE.2011.5763278	design, automation, and test in europe	date		463BE6FF	19336
7CF2AF07	Analyzing Timing Uncertainty in Mesh-based Clock Architectures	analyzing timing uncertainty in mesh based clock architectures	2006	2006		design, automation, and test in europe	date		463BE6FF	18985
7DA907A6	Sequential logic rectifications with approximate SPFDs	sequential logic rectifications with approximate spfds	2009	2009/04/20	10.1109/DATE.2009.5090936	design, automation, and test in europe	date		463BE6FF	19460
8172BA8F	Layout-aware optimization of STT MRAMs	layout aware optimization of stt mrams	2012	2012/03/12	10.1109/DATE.2012.6176595	design, automation, and test in europe	date		463BE6FF	17359
7D4C7052	Was Darwin Wrong? Has Design Evolution Stopped at the RTL Level... or Will Software and Custom Processors (or System-Level Design) Extend Moore's Law?	was darwin wrong has design evolution stopped at the rtl level or will software and custom processors or system level design extend moore s law	2007	2007/04	10.1109/DATE.2007.364557	design, automation, and test in europe	date		463BE6FF	19555
773E5033	ASIC implementations of five SHA-3 finalists	asic implementations of five sha 3 finalists	2012	2012/03/12	10.1109/DATE.2012.6176643	design, automation, and test in europe	date		463BE6FF	17541
7B81FB15	VARSHA: variation and reliability-aware application scheduling with adaptive parallelism in the dark-silicon era	varsha variation and reliability aware application scheduling with adaptive parallelism in the dark silicon era	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F1162B6	Definitions of the numbers of detections of target faults and their effectiveness in guiding test generation for high defect coverage	definitions of the numbers of detections of target faults and their effectiveness in guiding test generation for high defect coverage	2001	2001/03/13	10.1109/DATE.2001.915070	design, automation, and test in europe	date		463BE6FF	18404
81141378	Special session on low-power systems on chips (SOCs)	special session on low power systems on chips socs	2001	2001	10.1109/DATE.2001.915068	design, automation, and test in europe	date		463BE6FF	19397
816D25AB	Functional level power analysis: an efficient approach for modeling the power consumption of complex processors	functional level power analysis an efficient approach for modeling the power consumption of complex processors	2004	2004/02/16	10.1109/DATE.2004.1268921	design, automation, and test in europe	date		463BE6FF	18203
75E98BA1	CSER: HW/SW configurable soft-error resiliency for application specific instruction-set processors	cser hw sw configurable soft error resiliency for application specific instruction set processors	2013	2013/03/18	10.7873/DATE.2013.152	design, automation, and test in europe	date		463BE6FF	17575
7D488774	Image progressive acquisition for hardware systems	image progressive acquisition for hardware systems	2014	2014/03	10.7873/DATE.2014.368	design, automation, and test in europe	date		463BE6FF	19555
80952BBD	Algorithms to maximize yield and enhance yield/area of pipeline circuitry by insertion of switches and redundant modules	algorithms to maximize yield and enhance yield area of pipeline circuitry by insertion of switches and redundant modules	2010	2010/03/08	10.1109/DATE.2010.5456998	design, automation, and test in europe	date		463BE6FF	17550
7D117F4A	A configurable logic architecture for dynamic hardware/software partitioning	a configurable logic architecture for dynamic hardware software partitioning	2004	2004/02/16	10.1109/DATE.2004.1268892	design, automation, and test in europe	date		463BE6FF	18044
8156EE1C	Automatic generation of streaming datapaths for arbitrary fixed permutations	automatic generation of streaming datapaths for arbitrary fixed permutations	2009	2009/04/20	10.1109/DATE.2009.5090831	design, automation, and test in europe	date		463BE6FF	19379
7D22AF16	Using an innovative SoC-level FMEA methodology to design in compliance with IEC61508	using an innovative soc level fmea methodology to design in compliance with iec61508	2007	2007/04/16	10.1109/DATE.2007.364641	design, automation, and test in europe	date		463BE6FF	18609
7D070D4A	TDMA Time Slot and Turn Optimization with Evolutionary Search Techniques	tdma time slot and turn optimization with evolutionary search techniques	2005	2005/03/07	10.1109/DATE.2005.299	design, automation, and test in europe	date		463BE6FF	18429
7E0CA164	EMC-aware design on a microcontroller for automotive applications	emc aware design on a microcontroller for automotive applications	2009	2009/04/20	10.1109/DATE.2009.5090846	design, automation, and test in europe	date		463BE6FF	19255
7EA43C58	Dynamic critical resistance: a timing-based critical resistance model for statistical delay testing of nanometer ICs	dynamic critical resistance a timing based critical resistance model for statistical delay testing of nanometer ics	2007	2007/04/16	10.1109/DATE.2007.364472	design, automation, and test in europe	date		463BE6FF	19351
7D90FCAB	Exploring Energy/Performance Tradeoffs in Shared Memory MPSoCs: Snoop-Based Cache Coherence vs. Software Solutions	exploring energy performance tradeoffs in shared memory mpsocs snoop based cache coherence vs software solutions	2005	2005/03/07	10.1109/DATE.2005.148	design, automation, and test in europe	date		463BE6FF	18897
80C3BD20	Cross-contamination avoidance for droplet routing in digital microfluidic biochips	cross contamination avoidance for droplet routing in digital microfluidic biochips	2009	2009/04/20	10.1109/DATE.2009.5090864	design, automation, and test in europe	date		463BE6FF	17283
7563A4D5	Automatic design of low-power encoders using reversible circuit synthesis	automatic design of low power encoders using reversible circuit synthesis	2012	2012/03/12	10.1109/DATE.2012.6176648	design, automation, and test in europe	date		463BE6FF	19229
81752F69	Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness	contrasting a noc and a traditional interconnect fabric with layout awareness	2006	2006	10.1109/DATE.2006.244033	design, automation, and test in europe	date		463BE6FF	17984
7D228675	Scheduling of conditional process graphs for the synthesis of embedded systems	scheduling of conditional process graphs for the synthesis of embedded systems	1998	1998/02/23	10.1109/DATE.1998.655847	design, automation, and test in europe	date		463BE6FF	17473
7E171120	A low-area flexible MIMO detector for WiFi/WiMAX standards	a low area flexible mimo detector for wifi wimax standards	2010	2010/03/08	10.1109/DATE.2010.5457073	design, automation, and test in europe	date		463BE6FF	19429
066B5DBE	Proceedings of the conference on Design, automation and test in Europe	proceedings of the conference on design automation and test in europe	2008	2008/03/10		design, automation, and test in europe	date		463BE6FF	19555
7CEB38B0	Formal approaches to analog circuit verification	formal approaches to analog circuit verification	2009	2009/04/20	10.1109/DATE.2009.5090759	design, automation, and test in europe	date		463BE6FF	19093
7ABDD177	Automatic detection of concurrency bugs through event ordering constraints	automatic detection of concurrency bugs through event ordering constraints	2014	2014/03	10.7873/DATE.2014.295	design, automation, and test in europe	date		463BE6FF	17595
7EB123E7	Pseudo-random sequence based tuning system for continuous-time filters	pseudo random sequence based tuning system for continuous time filters	2004	2004/02/16	10.1109/DATE.2004.1268833	design, automation, and test in europe	date		463BE6FF	19232
7EFD12DE	Exact and approximate estimation for maximum instantaneous current of CMOS circuits	exact and approximate estimation for maximum instantaneous current of cmos circuits	1998	1998/02/23	10.1109/DATE.1998.655934	design, automation, and test in europe	date		463BE6FF	18729
8171C7D2	Energy efficient multiprocessor task scheduling under input-dependent variation	energy efficient multiprocessor task scheduling under input dependent variation	2009	2009/04/20	10.1109/DATE.2009.5090698	design, automation, and test in europe	date		463BE6FF	19114
7F5B0DC8	Real-time wireless communication in automotive applications	real time wireless communication in automotive applications	2011	2011/03	10.1109/DATE.2011.5763170	design, automation, and test in europe	date		463BE6FF	19394
80435FE8	An efficient reuse system for digital circuit design	an efficient reuse system for digital circuit design	1999	1999/01/01	10.1109/DATE.1999.761094	design, automation, and test in europe	date		463BE6FF	18820
77243EFD	Mempack: an order of magnitude reduction in the cost, risk, and time for memory compiler certification	mempack an order of magnitude reduction in the cost risk and time for memory compiler certification	2013	2013/03/18	10.7873/DATE.2013.303	design, automation, and test in europe	date		463BE6FF	19404
00B6D006	On Applying Incremental Satisfiability to Delay Fault Problem	on applying incremental satisfiability to delay fault problem	2000			design, automation, and test in europe	date		463BE6FF	17611
75407DCF	CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks	catra congestion aware trapezoid based routing algorithm for on chip networks	2012	2012/03/12	10.1109/DATE.2012.6176488	design, automation, and test in europe	date		463BE6FF	17341
7D8EC172	Diagnosis of Defects on Scan Enable and Clock Trees	diagnosis of defects on scan enable and clock trees	2006	2006	10.1109/DATE.2006.243799	design, automation, and test in europe	date		463BE6FF	19126
7EB66ED7	Boosting SER Test for RF Transceivers by Simple DSP Technique	boosting ser test for rf transceivers by simple dsp technique	2007	2007/04	10.1109/DATE.2007.364680	design, automation, and test in europe	date		463BE6FF	19208
81567498	CPU for PlayStation 2	cpu for playstation 2	2001	2001/03/13	10.1109/DATE.2001.915101	design, automation, and test in europe	date		463BE6FF	19555
80EECBC2	Fast, robust DC and transient fault simulation for nonlinear analogue circuits	fast robust dc and transient fault simulation for nonlinear analogue circuits	1999	1999/01/01	10.1109/DATE.1999.761129	design, automation, and test in europe	date		463BE6FF	18972
80D7C1CF	Power-efficient layered turbo decoder processor	power efficient layered turbo decoder processor	2001	2001/03/13	10.1109/DATE.2001.915033	design, automation, and test in europe	date		463BE6FF	19053
7C1F4CD0	Saliency aware display power management	saliency aware display power management	2013	2013/03/18	10.7873/DATE.2013.250	design, automation, and test in europe	date		463BE6FF	19476
7B66E8EF	Minimizing stack memory for hard real-time applications on multicore platforms	minimizing stack memory for hard real time applications on multicore platforms	2014	2014/03	10.7873/DATE.2014.041	design, automation, and test in europe	date		463BE6FF	19465
5A611D75	Behavioural modelling and simulation of /spl Sigma//spl Delta/ modulators using hardware description languages	behavioural modelling and simulation of spl sigma spl delta modulators using hardware description languages	2003	2003		design, automation, and test in europe	date		463BE6FF	19555
7EBCEB48	Error prediction based on concurrent self-test and reduced slack time	error prediction based on concurrent self test and reduced slack time	2011	2011/03	10.1109/DATE.2011.5763258	design, automation, and test in europe	date		463BE6FF	19381
7E218118	Generalized Data Transformations for Enhancing Cache Behavior	generalized data transformations for enhancing cache behavior	2003	2003/03/03	10.1109/DATE.2003.1253721	design, automation, and test in europe	date		463BE6FF	19483
8066A801	LPSAT: a unified approach to RTL satisfiability	lpsat a unified approach to rtl satisfiability	2001	2001/03/13	10.1109/DATE.2001.915055	design, automation, and test in europe	date		463BE6FF	17755
7E774290	Design of very deep pipelined multipliers for FPGAs	design of very deep pipelined multipliers for fpgas	2004	2004/02/16	10.1109/DATE.2004.1269200	design, automation, and test in europe	date		463BE6FF	19349
7E81A408	Hierarchical Global Floorplacement Using Simulated Annealing and Network Flow Area Migration	hierarchical global floorplacement using simulated annealing and network flow area migration	2003	2003/03/03	10.1109/DATE.2003.1253755	design, automation, and test in europe	date		463BE6FF	19031
7C6A6379	ScTMR: A scan chain-based error recovery technique for TMR systems in safety-critical applications	sctmr a scan chain based error recovery technique for tmr systems in safety critical applications	2011	2011/03	10.1109/DATE.2011.5763277	design, automation, and test in europe	date		463BE6FF	17379
81272A67	Path verification using Boolean satisfiability	path verification using boolean satisfiability	1998	1998/02/23	10.1109/DATE.1998.655991	design, automation, and test in europe	date		463BE6FF	19114
775D703C	Battery aware stochastic QoS boosting in mobile computing devices	battery aware stochastic qos boosting in mobile computing devices	2014	2014/03	10.7873/DATE.2014.185	design, automation, and test in europe	date		463BE6FF	19483
0C0DEDAF	Functional Partitioning for Reduced Power	functional partitioning for reduced power	1998			design, automation, and test in europe	date		463BE6FF	17163
7B516AA4	Optimizing performance analysis for synchronous dataflow graphs with shared resources	optimizing performance analysis for synchronous dataflow graphs with shared resources	2012	2012/03/12	10.1109/DATE.2012.6176549	design, automation, and test in europe	date		463BE6FF	17616
80C5C0A0	Optimized model checking of multiple properties	optimized model checking of multiple properties	2011	2011/03	10.1109/DATE.2011.5763279	design, automation, and test in europe	date		463BE6FF	19318
7EE84990	Networked embedded system applications design driven by an abstract middleware environment	networked embedded system applications design driven by an abstract middleware environment	2009	2009/04/20	10.1109/DATE.2009.5090814	design, automation, and test in europe	date		463BE6FF	19427
804C44AD	Hardware Engines for Bus Encryption: A Survey of Existing Techniques	hardware engines for bus encryption a survey of existing techniques	2005	2005/03/07	10.1109/DATE.2005.170	design, automation, and test in europe	date		463BE6FF	18986
79128C02	Shared memory implementations of synchronous dataflow specifications	shared memory implementations of synchronous dataflow specifications	2000	2000/01/01	10.1109/DATE.2000.840303	design, automation, and test in europe	date		463BE6FF	18923
7894AAA6	Software for wireless networked embedded systems	software for wireless networked embedded systems	2008	2008/03/10	10.1145/1403375.1403464	design, automation, and test in europe	date		463BE6FF	19555
7D7AF95E	A constraint driven approach to loop pipelining and register binding	a constraint driven approach to loop pipelining and register binding	1998	1998/02/23	10.1109/DATE.1998.655885	design, automation, and test in europe	date		463BE6FF	18906
7C8093F7	Game-theoretic analysis of decentralized core allocation schemes on many-core systems	game theoretic analysis of decentralized core allocation schemes on many core systems	2013	2013/03/18	10.7873/DATE.2013.305	design, automation, and test in europe	date		463BE6FF	17519
7E96956E	Scalable packet classification via GPU metaprogramming	scalable packet classification via gpu metaprogramming	2011	2011/03	10.1109/DATE.2011.5763294	design, automation, and test in europe	date		463BE6FF	19393
7BF9C1E9	Efficient bit error rate estimation for high-speed link by Bayesian model fusion	efficient bit error rate estimation for high speed link by bayesian model fusion	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
81172AEE	Circuit partitioning for efficient logic BIST synthesis	circuit partitioning for efficient logic bist synthesis	2001	2001/03/13	10.1109/DATE.2001.915005	design, automation, and test in europe	date		463BE6FF	19064
7EDC3562	Automatic Synthesis and Simulation of Continuous-Time [Sigma-Delta] Modulators	automatic synthesis and simulation of continuous time sigma delta modulators	2004	2004/02/16	10.1109/DATE.2004.1268925	design, automation, and test in europe	date		463BE6FF	17376
7EBCBA9E	Toward ultralow-power computing at exteme with silicon carbide (SiC) nanoelectromechanical logic	toward ultralow power computing at exteme with silicon carbide sic nanoelectromechanical logic	2014	2014/03	10.7873/DATE.2014.246	design, automation, and test in europe	date		463BE6FF	19555
7D2692B4	Temporal Performance Degradation under NBTI: Estimation and Design for Improved Reliability of Nanoscale Circuits	temporal performance degradation under nbti estimation and design for improved reliability of nanoscale circuits	2006	2006	10.1109/DATE.2006.244119	design, automation, and test in europe	date		463BE6FF	17667
7F1993F6	TLM+ modeling of embedded HW/SW systems	tlm modeling of embedded hw sw systems	2010	2010/03/08	10.1109/DATE.2010.5457234	design, automation, and test in europe	date		463BE6FF	17206
80654867	Improved countermeasure against address-bit DPA for ECC scalar multiplication	improved countermeasure against address bit dpa for ecc scalar multiplication	2010	2010/03/08	10.1109/DATE.2010.5456907	design, automation, and test in europe	date		463BE6FF	19336
77B3FBF2	Hacking and protecting IC hardware	hacking and protecting ic hardware	2014	2014/03	10.7873/DATE.2014.112	design, automation, and test in europe	date		463BE6FF	19513
7557213A	Characterization of the bistable ring PUF	characterization of the bistable ring puf	2012	2012/03/12	10.1109/DATE.2012.6176596	design, automation, and test in europe	date		463BE6FF	17560
7D6F6138	Hierarchical automatic behavioral model generation of nonlinear analog circuits based on nonlinear symbolic techniques	hierarchical automatic behavioral model generation of nonlinear analog circuits based on nonlinear symbolic techniques	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19363
8076D17D	A scalable architecture for multi-threaded JAVA applications	a scalable architecture for multi threaded java applications	1998	1998/02/23	10.1109/DATE.1998.655960	design, automation, and test in europe	date		463BE6FF	18043
7E8ABE88	Statistical Timing Analysis using Levelized Covariance Propagation	statistical timing analysis using levelized covariance propagation	2005	2005/03/07	10.1109/DATE.2005.279	design, automation, and test in europe	date		463BE6FF	18163
7BAFF512	SPARE: a Scalable algorithm for passive, structure preserving, Parameter-Aware model order REduction	spare a scalable algorithm for passive structure preserving parameter aware model order reduction	2008	2008/03/10	10.1109/DATE.2008.4484740	design, automation, and test in europe	date		463BE6FF	19433
813EE96F	Functional qualification of TLM verification	functional qualification of tlm verification	2009	2009/04/20	10.1109/DATE.2009.5090656	design, automation, and test in europe	date		463BE6FF	19200
7C9C6632	Input vector monitoring on line concurrent BIST based on multilevel decoding logic	input vector monitoring on line concurrent bist based on multilevel decoding logic	2012	2012/03/12	10.1109/DATE.2012.6176684	design, automation, and test in europe	date		463BE6FF	19555
7D40D800	Memory technology for extended large-scale integration in future electronics applications	memory technology for extended large scale integration in future electronics applications	2008	2008/03/10	10.1109/DATE.2008.4484828	design, automation, and test in europe	date		463BE6FF	19318
751916A1	Hardware implementation of a Reed-Solomon soft decoder based on information set decoding	hardware implementation of a reed solomon soft decoder based on information set decoding	2014	2014/03	10.7873/DATE.2014.222	design, automation, and test in europe	date		463BE6FF	17605
80BE1772	Variation aware dynamic power management for chip multiprocessor architectures	variation aware dynamic power management for chip multiprocessor architectures	2011	2011/03	10.1109/DATE.2011.5763082	design, automation, and test in europe	date		463BE6FF	19494
807F0101	Dynamic data type refinement methodology for systematic performance-energy design exploration of network applications	dynamic data type refinement methodology for systematic performance energy design exploration of network applications	2006	2006	10.1109/DATE.2006.244093	design, automation, and test in europe	date		463BE6FF	19235
753A4B02	An analog non-volatile neural network platform for prototyping RF BIST solutions	an analog non volatile neural network platform for prototyping rf bist solutions	2014	2014/03	10.7873/DATE.2014.381	design, automation, and test in europe	date		463BE6FF	19555
7EE26911	Challenges in Embedded Memory Design and Test	challenges in embedded memory design and test	2005	2005/03/07	10.1109/DATE.2005.92	design, automation, and test in europe	date		463BE6FF	18298
813D683B	Empirical design bugs prediction for verification	empirical design bugs prediction for verification	2011	2011/03	10.1109/DATE.2011.5763036	design, automation, and test in europe	date		463BE6FF	19436
80AC0787	Behavioural Transformation to Improve Circuit Performance in High-Level Synthesis	behavioural transformation to improve circuit performance in high level synthesis	2005	2005/03/07	10.1109/DATE.2005.81	design, automation, and test in europe	date		463BE6FF	19176
7D7719E8	Sequence reordering to improve the levels of compaction achievable by static compaction procedures	sequence reordering to improve the levels of compaction achievable by static compaction procedures	2001	2001/03/13	10.1109/DATE.2001.915027	design, automation, and test in europe	date		463BE6FF	19322
813CB150	GoldMine: automatic assertion generation using data mining and static analysis	goldmine automatic assertion generation using data mining and static analysis	2010	2010/03/08	10.1109/DATE.2010.5457129	design, automation, and test in europe	date		463BE6FF	18740
7C1CCC03	Hardware-software collaborative complexity reduction scheme for the emerging HEVC intra encoder	hardware software collaborative complexity reduction scheme for the emerging hevc intra encoder	2013	2013/03/18	10.7873/DATE.2013.039	design, automation, and test in europe	date		463BE6FF	17409
77542C05	Time-predictable execution of multithreaded applications on multicore systems	time predictable execution of multithreaded applications on multicore systems	2014	2014/03	10.7873/DATE.2014.042	design, automation, and test in europe	date		463BE6FF	17609
75862A20	Testing the configurable interconnect/logic interface of SRAM-based FPGA's	testing the configurable interconnect logic interface of sram based fpga s	1999	1999/01/01	10.1145/307418.307576	design, automation, and test in europe	date		463BE6FF	18904
804F8C9C	Energy-efficient scheduling of real-time tasks on cluster-based multicores	energy efficient scheduling of real time tasks on cluster based multicores	2011	2011/03		design, automation, and test in europe	date		463BE6FF	19108
7B3D49F8	Schedulability bound for integrated modular avionics partitions	schedulability bound for integrated modular avionics partitions	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E3F37ED	Virtual components application and customization	virtual components application and customization	1999	1999/01/01	10.1109/DATE.1999.761210	design, automation, and test in europe	date		463BE6FF	17349
7D24452D	Asynchronous scheduling and allocation	asynchronous scheduling and allocation	1998	1998/02/23	10.1109/DATE.1998.655990	design, automation, and test in europe	date		463BE6FF	19427
7DDF1D01	Tuning in-sensor data filtering to reduce energy consumption in wireless sensor networks	tuning in sensor data filtering to reduce energy consumption in wireless sensor networks	2004	2004/02/16	10.1109/DATE.2004.1268992	design, automation, and test in europe	date		463BE6FF	18754
7559F32D	Interactive presentation: A process splitting transformation for Kahn process networks	interactive presentation a process splitting transformation for kahn process networks	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19299
7B09CA74	FPGA accelerated DNA error correction	fpga accelerated dna error correction	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7DC92CCA	Temperature-aware scheduling and assignment for hard real-time applications on MPSoCs	temperature aware scheduling and assignment for hard real time applications on mpsocs	2008	2008/03/10	10.1109/DATE.2008.4484694	design, automation, and test in europe	date		463BE6FF	18273
7FFA76C7	Statistical timing analysis with path reconvergence and spatial correlations	statistical timing analysis with path reconvergence and spatial correlations	2006	2006	10.1109/DATE.2006.243890	design, automation, and test in europe	date		463BE6FF	18789
76EE51E8	Power management of multi-core chips: challenges and pitfalls	power management of multi core chips challenges and pitfalls	2012	2012/03/12	10.1109/DATE.2012.6176638	design, automation, and test in europe	date		463BE6FF	17592
80D68931	High-level simulation of substrate noise generation from large digital circuits with multiple supplies	high level simulation of substrate noise generation from large digital circuits with multiple supplies	2001	2001/03/13	10.1109/DATE.2001.915044	design, automation, and test in europe	date		463BE6FF	18578
76AC79AF	Eliminating invariants in UML/OCL models	eliminating invariants in uml ocl models	2012	2012/03/12	10.1109/DATE.2012.6176669	design, automation, and test in europe	date		463BE6FF	17471
7D854A31	Beyond CMOS: benchmarking for future technologies	beyond cmos benchmarking for future technologies	2012	2012/03/12	10.1109/DATE.2012.6176445	design, automation, and test in europe	date		463BE6FF	19555
7DD774A8	An architecture for secure software defined radio	an architecture for secure software defined radio	2009	2009/04/20	10.1109/DATE.2009.5090707	design, automation, and test in europe	date		463BE6FF	19276
7DF5114B	Sequential logic synthesis using symbolic bi-decomposition	sequential logic synthesis using symbolic bi decomposition	2009	2009/04/20	10.1007/978-1-4419-7518-8_3	design, automation, and test in europe	date		463BE6FF	19471
5EE554AB	Cross disciplinary aspects (4G wireless special day)	cross disciplinary aspects 4g wireless special day	2006	2006/03/06		design, automation, and test in europe	date		463BE6FF	19555
7B5AE76B	Challenges of Digital Consumer and Mobile SoC's: More Moore Possible?	challenges of digital consumer and mobile soc s more moore possible	2007	2007/04	10.1109/DATE.2007.364556	design, automation, and test in europe	date		463BE6FF	19555
7B44A330	Channel-based behavioral test synthesis for improved module reachability	channel based behavioral test synthesis for improved module reachability	1999	1999/01/01	10.1109/DATE.1999.761135	design, automation, and test in europe	date		463BE6FF	19155
7D71D86E	High-temperature (>500Â°C) reconfigurable computing using silicon carbide NEMS switches	high temperature 500 c reconfigurable computing using silicon carbide nems switches	2011	2011/03	10.1109/DATE.2011.5763175	design, automation, and test in europe	date		463BE6FF	19249
7688394A	Simultaneous transistor pairing and placement for CMOS standard cells	simultaneous transistor pairing and placement for cmos standard cells	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
806E88EB	Parametric throughput analysis of synchronous data flow graphs	parametric throughput analysis of synchronous data flow graphs	2008	2008/03/10	10.1109/DATE.2008.4484672	design, automation, and test in europe	date		463BE6FF	19111
76001889	ARTEMIS and ENIAC joint undertakings: a new approach to conduct	artemis and eniac joint undertakings a new approach to conduct	2008	2008/03/10	10.1145/1403375.1403534	design, automation, and test in europe	date		463BE6FF	19555
7E5A2CBE	General behavioral thermal modeling and characterization for multi-core microprocessor design	general behavioral thermal modeling and characterization for multi core microprocessor design	2010	2010/03/08	10.1109/DATE.2010.5456979	design, automation, and test in europe	date		463BE6FF	19361
7FE8A034	Automatic Topology-Based Identification of Instruction-Set Extensions for Embedded Processors	automatic topology based identification of instruction set extensions for embedded processors	2002	2002/03/04	10.1109/DATE.2002.998496	design, automation, and test in europe	date		463BE6FF	18426
7CF7EBE9	Cross layer resiliency in real world	cross layer resiliency in real world	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19555
7E309FA6	Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits	soft error tolerance analysis and optimization of nanometer circuits	2005	2005/03/07	10.1109/DATE.2005.274	design, automation, and test in europe	date		463BE6FF	17991
7D0F8523	Dynamic power management under uncertain information	dynamic power management under uncertain information	2007	2007/04/16	10.1109/DATE.2007.364434	design, automation, and test in europe	date		463BE6FF	18897
7EB053BA	Predicting bus contention effects on energy and performance in multi-processor SoCs	predicting bus contention effects on energy and performance in multi processor socs	2011	2011/03	10.1109/DATE.2011.5763312	design, automation, and test in europe	date		463BE6FF	19330
7E6B85B3	Energy minimization for real-time systems with non-convex and discrete operation modes	energy minimization for real time systems with non convex and discrete operation modes	2009	2009/04/20	10.1109/DATE.2009.5090886	design, automation, and test in europe	date		463BE6FF	18995
7F6BF009	Extremely low-power logic	extremely low power logic	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18598
7B106008	Wave steered FSMs	wave steered fsms	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19077
778CB95C	Zonotope-based nonlinear model order reduction for fast performance bound analysis of analog circuits with multiple-interval-valued parameter variations	zonotope based nonlinear model order reduction for fast performance bound analysis of analog circuits with multiple interval valued parameter variations	2014	2014/03	10.7873/DATE.2014.024	design, automation, and test in europe	date		463BE6FF	17578
7650C2AC	Interconnect delay and slew metrics using the beta distribution	interconnect delay and slew metrics using the beta distribution	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19555
7BCFBF7A	A new approximate adder with low relative error and correct sign calculation	a new approximate adder with low relative error and correct sign calculation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17579
7DD6B3BE	Experimental evaluation of protections against laser-induced faults and consequences on fault modeling	experimental evaluation of protections against laser induced faults and consequences on fault modeling	2007	2007/04/16	10.1109/DATE.2007.364528	design, automation, and test in europe	date		463BE6FF	19277
7F86FE40	Optimization-based wideband basis functions for efficient interconnect extraction	optimization based wideband basis functions for efficient interconnect extraction	2007	2007/04/16	10.1109/DATE.2007.364458	design, automation, and test in europe	date		463BE6FF	19124
7D511CDB	Arbitrary Design of High Order Noise Transfer Function for A Novel Class of Reduced-Sample-Rate Sigma-Delta-Pipeline ADCs	arbitrary design of high order noise transfer function for a novel class of reduced sample rate sigma delta pipeline adcs	2006	2006	10.1109/DATE.2006.244036	design, automation, and test in europe	date		463BE6FF	19427
7E964C0D	Automatic Behavioural Model Calibration for Efficient PLL System Verification	automatic behavioural model calibration for efficient pll system verification	2003	2003/03/03	10.1109/DATE.2003.1186709	design, automation, and test in europe	date		463BE6FF	18507
7A53297A	A methodology for automated design of hard-real-time embedded streaming systems	a methodology for automated design of hard real time embedded streaming systems	2012	2012/03/12	10.1109/DATE.2012.6176632	design, automation, and test in europe	date		463BE6FF	17401
7DAF9127	An integrated system-on-chip test framework	an integrated system on chip test framework	2001	2001/03/13	10.1109/DATE.2001.915014	design, automation, and test in europe	date		463BE6FF	17626
75D18DD6	Optimizing near-ML MIMO detector for SDR baseband on parallel programmable architectures	optimizing near ml mimo detector for sdr baseband on parallel programmable architectures	2008	2008/03/10	10.1109/DATE.2008.4484721	design, automation, and test in europe	date		463BE6FF	18891
7F9B611E	On the test of microprocessor IP cores	on the test of microprocessor ip cores	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	17398
7640D3DC	Sustainable energy policies: research challenges and opportunities	sustainable energy policies research challenges and opportunities	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19292
8054E890	Power Analysis of Mobile 3D Graphics	power analysis of mobile 3d graphics	2006	2006	10.1109/DATE.2006.243859	design, automation, and test in europe	date		463BE6FF	18111
7D095466	Microprocessors in the era of terascale integration	microprocessors in the era of terascale integration	2007	2007/04/16	10.1109/DATE.2007.364597	design, automation, and test in europe	date		463BE6FF	18850
804ABC76	CMOS combinational circuit sizing by stage-wise tapering	cmos combinational circuit sizing by stage wise tapering	1998	1998/02/23	10.1109/DATE.1998.656001	design, automation, and test in europe	date		463BE6FF	19404
760FDDE5	Panel: the heritage of Mead & Conway: what has remained the same, what was missed, what has changed, what lies ahead	panel the heritage of mead conway what has remained the same what was missed what has changed what lies ahead	2013	2013/03/18	10.7873/DATE.2013.049	design, automation, and test in europe	date		463BE6FF	19555
77E66724	Time-triggered implementations of mixed-criticality automotive software	time triggered implementations of mixed criticality automotive software	2012	2012/03/12	10.1109/DATE.2012.6176680	design, automation, and test in europe	date		463BE6FF	17030
7F6D1B77	Error detection/correction in DNA algorithmic self-assembly	error detection correction in dna algorithmic self assembly	2008	2008/03/10	10.1109/DATE.2008.4484919	design, automation, and test in europe	date		463BE6FF	19099
80483C30	A practical approach for reconciling high and predictable performance in non-regular parallel programs	a practical approach for reconciling high and predictable performance in non regular parallel programs	2008	2008/03/10	10.1109/DATE.2008.4484767	design, automation, and test in europe	date		463BE6FF	19130
799A49C4	Design and fabrication of a 315 Î¼Î— bondwire micro-transformer for ultra-low voltage energy harvesting	design and fabrication of a 315 Î¼Î· bondwire micro transformer for ultra low voltage energy harvesting	2014	2014/03	10.7873/DATE.2014.155	design, automation, and test in europe	date		463BE6FF	19555
77463D6E	Contract-based design of control protocols for safety-critical cyber-physical systems	contract based design of control protocols for safety critical cyber physical systems	2014	2014/03	10.7873/DATE.2014.072	design, automation, and test in europe	date		463BE6FF	17564
807290D6	Clause simplification through dominator analysis	clause simplification through dominator analysis	2011	2011/03	10.1109/DATE.2011.5763033	design, automation, and test in europe	date		463BE6FF	19431
7D11D417	On the efficacy of write-assist techniques in low voltage nanoscale SRAMs	on the efficacy of write assist techniques in low voltage nanoscale srams	2010	2010/03/08	10.1109/DATE.2010.5457179	design, automation, and test in europe	date		463BE6FF	16877
80170C27	Smart Bit-width Allocation for Low Power Optimization in a SystemC based ASIC Design Environment	smart bit width allocation for low power optimization in a systemc based asic design environment	2006	2006	10.1109/DATE.2006.243996	design, automation, and test in europe	date		463BE6FF	19375
75B3B575	Constructive library-aware synthesis using symmetries	constructive library aware synthesis using symmetries	2000	2000/01/01	10.1145/343647.343734	design, automation, and test in europe	date		463BE6FF	18315
7D14BEFA	Temperature-aware software-based self-testing for delay faults	temperature aware software based self testing for delay faults	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19458
7E76BF3D	Exploring High Bandwidth Pipelined Cache Architecture for Scaled Technology	exploring high bandwidth pipelined cache architecture for scaled technology	2003	2003/03/03	10.1109/DATE.2003.1253701	design, automation, and test in europe	date		463BE6FF	18866
7D7CD8C6	Identification and Modeling of Nonlinear Dynamic Behavior in Analog Circuits	identification and modeling of nonlinear dynamic behavior in analog circuits	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19364
7A8D6635	Extracting analytical nonlinear models from analog circuits by recursive vector fitting of transfer function trajectories	extracting analytical nonlinear models from analog circuits by recursive vector fitting of transfer function trajectories	2013	2013/03/18	10.7873/DATE.2013.295	design, automation, and test in europe	date		463BE6FF	19258
7E81199A	A non-intrusive isolation approach for soft cores	a non intrusive isolation approach for soft cores	2007	2007/04/16	10.1109/DATE.2007.364562	design, automation, and test in europe	date		463BE6FF	19356
7CEF4DA8	A Fully Self-Timed Bit-Serial Pipeline Architecture for Embedded Systems	a fully self timed bit serial pipeline architecture for embedded systems	2003	2003/03/03	10.1109/DATE.2003.1253767	design, automation, and test in europe	date		463BE6FF	18715
770A06A3	Investigating the effects of inverted temperature dependence (ITD) on clock distribution networks	investigating the effects of inverted temperature dependence itd on clock distribution networks	2012	2012/03/12	10.1109/DATE.2012.6176453	design, automation, and test in europe	date		463BE6FF	19303
7D98165D	A Multi-Level Modeling Approach rendering Virtual Test Engineering (VTE) Economically Viable for Highly Complex Telecom Circuits	a multi level modeling approach rendering virtual test engineering vte economically viable for highly complex telecom circuits	1999			design, automation, and test in europe	date		463BE6FF	19161
76A62A92	Hybrid simulation for extensible processor cores	hybrid simulation for extensible processor cores	2012	2012/03/12	10.1109/DATE.2012.6176480	design, automation, and test in europe	date		463BE6FF	17547
7E96D86F	Synchro-Tokens: Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC's	synchro tokens eliminating nondeterminism to enable chip level test of globally asynchronous locally synchronous soc s	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18981
800BE8B3	Modeling shared resource contention using a hybrid simulation/analytical approach	modeling shared resource contention using a hybrid simulation analytical approach	2004	2004/02/16	10.1109/DATE.2004.1269046	design, automation, and test in europe	date		463BE6FF	18518
7A18C982	Verifying timing synchronization constraints in distributed embedded architectures	verifying timing synchronization constraints in distributed embedded architectures	2012	2012/03/12	10.1109/DATE.2012.6176463	design, automation, and test in europe	date		463BE6FF	19555
7D15A903	An Industrial/Academic Configurable System-on-Chip Project (CSoC): Coarse-Grain XXP-/Leon-Based Architecture Integration	an industrial academic configurable system on chip project csoc coarse grain xxp leon based architecture integration	2003	2003/03/03	10.1109/DATE.2003.1253762	design, automation, and test in europe	date		463BE6FF	18256
806376F5	A New Approach to Component Testing	a new approach to component testing	2005	2005/03/07	10.1109/DATE.2005.23	design, automation, and test in europe	date		463BE6FF	19555
7D9DB592	Analytical heat transfer model for thermal through-silicon vias	analytical heat transfer model for thermal through silicon vias	2011	2011/03	10.1109/DATE.2011.5763069	design, automation, and test in europe	date		463BE6FF	19287
7CEB4FB1	ALLARM: Optimizing sparse directories for thread-local data	allarm optimizing sparse directories for thread local data	2014	2014/03	10.7873/DATE.2014.091	design, automation, and test in europe	date		463BE6FF	19515
806D5E44	A formal approach to design space exploration of protocol converters	a formal approach to design space exploration of protocol converters	2009	2009/04/20	10.1109/DATE.2009.5090645	design, automation, and test in europe	date		463BE6FF	19120
76D67F65	Interactive presentation: Towards a methodology for the quantitative evaluation of automotive architectures	interactive presentation towards a methodology for the quantitative evaluation of automotive architectures	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19334
7D8FD034	On decomposing Boolean functions via extended cofactoring	on decomposing boolean functions via extended cofactoring	2009	2009/04/20	10.1109/DATE.2009.5090894	design, automation, and test in europe	date		463BE6FF	18815
79AE5512	Leveraging on-chip networks for efficient prediction on multicore coherence	leveraging on chip networks for efficient prediction on multicore coherence	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19555
7E216193	Two-Phase Resonant Clocking for Ultra-Low-Power Hearing Aid Applications	two phase resonant clocking for ultra low power hearing aid applications	2006	2006	10.1109/DATE.2006.243985	design, automation, and test in europe	date		463BE6FF	19429
7D74AAF1	Temperature effect on delay for low voltage applications [CMOS ICs]	temperature effect on delay for low voltage applications cmos ics	1998	1998	10.1109/DATE.1998.655931	design automation and test in europe	date		463BE6FF	17482
7FE0F598	Hardware/Software Partitioning of Operating Systems	hardware software partitioning of operating systems	2003	2003/03/03	10.1007/0-306-48709-8_15	design, automation, and test in europe	date		463BE6FF	19160
7B0F95BA	Near-threshold voltage design in nanoscale CMOS	near threshold voltage design in nanoscale cmos	2013	2013/03/18	10.7873/DATE.2013.134	design, automation, and test in europe	date		463BE6FF	19194
7DC80C33	Space-Efficient Bounded Model Checking	space efficient bounded model checking	2005	2005/03/07	10.1109/DATE.2005.276	design, automation, and test in europe	date		463BE6FF	17604
7DE3EC7C	Compiler-Based Approach for Exploiting Scratch-Pad in Presence of Irregular Array Access	compiler based approach for exploiting scratch pad in presence of irregular array access	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	18394
808C6942	Out-of-order parallel simulation for ESL design	out of order parallel simulation for esl design	2012	2012/03/12	10.1109/DATE.2012.6176447	design, automation, and test in europe	date		463BE6FF	18981
750D7BA8	A constraint-based design space exploration framework for real-time applications on MPSoCs	a constraint based design space exploration framework for real time applications on mpsocs	2014	2014/03	10.7873/DATE.2014.339	design, automation, and test in europe	date		463BE6FF	17480
75D58942	Design, characterization & modelling of a CMOS magnetic field sensor	design characterization modelling of a cmos magnetic field sensor	1999	1999/01/01	10.1109/DATE.1999.761128	design, automation, and test in europe	date		463BE6FF	18904
75410425	Coarse-grained Bubble Razor to exploit the potential of two-phase transparent latch designs	coarse grained bubble razor to exploit the potential of two phase transparent latch designs	2014	2014/03	10.7873/DATE.2014.379	design, automation, and test in europe	date		463BE6FF	19555
7D171828	Waste-aware dilution and mixing of biochemical samples with digital microfluidic biochips	waste aware dilution and mixing of biochemical samples with digital microfluidic biochips	2011	2011/03	10.1109/DATE.2011.5763174	design, automation, and test in europe	date		463BE6FF	18949
66E9E1E8	FPGA architecture for multi-style asynchronous logic [full-adder example]	fpga architecture for multi style asynchronous logic full adder example	2005	2005	10.1109/DATE.2005.159	design, automation, and test in europe	date		463BE6FF	17579
7AB3B6BF	Object-oriented reuse methodology for VHDL	object oriented reuse methodology for vhdl	1999	1999/01/01	10.1109/DATE.1999.761204	design, automation, and test in europe	date		463BE6FF	18954
7E102D33	Smart pixel implementation of a 2-D parallel nucleic wavelet transform for mobile multimedia communications	smart pixel implementation of a 2 d parallel nucleic wavelet transform for mobile multimedia communications	1998	1998/02/23	10.1109/DATE.1998.655856	design, automation, and test in europe	date		463BE6FF	19298
800CF9E3	Optimization of error detecting codes for the detection of crosstalk originated errors	optimization of error detecting codes for the detection of crosstalk originated errors	2001	2001/03/13	10.1109/DATE.2001.915039	design, automation, and test in europe	date		463BE6FF	18369
7FDD6F28	Improving the efficiency of run time reconfigurable devices by configuration locking	improving the efficiency of run time reconfigurable devices by configuration locking	2008	2008/03/10	10.1109/DATE.2008.4484894	design, automation, and test in europe	date		463BE6FF	19090
8086D3AF	eMICAM a New Generation of Active DNA Chip with in Situ Electrochemical Detection	emicam a new generation of active dna chip with in situ electrochemical detection	2005	2005/03/07	10.1109/DATE.2005.133	design, automation, and test in europe	date		463BE6FF	19318
7B1270E8	Resource optimization for CSDF-modeled streaming applications with latency constraints	resource optimization for csdf modeled streaming applications with latency constraints	2014	2014/03	10.7873/DATE.2014.201	design, automation, and test in europe	date		463BE6FF	19329
7D6453E5	Design guidelines for metallic-carbon-nanotube-tolerant digital logic circuits	design guidelines for metallic carbon nanotube tolerant digital logic circuits	2008	2008/03/10	10.1109/DATE.2008.4484813	design, automation, and test in europe	date		463BE6FF	18749
7A0E82FE	All things are connected	all things are connected	2010	2010/03/08	10.1109/DATE.2010.5457248	design, automation, and test in europe	date		463BE6FF	19555
777C63A7	Double-patterning friendly grid-based detailed routing with online conflict resolution	double patterning friendly grid based detailed routing with online conflict resolution	2012	2012/03/12	10.1109/DATE.2012.6176706	design, automation, and test in europe	date		463BE6FF	19468
8090B56C	Low Power Error Resilient Encoding for On-Chip Data Buses	low power error resilient encoding for on chip data buses	2002	2002/03/04	10.1109/DATE.2002.998256	design, automation, and test in europe	date		463BE6FF	16997
7EF13C1C	Task feasibility analysis and dynamic voltage scaling in fault-tolerant real-time embedded systems	task feasibility analysis and dynamic voltage scaling in fault tolerant real time embedded systems	2004	2004/02/16	10.1109/DATE.2004.1269050	design, automation, and test in europe	date		463BE6FF	18836
7DE46643	Qualifying Precision of Abstract SystemC Models Using the SystemC Verification Standard	qualifying precision of abstract systemc models using the systemc verification standard	2003	2003/03/03	10.1109/DATE.2003.1186677	design, automation, and test in europe	date		463BE6FF	18897
7CE8EA36	Customization of application specific heterogeneous multi-pipeline processors	customization of application specific heterogeneous multi pipeline processors	2006	2006	10.1109/DATE.2006.244094	design, automation, and test in europe	date		463BE6FF	19214
78584E1A	NOCEVE: network on chip emulation and verification environment	noceve network on chip emulation and verification environment	2012	2012/03/12	10.1109/DATE.2012.6176452	design, automation, and test in europe	date		463BE6FF	17515
8043F78B	COSMECA: Application Specific Co-Synthesis of Memory and Communication Architectures for MPSoC	cosmeca application specific co synthesis of memory and communication architectures for mpsoc	2006	2006	10.1109/DATE.2006.244066	design, automation, and test in europe	date		463BE6FF	18584
85860EB4	Exploiting Inherent Characteristic of Reversible Circuits for Faster Combinational Equivalence Checking	exploiting inherent characteristic of reversible circuits for faster combinational equivalence checking	2016	2016		design automation and test in europe	date		463BE6FF	19555
796EF0A0	Holistic modeling of embedded systems with multi-discipline Feedback: application to a precollision mitigation braking system	holistic modeling of embedded systems with multi discipline feedback application to a precollision mitigation braking system	2012	2012/03/12	10.1109/DATE.2012.6176567	design, automation, and test in europe	date		463BE6FF	19555
75C93992	Latch modeling for statistical timing analysis	latch modeling for statistical timing analysis	2008	2008/03/10	10.1109/DATE.2008.4484831	design, automation, and test in europe	date		463BE6FF	19445
7D728F35	Power Constrained High-Level Synthesis of Battery Powered Digital Systems	power constrained high level synthesis of battery powered digital systems	2003	2003/03/03	10.1109/DATE.2003.1253770	design, automation, and test in europe	date		463BE6FF	19404
7E832EE1	Soft error rate analysis for sequential circuits	soft error rate analysis for sequential circuits	2007	2007/04/16	10.1109/DATE.2007.364500	design, automation, and test in europe	date		463BE6FF	18584
7E0E8BC5	High quality behavioral verification using statistical stopping criteria	high quality behavioral verification using statistical stopping criteria	2001	2001/03/13	10.1109/DATE.2001.915057	design, automation, and test in europe	date		463BE6FF	18868
8044274E	Architectures and modeling of predictable memory controllers for improved system integration	architectures and modeling of predictable memory controllers for improved system integration	2011	2011/03	10.1109/DATE.2011.5763145	design, automation, and test in europe	date		463BE6FF	18538
80A283B3	An Efficient and Portable Scheduler for RTOS Simulation and its Certified Integration to SystemC	an efficient and portable scheduler for rtos simulation and its certified integration to systemc	2006	2006	10.1109/DATE.2006.244015	design, automation, and test in europe	date		463BE6FF	18841
75ABC87F	Batteries and battery management systems for electric vehicles	batteries and battery management systems for electric vehicles	2012	2012/03/12	10.1109/DATE.2012.6176637	design, automation, and test in europe	date		463BE6FF	16761
7545F5E0	Axilog: language support for approximate hardware design	axilog language support for approximate hardware design	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7B51C00F	Thermomechanical stress-aware management for 3D IC designs	thermomechanical stress aware management for 3d ic designs	2013	2013/03/18	10.7873/DATE.2013.260	design, automation, and test in europe	date		463BE6FF	17602
7E29C77F	Dynamic Code Overlay of SDF-Modeled Programs on Low-end Embedded Systems	dynamic code overlay of sdf modeled programs on low end embedded systems	2006	2006	10.1109/DATE.2006.243836	design, automation, and test in europe	date		463BE6FF	19156
7FD5AA7B	A highly resilient routing algorithm for fault-tolerant NoCs	a highly resilient routing algorithm for fault tolerant nocs	2009	2009/04/20	10.1109/DATE.2009.5090627	design, automation, and test in europe	date		463BE6FF	18006
751ED82F	Reverse longstaff-schwartz american option pricing on hybrid CPU/FPGA systems	reverse longstaff schwartz american option pricing on hybrid cpu fpga systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
77BDBC16	Functional verification methodology for microprocessors using the Genesys test-program generator	functional verification methodology for microprocessors using the genesys test program generator	1999	1999/01/01	10.1145/307418.307540	design, automation, and test in europe	date		463BE6FF	18139
7EC09789	Model-Based Development of In-Vehicle Software	model based development of in vehicle software	2006	2006	10.1109/DATE.2006.243989	design, automation, and test in europe	date		463BE6FF	19069
794874CE	Interactive presentation: An FPGA based all-digital transmitter with radio frequency output for software defined radio	interactive presentation an fpga based all digital transmitter with radio frequency output for software defined radio	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19489
7FDC4D61	Repeater block planning under simultaneous delay and transition time constraints	repeater block planning under simultaneous delay and transition time constraints	2001	2001/03/13	10.1109/DATE.2001.915076	design, automation, and test in europe	date		463BE6FF	18719
7FFFCF98	JPEG, MPEG-4, and H.264 Codec IP Development	jpeg mpeg 4 and h 264 codec ip development	2005	2005/03/07	10.1109/DATE.2005.193	design, automation, and test in europe	date		463BE6FF	18384
79F22346	AIR (aerial image retargeting): a novel technique for in-fab automatic model-based retargeting-for-yield	air aerial image retargeting a novel technique for in fab automatic model based retargeting for yield	2012	2012/03/12	10.1109/DATE.2012.6176728	design, automation, and test in europe	date		463BE6FF	19555
807E591D	Pseudo-CMOS: a novel design style for flexible electronics	pseudo cmos a novel design style for flexible electronics	2010	2010/03/08	10.1109/DATE.2010.5457220	design, automation, and test in europe	date		463BE6FF	19204
801AFB77	Achieving efficient packet-based memory system by exploiting correlation of memory requests	achieving efficient packet based memory system by exploiting correlation of memory requests	2014	2014/03	10.7873/DATE.2014.090	design, automation, and test in europe	date		463BE6FF	17642
75112AD3	Cost-effective decap selection for beyond die power integrity	cost effective decap selection for beyond die power integrity	2014	2014/03	10.7873/DATE.2014.059	design, automation, and test in europe	date		463BE6FF	19555
7A5897EB	Performance analysis of HPC applications on low-power embedded platforms	performance analysis of hpc applications on low power embedded platforms	2013	2013/03/18	10.7873/DATE.2013.106	design, automation, and test in europe	date		463BE6FF	17371
7D05AF45	Flexible hardware reduction for elliptic curve cryptography in GF(2 m )	flexible hardware reduction for elliptic curve cryptography in gf 2 m	2007	2007/04/16	10.1109/DATE.2007.364470	design, automation, and test in europe	date		463BE6FF	19155
77DF6812	An architecture-level approach for mitigating the impact of process variations on extensible processors	an architecture level approach for mitigating the impact of process variations on extensible processors	2012	2012/03/12	10.1109/DATE.2012.6176516	design, automation, and test in europe	date		463BE6FF	17648
7A4495EF	The metamodeling approach to system level synthesis	the metamodeling approach to system level synthesis	2014	2014/03	10.7873/DATE.2014.324	design, automation, and test in europe	date		463BE6FF	17608
7EBA7391	Measurement of IP qualification costs and benefits	measurement of ip qualification costs and benefits	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19008
75619406	Hybrid prototyping of multicore embedded systems	hybrid prototyping of multicore embedded systems	2013	2013/03/18	10.7873/DATE.2013.330	design, automation, and test in europe	date		463BE6FF	17547
770A1B59	Adaptive test optimization through real time learning of test effectiveness	adaptive test optimization through real time learning of test effectiveness	2011	2011/03	10.1109/DATE.2011.5763231	design, automation, and test in europe	date		463BE6FF	19555
7E86B2AB	Capturing intrinsic parameter fluctuations using the PSP compact model	capturing intrinsic parameter fluctuations using the psp compact model	2010	2010/03/08	10.1109/DATE.2010.5457123	design, automation, and test in europe	date		463BE6FF	19458
06BA928C	State relaxation based sub-sequence removal for fast static test compaction	state relaxation based sub sequence removal for fast static test compaction	1998			design, automation, and test in europe	date		463BE6FF	17605
75433E06	A SAT-based fitness function for evolutionary optimization of polymorphic circuits	a sat based fitness function for evolutionary optimization of polymorphic circuits	2012	2012/03/12	10.1109/DATE.2012.6176563	design, automation, and test in europe	date		463BE6FF	17597
76A00BFE	Optimized scheduling of multi-IMA partitions with exclusive region for synchronized real-time multi-core systems	optimized scheduling of multi ima partitions with exclusive region for synchronized real time multi core systems	2013	2013/03/18	10.7873/DATE.2013.203	design, automation, and test in europe	date		463BE6FF	17560
771A3D7B	Interactive presentation: Time-constrained clustering for DSE of clustered VLIW-ASP	interactive presentation time constrained clustering for dse of clustered vliw asp	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19483
7EAD8F70	An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined Microprocessor	an accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18364
7DE4199E	Model-based specification and execution of embedded real-time systems	model based specification and execution of embedded real time systems	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17521
80379733	Built-in clock skew system for on-line debug and repair	built in clock skew system for on line debug and repair	2008	2008/03/10	10.1109/DATE.2008.4484890	design, automation, and test in europe	date		463BE6FF	19483
79BCA70D	Dependable embedded systems special day panel: issues and challenges in dependable embedded systems	dependable embedded systems special day panel issues and challenges in dependable embedded systems	2008	2008/03/10	10.1109/DATE.2008.4484868	design, automation, and test in europe	date		463BE6FF	19555
7EFBC827	Impact of test point insertion on silicon area and timing during layout	impact of test point insertion on silicon area and timing during layout	2004	2004/02/16	10.1109/DATE.2004.1268981	design, automation, and test in europe	date		463BE6FF	19371
807E965F	An Efficient Algorithm for Finding Double-Vertex Dominators in Circuit Graphs	an efficient algorithm for finding double vertex dominators in circuit graphs	2005	2005/03/07	10.1109/DATE.2005.53	design, automation, and test in europe	date		463BE6FF	18923
802A225A	Register allocation for simultaneous reduction of energy and peak temperature on registers	register allocation for simultaneous reduction of energy and peak temperature on registers	2011	2011/03	10.1109/DATE.2011.5763010	design, automation, and test in europe	date		463BE6FF	19404
7FA9D05C	Design closure driven delay relaxation based on convex cost network flow	design closure driven delay relaxation based on convex cost network flow	2007	2007/04/16	10.1109/DATE.2007.364568	design, automation, and test in europe	date		463BE6FF	19320
7AA6502E	Event density analysis for event triggered control systems	event density analysis for event triggered control systems	2013	2013/03/18	10.7873/DATE.2013.233	design, automation, and test in europe	date		463BE6FF	17586
7FAD15FA	Testing TAPed cores and wrapped cores with the same test access mechanism	testing taped cores and wrapped cores with the same test access mechanism	2001	2001/03/13	10.1109/DATE.2001.915016	design, automation, and test in europe	date		463BE6FF	18287
7D2AB5DA	Comparison of memory write policies for NoC based multicore cache coherent systems	comparison of memory write policies for noc based multicore cache coherent systems	2008	2008/03/10	10.1109/DATE.2008.4484811	design, automation, and test in europe	date		463BE6FF	19297
7ABE4215	SSFB: A highly-efficient and scalable simulation reduction technique for SRAM yield analysis	ssfb a highly efficient and scalable simulation reduction technique for sram yield analysis	2014	2014/03	10.7873/DATE.2014.045	design, automation, and test in europe	date		463BE6FF	19555
809C4B62	Optimization of stateful hardware acceleration in hybrid architectures	optimization of stateful hardware acceleration in hybrid architectures	2011	2011/03	10.1109/DATE.2011.5763285	design, automation, and test in europe	date		463BE6FF	19003
805D9883	Memristor technology in future electronic system design	memristor technology in future electronic system design	2012	2012/03/12	10.1109/DATE.2012.6176541	design, automation, and test in europe	date		463BE6FF	17624
759DE316	Support for dynamic issue width in VLIW processors using generic binaries	support for dynamic issue width in vliw processors using generic binaries	2013	2013/03/18	10.7873/DATE.2013.175	design, automation, and test in europe	date		463BE6FF	19285
77578C13	Software enabled wear-leveling for hybrid PCM main memory on embedded systems	software enabled wear leveling for hybrid pcm main memory on embedded systems	2013	2013/03/18	10.7873/DATE.2013.131	design, automation, and test in europe	date		463BE6FF	17345
7B690233	Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs	temperature aware energy reliability trade offs for mapping of throughput constrained applications on multimedia mpsocs	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19451
7E92AADF	A Novel, Low-Cost Algorithm for Sequentially Untestable Fault Identification	a novel low cost algorithm for sequentially untestable fault identification	2003	2003/03/03	10.1109/DATE.2003.1253626	design, automation, and test in europe	date		463BE6FF	19072
7F928220	Speeding up SAT for EDA	speeding up sat for eda	2002	2002/03/04	10.1109/DATE.2002.998437	design, automation, and test in europe	date		463BE6FF	18766
7D486E8C	Design-for-test methodology for non-scan at-speed testing	design for test methodology for non scan at speed testing	2011	2011/03	10.1109/DATE.2011.5763041	design, automation, and test in europe	date		463BE6FF	19379
7F602E2F	Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0	transaction level models for amba bus architecture using systemc 2 0	2003	2003/03/03	10.1109/DATE.2003.1253800	design, automation, and test in europe	date		463BE6FF	17251
80D284D7	Address bus encoding techniques for system-level power optimization	address bus encoding techniques for system level power optimization	1998	1998/02/23	10.1109/DATE.1998.655959	design, automation, and test in europe	date		463BE6FF	16738
8058E3AB	Scan latch partitioning into multiple scan chains for power minimization in full scan sequential circuits	scan latch partitioning into multiple scan chains for power minimization in full scan sequential circuits	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	18509
7AA801BD	Dual-addressing memory architecture for two-dimensional memory access patterns	dual addressing memory architecture for two dimensional memory access patterns	2013	2013/03/18	10.7873/DATE.2013.029	design, automation, and test in europe	date		463BE6FF	19555
810B11D9	A Novel Methodology for the Concurrent Test of Partial and Dynamically Reconfigurable SRAM-Based FPGAs	a novel methodology for the concurrent test of partial and dynamically reconfigurable sram based fpgas	2002	2002/03/04	10.1109/DATE.2002.998482	design, automation, and test in europe	date		463BE6FF	19003
810C7D60	Dynamic VTH Scaling Scheme for Active Leakage Power Reduction	dynamic vth scaling scheme for active leakage power reduction	2002	2002/03/04	10.1109/DATE.2002.998265	design, automation, and test in europe	date		463BE6FF	17466
81748771	Low-g accelerometer fast prototyping for automotive applications	low g accelerometer fast prototyping for automotive applications	2007	2007/04/16	10.1109/DATE.2007.364640	design, automation, and test in europe	date		463BE6FF	19229
7F8FB3DE	A low-SER efficient core processor architecture for future technologies	a low ser efficient core processor architecture for future technologies	2007	2007/04/16	10.1109/DATE.2007.364502	design, automation, and test in europe	date		463BE6FF	19413
7FBCD3F8	Assessing carbon nanotube bundle interconnect for future FPGA architectures	assessing carbon nanotube bundle interconnect for future fpga architectures	2007	2007/04/16	10.1109/DATE.2007.364609	design, automation, and test in europe	date		463BE6FF	19247
7BBCA373	DESTINY: a tool for modeling emerging 3D NVM and eDRAM caches	destiny a tool for modeling emerging 3d nvm and edram caches	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17618
76869525	Panel session - ESL methodology for SoC	panel session esl methodology for soc	2009	2009/04	10.1109/DATE.2009.5090760	design, automation, and test in europe	date		463BE6FF	19555
7849DFEF	Providing regulation services and managing data center peak power budgets	providing regulation services and managing data center peak power budgets	2014	2014/03	10.7873/DATE.2014.156	design, automation, and test in europe	date		463BE6FF	17343
7EFAA6CC	Partition-based exploration for reconfigurable JPEG designs	partition based exploration for reconfigurable jpeg designs	2009	2009/04/20	10.1109/DATE.2009.5090788	design, automation, and test in europe	date		463BE6FF	19404
76A9A650	Vertical integration versus disaggregation	vertical integration versus disaggregation	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19555
7C2A4D06	Systematic biasing of negative feedback amplifiers	systematic biasing of negative feedback amplifiers	1999	1999/01/01	10.1109/DATE.1999.761140	design, automation, and test in europe	date		463BE6FF	18622
07B31202	Efficient Usage of Concurrency Models in an Object-Oriented Co-design Framework	efficient usage of concurrency models in an object oriented co design framework	2001			design, automation, and test in europe	date		463BE6FF	17165
7F623042	On modeling and testing of lithography related open faults in nano-CMOS circuits	on modeling and testing of lithography related open faults in nano cmos circuits	2008	2008/03/10	10.1145/1403375.1403525	design, automation, and test in europe	date		463BE6FF	19321
7BE3F9F4	Mechatronic system for energy efficiency in bus transport	mechatronic system for energy efficiency in bus transport	2012	2012/03/12	10.1109/DATE.2012.6176493	design, automation, and test in europe	date		463BE6FF	19224
5C3810B3	Test structure for I/sub C/(V/sub BE/) parameter determination of low voltage applications	test structure for i sub c v sub be parameter determination of low voltage applications	2002	2002		design, automation, and test in europe	date		463BE6FF	19555
7F5F4A03	When to stop verification?: Statistical trade-off between expected loss and simulation cost	when to stop verification statistical trade off between expected loss and simulation cost	2011	2011/03	10.1109/DATE.2011.5763210	design, automation, and test in europe	date		463BE6FF	19421
813E3E38	Remote measurement of local oscillator drifts in FlexRay networks	remote measurement of local oscillator drifts in flexray networks	2009	2009/04/20	10.1109/DATE.2009.5090825	design, automation, and test in europe	date		463BE6FF	19234
7B11E135	Automated generation of directed tests for transition coverage in cache coherence protocols	automated generation of directed tests for transition coverage in cache coherence protocols	2012	2012/03/12	10.1109/DATE.2012.6176423	design, automation, and test in europe	date		463BE6FF	17389
804AA76C	Resource efficient computing for warehouse-scale datacenters	resource efficient computing for warehouse scale datacenters	2013	2013/03/18	10.7873/DATE.2013.278	design, automation, and test in europe	date		463BE6FF	19379
59B4B0DF	Time-domain simulation of sampled weakly nonlinear systems using analytical integration and orthogonal polynomial series [mixed-signal IC applications]	time domain simulation of sampled weakly nonlinear systems using analytical integration and orthogonal polynomial series mixed signal ic applications	2005	2005	10.1109/DATE.2005.311	design, automation, and test in europe	date		463BE6FF	19555
7D8A97C8	Vehicle electric/electronic architecture - one of the most important challenges for OEM's	vehicle electric electronic architecture one of the most important challenges for oem s	2001	2001/03/13	10.1109/DATE.2001.915009	design, automation, and test in europe	date		463BE6FF	19555
7FC4D0CB	An Integrated Validation Environment for Differential Power Analysis	an integrated validation environment for differential power analysis	2009	2009/07/23		design automation and test in europe	date		463BE6FF	19555
7BBBAFD0	Adaptive simulation for single-electron devices	adaptive simulation for single electron devices	2008	2008/03/10	10.1145/1403375.1403621	design, automation, and test in europe	date		463BE6FF	19418
5D2AC432	Structured CAD: technology closure for modern ASICs [Tutorial]	structured cad technology closure for modern asics tutorial	2004	2004	10.1109/DATE.2004.1268808	design, automation, and test in europe	date		463BE6FF	17557
7DCCE219	Multithreaded code from synchronous programs: extracting independent threads for OpenMP	multithreaded code from synchronous programs extracting independent threads for openmp	2010	2010/03/08	10.1109/DATE.2010.5456915	design, automation, and test in europe	date		463BE6FF	18942
799CF6B6	Exploiting hierarchy for multiple error correction in combinational circuits (poster paper)	exploiting hierarchy for multiple error correction in combinational circuits poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19224
78C949C5	An Instruction-Level Methodology for Power Estimation and Optimization of Embedded VLIW Cores	an instruction level methodology for power estimation and optimization of embedded vliw cores	2002	2002/03/04	10.1109/DATE.2002.998484	design, automation, and test in europe	date		463BE6FF	18669
808CF3D6	Creating 3D specific systems: architecture, design and CAD	creating 3d specific systems architecture design and cad	2010	2010/03/08	10.1109/DATE.2010.5457086	design, automation, and test in europe	date		463BE6FF	19138
7ED6D886	Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis	modelling circuit performance variations due to statistical variability monte carlo static timing analysis	2011	2011/03	10.1109/DATE.2011.5763329	design, automation, and test in europe	date		463BE6FF	19240
5EAB15A8	A High Level Methodology for Monitoring Network-on-Chips	a high level methodology for monitoring network on chips	2009	2009		design automation and test in europe	date		463BE6FF	17595
7ECD6EE6	An Efficient Hardware Architecture for H.264 Intra Prediction Algorithm	an efficient hardware architecture for h 264 intra prediction algorithm	2007	2007/04		design, automation, and test in europe	date		463BE6FF	18334
7FF32177	An efficient and flexible methodology for modelling and simulation of heterogeneous mechatronic systems	an efficient and flexible methodology for modelling and simulation of heterogeneous mechatronic systems	1999	1999/01/01	10.1109/DATE.1999.761227	design, automation, and test in europe	date		463BE6FF	19003
7C562D75	Stochastic degradation modeling and simulation for analog integrated circuits in nanometer CMOS	stochastic degradation modeling and simulation for analog integrated circuits in nanometer cmos	2013	2013/03/18	10.7873/DATE.2013.078	design, automation, and test in europe	date		463BE6FF	19451
7F91E68D	Multi-processor SoC design methodology using a concept of two-layer hardware-dependent software	multi processor soc design methodology using a concept of two layer hardware dependent software	2004	2004/02/16	10.1109/DATE.2004.1269098	design, automation, and test in europe	date		463BE6FF	18735
7F7FE590	Computing robustness of FlexRay schedules to uncertainties in design parameters	computing robustness of flexray schedules to uncertainties in design parameters	2010	2010/03/08	10.1109/DATE.2010.5457146	design, automation, and test in europe	date		463BE6FF	19077
7F3C4055	Unified Modeling of Complex Real-Time Control Systems	unified modeling of complex real time control systems	2005	2005/03/07	10.1109/DATE.2005.322	design, automation, and test in europe	date		463BE6FF	17540
80A796B3	Concurrent Error Detection in Asynchronous Burst-Mode Controllers	concurrent error detection in asynchronous burst mode controllers	2005	2005/03/07	10.1109/DATE.2005.101	design, automation, and test in europe	date		463BE6FF	19058
79CA32DA	System-level modeling and microprocessor reliability analysis for backend wearout mechanisms	system level modeling and microprocessor reliability analysis for backend wearout mechanisms	2013	2013/03/18	10.7873/DATE.2013.328	design, automation, and test in europe	date		463BE6FF	17350
7B219B53	Silicon proof of the intelligent analog IP design flow for flexible automotive components	silicon proof of the intelligent analog ip design flow for flexible automotive components	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80195076	Design space exploration for 3D-stacked DRAMs	design space exploration for 3d stacked drams	2011	2011/03	10.1109/DATE.2011.5763068	design, automation, and test in europe	date		463BE6FF	19077
76A4D15B	EATBit: Effective automated test for binary translation with high code coverage	eatbit effective automated test for binary translation with high code coverage	2014	2014/03	10.7873/DATE.2014.097	design, automation, and test in europe	date		463BE6FF	19555
7FD17336	Test Set Enrichment using a Probabilistic Fault Model and the Theory of Output Deviations	test set enrichment using a probabilistic fault model and the theory of output deviations	2006	2006	10.1109/DATE.2006.244099	design, automation, and test in europe	date		463BE6FF	19263
80DEA7AB	Efficient bit-error-rate estimation of multicarrier transceivers	efficient bit error rate estimation of multicarrier transceivers	2001	2001/03/13	10.1109/DATE.2001.915019	design, automation, and test in europe	date		463BE6FF	19007
6ED21CD3	Semiconductor challenges [future technological evolution]	semiconductor challenges future technological evolution	2003	2003	10.1109/DATE.2003.1186355	design, automation, and test in europe	date		463BE6FF	19555
7DC1EEF0	Extended subspace identification of improper linear systems	extended subspace identification of improper linear systems	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19458
7B95568E	Automatic success tree-based reliability analysis for the consideration of transient and permanent faults	automatic success tree based reliability analysis for the consideration of transient and permanent faults	2013	2013/03/18	10.7873/DATE.2013.329	design, automation, and test in europe	date		463BE6FF	17528
8122911F	Wire sizing alternative: an uniform dual-rail routing architecture	wire sizing alternative an uniform dual rail routing architecture	2008	2008/03/10	10.1109/DATE.2008.4484914	design, automation, and test in europe	date		463BE6FF	19074
74B9C953	An incremental specification flow for real time embedded systems [VDSL modems]	an incremental specification flow for real time embedded systems vdsl modems	2000	2000	10.1109/DATE.2000.840894	design automation and test in europe	date		463BE6FF	17618
7F3A2BE5	Enhancement of simple electro-magnetic attacks by pre-characterization in frequency domain and demodulation techniques	enhancement of simple electro magnetic attacks by pre characterization in frequency domain and demodulation techniques	2011	2011/03	10.1109/DATE.2011.5763163	design, automation, and test in europe	date		463BE6FF	19307
801EC713	Algebraic techniques to enhance common sub-expression elimination for polynomial system synthesis	algebraic techniques to enhance common sub expression elimination for polynomial system synthesis	2009	2009/04/20	10.1109/DATE.2009.5090892	design, automation, and test in europe	date		463BE6FF	19385
7F665D08	Reuse-based test access and integrated test scheduling for network-on-chip	reuse based test access and integrated test scheduling for network on chip	2006	2006	10.1109/DATE.2006.244143	design, automation, and test in europe	date		463BE6FF	18635
7BB577F3	SPaC: a segment-based parallel compression for backup acceleration in nonvolatile processors	spac a segment based parallel compression for backup acceleration in nonvolatile processors	2013	2013/03/18	10.7873/DATE.2013.182	design, automation, and test in europe	date		463BE6FF	17509
81644962	Managing the SoC design challenge with â€œSoftâ€ hardware	managing the soc design challenge with soft hardware	2001	2001/03/13	10.1109/DATE.2001.915086	design, automation, and test in europe	date		463BE6FF	17232
79113D74	C-based synthesis experiences with a behavior synthesizer, â€œcyberâ€	c based synthesis experiences with a behavior synthesizer cyber	1999	1999/01/01	10.1145/307418.307530	design, automation, and test in europe	date		463BE6FF	16505
7DB91784	Advanced optimistic approaches in logic simulation	advanced optimistic approaches in logic simulation	1998	1998/02/23	10.1109/DATE.1998.655883	design, automation, and test in europe	date		463BE6FF	19255
816DDEC1	An event-guided approach to reducing voltage noise in processors	an event guided approach to reducing voltage noise in processors	2009	2009/04/20	10.1109/DATE.2009.5090651	design, automation, and test in europe	date		463BE6FF	19060
7F400F96	A 97mW 110MS/s 12b Pipeline ADC Implemented in 0.18Âµm Digital CMOS	a 97mw 110ms s 12b pipeline adc implemented in 0 18Âµm digital cmos	2005	2005/03/07	10.1109/DATE.2005.3	design, automation, and test in europe	date		463BE6FF	19318
7DADD0D6	Register placement for high-performance circuits	register placement for high performance circuits	2009	2009/04/20	10.1109/DATE.2009.5090895	design, automation, and test in europe	date		463BE6FF	19455
8042337E	Distributed Synchronous Control Units for Dataflow Graphs under Allocation of Telescopic Arithmetic Units	distributed synchronous control units for dataflow graphs under allocation of telescopic arithmetic units	2003	2003/03/03	10.1109/DATE.2003.1253620	design, automation, and test in europe	date		463BE6FF	19468
8163C4FD	Exploiting Real-Time FPGA Based Adaptive Systems Technology for Real-Time Sensor Fusion in Next Generation Automotive Safety Systems	exploiting real time fpga based adaptive systems technology for real time sensor fusion in next generation automotive safety systems	2005	2005/03/07	10.1109/DATE.2005.147	design, automation, and test in europe	date		463BE6FF	19555
7F1ABA51	Low Power Embedded Software Optimization Using Symbolic Algebra	low power embedded software optimization using symbolic algebra	2002	2002/03/04	10.1109/DATE.2002.998432	design, automation, and test in europe	date		463BE6FF	18566
79CB5984	On-line functionally untestable fault identification in embedded processor cores	on line functionally untestable fault identification in embedded processor cores	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	17492
0B28C82A	Hardware-Software Co-design of an Engine Management System	hardware software co design of an engine management system	2000			design, automation, and test in europe	date		463BE6FF	16050
7DC6C166	Panel: First commandment at least, do nothing well!	panel first commandment at least do nothing well	2010	2010/03	10.1109/DATE.2010.5457027	design, automation, and test in europe	date		463BE6FF	19555
7CB9B6E2	Is split manufacturing secure?	is split manufacturing secure	2013	2013/03/18	10.7873/DATE.2013.261	design, automation, and test in europe	date		463BE6FF	17573
800698A9	A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures	a low complexity heuristic for design of custom network on chip architectures	2006	2006	10.1109/DATE.2006.244034	design, automation, and test in europe	date		463BE6FF	18182
8098E049	Extraction Error Modeling and Automated Model Debugging in High-Performance Low Power Custom Designs	extraction error modeling and automated model debugging in high performance low power custom designs	2005	2005/03/07	10.1109/DATE.2005.151	design, automation, and test in europe	date		463BE6FF	19508
7EE1766D	Thermal balancing of liquid-cooled 3D-MPSoCs using channel modulation	thermal balancing of liquid cooled 3d mpsocs using channel modulation	2012	2012/03/12	10.1109/DATE.2012.6176543	design, automation, and test in europe	date		463BE6FF	17396
7D8CB90F	Wireless LAN: Past, Present, and Future	wireless lan past present and future	2005	2005/03/07	10.1109/DATE.2005.329	design, automation, and test in europe	date		463BE6FF	17402
809FD438	A Skill-based library for retargetable embedded analog cores	a skill based library for retargetable embedded analog cores	2001	2001/03/13	10.1109/DATE.2001.915116	design, automation, and test in europe	date		463BE6FF	19341
7FC9BA6F	Using conjugate symmetries to enhance gate-level simulations	using conjugate symmetries to enhance gate level simulations	2006	2006	10.1109/DATE.2006.244010	design, automation, and test in europe	date		463BE6FF	19484
767D454D	An activity-sensitive contention delay model for highly efficient deterministic full-system simulations	an activity sensitive contention delay model for highly efficient deterministic full system simulations	2014	2014/03	10.7873/DATE.2014.226	design, automation, and test in europe	date		463BE6FF	19555
7FEB4063	Performance aware secure code partitioning	performance aware secure code partitioning	2007	2007/04/16	10.1109/DATE.2007.364445	design, automation, and test in europe	date		463BE6FF	19360
7C7D7D01	Extrax: security extension to extract cache resident information for snoop-based external monitors	extrax security extension to extract cache resident information for snoop based external monitors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
76EF309D	Scalable progress verification in credit-based flow-control systems	scalable progress verification in credit based flow control systems	2012	2012/03/12	10.1109/DATE.2012.6176626	design, automation, and test in europe	date		463BE6FF	17646
7EEAEFFF	A Compiler-Based Approach for Improving Intra-Iteration Data Reuse	a compiler based approach for improving intra iteration data reuse	2002	2002/03/04	10.1109/DATE.2002.998419	design, automation, and test in europe	date		463BE6FF	19110
7C9533BA	Semantics for model-based validation of continuous/discrete systems	semantics for model based validation of continuous discrete systems	2008	2008/03/10	10.1109/DATE.2008.4484730	design, automation, and test in europe	date		463BE6FF	18849
7A480FBC	Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip	interactive presentation an fpga design flow for reconfigurable network based multi processor systems on chip	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19366
78EFA573	Operating system sensitive device driver synthesis from implementation independent protocol specification	operating system sensitive device driver synthesis from implementation independent protocol specification	1999	1999/01/01	10.1109/DATE.1999.761183	design, automation, and test in europe	date		463BE6FF	19012
7F3FC1F1	Java-through-C compilation: an enabling technology for Java in embedded systems	java through c compilation an enabling technology for java in embedded systems	2004	2004/02/16	10.1109/DATE.2004.1269224	design, automation, and test in europe	date		463BE6FF	18505
0038A0F2	Mixed-level cosimulation for fine grad-ual refinement of communication in soc design	mixed level cosimulation for fine grad ual refinement of communication in soc design	2001			design, automation, and test in europe	date		463BE6FF	19555
78F81EB1	Attack-resilient sensor fusion	attack resilient sensor fusion	2014	2014/03	10.7873/DATE.2014.067	design, automation, and test in europe	date		463BE6FF	17529
7FC13362	IP-based system-on-a-chip design	ip based system on a chip design	1998	1998/02/23		design, automation, and test in europe	date		463BE6FF	19555
809C48D0	Transaction Based Design: Another Buzzword or the Solution to a Design Problem?	transaction based design another buzzword or the solution to a design problem	2003	2003/03/03	10.1109/DATE.2003.1253716	design, automation, and test in europe	date		463BE6FF	16962
79B4865C	Bus access optimization for distributed embedded systems based on schedulability analysis	bus access optimization for distributed embedded systems based on schedulability analysis	2000	2000/01/01	10.1109/DATE.2000.840842	design, automation, and test in europe	date		463BE6FF	17803
7B541E12	Panel session - Multicore, will Startups drive innovation?	panel session multicore will startups drive innovation	2009	2009/04	10.1109/DATE.2009.5090883	design, automation, and test in europe	date		463BE6FF	19555
7BD78C4F	Joint Virtual Probe: Joint exploration of multiple test items' spatial patterns for efficient silicon characterization and test prediction	joint virtual probe joint exploration of multiple test items spatial patterns for efficient silicon characterization and test prediction	2014	2014/03	10.7873/DATE.2014.240	design, automation, and test in europe	date		463BE6FF	17614
8165ED91	Carry-save Montgomery modular exponentiation on reconfigurable hardware	carry save montgomery modular exponentiation on reconfigurable hardware	2004	2004/02/16	10.1109/DATE.2004.1269231	design, automation, and test in europe	date		463BE6FF	18390
8173AD17	Area and Throughput Trade-Offs in the Design of Pipelined Discrete Wavelet Transform Architectures	area and throughput trade offs in the design of pipelined discrete wavelet transform architectures	2005	2005/03/07	10.1109/DATE.2005.66	design, automation, and test in europe	date		463BE6FF	18980
7EE13402	Combination of Lower Bounds in Exact BDD Minimization	combination of lower bounds in exact bdd minimization	2003	2003/03/03	10.1109/DATE.2003.1253698	design, automation, and test in europe	date		463BE6FF	19373
7DA593E4	Online adaptation policy design for grid sensor networks with reconfigurable embedded nodes	online adaptation policy design for grid sensor networks with reconfigurable embedded nodes	2009	2009/04/20	10.1109/DATE.2009.5090861	design, automation, and test in europe	date		463BE6FF	19379
7F21D352	Why transition coding for power minimization of on-chip buses does not work	why transition coding for power minimization of on chip buses does not work	2004	2004/02/16	10.1109/DATE.2004.1268897	design, automation, and test in europe	date		463BE6FF	18407
7FC2A851	Background Data Organisation for the Low-Power Implementation in Real-Time of a Digital Audio Broadcast Receiver on a SIMD Processor	background data organisation for the low power implementation in real time of a digital audio broadcast receiver on a simd processor	2003	2003/03/03	10.1109/DATE.2003.1253773	design, automation, and test in europe	date		463BE6FF	19317
81030684	Simulation based tuning of system specification	simulation based tuning of system specification	2011	2011/03	10.1109/DATE.2011.5763204	design, automation, and test in europe	date		463BE6FF	19370
7DBDAC7B	Memmap: technology mapping algorithm for area reduction in FPGAs with embedded memory arrays using reconvergence analysis	memmap technology mapping algorithm for area reduction in fpgas with embedded memory arrays using reconvergence analysis	2004	2004/02/16	10.1109/DATE.2004.1269008	design, automation, and test in europe	date		463BE6FF	19387
7AB3D801	Feedback-bus oscillation ring: a general architecture for delay characterization and test of interconnects	feedback bus oscillation ring a general architecture for delay characterization and test of interconnects	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19502
7F2994BE	Efficient Link Capacity and QoS Design for Wormhole Network-on-Chip	efficient link capacity and qos design for wormhole network on chip	2005			design, automation, and test in europe	date		463BE6FF	18929
7E0AC68A	An Integrated Design and Verification Methodology for Reconfigurable Multimedia Systems	an integrated design and verification methodology for reconfigurable multimedia systems	2005	2005/03/07	10.1109/DATE.2005.61	design, automation, and test in europe	date		463BE6FF	19136
7ECE09A7	Compiling SyncCharts to Synchronous C	compiling synccharts to synchronous c	2011	2011/03	10.1109/DATE.2011.5763284	design, automation, and test in europe	date		463BE6FF	19320
7DCFF228	Functional scan chain testing	functional scan chain testing	1998	1998/02/23	10.1109/DATE.1998.655868	design, automation, and test in europe	date		463BE6FF	19336
7F8C32D7	Exact Synthesis of 3-Qubit Quantum Circuits from Non-Binary Quantum Gates Using Multiple-Valued Logic and Group Theory	exact synthesis of 3 qubit quantum circuits from non binary quantum gates using multiple valued logic and group theory	2005	2005/03/07	10.1109/DATE.2005.145	design, automation, and test in europe	date		463BE6FF	19176
7F304C06	Asynchronous design by conversion: converting synchronous circuits into asynchronous ones	asynchronous design by conversion converting synchronous circuits into asynchronous ones	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19088
806C1BE1	New safety critical radio altimeter for airbus and related design flow	new safety critical radio altimeter for airbus and related design flow	2007	2007/04/16	10.1109/DATE.2007.364674	design, automation, and test in europe	date		463BE6FF	17630
7ACBEC66	Fast eye diagram analysis for high-speed CMOS circuits	fast eye diagram analysis for high speed cmos circuits	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80E3BC55	An operation rearrangement technique for power optimization in VLIM instruction fetch	an operation rearrangement technique for power optimization in vlim instruction fetch	2001	2001/03/13	10.1109/DATE.2001.915137	design, automation, and test in europe	date		463BE6FF	17516
80663BBA	Low Cost Analog Testing of RF Signal Paths	low cost analog testing of rf signal paths	2004	2004/02/16	10.1109/DATE.2004.1268863	design, automation, and test in europe	date		463BE6FF	18735
7DB1EC20	Sensor networks on the car: State of the art and future challenges	sensor networks on the car state of the art and future challenges	2011	2011/03	10.1109/DATE.2011.5763169	design, automation, and test in europe	date		463BE6FF	19326
810419ED	CASP: concurrent autonomous chip self-test using stored test patterns	casp concurrent autonomous chip self test using stored test patterns	2008	2008/03/10	10.1145/1403375.1403590	design, automation, and test in europe	date		463BE6FF	18035
7DB74076	Modeling constructs and kernel for parallel simulation of accuracy adaptive TLMs	modeling constructs and kernel for parallel simulation of accuracy adaptive tlms	2010	2010/03/08	10.1109/DATE.2010.5456987	design, automation, and test in europe	date		463BE6FF	17455
80F678B7	Improving the efficiency of a hardware transactional memory on an NoC-based MPSoC	improving the efficiency of a hardware transactional memory on an noc based mpsoc	2011	2011/03	10.1109/DATE.2011.5763305	design, automation, and test in europe	date		463BE6FF	19425
7D88A542	High temperature polymer capacitors for aerospace applications	high temperature polymer capacitors for aerospace applications	2010	2010/03/08	10.1109/DATE.2010.5457019	design, automation, and test in europe	date		463BE6FF	17388
7F0DDED4	Design and implementation of a rendering algorithm in a SIMD reconfigurable architecture (MorphoSys)	design and implementation of a rendering algorithm in a simd reconfigurable architecture morphosys	2006	2006	10.1109/DATE.2006.243748	design, automation, and test in europe	date		463BE6FF	19285
7DDEF6B7	Concurrent and Selective Logic Extraction with Timing Consideration	concurrent and selective logic extraction with timing consideration	2002	2002/03/04	10.1109/DATE.2002.998443	design, automation, and test in europe	date		463BE6FF	19555
7DCDAAC5	Statistically aware buffer planning	statistically aware buffer planning	2004	2004/02/16	10.1109/DATE.2004.1269107	design, automation, and test in europe	date		463BE6FF	19270
771644E9	Reuse distance analysis for locality optimization in loop-dominated applications	reuse distance analysis for locality optimization in loop dominated applications	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
8112C662	DVFS based task scheduling in a harvesting WSN for structural health monitoring	dvfs based task scheduling in a harvesting wsn for structural health monitoring	2010	2010/03/08	10.1109/DATE.2010.5457052	design, automation, and test in europe	date		463BE6FF	18980
808D5D83	Locality-Aware Process Scheduling for Embedded MPSoCs	locality aware process scheduling for embedded mpsocs	2005	2005/03/07	10.1109/DATE.2005.198	design, automation, and test in europe	date		463BE6FF	16877
809F2B82	Low power design on algorithmic and architectural level: a case study of an HSDPA baseband digital signal processing system	low power design on algorithmic and architectural level a case study of an hsdpa baseband digital signal processing system	2007	2007/04/16	10.1109/DATE.2007.364495	design, automation, and test in europe	date		463BE6FF	19427
7CDED43A	A deep learning methodology to proliferate golden signoff timing	a deep learning methodology to proliferate golden signoff timing	2014	2014/03	10.7873/DATE.2014.273	design, automation, and test in europe	date		463BE6FF	17622
792A1621	A calibration based thermal modeling technique for complex multicore systems	a calibration based thermal modeling technique for complex multicore systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19454
7FD9B0D7	Physically unclonable functions for embeded security based on lithographic variation	physically unclonable functions for embeded security based on lithographic variation	2011	2011/03	10.1109/DATE.2011.5763259	design, automation, and test in europe	date		463BE6FF	19444
7E1025F9	A design strategy for low-voltage low-power continuous-time Î£Î” A/D converters	a design strategy for low voltage low power continuous time ÏƒÎ´ a d converters	2001	2001	10.1109/DATE.2001.915050	design, automation, and test in europe	date		463BE6FF	17352
764757E9	An open platform for mixed-criticality real-time ethernet	an open platform for mixed criticality real time ethernet	2013	2013/03/18	10.7873/DATE.2013.044	design, automation, and test in europe	date		463BE6FF	19459
812881E6	High-level modelling and exploration of coarse-grained re-configurable architectures	high level modelling and exploration of coarse grained re configurable architectures	2008	2008/03/10	10.1145/1403375.1403697	design, automation, and test in europe	date		463BE6FF	18856
79A9FE97	Exploiting loop-array dependencies to accelerate the design space exploration with high level synthesis	exploiting loop array dependencies to accelerate the design space exploration with high level synthesis	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7EFFB904	Emerging yield and reliability challenges in nanometer CMOS technologies	emerging yield and reliability challenges in nanometer cmos technologies	2008	2008/03/10	10.1109/DATE.2008.4484862	design, automation, and test in europe	date		463BE6FF	18272
8017262D	Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system	using partial run time reconfigurable hardware to accelerate video processing in driver assistance system	2007	2007/04/16	10.1109/DATE.2007.364642	design, automation, and test in europe	date		463BE6FF	18317
7A1E3BC3	The generalized boundary curve â€” a common method for automatic nominal design centering of analog circuits	the generalized boundary curve a common method for automatic nominal design centering of analog circuits	2000	2000/01/01	10.1109/DATE.2000.840013	design, automation, and test in europe	date		463BE6FF	18779
80CE5119	Layout Driven Data Communication Optimization for High Level Synthesis	layout driven data communication optimization for high level synthesis	2006	2006	10.1109/DATE.2006.244021	design, automation, and test in europe	date		463BE6FF	19437
7FCE0291	A framework for battery-aware sensor management	a framework for battery aware sensor management	2004	2004/02/16	10.1109/DATE.2004.1269017	design, automation, and test in europe	date		463BE6FF	18705
7EFBE34C	A Unified System-Level Modeling and Simulation Environment for MPSoC design: MPEG-4 Decoder Case Study	a unified system level modeling and simulation environment for mpsoc design mpeg 4 decoder case study	2006	2006	10.1109/DATE.2006.243831	design, automation, and test in europe	date		463BE6FF	18858
7939C13B	PANEL SESSION - Vertical integration versus disaggregation	panel session vertical integration versus disaggregation	2009	2009/04	10.1109/DATE.2009.5090737	design, automation, and test in europe	date		463BE6FF	19555
811A82CF	Scaling into Ambient Intelligence	scaling into ambient intelligence	2003	2003/03/03	10.1109/DATE.2003.1253590	design, automation, and test in europe	date		463BE6FF	17428
7E792AFE	Q-DPM: An Efficient Model-Free Dynamic Power Management Technique	q dpm an efficient model free dynamic power management technique	2005	2005/03/07	10.1109/DATE.2005.247	design, automation, and test in europe	date		463BE6FF	19224
7D636BC2	Re-configuration of sub-blocks for effective application of time domain tests	re configuration of sub blocks for effective application of time domain tests	2007	2007/04/16	10.1109/DATE.2007.364678	design, automation, and test in europe	date		463BE6FF	19468
8106C183	A Methodology for Mapping Multiple Use-Cases onto Networks on Chips	a methodology for mapping multiple use cases onto networks on chips	2006	2006	10.1109/DATE.2006.244007	design, automation, and test in europe	date		463BE6FF	17968
7DEE6901	Enabling certification for dynamic partial reconfiguration using a minimal flow	enabling certification for dynamic partial reconfiguration using a minimal flow	2007	2007/04/16	10.1109/DATE.2007.364421	design, automation, and test in europe	date		463BE6FF	19144
7CEAF356	Runtime Code Parallelization for On-Chip Multiprocessors	runtime code parallelization for on chip multiprocessors	2003	2003/03/03	10.1109/DATE.2003.1253660	design, automation, and test in europe	date		463BE6FF	19410
7F3298F8	A Hardware-Friendly Wavelet Entropy Codec for Scalable Video	a hardware friendly wavelet entropy codec for scalable video	2005	2005/03/07	10.1109/DATE.2005.16	design, automation, and test in europe	date		463BE6FF	19183
7D08A3F6	Combining Simulation and Formal Methods for System-Level Performance Analysis	combining simulation and formal methods for system level performance analysis	2006	2006	10.1109/DATE.2006.244109	design, automation, and test in europe	date		463BE6FF	18335
7F861F5F	Exploiting local logic structures to optimize multi-core SoC floorplanning	exploiting local logic structures to optimize multi core soc floorplanning	2010	2010/03/08	10.1109/DATE.2010.5457005	design, automation, and test in europe	date		463BE6FF	19519
7D8A788F	C for system level design	c for system level design	1999	1999/01/01	10.1109/DATE.1999.761151	design, automation, and test in europe	date		463BE6FF	15865
8101F05E	Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture	mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19269
7F68F6E3	Error Simulation Based on the SystemC Design Description Language	error simulation based on the systemc design description language	2002	2002/03/04	10.1109/DATE.2002.998493	design, automation, and test in europe	date		463BE6FF	19273
80BEE625	Design-manufacturing interface. I. Vision [VLSI]	design manufacturing interface i vision vlsi	1998	1998	10.1109/DATE.1998.655912	design automation and test in europe	date		463BE6FF	19555
7DFAF9E5	A Custom-Cell Identification Method for High-Performance Mixed Standard/Custom-Cell Designs	a custom cell identification method for high performance mixed standard custom cell designs	2003	2003/03/03	10.1109/DATE.2003.1253754	design, automation, and test in europe	date		463BE6FF	19555
80E8FA24	A hybrid framework for design and analysis of fault-tolerant architectures	a hybrid framework for design and analysis of fault tolerant architectures	2006	2006	10.1109/DATE.2006.244179	design, automation, and test in europe	date		463BE6FF	19003
7DDEAFDA	Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network	exploiting multiple switch libraries in topology synthesis of on chip interconnection network	2010	2010/03/08	10.1109/DATE.2010.5457030	design, automation, and test in europe	date		463BE6FF	19555
7C31D61F	Spiking neural network with RRAM: can we use it for real-world application?	spiking neural network with rram can we use it for real world application	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
8126D178	A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip	a low power fat tree based optical network on chip for multiprocessor system on chip	2009	2009/04/20	10.1109/DATE.2009.5090624	design, automation, and test in europe	date		463BE6FF	18234
7F15561E	Test Pattern Compression Using Prelude Vectors in Fan-Out Scan Chain with Feedback Architecture	test pattern compression using prelude vectors in fan out scan chain with feedback architecture	2003	2003/03/03	10.1109/DATE.2003.1253595	design, automation, and test in europe	date		463BE6FF	19070
77A754A2	Electronic implants: power delivery and management	electronic implants power delivery and management	2013	2013/03/18	10.7873/DATE.2013.313	design, automation, and test in europe	date		463BE6FF	19456
7DD0539B	Functional Verification for SystemC Descriptions Using Constraint Solving	functional verification for systemc descriptions using constraint solving	2002	2002/03/04	10.1109/DATE.2002.998382	design, automation, and test in europe	date		463BE6FF	18239
80BD422B	Analysis of high-level address code transformations for programmable processors	analysis of high level address code transformations for programmable processors	2000	2000/01/01	10.1109/DATE.2000.840008	design, automation, and test in europe	date		463BE6FF	18621
7E0718D2	Analytical model for TDDB-based performance degradation in combinational logic	analytical model for tddb based performance degradation in combinational logic	2010	2010/03/08	10.1109/DATE.2010.5457168	design, automation, and test in europe	date		463BE6FF	18934
76B5C7C7	Embedded software debug and test: Needs and requirements for innovations in debugging	embedded software debug and test needs and requirements for innovations in debugging	2011	2011/03	10.1109/DATE.2011.5763122	design, automation, and test in europe	date		463BE6FF	19555
7DC628CF	Speeding-up SIMD instructions dynamic binary translation in embedded processor simulation	speeding up simd instructions dynamic binary translation in embedded processor simulation	2011	2011/03	10.1109/DATE.2011.5763274	design, automation, and test in europe	date		463BE6FF	19308
80F140B1	A system architecture for reconfigurable trusted platforms	a system architecture for reconfigurable trusted platforms	2008	2008/03/10	10.1109/DATE.2008.4484907	design, automation, and test in europe	date		463BE6FF	18602
7BB00543	Fast optical simulation from a reduced set of impulse responses using SystemC-AMS	fast optical simulation from a reduced set of impulse responses using systemc ams	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D840603	A virtual prototype for Bluetooth over ultra wide band system level design	a virtual prototype for bluetooth over ultra wide band system level design	2008	2008/03/10	10.1109/DATE.2008.4484916	design, automation, and test in europe	date		463BE6FF	19427
7E9064BE	High Level Synthesis of Higher Order Continuous Time State Variable Filters with Minimum Sensitivity and Hardware Count	high level synthesis of higher order continuous time state variable filters with minimum sensitivity and hardware count	2006	2006	10.1109/DATE.2006.244048	design, automation, and test in europe	date		463BE6FF	19003
7D83646A	Customizing IP cores for system-on-chip designs using extensive external don't-cares	customizing ip cores for system on chip designs using extensive external don t cares	2009	2009/04/20	10.1109/DATE.2009.5090732	design, automation, and test in europe	date		463BE6FF	19419
755DCF53	Dynamic reconfigurable puncturing for secure wireless communication	dynamic reconfigurable puncturing for secure wireless communication	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
811118A1	A 2.7V 350ÂµW 11-b Algorithmic Analog-to-Digital Converter with Single-Ended Multiplexed Inputs	a 2 7v 350Âµw 11 b algorithmic analog to digital converter with single ended multiplexed inputs	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19444
7E2EE8A8	Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown	circuit level modeling for concurrent testing of operational defects due to gate oxide breakdown	2005	2005/03/07	10.1109/DATE.2005.94	design, automation, and test in europe	date		463BE6FF	19058
7E2DD3DA	Trends and challenges in wireless application processors	trends and challenges in wireless application processors	2009	2009/04/20	10.1109/DATE.2009.5090738	design, automation, and test in europe	date		463BE6FF	19555
80B3C0BE	An Interprocedural Code Optimization Technique for Network Processors Using Hardware Multi-Threading Support	an interprocedural code optimization technique for network processors using hardware multi threading support	2006	2006	10.1109/DATE.2006.243808	design, automation, and test in europe	date		463BE6FF	19476
75E62D48	Pathways to servers of the future	pathways to servers of the future	2012	2012/03	10.1109/DATE.2012.6176577	design, automation, and test in europe	date		463BE6FF	17562
7EBAD0C0	Design of low energy, high performance synchronous and asynchronous 64-point FFT	design of low energy high performance synchronous and asynchronous 64 point fft	2013	2013/03/18	10.7873/DATE.2013.062	design, automation, and test in europe	date		463BE6FF	19425
775F1C83	Utility-aware deferred load balancing in the cloud driven by dynamic pricing of electricity	utility aware deferred load balancing in the cloud driven by dynamic pricing of electricity	2013	2013/03/18	10.7873/DATE.2013.066	design, automation, and test in europe	date		463BE6FF	17480
80E31903	Implementing digital logic with sinusoidal supplies	implementing digital logic with sinusoidal supplies	2010	2010/03/08	10.1109/DATE.2010.5457188	design, automation, and test in europe	date		463BE6FF	17388
7F34475F	Efficient Model Reduction of Linear Time-Varying Systems via Compressed Transient System Function	efficient model reduction of linear time varying systems via compressed transient system function	2002	2002/03/04	10.1109/DATE.2002.998409	design, automation, and test in europe	date		463BE6FF	19177
75F50F62	Compiler-driven dynamic reliability management for on-chip systems under variabilities	compiler driven dynamic reliability management for on chip systems under variabilities	2014	2014/03	10.7873/DATE.2014.119	design, automation, and test in europe	date		463BE6FF	17603
815BD923	Estimation of Bus Performance for a Tuplespace in an Embedded Architecture	estimation of bus performance for a tuplespace in an embedded architecture	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18508
80DC2E5F	Procedures for static compaction of test sequences for synchronous sequential circuits based on vector restoration	procedures for static compaction of test sequences for synchronous sequential circuits based on vector restoration	1998	1998/02/23	10.1109/DATE.1998.655917	design, automation, and test in europe	date		463BE6FF	18223
76BAEDE7	Safe automatic flight back and landing of aircraft flight reconfiguration function (FRF)	safe automatic flight back and landing of aircraft flight reconfiguration function frf	2008	2008/03/10	10.1109/DATE.2008.4484898	design, automation, and test in europe	date		463BE6FF	19555
7D7271F0	A generic architecture of CCSDS low density parity check decoder for near-earth applications	a generic architecture of ccsds low density parity check decoder for near earth applications	2009	2009/04/20	10.1109/DATE.2009.5090854	design, automation, and test in europe	date		463BE6FF	19404
762C8335	GPU-accelerated small delay fault simulation	gpu accelerated small delay fault simulation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19526
7CF0CCA5	An on-chip clock generation scheme for faster-than-at-speed delay testing	an on chip clock generation scheme for faster than at speed delay testing	2010	2010/03/08	10.1109/DATE.2010.5457020	design, automation, and test in europe	date		463BE6FF	17376
7F682FC1	A Fitting Approach to Generate Symbolic Expressions for Linear and Nonlinear Analog Circuit Performance Characteristics	a fitting approach to generate symbolic expressions for linear and nonlinear analog circuit performance characteristics	2002	2002/03/04	10.1109/DATE.2002.998283	design, automation, and test in europe	date		463BE6FF	18819
7F253AA1	A rapid prototyping system for error-resilient multi-processor systems-on-chip	a rapid prototyping system for error resilient multi processor systems on chip	2010	2010/03/08	10.1109/DATE.2010.5457176	design, automation, and test in europe	date		463BE6FF	17472
792BCD62	Perceptual quality preserving SRAM architecture for color motion pictures	perceptual quality preserving sram architecture for color motion pictures	2013	2013/03/18	10.7873/DATE.2013.035	design, automation, and test in europe	date		463BE6FF	19444
81400126	Accurate source-level simulation of embedded software with respect to compiler optimizations	accurate source level simulation of embedded software with respect to compiler optimizations	2012	2012/03/12	10.1109/DATE.2012.6176501	design, automation, and test in europe	date		463BE6FF	17350
7CEBC796	A signal theory based approach to the statistical analysis of combinatorial nanoelectronic circuits	a signal theory based approach to the statistical analysis of combinatorial nanoelectronic circuits	2006	2006	10.1109/DATE.2006.244009	design, automation, and test in europe	date		463BE6FF	19399
7EC3F524	Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs	static and dynamic behavior of memory cell array opens and shorts in embedded drams	2001	2001/03/13	10.1109/DATE.2001.915069	design, automation, and test in europe	date		463BE6FF	17359
7F4B4F37	An antenna-filter codesign for cardiac implants	an antenna filter codesign for cardiac implants	2011	2011/03	10.1109/DATE.2011.5763124	design, automation, and test in europe	date		463BE6FF	19555
753AD16C	A cyberphysical synthesis approach for error recovery in digital microfluidic biochips	a cyberphysical synthesis approach for error recovery in digital microfluidic biochips	2012	2012/03/12	10.1109/DATE.2012.6176682	design, automation, and test in europe	date		463BE6FF	17333
77C7FAC4	Top-down design of a xDSL 14-bit 4MS/s /spl Sigma//spl Delta/ modulator in digital CMOS technology	top down design of a xdsl 14 bit 4ms s spl sigma spl delta modulator in digital cmos technology	2001	2001		design, automation, and test in europe	date		463BE6FF	19555
7DF8FA71	A programmable and low-EMI integrated half-bridge driver in BCD technology	a programmable and low emi integrated half bridge driver in bcd technology	2008	2008/03/10	10.1109/DATE.2008.4484785	design, automation, and test in europe	date		463BE6FF	19297
7E5EC9FB	Structural synthesis of four-quadrant multiplier based on hierarchical topology	structural synthesis of four quadrant multiplier based on hierarchical topology	2008	2008/03/10	10.1109/DATE.2008.4484915	design, automation, and test in europe	date		463BE6FF	19404
7DF56646	Further improve circuit partitioning using GBAW logic perturbation techniques	further improve circuit partitioning using gbaw logic perturbation techniques	2001	2001/03/13	10.1109/DATE.2001.915031	design, automation, and test in europe	date		463BE6FF	19505
75A2FCEB	Coherent crosstalk noise analyses in ring-based optical interconnects	coherent crosstalk noise analyses in ring based optical interconnects	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
810B90D0	Improved offset-analysis using multiple timing-references	improved offset analysis using multiple timing references	2006	2006	10.1109/DATE.2006.243802	design, automation, and test in europe	date		463BE6FF	19140
7E347B7B	Explicit formulas and efficient algorithm for moment computation of coupled RC trees with lumped and distributed elements	explicit formulas and efficient algorithm for moment computation of coupled rc trees with lumped and distributed elements	2001	2001/03/13	10.1109/DATE.2001.915061	design, automation, and test in europe	date		463BE6FF	19391
7DC380CC	Estimating Scalable Common-Denominator Laplace-Domain MIMO Models in an Errors-in-Variables Framework	estimating scalable common denominator laplace domain mimo models in an errors in variables framework	2005	2005/03/07	10.1109/DATE.2005.140	design, automation, and test in europe	date		463BE6FF	19468
7E3F9A32	CMCal: an accurate analytical approach for the analysis of process variations with non-gaussian parameters and nonlinear functions	cmcal an accurate analytical approach for the analysis of process variations with non gaussian parameters and nonlinear functions	2007	2007/04/16	10.1109/DATE.2007.364598	design, automation, and test in europe	date		463BE6FF	19406
7E4C26EC	Test-architecture optimization and test scheduling for SOCs with core-level expansion of compressed test patterns	test architecture optimization and test scheduling for socs with core level expansion of compressed test patterns	2008	2008/03/10	10.1109/DATE.2008.4484684	design, automation, and test in europe	date		463BE6FF	19056
7E32F565	Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application	flexible mpsoc platform with fast interconnect exploration for optimal system performance for a specific application	2006	2006	10.1109/DATE.2006.243843	design, automation, and test in europe	date		463BE6FF	18901
7A9A28C1	Interactive presentation: Process tolerant Î²-ratio modulation for ultra-dynamic voltage scaling	interactive presentation process tolerant Î² ratio modulation for ultra dynamic voltage scaling	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19224
7D67754D	A new quaternary FPGA based on a voltage-mode multi-valued circuit	a new quaternary fpga based on a voltage mode multi valued circuit	2010	2010/03/08	10.1109/DATE.2010.5457105	design, automation, and test in europe	date		463BE6FF	17459
7739A754	Fast STA prediction-based gate-level timing simulation	fast sta prediction based gate level timing simulation	2014	2014/03	10.7873/DATE.2014.261	design, automation, and test in europe	date		463BE6FF	17560
78680034	Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip	hybrid wire surface wave architecture for one to many communication in networks on chip	2014	2014/03	10.7873/DATE.2014.287	design, automation, and test in europe	date		463BE6FF	17626
7D00B372	Efficient Design Space Exploration of High Performance Embedded Out-of-Order Processors	efficient design space exploration of high performance embedded out of order processors	2006	2006	10.1109/DATE.2006.243735	design, automation, and test in europe	date		463BE6FF	18826
7FD40772	Considering Circuit Observability Don't Cares in CNF Satisfiability	considering circuit observability don t cares in cnf satisfiability	2005	2005/03/07	10.1109/DATE.2005.102	design, automation, and test in europe	date		463BE6FF	18621
787DD25E	Silicon debug of systems-on-chips	silicon debug of systems on chips	1998	1998/02/23		design, automation, and test in europe	date		463BE6FF	19555
7E90C0D3	Integrated circuit white space redistribution for temperature optimization	integrated circuit white space redistribution for temperature optimization	2011	2011/03	10.1109/DATE.2011.5763101	design, automation, and test in europe	date		463BE6FF	19502
7A7201AA	Analysis of instruction-level vulnerability to dynamic voltage and temperature variations	analysis of instruction level vulnerability to dynamic voltage and temperature variations	2012	2012/03/12	10.1109/DATE.2012.6176659	design, automation, and test in europe	date		463BE6FF	17192
80F7F360	Incremental Diagnosis and Correction of Multiple Faults and Errors	incremental diagnosis and correction of multiple faults and errors	2002	2002/03/04	10.1109/DATE.2002.998378	design, automation, and test in europe	date		463BE6FF	18754
800642B1	A scalable method for the generation of small test sets	a scalable method for the generation of small test sets	2009	2009/04/20	10.1109/DATE.2009.5090834	design, automation, and test in europe	date		463BE6FF	19425
785739D3	Embedded Diagnosis IP	embedded diagnosis ip	2002	2002/03/04	10.1109/DATE.2002.998278	design, automation, and test in europe	date		463BE6FF	17450
774D668F	Test synthesis for mixed-signal SOC paths	test synthesis for mixed signal soc paths	2000	2000/01/01	10.1109/DATE.2000.840028	design, automation, and test in europe	date		463BE6FF	18853
7FA45FEB	Simultaneous Partitioning and Frequency Assignment for On-Chip Bus Architectures	simultaneous partitioning and frequency assignment for on chip bus architectures	2005	2005/03/07	10.1109/DATE.2005.269	design, automation, and test in europe	date		463BE6FF	18971
7F26C08B	The Ultra Low-PowerWiseNET System	the ultra low powerwisenet system	2006	2006	10.1109/DATE.2006.243866	design, automation, and test in europe	date		463BE6FF	19396
801A337E	Efficient RC power grid verification using node elimination	efficient rc power grid verification using node elimination	2011	2011/03	10.1109/DATE.2011.5763269	design, automation, and test in europe	date		463BE6FF	19386
8040F19A	Configuration-sensitive process scheduling for FPGA-based computing platforms	configuration sensitive process scheduling for fpga based computing platforms	2004	2004/02/16	10.1109/DATE.2004.1268893	design, automation, and test in europe	date		463BE6FF	18963
75AC8DE8	A layered approach for testing timing in the model-based implementation	a layered approach for testing timing in the model based implementation	2014	2014/03	10.7873/DATE.2014.202	design, automation, and test in europe	date		463BE6FF	19555
7ACF1CCD	Property directed invariant refinement for program verification	property directed invariant refinement for program verification	2014	2014/03	10.7873/DATE.2014.127	design, automation, and test in europe	date		463BE6FF	19555
7EE3A7BC	Using mission logic for embedded testing	using mission logic for embedded testing	2001	2001/03/13	10.1109/DATE.2001.915131	design, automation, and test in europe	date		463BE6FF	18957
804BAF69	Design of sub-10-picoseconds on-chip time measurement circuit	design of sub 10 picoseconds on chip time measurement circuit	2004	2004/02/16	10.1109/DATE.2004.1268980	design, automation, and test in europe	date		463BE6FF	18555
7B2EFD5D	Designing inexact systems efficiently using elimination heuristics	designing inexact systems efficiently using elimination heuristics	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19432
7842666C	On the assumption of mutual independence of jitter realizations in P-TRNG stochastic models	on the assumption of mutual independence of jitter realizations in p trng stochastic models	2014	2014/03	10.7873/DATE.2014.052	design, automation, and test in europe	date		463BE6FF	17517
7D73E2D2	Multi-objective Tabu Search based topology generation technique for application-specific Network-on-Chip architectures	multi objective tabu search based topology generation technique for application specific network on chip architectures	2011	2011/03	10.1109/DATE.2011.5763084	design, automation, and test in europe	date		463BE6FF	19476
7F18B1F1	An automatic test generation framework for digitally-assisted adaptive equalizers in high-speed serial links	an automatic test generation framework for digitally assisted adaptive equalizers in high speed serial links	2010	2010/03/08	10.1109/DATE.2010.5457098	design, automation, and test in europe	date		463BE6FF	17652
7D4C1140	Wear-out analysis of Error Correction Techniques in Phase-Change Memory	wear out analysis of error correction techniques in phase change memory	2014	2014/03	10.7873/DATE.2014.047	design, automation, and test in europe	date		463BE6FF	19555
7E7626E5	Automatic Test Pattern Generation for Maximal Circuit Noise in Multiple Aggressor Crosstalk Faults	automatic test pattern generation for maximal circuit noise in multiple aggressor crosstalk faults	2007	2007/04	10.1109/DATE.2007.364649	design, automation, and test in europe	date		463BE6FF	19092
78C4C656	Using cubes of non-state variables with property directed reachability	using cubes of non state variables with property directed reachability	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19555
794A2FD5	Multirate controller design for resource- and schedule-constrained automotive ECUs	multirate controller design for resource and schedule constrained automotive ecus	2013	2013/03/18	10.7873/DATE.2013.235	design, automation, and test in europe	date		463BE6FF	17579
7E7E4C56	Sliding-mode control to compensate PVT variations in dual core systems	sliding mode control to compensate pvt variations in dual core systems	2012	2012/03/12	10.1109/DATE.2012.6176650	design, automation, and test in europe	date		463BE6FF	19444
7ED10429	An efficient algorithm for online management of 2D area of partially reconfigurable FPGAs	an efficient algorithm for online management of 2d area of partially reconfigurable fpgas	2007	2007/04/16	10.1109/DATE.2007.364579	design, automation, and test in europe	date		463BE6FF	18407
778D5E0E	Thinfilm printed ferro-electric memories and integrated products	thinfilm printed ferro electric memories and integrated products	2014	2014/03	10.7873/DATE.2014.283	design, automation, and test in europe	date		463BE6FF	19555
80EB334B	A methodology for the characterization of process variation in NoC links	a methodology for the characterization of process variation in noc links	2010	2010/03/08	10.1109/DATE.2010.5457113	design, automation, and test in europe	date		463BE6FF	18986
758FA153	Cross-product functional coverage measurement with temporal properties-based assertions [logic verification]	cross product functional coverage measurement with temporal properties based assertions logic verification	2003	2003	10.1109/DATE.2003.1253710	design, automation, and test in europe	date		463BE6FF	17523
79CF5DD2	Multispeculative additive trees in high-level synthesis	multispeculative additive trees in high level synthesis	2013	2013/03/18	10.7873/DATE.2013.052	design, automation, and test in europe	date		463BE6FF	17618
779EB244	Data type analysis for hardware synthesis from object-oriented models	data type analysis for hardware synthesis from object oriented models	1999	1999/01/01	10.1109/DATE.1999.761171	design, automation, and test in europe	date		463BE6FF	19269
7D03054B	Generation of compact test sets with high defect coverage	generation of compact test sets with high defect coverage	2009	2009/04/20	10.1109/DATE.2009.5090833	design, automation, and test in europe	date		463BE6FF	19334
796269EB	A fast parallel sparse solver for SPICE-based circuit simulators	a fast parallel sparse solver for spice based circuit simulators	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7CF4CB25	LOEDAR: A low cost error detection and recovery scheme for ECC	loedar a low cost error detection and recovery scheme for ecc	2011	2011/03	10.1109/DATE.2011.5763164	design, automation, and test in europe	date		463BE6FF	19395
7D6164EE	Fully Automatic Test Program Generation for Microprocessor Cores	fully automatic test program generation for microprocessor cores	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	17627
02486BA8	Semiconductor Industry Disaggregation vs Reaggregation: Who Will be the Shark?	semiconductor industry disaggregation vs reaggregation who will be the shark	2005			design, automation, and test in europe	date		463BE6FF	19555
7AC9219A	n Code: limiting harmful writes to emerging mobile NVRAM through code swapping	n code limiting harmful writes to emerging mobile nvram through code swapping	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19519
7D12EBD3	A new self-checking sum-bit duplicated carry-select adder	a new self checking sum bit duplicated carry select adder	2004	2004/02/16	10.1109/DATE.2004.1269087	design, automation, and test in europe	date		463BE6FF	17495
7CE8CF89	Using reconfigurable logic to optimise GPU memory accesses	using reconfigurable logic to optimise gpu memory accesses	2008	2008/03/10	10.1109/DATE.2008.4484658	design, automation, and test in europe	date		463BE6FF	19258
7D13343F	Low Power Oriented CMOS Circuit Optimization Protocol	low power oriented cmos circuit optimization protocol	2005	2005/03/07	10.1109/DATE.2005.202	design, automation, and test in europe	date		463BE6FF	19382
7E650190	A New Algorithm for Energy-Driven Data Compression in VLIW Embedded Processors	a new algorithm for energy driven data compression in vliw embedded processors	2003	2003/03/03	10.1109/DATE.2003.1253582	design, automation, and test in europe	date		463BE6FF	19261
7E55AC38	ATLAS: a chip-multiprocessor with transactional memory support	atlas a chip multiprocessor with transactional memory support	2007	2007/04/16	10.1109/DATE.2007.364558	design, automation, and test in europe	date		463BE6FF	18895
7FDD944A	A framework for system reliability analysis considering both system error tolerance and component test quality	a framework for system reliability analysis considering both system error tolerance and component test quality	2007	2007/04/16	10.1109/DATE.2007.364527	design, automation, and test in europe	date		463BE6FF	19128
7BF31017	On-line testing of permanent radiation effects in reconfigurable systems	on line testing of permanent radiation effects in reconfigurable systems	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	17601
7871F509	Organic electronics â€” From lab to markets	organic electronics from lab to markets	2014	2014/03	10.7873/DATE.2014.315	design, automation, and test in europe	date		463BE6FF	19555
8062B926	Accounting for cache-related preemption delay in dynamic priority schedulability analysis	accounting for cache related preemption delay in dynamic priority schedulability analysis	2007	2007/04/16	10.1109/DATE.2007.364534	design, automation, and test in europe	date		463BE6FF	19071
7FD68953	Rapid and accurate latch characterization via direct Newton solution of setup/hold times	rapid and accurate latch characterization via direct newton solution of setup hold times	2007	2007/04/16	10.1109/DATE.2007.364425	design, automation, and test in europe	date		463BE6FF	18927
7EFF25D7	A SoC Design Methodology Involving a UML 2.0 Profile for SystemC	a soc design methodology involving a uml 2 0 profile for systemc	2005	2005/03/07	10.1109/DATE.2005.37	design, automation, and test in europe	date		463BE6FF	18129
7EC082C7	Project space exploration on the 2-D DCT architecture of a JPEG compressor directed to FPGA implementation	project space exploration on the 2 d dct architecture of a jpeg compressor directed to fpga implementation	2004	2004/02/16	10.1109/DATE.2004.1269234	design, automation, and test in europe	date		463BE6FF	19397
756AE3BD	GALS synthesis and verification for xMAS models	gals synthesis and verification for xmas models	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
805A50BA	Transparent reconfigurable acceleration for heterogeneous embedded applications	transparent reconfigurable acceleration for heterogeneous embedded applications	2008	2008/03/10	10.1109/DATE.2008.4484843	design, automation, and test in europe	date		463BE6FF	18310
7D382243	A fast-lock mixed-mode DLL with wide-range operation and multiphase outputs	a fast lock mixed mode dll with wide range operation and multiphase outputs	2006	2006	10.1109/DATE.2006.243870	design, automation, and test in europe	date		463BE6FF	19458
7FB7F1F6	Efficient inductance extraction via windowing	efficient inductance extraction via windowing	2001	2001/03/13	10.1109/DATE.2001.915059	design, automation, and test in europe	date		463BE6FF	17701
795C362E	Variability-aware dark silicon management in on-chip many-core systems	variability aware dark silicon management in on chip many core systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17506
7D698563	Energy analysis methods and tools for modelling and Optimizing monitoring tyre systems	energy analysis methods and tools for modelling and optimizing monitoring tyre systems	2011	2011/03	10.1109/DATE.2011.5763185	design, automation, and test in europe	date		463BE6FF	19555
7D520716	OS Debugging Method Using a Lightweight Virtual Machine Monitor	os debugging method using a lightweight virtual machine monitor	2005	2005/03/07	10.1109/DATE.2005.235	design, automation, and test in europe	date		463BE6FF	19555
7AD00CFA	Hierarchical propagation of geometric constraints for full-custom physical design of ICs	hierarchical propagation of geometric constraints for full custom physical design of ics	2012	2012/03/12	10.1109/DATE.2012.6176599	design, automation, and test in europe	date		463BE6FF	17608
7F3307E2	The growing importance of microelectronics from a foundry perspective	the growing importance of microelectronics from a foundry perspective	2014	2014/03	10.7873/DATE.2014.015	design, automation, and test in europe	date		463BE6FF	19555
7D2391B2	Efficient high-level modeling in the networking domain	efficient high level modeling in the networking domain	2010	2010/03/08	10.1109/DATE.2010.5456988	design, automation, and test in europe	date		463BE6FF	19358
7EC50622	Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems	coupling tdm noc and dram controller for cost and performance optimization of real time systems	2014	2014/03	10.7873/DATE.2014.062	design, automation, and test in europe	date		463BE6FF	19489
85BCCC97	Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition	proceedings of the 2015 design automation test in europe conference exhibition	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
77C7C064	QR-decomposition architecture based on two-variable numeric function approximation	qr decomposition architecture based on two variable numeric function approximation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
797D4349	Concurrent SoC development and end-to-end planning	concurrent soc development and end to end planning	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19555
7E2A16A1	VANDAL: A tool for the design specification of nanophotonic networks	vandal a tool for the design specification of nanophotonic networks	2011	2011/03	10.1109/DATE.2011.5763133	design, automation, and test in europe	date		463BE6FF	19325
7DDFC5A3	MOCSYN: multiobjective core-based single-chip system synthesis	mocsyn multiobjective core based single chip system synthesis	1999	1999/01/01	10.1109/DATE.1999.761132	design, automation, and test in europe	date		463BE6FF	17839
7EB581DF	Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times	fine grained dynamic voltage and frequency scaling for precise energy and performance trade off based on the ratio of off chip access to on chip computation times	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17763
7F8C3071	Enabling improved power management in multicore processors through clustered DVFS	enabling improved power management in multicore processors through clustered dvfs	2011	2011/03	10.1109/DATE.2011.5763052	design, automation, and test in europe	date		463BE6FF	19073
7D8D4451	Quantified synthesis of reversible logic	quantified synthesis of reversible logic	2008	2008/03/10	10.1109/DATE.2008.4484814	design, automation, and test in europe	date		463BE6FF	18956
75AACDFC	Interactions of large scale EV mobility and virtual power plants	interactions of large scale ev mobility and virtual power plants	2013	2013/03/18	10.7873/DATE.2013.347	design, automation, and test in europe	date		463BE6FF	19370
7E9DA62B	AFTA: a formal delay model for functional thinking analysis	afta a formal delay model for functional thinking analysis	1998	1998/02/23	10.1109/DATE.1998.655881	design, automation, and test in europe	date		463BE6FF	19494
7E5B4C58	Domain specific model driven design for automotive electronic control units	domain specific model driven design for automotive electronic control units	2006	2006	10.1109/DATE.2006.243924	design, automation, and test in europe	date		463BE6FF	19555
7F68796E	Monolithic Verification of Deep Pipelines with Collapsed Flushing	monolithic verification of deep pipelines with collapsed flushing	2006	2006	10.1109/DATE.2006.244077	design, automation, and test in europe	date		463BE6FF	19257
58A36660	The Rugby Model: A Framework for the Study of Modelling, Analysis, and Synthesis Concepts in Elect	the rugby model a framework for the study of modelling analysis and synthesis concepts in elect	1999			design, automation, and test in europe	date		463BE6FF	19555
814C7B49	Sealable compile-time scheduler for multi-core architectures	sealable compile time scheduler for multi core architectures	2009	2009/04/20	10.1109/DATE.2009.5090909	design, automation, and test in europe	date		463BE6FF	19191
7FBCC7EF	Analysis and optimization of fault-tolerant embedded systems with hardened processors	analysis and optimization of fault tolerant embedded systems with hardened processors	2009	2009/04/20	10.1109/DATE.2009.5090752	design, automation, and test in europe	date		463BE6FF	19064
77F46B80	Configurable I/O integration to reduce system-on-chip time to market: DDR, PCIe examples	configurable i o integration to reduce system on chip time to market ddr pcie examples	2013	2013/03/18	10.7873/DATE.2013.047	design, automation, and test in europe	date		463BE6FF	19555
768781F9	Architecture and optimal configuration of a real-time multi-channel memory controller	architecture and optimal configuration of a real time multi channel memory controller	2013	2013/03/18	10.7873/DATE.2013.270	design, automation, and test in europe	date		463BE6FF	17390
7E98C091	Dynamic minimization of word-level decision diagrams	dynamic minimization of word level decision diagrams	1998	1998/02/23	10.1109/DATE.1998.655921	design, automation, and test in europe	date		463BE6FF	19032
7D670A84	Combined FDTD/Macromodel Simulation of Interconnected Digital Devices	combined fdtd macromodel simulation of interconnected digital devices	2003	2003/03/03	10.1109/DATE.2003.1253664	design, automation, and test in europe	date		463BE6FF	19476
7EABE37A	Opportunities and challenges in building silicon products in 65nm and beyond	opportunities and challenges in building silicon products in 65nm and beyond	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17447
7DD4DA04	Global Optimization Applied to the Oscillator Problem	global optimization applied to the oscillator problem	2002	2002/03/04	10.1109/DATE.2002.998292	design, automation, and test in europe	date		463BE6FF	19250
80A8692F	A self-adaptive system architecture to address transistor aging	a self adaptive system architecture to address transistor aging	2009	2009/04/20	10.1109/DATE.2009.5090637	design, automation, and test in europe	date		463BE6FF	19076
773D2B07	Hardware-based fast exploration of cache hierarchies in application specific MPSoCs	hardware based fast exploration of cache hierarchies in application specific mpsocs	2014	2014/03	10.7873/DATE.2014.296	design, automation, and test in europe	date		463BE6FF	19555
5CB98B96	Meeting the embedded design needs of automotive applications [RISC instruction set architecture]	meeting the embedded design needs of automotive applications risc instruction set architecture	2005	2005	10.1109/DATE.2005.205	design, automation, and test in europe	date		463BE6FF	17638
759984E7	Predictive parallel event-driven HDL simulation with a new powerful prediction strategy	predictive parallel event driven hdl simulation with a new powerful prediction strategy	2014	2014/03	10.7873/DATE.2014.329	design, automation, and test in europe	date		463BE6FF	19555
7D198A88	A Synthesizable IP Core for DVB-S2 LDPC Code Decoding	a synthesizable ip core for dvb s2 ldpc code decoding	2005	2005/03/07	10.1109/DATE.2005.39	design, automation, and test in europe	date		463BE6FF	17439
797D7F9C	Sufficient real-time analysis for an engine control unit with constant angular velocities	sufficient real time analysis for an engine control unit with constant angular velocities	2013	2013/03/18	10.7873/DATE.2013.275	design, automation, and test in europe	date		463BE6FF	17388
84482B05	Efficient Monitoring of Loose-Ordering Properties for SystemC/TLM	efficient monitoring of loose ordering properties for systemc tlm	2016	2016/03/14		design, automation, and test in europe	date		463BE6FF	19555
793E9CE6	Automated Optimal Design of Switched-Capacitor Filters	automated optimal design of switched capacitor filters	2002	2002/03/04	10.1109/DATE.2002.998499	design, automation, and test in europe	date		463BE6FF	17250
7CF6E159	Accurate temperature-dependent integrated circuit leakage power estimation is easy	accurate temperature dependent integrated circuit leakage power estimation is easy	2007	2007/04/16	10.1109/DATE.2007.364517	design, automation, and test in europe	date		463BE6FF	17713
76994C43	Alternative power supply concepts for self-sufficient wireless sensor nodes by energy harvesting	alternative power supply concepts for self sufficient wireless sensor nodes by energy harvesting	2013	2013/03/18	10.7873/DATE.2013.107	design, automation, and test in europe	date		463BE6FF	19555
779F5FB0	Paper, pen and ink: an innovative system and software framework to assist writing rehabilitation	paper pen and ink an innovative system and software framework to assist writing rehabilitation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D2445B6	A Parallel LCC Simulation System	a parallel lcc simulation system	2002	2002/03/04	10.1109/DATE.2002.998492	design, automation, and test in europe	date		463BE6FF	19494
7F8A9DB3	Automatic application specific floating-point unit generation	automatic application specific floating point unit generation	2007	2007/04/16	10.1109/DATE.2007.364635	design, automation, and test in europe	date		463BE6FF	19439
77AD31AB	Interfacing to living cells	interfacing to living cells	2014	2014/03	10.7873/DATE.2014.356	design, automation, and test in europe	date		463BE6FF	19555
782D2AB1	An adaptive Memory Interface Controller for improving bandwidth utilization of hybrid and reconfigurable systems	an adaptive memory interface controller for improving bandwidth utilization of hybrid and reconfigurable systems	2014	2014/03	10.7873/DATE.2014.192	design, automation, and test in europe	date		463BE6FF	19555
80C8818A	A 10-GHz 15-dB Four-Stage Distributed Amplifier in 0.18&#956;m CMOS Process	a 10 ghz 15 db four stage distributed amplifier in 0 18Î¼m cmos process	2006	2006	10.1109/DATE.2006.243766	design, automation, and test in europe	date		463BE6FF	19476
80C5028D	FPGA Architecture for Multi-Style Asynchronous Logic	fpga architecture for multi style asynchronous logic	2005	2005/03/07	10.1109/DATE.2005.159	design, automation, and test in europe	date		463BE6FF	18811
76ACDB71	Co-optimization of memory BIST grouping, test scheduling, and logic placement	co optimization of memory bist grouping test scheduling and logic placement	2014	2014/03	10.7873/DATE.2014.209	design, automation, and test in europe	date		463BE6FF	19555
7C640C78	Interactive presentation: Logic level fault tolerance approaches targeting nanoelectronics PLAs	interactive presentation logic level fault tolerance approaches targeting nanoelectronics plas	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	17563
7D718299	A method of distributed controller design for RTL circuits	a method of distributed controller design for rtl circuits	1999	1999/01/01	10.1109/DATE.1999.761225	design, automation, and test in europe	date		463BE6FF	19068
7626401A	An energy-efficient non-volatile in-memory accelerator for sparse-representation based face recognition	an energy efficient non volatile in memory accelerator for sparse representation based face recognition	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7B7E266F	Defect-oriented mixed-level fault simulation of digital systems-on-a-chip using HDL	defect oriented mixed level fault simulation of digital systems on a chip using hdl	1999	1999/01/01	10.1109/DATE.1999.761181	design, automation, and test in europe	date		463BE6FF	19128
7EB4AAF1	CATS: cycle accurate transaction-driven simulation with multiple processor simulators	cats cycle accurate transaction driven simulation with multiple processor simulators	2007	2007/04/16	10.1109/DATE.2007.364685	design, automation, and test in europe	date		463BE6FF	18947
7C4EFA51	Automating the sizing of analog CMOS circuits by consideration of structural constraints	automating the sizing of analog cmos circuits by consideration of structural constraints	1999	1999/01/01	10.1109/DATE.1999.761141	design, automation, and test in europe	date		463BE6FF	18591
77778AF6	A new paradigm for trading off yield, area and performance to enhance performance per wafer	a new paradigm for trading off yield area and performance to enhance performance per wafer	2013	2013/03/18	10.7873/DATE.2013.353	design, automation, and test in europe	date		463BE6FF	17624
5B3C5098	Best Paper Awards	best paper awards	2004	2004	10.1109/DATE.2004.1268803	design, automation, and test in europe	date		463BE6FF	19555
811BE5EF	Aging-aware timing analysis and optimization considering path sensitization	aging aware timing analysis and optimization considering path sensitization	2011	2011/03	10.1109/DATE.2011.5763249	design, automation, and test in europe	date		463BE6FF	19445
7E591C57	Area Efficient Hardware Implementation of Elliptic Curve Cryptography by Iteratively Applying Karatsuba's Method	area efficient hardware implementation of elliptic curve cryptography by iteratively applying karatsuba s method	2005	2005/03/07	10.1109/DATE.2005.67	design, automation, and test in europe	date		463BE6FF	18073
7C754DBC	RTL property abstraction for TLM assertion-based verification	rtl property abstraction for tlm assertion based verification	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
859F39F9	Advanced System on a Chip Design Based on Controllable-Polarity FETs (invited paper)	advanced system on a chip design based on controllable polarity fets invited paper	2014	2014	10.7873/DATE.2014.248	design automation and test in europe	date		463BE6FF	19555
8162E23E	Hierarchical Variance Analysis for Analog Circuits Based on Graph Modelling and Correlation Loop Tracing	hierarchical variance analysis for analog circuits based on graph modelling and correlation loop tracing	2005	2005/03/07	10.1109/DATE.2005.175	design, automation, and test in europe	date		463BE6FF	19136
763CEE08	An extremely compact JPEG encoder for adaptive embedded systems	an extremely compact jpeg encoder for adaptive embedded systems	2013	2013/03/18	10.7873/DATE.2013.224	design, automation, and test in europe	date		463BE6FF	19003
753D6980	Parametric fault diagnosis for analog systems using functional mapping	parametric fault diagnosis for analog systems using functional mapping	1999	1999/01/01	10.1145/307418.307489	design, automation, and test in europe	date		463BE6FF	17772
7E705932	An active vision system for fall detection and posture recognition in elderly healthcare	an active vision system for fall detection and posture recognition in elderly healthcare	2010	2010/03/08	10.1109/DATE.2010.5457055	design, automation, and test in europe	date		463BE6FF	16509
7766889E	An effective triple patterning aware grid-based detailed routing approach	an effective triple patterning aware grid based detailed routing approach	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19442
7C2BF578	Reducing trace size in multimedia applications endurance tests	reducing trace size in multimedia applications endurance tests	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7C95FD05	Exploring the impact of functional test programs re-used for power-aware testing	exploring the impact of functional test programs re used for power aware testing	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
0EC81410	The Memory Challenge in NoC Based Systems	the memory challenge in noc based systems	2008	2008		design automation and test in europe	date		463BE6FF	19555
80E1C043	3dID: a low-power, low-cost hand motion capture device	3did a low power low cost hand motion capture device	2006	2006	10.1109/DATE.2006.243817	design, automation, and test in europe	date		463BE6FF	19090
7BEB5C6C	A new distributed framework for integration of district energy data from heterogeneous devices	a new distributed framework for integration of district energy data from heterogeneous devices	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7DBA3F17	Software Structure and WCET Predictability	software structure and wcet predictability	2011	2011	10.4230/OASIcs.PPES.2011.1	design, automation, and test in europe	date		463BE6FF	17612
7E2E9936	A multi-parameter bio-electric ASIC sensor with integrated 2-wire data transmission protocol for wearable healthcare system	a multi parameter bio electric asic sensor with integrated 2 wire data transmission protocol for wearable healthcare system	2012	2012/03/12	10.1109/DATE.2012.6176512	design, automation, and test in europe	date		463BE6FF	17649
8176BD02	Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction	modeling interconnect variability using efficient parametric model order reduction	2005	2005/03/07	10.1109/DATE.2005.213	design, automation, and test in europe	date		463BE6FF	18285
7EA41933	Nano-electronics challenge: chip designers meet real nano-electronics in 2010s?	nano electronics challenge chip designers meet real nano electronics in 2010s	2009	2009/04/20	10.1109/DATE.2009.5090703	design, automation, and test in europe	date		463BE6FF	19555
7CEE5F2E	SMART: a single-cycle reconfigurable NoC for SoC applications	smart a single cycle reconfigurable noc for soc applications	2013	2013/03/18	10.7873/DATE.2013.080	design, automation, and test in europe	date		463BE6FF	19204
815F4100	Heterogeneous multi-core platform for consumer multimedia applications	heterogeneous multi core platform for consumer multimedia applications	2009	2009/04/20	10.1109/DATE.2009.5090857	design, automation, and test in europe	date		463BE6FF	18722
7F9C6DB3	Post-placement residual-overlap removal with minimal movement	post placement residual overlap removal with minimal movement	1999	1999/01/01	10.1109/DATE.1999.761186	design, automation, and test in europe	date		463BE6FF	18014
7D2E6C53	Enhancing Signal Integrity through a Low-Overhead Encoding Scheme on Address Buses	enhancing signal integrity through a low overhead encoding scheme on address buses	2003	2003/03/03	10.1109/DATE.2003.1253665	design, automation, and test in europe	date		463BE6FF	19060
773852AD	Design for test and reliability in ultimate CMOS	design for test and reliability in ultimate cmos	2012	2012/03/12	10.1109/DATE.2012.6176556	design, automation, and test in europe	date		463BE6FF	19555
755C0CB9	Cooperatively managing dynamic writeback and insertion policies in a last-level DRAM cache	cooperatively managing dynamic writeback and insertion policies in a last level dram cache	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7FBF6CC6	Accelerating lightpath setup via broadcasting in binary-tree waveguide in optical NoCs	accelerating lightpath setup via broadcasting in binary tree waveguide in optical nocs	2010	2010/03/08	10.1109/DATE.2010.5456919	design, automation, and test in europe	date		463BE6FF	19316
783C3562	Panel Session - The Future Car: Technology, Methods and Tools	panel session the future car technology methods and tools	2008	2008/03	10.1109/DATE.2008.4484773	design, automation, and test in europe	date		463BE6FF	19555
80F7C7B8	Temporal parallel simulation: A fast gate-level HDL simulation using higher level models	temporal parallel simulation a fast gate level hdl simulation using higher level models	2011	2011/03	10.1109/DATE.2011.5763251	design, automation, and test in europe	date		463BE6FF	19141
79204BB8	Low-voltage organic transistors for flexible electronics	low voltage organic transistors for flexible electronics	2014	2014/03	10.7873/DATE.2014.318	design, automation, and test in europe	date		463BE6FF	19555
78520F88	Formalized three-layer system-level reuse model and methodology for embedded data-dominated applications	formalized three layer system level reuse model and methodology for embedded data dominated applications	2000	2000/01/01	10.1109/DATE.2000.840022	design, automation, and test in europe	date		463BE6FF	19244
7ED788D9	Heuristic datapath allocation for multiple wordlength systems	heuristic datapath allocation for multiple wordlength systems	2001	2001/03/13	10.1109/DATE.2001.915122	design, automation, and test in europe	date		463BE6FF	18108
765E3182	On the premises and prospects of timing speculation	on the premises and prospects of timing speculation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D8AC742	A new approach to timing analysis using event propagation and temporal logic	a new approach to timing analysis using event propagation and temporal logic	2004	2004/02/16	10.1109/DATE.2004.1269055	design, automation, and test in europe	date		463BE6FF	19251
80E957AB	Multithreaded Synchronous Data Flow Simulation	multithreaded synchronous data flow simulation	2003	2003/03/03	10.1109/DATE.2003.1253750	design, automation, and test in europe	date		463BE6FF	19327
81761D45	Refinement of Mixed-Signal Systems with SystemC	refinement of mixed signal systems with systemc	2003	2003/03/03	10.1109/DATE.2003.1253785	design, automation, and test in europe	date		463BE6FF	18756
790C10BA	Optimization of quantum computer architecture using a resource-performance simulator	optimization of quantum computer architecture using a resource performance simulator	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19513
7DA73013	Verifying Dynamic Aspects of UML Models	verifying dynamic aspects of uml models	2011			design, automation, and test in europe	date		463BE6FF	16974
7FF70116	Minority-Game-based resource allocation for run-time reconfigurable multi-core processors	minority game based resource allocation for run time reconfigurable multi core processors	2011	2011/03	10.1109/DATE.2011.5763202	design, automation, and test in europe	date		463BE6FF	19308
815B7AD7	Managing a Reconfigurable Processor in a General Purpose Workstation Environment	managing a reconfigurable processor in a general purpose workstation environment	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18457
80B1C0FE	A novel criticality computation method in statistical timing analysis	a novel criticality computation method in statistical timing analysis	2007	2007/04/16	10.1109/DATE.2007.364532	design, automation, and test in europe	date		463BE6FF	19326
85621342	A Fine-grained Performance Model for GPU Architectures	a fine grained performance model for gpu architectures	2016	2016		design automation and test in europe	date		463BE6FF	19555
7A3A1A17	DyReCTape: a dy namically re configurable c ache using domain wall memory tape s	dyrectape a dy namically re configurable c ache using domain wall memory tape s	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E109668	In-band cross-trigger event transmission for transaction-based debug	in band cross trigger event transmission for transaction based debug	2008	2008/03/10	10.1109/DATE.2008.4484716	design, automation, and test in europe	date		463BE6FF	19096
7DA41246	Parallel transistor level full-chip circuit simulation	parallel transistor level full chip circuit simulation	2009	2009/04/20	10.1109/DATE.2009.5090677	design, automation, and test in europe	date		463BE6FF	18835
8111E866	Using Rewriting Rules and Positive Equality to Formally Verify Wide-Issue Out-of-Order Microprocessors with a Reorder Buffer	using rewriting rules and positive equality to formally verify wide issue out of order microprocessors with a reorder buffer	2002	2002/03/04	10.1109/DATE.2002.998246	design, automation, and test in europe	date		463BE6FF	18706
78F58633	A hardware implementation of a radial basis function neural network using stochastic logic	a hardware implementation of a radial basis function neural network using stochastic logic	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19476
5F022010	PAGE: Parallel agile genetic exploration towards utmost performance for analog circuit design	page parallel agile genetic exploration towards utmost performance for analog circuit design	2013	2013/03	10.7873/DATE.2013.369	design, automation, and test in europe	date		463BE6FF	19555
78D674ED	Free MDD-based software optimization techniques for embedded systems	free mdd based software optimization techniques for embedded systems	2000	2000/01/01	10.1109/DATE.2000.840009	design, automation, and test in europe	date		463BE6FF	19358
7C6B03D6	COOLIP: Simple yet effective job allocation for distributed thermally-throttled processors	coolip simple yet effective job allocation for distributed thermally throttled processors	2014	2014/03	10.7873/DATE.2014.293	design, automation, and test in europe	date		463BE6FF	17629
80432244	SAT based multi-net rip-up-and-reroute for manufacturing hotspot removal	sat based multi net rip up and reroute for manufacturing hotspot removal	2010	2010/03/08	10.1109/DATE.2010.5457024	design, automation, and test in europe	date		463BE6FF	19218
7DBFF7F7	Implicit and Exact Path Delay Fault Grading in Sequential Circuits	implicit and exact path delay fault grading in sequential circuits	2005	2005/03/07	10.1109/DATE.2005.179	design, automation, and test in europe	date		463BE6FF	19431
7F42B2B1	A generic framework for scan capture power reduction in fixed-length symbol-based test compression environment	a generic framework for scan capture power reduction in fixed length symbol based test compression environment	2009	2009/04/20	10.1109/DATE.2009.5090899	design, automation, and test in europe	date		463BE6FF	19317
801C75E5	Automatic Model Generation for Black Box Real-Time Systems	automatic model generation for black box real time systems	2007	2007/04	10.1109/DATE.2007.364412	design, automation, and test in europe	date		463BE6FF	19408
7F44E1F7	Evaluation and design exploration of solar harvested-energy prediction algorithm	evaluation and design exploration of solar harvested energy prediction algorithm	2010	2010/03/08	10.1109/DATE.2010.5457222	design, automation, and test in europe	date		463BE6FF	17097
7E0681CD	Applying UML and MDA to Real Systems Design	applying uml and mda to real systems design	2005	2005/03/07	10.1109/DATE.2005.65	design, automation, and test in europe	date		463BE6FF	17579
7E51F1E9	HLS- l : high-level synthesis of high performance latch-based circuits	hls l high level synthesis of high performance latch based circuits	2009	2009/04/20	10.1109/DATE.2009.5090830	design, automation, and test in europe	date		463BE6FF	17627
80BDD223	A MEMS reconfigurable quad-band class-E power amplifier for GSM standard	a mems reconfigurable quad band class e power amplifier for gsm standard	2009	2009/04/20	10.1109/DATE.2009.5090689	design, automation, and test in europe	date		463BE6FF	19161
7650D725	Iterative abstraction-based CTL model checking	iterative abstraction based ctl model checking	2000	2000/01/01	10.1109/DATE.2000.840831	design, automation, and test in europe	date		463BE6FF	18732
80B9572B	Evaluation of runtime task mapping heuristics with rSesame: a case study	evaluation of runtime task mapping heuristics with rsesame a case study	2010	2010/03/08	10.1109/DATE.2010.5456937	design, automation, and test in europe	date		463BE6FF	17620
5ED6FEDB	An accurate SER estimation method based on propagation probability [soft error rate]	an accurate ser estimation method based on propagation probability soft error rate	2005	2005	10.1109/DATE.2005.49	design, automation, and test in europe	date		463BE6FF	17625
7E6BBFE4	Coupled noise estimation for distributed RC interconnect model	coupled noise estimation for distributed rc interconnect model	1999	1999/01/01	10.1109/DATE.1999.761200	design, automation, and test in europe	date		463BE6FF	19035
7FF328AE	Pruning infeasible paths for tight WCRT analysis of synchronous programs	pruning infeasible paths for tight wcrt analysis of synchronous programs	2011	2011/03	10.1109/DATE.2011.5763043	design, automation, and test in europe	date		463BE6FF	19424
801ADC59	Multi-core for mobile phones	multi core for mobile phones	2009	2009/04/20	10.1109/DATE.2009.5090858	design, automation, and test in europe	date		463BE6FF	17685
7ED1E1D4	A low-power VLIW processor for 3GPP-LTE complex numbers processing	a low power vliw processor for 3gpp lte complex numbers processing	2011	2011/03	10.1109/DATE.2011.5763048	design, automation, and test in europe	date		463BE6FF	19135
8166FA0A	A single-supply true voltage level shifter	a single supply true voltage level shifter	2008	2008/03/10	10.1109/DATE.2008.4484808	design, automation, and test in europe	date		463BE6FF	19409
7DDB223F	IP for Embedded Robustness	ip for embedded robustness	2002	2002/03/04	10.1109/DATE.2002.998277	design, automation, and test in europe	date		463BE6FF	18760
80C6BA5C	Design and Implementation of a Modular and Portable IEEE 754 Compliant Floating-Point Unit	design and implementation of a modular and portable ieee 754 compliant floating point unit	2006	2006	10.1109/DATE.2006.243906	design, automation, and test in europe	date		463BE6FF	18973
80967E0B	Optimisation of mutually exclusive arithmetic sum-of-products	optimisation of mutually exclusive arithmetic sum of products	2011	2011/03	10.1109/DATE.2011.5763224	design, automation, and test in europe	date		463BE6FF	19427
814D1605	A built-in redundancy-analysis scheme for RAMs with 2D redundancy using 1D local bitmap	a built in redundancy analysis scheme for rams with 2d redundancy using 1d local bitmap	2006	2006	10.1109/DATE.2006.243969	design, automation, and test in europe	date		463BE6FF	18957
7DE12798	Test exploration and validation using transaction level models	test exploration and validation using transaction level models	2009	2009/04/20	10.1109/DATE.2009.5090856	design, automation, and test in europe	date		463BE6FF	19060
7BDA713D	At-speed boundary-scan interconnect testing in a board with multiple system clocks	at speed boundary scan interconnect testing in a board with multiple system clocks	1999	1999/01/01	10.1109/DATE.1999.761168	design, automation, and test in europe	date		463BE6FF	19073
80412E1C	A Formal Verification Methodology for Checking Data Integrity	a formal verification methodology for checking data integrity	2005	2005/03/07	10.1109/DATE.2005.15	design, automation, and test in europe	date		463BE6FF	19458
7EE06D22	Combined system synthesis and communication architecture exploration for MPSoCs	combined system synthesis and communication architecture exploration for mpsocs	2009	2009/04/20	10.1109/DATE.2009.5090711	design, automation, and test in europe	date		463BE6FF	18756
8030B322	Verifying imprecisely working arithmetic circuits	verifying imprecisely working arithmetic circuits	1999	1999/01/01	10.1109/DATE.1999.761098	design, automation, and test in europe	date		463BE6FF	19057
7D86B951	Efficient Factorization of DSP Transforms using Taylor Expansion Diagrams	efficient factorization of dsp transforms using taylor expansion diagrams	2006	2006	10.1109/DATE.2006.244096	design, automation, and test in europe	date		463BE6FF	19023
7DB3DBF1	Scanning datapaths: a fast and effective partial scan selection technique	scanning datapaths a fast and effective partial scan selection technique	1998	1998/02/23	10.1109/DATE.1998.655969	design, automation, and test in europe	date		463BE6FF	19352
80C43F29	Formal specification of networks-on-chips: deadlock and evacuation	formal specification of networks on chips deadlock and evacuation	2010	2010/03/08	10.1109/DATE.2010.5457089	design, automation, and test in europe	date		463BE6FF	19294
807964CD	e-Mobility the next frontier for automotive industry	e mobility the next frontier for automotive industry	2013	2013/03/18	10.7873/DATE.2013.351	design, automation, and test in europe	date		463BE6FF	18978
80E52487	A Video Compression Case Study on a Reconfigurable VLIW Architecture	a video compression case study on a reconfigurable vliw architecture	2002	2002/03/04	10.1109/DATE.2002.998353	design, automation, and test in europe	date		463BE6FF	19044
7BE11169	Leveraging reconfigurability to raise productivity in FPGA functional debug	leveraging reconfigurability to raise productivity in fpga functional debug	2012	2012/03/12	10.1109/DATE.2012.6176481	design, automation, and test in europe	date		463BE6FF	19395
7D86BCF4	Leakage-Aware Interconnect for On-Chip Network	leakage aware interconnect for on chip network	2005	2005/03/07	10.1109/DATE.2005.195	design, automation, and test in europe	date		463BE6FF	19206
811BDBED	Analysis and optimization of the recessed probe launch for high frequency measurements of PCB interconnects	analysis and optimization of the recessed probe launch for high frequency measurements of pcb interconnects	2008	2008/03/10	10.1145/1403375.1403436	design, automation, and test in europe	date		463BE6FF	19224
80B0A5CE	Synthesis of reversible logic	synthesis of reversible logic	2004	2004/02/16	10.1109/DATE.2004.1269099	design, automation, and test in europe	date		463BE6FF	17949
7ECD27CD	Techniques for Automatic On Chip Closed Loop Transfer Function Monitoring For Embedded Charge Pump Phase Locked Loops	techniques for automatic on chip closed loop transfer function monitoring for embedded charge pump phase locked loops	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19275
76530F7F	Sub-10 nm FinFETs and Tunnel-FETs: from devices to systems	sub 10 nm finfets and tunnel fets from devices to systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19476
765A64D7	Designer-level verification: an industrial experience story	designer level verification an industrial experience story	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
77A7650A	Key-recovery attacks on various RO PUF constructions via helper data manipulation	key recovery attacks on various ro puf constructions via helper data manipulation	2014	2014/03	10.7873/DATE.2014.085	design, automation, and test in europe	date		463BE6FF	19225
77751052	Thermal management of manycore systems with silicon-photonic networks	thermal management of manycore systems with silicon photonic networks	2014	2014/03	10.7873/DATE.2014.320	design, automation, and test in europe	date		463BE6FF	17570
80D2A433	A sparse grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnects under nanometer process technology	a sparse grid based spectral stochastic collocation method for variations aware capacitance extraction of interconnects under nanometer process technology	2007	2007/04/16	10.1109/DATE.2007.364515	design, automation, and test in europe	date		463BE6FF	18578
78D0BB6E	AHEAD: automated framework for hardware accelerated iterative data analysis	ahead automated framework for hardware accelerated iterative data analysis	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
8173EEB2	Efficient high-sigma yield analysis for high dimensional problems	efficient high sigma yield analysis for high dimensional problems	2014	2014/03	10.7873/DATE.2014.120	design, automation, and test in europe	date		463BE6FF	19444
8079AFC2	Variable latency speculative addition: a new paradigm for arithmetic circuit design	variable latency speculative addition a new paradigm for arithmetic circuit design	2008	2008/03/10	10.1109/DATE.2008.4484850	design, automation, and test in europe	date		463BE6FF	18399
7FF9E68F	Optimize your power and performance yields and regain those sleepless nights	optimize your power and performance yields and regain those sleepless nights	2010	2010/03/08	10.1109/DATE.2010.5456898	design, automation, and test in europe	date		463BE6FF	19555
8170771D	Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration	fast and accurate transaction level model of a wormhole network on chip with priority preemptive virtual channel arbitration	2011	2011/03	10.1109/DATE.2011.5763179	design, automation, and test in europe	date		463BE6FF	19420
7FFD39E1	Finite precision processing in wireless applications	finite precision processing in wireless applications	2009	2009/04/20	10.1109/DATE.2009.5090851	design, automation, and test in europe	date		463BE6FF	18929
80431161	Re-configurable bus encoding scheme for reducing power consumption of the cross coupling capacitance for deep sub-micron instruction bus	re configurable bus encoding scheme for reducing power consumption of the cross coupling capacitance for deep sub micron instruction bus	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19113
77B60EFC	Solid state photodetectors for nuclear medical imaging applications	solid state photodetectors for nuclear medical imaging applications	2011	2011/03	10.1109/DATE.2011.5763091	design, automation, and test in europe	date		463BE6FF	19555
78DC423C	Compiling control-intensive loops for CGRAs with state-based full predication	compiling control intensive loops for cgras with state based full predication	2013	2013/03/18	10.7873/DATE.2013.321	design, automation, and test in europe	date		463BE6FF	17550
7DB0DCF5	A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs	a vlsi design flow for secure side channel attack resistant ics	2005	2005/03/07	10.1109/DATE.2005.44	design, automation, and test in europe	date		463BE6FF	18538
7AC473C2	Soft Errors: System Effects, Protection Techniques and Case Studies	soft errors system effects protection techniques and case studies	2008	2008/03	10.1109/DATE.2008.4484646	design, automation, and test in europe	date		463BE6FF	19555
7FFBA905	An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network configuration	an efficient on chip network interface offering guaranteed services shared memory abstraction and flexible network configuration	2004	2004/02/16	10.1109/DATE.2004.1268998	design, automation, and test in europe	date		463BE6FF	18370
7E7655D4	Exploiting Idle Cycles for Algorithm Level Re-Computing	exploiting idle cycles for algorithm level re computing	2002	2002/03/04	10.1109/DATE.2002.998397	design, automation, and test in europe	date		463BE6FF	19350
814579FB	SC-DEVS: an efficient SystemC extension for the DEVS model of computation	sc devs an efficient systemc extension for the devs model of computation	2009	2009/04/20	10.1109/DATE.2009.5090903	design, automation, and test in europe	date		463BE6FF	19369
7DFA3A09	High-fidelity Markovian power model for protocols	high fidelity markovian power model for protocols	2010	2010/03/08	10.1109/DATE.2010.5457200	design, automation, and test in europe	date		463BE6FF	19258
7CBEA8EF	Platform-aware dynamic configuration support for efficient text processing on heterogeneous system	platform aware dynamic configuration support for efficient text processing on heterogeneous system	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19489
78C7613F	Design of 3D nanomagnetic logic circuits: A full-adder case study	design of 3d nanomagnetic logic circuits a full adder case study	2014	2014/03	10.7873/DATE.2014.132	design, automation, and test in europe	date		463BE6FF	19555
80F64227	Intermediate representations for controllers in chip generators	intermediate representations for controllers in chip generators	2011	2011/03	10.1109/DATE.2011.5763225	design, automation, and test in europe	date		463BE6FF	19465
7F0B980D	Collapsing the transistor chain to an effective single equivalent transistor	collapsing the transistor chain to an effective single equivalent transistor	1998	1998/02/23	10.1109/DATE.1998.655829	design, automation, and test in europe	date		463BE6FF	16976
7E02925B	A dual-priority real-time multiprocessor system on FPGA for automotive applications	a dual priority real time multiprocessor system on fpga for automotive applications	2008	2008/03/10	10.1145/1403375.1403625	design, automation, and test in europe	date		463BE6FF	19207
800FC638	Energy-Efficient FPGA Interconnect Design	energy efficient fpga interconnect design	2006	2006	10.1109/DATE.2006.243746	design, automation, and test in europe	date		463BE6FF	19367
7F1FF1D7	Merged computation for Whirlpool hashing	merged computation for whirlpool hashing	2008	2008/03/10	10.1145/1403375.1403441	design, automation, and test in europe	date		463BE6FF	19314
80A5A967	Heterogeneous vs homogeneous MPSoC approaches for a mobile LTE modem	heterogeneous vs homogeneous mpsoc approaches for a mobile lte modem	2010	2010/03/08	10.1109/DATE.2010.5457213	design, automation, and test in europe	date		463BE6FF	19041
7F2F6191	Event Model Interfaces for Heterogeneous System Analysis	event model interfaces for heterogeneous system analysis	2002	2002/03/04	10.1109/DATE.2002.998348	design, automation, and test in europe	date		463BE6FF	17436
7DE8A3AD	A Tool and Methodology for AC-Stability Analysis of Continuous-Time Closed-Loop Systems	a tool and methodology for ac stability analysis of continuous time closed loop systems	2005	2005/03/07	10.1109/DATE.2005.42	design, automation, and test in europe	date		463BE6FF	17601
8014A72D	An analytical state dependent leakage power model for FPGAs	an analytical state dependent leakage power model for fpgas	2006	2006	10.1109/DATE.2006.243995	design, automation, and test in europe	date		463BE6FF	19069
7D4B16B9	Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization	resource sharing and pipelining in coarse grained reconfigurable architecture for domain specific optimization	2005	2005/03/07	10.1109/DATE.2005.260	design, automation, and test in europe	date		463BE6FF	17952
7F55DD08	Spanning tree based state encoding for low power dissipation	spanning tree based state encoding for low power dissipation	1999	1999/01/01	10.1109/DATE.1999.761114	design, automation, and test in europe	date		463BE6FF	18849
80EABCA4	Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs	design space exploration of a mesochronous link for cost effective and flexible gals nocs	2010	2010/03/08	10.1109/DATE.2010.5457116	design, automation, and test in europe	date		463BE6FF	17384
7FE523C2	Analog circuit test based on a digital signature	analog circuit test based on a digital signature	2010	2010/03/08	10.1109/DATE.2010.5457075	design, automation, and test in europe	date		463BE6FF	17552
7D1086A4	ASIP Architecture for Multi-Standard Wireless Terminals	asip architecture for multi standard wireless terminals	2006	2006	10.1109/DATE.2006.243814	design, automation, and test in europe	date		463BE6FF	19306
7D041EF3	Modeling and simulation of mobile gateways interacting with wireless sensor networks	modeling and simulation of mobile gateways interacting with wireless sensor networks	2006	2006	10.1109/DATE.2006.243812	design, automation, and test in europe	date		463BE6FF	18673
77F7C9C1	Cross entropy minimization for efficient estimation of SRAM failure rate	cross entropy minimization for efficient estimation of sram failure rate	2012	2012/03/12	10.1109/DATE.2012.6176467	design, automation, and test in europe	date		463BE6FF	19458
7AA9E411	MRP: mix real cores and pseudo cores for FPGA-based chip-multiprocessor simulation	mrp mix real cores and pseudo cores for fpga based chip multiprocessor simulation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19427
7F50E1DF	Specification test compaction for analog circuits and MEMS [accelerometer and opamp examples]	specification test compaction for analog circuits and mems accelerometer and opamp examples	2005	2005	10.1109/DATE.2005.277	design, automation, and test in europe	date		463BE6FF	17439
781E3AF1	OTA amplifiers design on digital sea-of-transistors array	ota amplifiers design on digital sea of transistors array	1999	1999/01/01	10.1109/DATE.1999.761226	design, automation, and test in europe	date		463BE6FF	18557
7A462653	Hardware primitives for the synthesis of multithreaded elastic systems	hardware primitives for the synthesis of multithreaded elastic systems	2014	2014/03	10.7873/DATE.2014.314	design, automation, and test in europe	date		463BE6FF	19555
7CF31C1F	Novel library of logic gates with ambipolar CNTFETs: opportunities for multi-level logic synthesis	novel library of logic gates with ambipolar cntfets opportunities for multi level logic synthesis	2009	2009/04/20	10.1109/DATE.2009.5090742	design, automation, and test in europe	date		463BE6FF	18540
7FF867C4	Synthesized compact models (SCM) of substrate noise coupling analysis and synthesis in mixed-signal ICs	synthesized compact models scm of substrate noise coupling analysis and synthesis in mixed signal ics	2004	2004/02/16	10.1109/DATE.2004.1268987	design, automation, and test in europe	date		463BE6FF	19327
7A890CD9	Challenges in verifying an integrated 3D design	challenges in verifying an integrated 3d design	2012	2012/03/12	10.1109/DATE.2012.6176454	design, automation, and test in europe	date		463BE6FF	17547
810DCFEA	Application-specific power-efficient approach for reducing register file vulnerability	application specific power efficient approach for reducing register file vulnerability	2012	2012/03/12	10.1109/DATE.2012.6176535	design, automation, and test in europe	date		463BE6FF	17579
808161CE	Development of on board, highly flexible, Galileo signal generator ASIC	development of on board highly flexible galileo signal generator asic	2007	2007/04/16	10.1109/DATE.2007.364673	design, automation, and test in europe	date		463BE6FF	19555
7551852D	Accelerators and emulators: can they become the platform of choice for hardware verification?	accelerators and emulators can they become the platform of choice for hardware verification	2012	2012/03/12	10.1109/DATE.2012.6176509	design, automation, and test in europe	date		463BE6FF	19555
80164F4C	How to Choose Semiconductor IP: Embedded Software	how to choose semiconductor ip embedded software	2002	2002/03/04	10.1109/DATE.2002.998243	design, automation, and test in europe	date		463BE6FF	19224
7B37ECE9	Lifetime holes aware register allocation for clustered VLIW processors	lifetime holes aware register allocation for clustered vliw processors	2014	2014/03	10.7873/DATE.2014.103	design, automation, and test in europe	date		463BE6FF	19555
7CF3D014	A Method for Parameter Extraction of Analog Sine-Wave Signals for Mixed-Signal Built-In-Self-Test Applications	a method for parameter extraction of analog sine wave signals for mixed signal built in self test applications	2004	2004/02/16	10.1109/DATE.2004.1268864	design, automation, and test in europe	date		463BE6FF	19089
7F50F2DE	Developing mesochronous synchronizers to enable 3D NoCs	developing mesochronous synchronizers to enable 3d nocs	2008	2008/03/10	10.1145/1403375.1403717	design, automation, and test in europe	date		463BE6FF	18680
804DAFD6	Dynamic round-robin task scheduling to reduce cache misses for embedded systems	dynamic round robin task scheduling to reduce cache misses for embedded systems	2008	2008/03/10	10.1109/DATE.2008.4484893	design, automation, and test in europe	date		463BE6FF	19193
7806FA6F	Testing in nanometer technologies	testing in nanometer technologies	1999	1999/01/01	10.1145/307418.307426	design, automation, and test in europe	date		463BE6FF	17308
7F26AE75	Functional Constraints vs. Test Compression in Scan-Based Delay Testing	functional constraints vs test compression in scan based delay testing	2006	2006	10.1109/DATE.2006.243927	design, automation, and test in europe	date		463BE6FF	19036
7B25A7DD	State of health aware charge management in hybrid electrical energy storage systems	state of health aware charge management in hybrid electrical energy storage systems	2012	2012/03/12	10.1109/DATE.2012.6176652	design, automation, and test in europe	date		463BE6FF	17427
7CEA50AA	ERSA: error resilient system architecture for probabilistic applications	ersa error resilient system architecture for probabilistic applications	2010	2010/03/08	10.1109/DATE.2010.5457059	design, automation, and test in europe	date		463BE6FF	18051
805BD90B	Evaluation of test measures for LNA production testing using a multinormal statistical model	evaluation of test measures for lna production testing using a multinormal statistical model	2007	2007/04	10.1109/DATE.2007.364682	design, automation, and test in europe	date		463BE6FF	19202
80ED709D	Aircraft integration real-time simulator modeling with AADL for architecture tradeoffs	aircraft integration real time simulator modeling with aadl for architecture tradeoffs	2009	2009/04/20	10.1109/DATE.2009.5090686	design, automation, and test in europe	date		463BE6FF	18793
801EF7C1	Hotspot Prevention Through Runtime Reconfiguration in Network-On-Chip	hotspot prevention through runtime reconfiguration in network on chip	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	18492
7D51E7BB	Design space exploration of partially re-configurable embedded processors	design space exploration of partially re configurable embedded processors	2007	2007/04/16	10.1109/DATE.2007.364611	design, automation, and test in europe	date		463BE6FF	19066
7ECA3C1A	A new effective congestion model in floorplan design	a new effective congestion model in floorplan design	2004	2004/02/16	10.1109/DATE.2004.1269056	design, automation, and test in europe	date		463BE6FF	18958
7F743C24	Verification of temporal properties in automotive embedded software	verification of temporal properties in automotive embedded software	2008	2008/03/10	10.1109/DATE.2008.4484680	design, automation, and test in europe	date		463BE6FF	19119
793A4833	Area optimization of analog circuits considering matching constraints (poster papar)	area optimization of analog circuits considering matching constraints poster papar	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
81292BEA	Parallel and distributed VHDL simulation	parallel and distributed vhdl simulation	2000	2000/01/01	10.1109/DATE.2000.840856	design, automation, and test in europe	date		463BE6FF	18357
7FFBA4DA	Debugging of Toffoli networks	debugging of toffoli networks	2009	2009/04/20	10.1109/DATE.2009.5090863	design, automation, and test in europe	date		463BE6FF	18908
7CEDDC29	A workflow for runtime adaptive task allocation on heterogeneous MPSoCs	a workflow for runtime adaptive task allocation on heterogeneous mpsocs	2011	2011/03	10.1109/DATE.2011.5763189	design, automation, and test in europe	date		463BE6FF	19228
7EAB0764	Wire retiming for system-on-chip by fixpoint computation	wire retiming for system on chip by fixpoint computation	2004	2004/02/16	10.1109/DATE.2004.1269038	design, automation, and test in europe	date		463BE6FF	19390
7F17C039	Why Systems-on-Chip Needs More UML like a Hole in the Head	why systems on chip needs more uml like a hole in the head	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	18779
7A29BB74	Protocol attacks on advanced PUF protocols and countermeasures	protocol attacks on advanced puf protocols and countermeasures	2014	2014/03		design, automation, and test in europe	date		463BE6FF	17630
813D1696	Efficient circuit-level modelling of ballistic CNT using piecewise non-linear approximation of mobile charge density	efficient circuit level modelling of ballistic cnt using piecewise non linear approximation of mobile charge density	2008	2008/03/10	10.1109/DATE.2008.4484677	design, automation, and test in europe	date		463BE6FF	18996
5D942A82	DFM/DFY design for manufacturability and yield - influence of process variations in digital, analog and mixed-signal circuit design	dfm dfy design for manufacturability and yield influence of process variations in digital analog and mixed signal circuit design	2006	2006/03/06		design, automation, and test in europe	date		463BE6FF	18916
81333D26	Peak power estimation using genetic spot optimization for large VLSI circuits	peak power estimation using genetic spot optimization for large vlsi circuits	1999	1999/01/01	10.1109/DATE.1999.761115	design, automation, and test in europe	date		463BE6FF	18470
7D215A87	QC-fill: an X-fill method for quick-and-cool scan test	qc fill an x fill method for quick and cool scan test	2009	2009/04/20	10.1109/DATE.2009.5090835	design, automation, and test in europe	date		463BE6FF	19255
81089962	Parallel accelerators for GlimmerHMM bioinformatics algorithm	parallel accelerators for glimmerhmm bioinformatics algorithm	2011	2011/03	10.1109/DATE.2011.5763024	design, automation, and test in europe	date		463BE6FF	19494
804E091C	Object-oriented modelling of parallel hardware systems	object oriented modelling of parallel hardware systems	1998	1998/02/23	10.1109/DATE.1998.655862	design, automation, and test in europe	date		463BE6FF	18822
7EF6941F	Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint	energy efficient task allocation and scheduling for multi mode mpsocs under lifetime reliability constraint	2010	2010/03/08	10.1109/DATE.2010.5457063	design, automation, and test in europe	date		463BE6FF	17241
7D695063	Embedded systems design: scientific challenges and work directions	embedded systems design scientific challenges and work directions	2009	2009/04/20	10.1109/DATE.2009.5090623	design, automation, and test in europe	date		463BE6FF	17459
7D09E40F	Reconfigurable Signal Processing in Wireless Terminals	reconfigurable signal processing in wireless terminals	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	17264
7FA1292F	An Analytical Model for Predicting the Remaining Battery Capacity of Lithium-Ion Batteries	an analytical model for predicting the remaining battery capacity of lithium ion batteries	2003	2003/03/03	10.1109/DATE.2003.1253775	design, automation, and test in europe	date		463BE6FF	16270
80104154	A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms	a modular simulation framework for spatial and temporal task mapping onto multi processor soc platforms	2005	2005/03/07	10.1109/DATE.2005.21	design, automation, and test in europe	date		463BE6FF	17926
75D35C37	Worst-case communication time analysis of networks-on-chip with shared virtual channels	worst case communication time analysis of networks on chip with shared virtual channels	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
814921E0	Strategic directions towards multicore application specific computing	strategic directions towards multicore application specific computing	2009	2009/04/20	10.1109/DATE.2009.5090859	design, automation, and test in europe	date		463BE6FF	17351
5B1D377A	Formal verification of the Pentium/sup /spl reg//4 floating-point multiplier	formal verification of the pentium sup spl reg 4 floating point multiplier	2002	2002		design, automation, and test in europe	date		463BE6FF	19555
81259A8D	Defeating classical hardware countermeasures: a new processing for side channel analysis	defeating classical hardware countermeasures a new processing for side channel analysis	2008	2008/03/10		design, automation, and test in europe	date		463BE6FF	18700
7BFF0ECB	Real-time capable CAN to AVB ethernet gateway using frame aggregation and scheduling	real time capable can to avb ethernet gateway using frame aggregation and scheduling	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19483
7FD25094	An error-correcting unordered code and hardware support for robust asynchronous global communication	an error correcting unordered code and hardware support for robust asynchronous global communication	2010	2010/03/08	10.1109/DATE.2010.5456948	design, automation, and test in europe	date		463BE6FF	19144
80376390	Architectures for online error detection and recovery in multicore processors	architectures for online error detection and recovery in multicore processors	2011	2011/03	10.1109/DATE.2011.5763096	design, automation, and test in europe	date		463BE6FF	18798
7C460A3E	Automotive ethernet: in-vehicle networking and smart mobility	automotive ethernet in vehicle networking and smart mobility	2013	2013/03/18	10.7873/DATE.2013.349	design, automation, and test in europe	date		463BE6FF	17413
7FBDD5D6	Communication and Co-Simulation Infrastructure for Heterogeneous System Integration	communication and co simulation infrastructure for heterogeneous system integration	2006	2006	10.1109/DATE.2006.243829	design, automation, and test in europe	date		463BE6FF	19483
76E6A4CD	A high-performance dense block matching solution for automotive 6D-vision	a high performance dense block matching solution for automotive 6d vision	2012	2012/03/12	10.1109/DATE.2012.6176475	design, automation, and test in europe	date		463BE6FF	17636
7DF9FBF8	TSUNAMI: An Integrated Timing-Driven Place And Route Research Platform	tsunami an integrated timing driven place and route research platform	2005	2005/03/07	10.1109/DATE.2005.317	design, automation, and test in europe	date		463BE6FF	18639
7D8E5FA7	Characterization-free behavioral power modeling	characterization free behavioral power modeling	1998	1998/02/23	10.1109/DATE.1998.655945	design, automation, and test in europe	date		463BE6FF	18515
80E38CF1	Design Space Exploration for Dynamically Reconfigurable Architectures	design space exploration for dynamically reconfigurable architectures	2005	2005/03/07	10.1109/DATE.2005.118	design, automation, and test in europe	date		463BE6FF	19019
7FB0DB19	Spintronics for low-power computing	spintronics for low power computing	2014	2014/03	10.7873/DATE.2014.316	design, automation, and test in europe	date		463BE6FF	17503
7FDDB4D3	Directed-Binary Search in Logic BIST Diagnostics	directed binary search in logic bist diagnostics	2002	2002/03/04	10.1109/DATE.2002.998477	design, automation, and test in europe	date		463BE6FF	19003
5B442977	Real-Time Multiprocessor SoC for Mobile Ad Hoc Networks	real time multiprocessor soc for mobile ad hoc networks	2007	2007		design automation and test in europe	date		463BE6FF	19555
76F5C0A4	How to Choose Semiconductor IP? - Embedded Processors	how to choose semiconductor ip embedded processors	2002	2002/03/04	10.1109/DATE.2002.998241	design, automation, and test in europe	date		463BE6FF	19555
7E6E6D91	Area efficient asynchronous SDM routers using 2-stage clos switches	area efficient asynchronous sdm routers using 2 stage clos switches	2012	2012/03/12	10.1109/DATE.2012.6176710	design, automation, and test in europe	date		463BE6FF	19517
75EFC7AE	Chameleon: Channel efficient Optical Network-on-Chip	chameleon channel efficient optical network on chip	2014	2014/03	10.7873/DATE.2014.317	design, automation, and test in europe	date		463BE6FF	17445
771FD7A8	Explicit transient thermal simulation of liquid-cooled 3D ICs	explicit transient thermal simulation of liquid cooled 3d ics	2013	2013/03/18	10.7873/DATE.2013.283	design, automation, and test in europe	date		463BE6FF	19555
797CA855	Exploiting expendable process-margins in DRAMs for run-time performance optimization	exploiting expendable process margins in drams for run time performance optimization	2014	2014/03	10.7873/DATE.2014.186	design, automation, and test in europe	date		463BE6FF	17640
7D5A7732	Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks	joint consideration of fault tolerance energy efficiency and performance in on chip networks	2007	2007/04/16	10.1109/DATE.2007.364538	design, automation, and test in europe	date		463BE6FF	18954
7D85B242	Network Processing Challenges and an Experimental NPU Platform	network processing challenges and an experimental npu platform	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19355
77FB5511	Predicting coupled noise in RC circuits	predicting coupled noise in rc circuits	2000	2000/01/01	10.1145/343647.343836	design, automation, and test in europe	date		463BE6FF	19071
76FE1964	EVX: Vector execution on low power EDGE cores	evx vector execution on low power edge cores	2014	2014/03	10.7873/DATE.2014.035	design, automation, and test in europe	date		463BE6FF	17611
7EB4497E	Decomposition of instruction decoder for low power design	decomposition of instruction decoder for low power design	2004	2004/02/16	10.1109/DATE.2004.1268920	design, automation, and test in europe	date		463BE6FF	19176
7F6AC373	A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context	a novel dram architecture as a low leakage alternative for sram caches in a 3d interconnect context	2009	2009/04/20	10.1109/DATE.2009.5090798	design, automation, and test in europe	date		463BE6FF	19316
7DB176B2	Design Method for Constant Power Consumption of Differential Logic Circuits	design method for constant power consumption of differential logic circuits	2005	2005/03/07	10.1109/DATE.2005.113	design, automation, and test in europe	date		463BE6FF	19013
7D55AC17	Timing-Driven Cell Layout De-Compaction for Yield Optimization by Critical Area Minimization	timing driven cell layout de compaction for yield optimization by critical area minimization	2006	2006	10.1109/DATE.2006.243774	design, automation, and test in europe	date		463BE6FF	19042
7E8C439F	Performance driven resynthesis by exploiting retiming-induced state register equivalence	performance driven resynthesis by exploiting retiming induced state register equivalence	1999	1999/01/01	10.1109/DATE.1999.761196	design, automation, and test in europe	date		463BE6FF	19517
756E4CF8	Memory fast-forward: a low cost special function unit to enhance energy efficiency in GPU for big data processing	memory fast forward a low cost special function unit to enhance energy efficiency in gpu for big data processing	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19458
77C3D5A0	Automatic abstraciton for worst-case analysis of discrete systems	automatic abstraciton for worst case analysis of discrete systems	2000	2000/01/01	10.1109/DATE.2000.840830	design, automation, and test in europe	date		463BE6FF	19198
8026E58C	Simultaneous state, Vt and Tox assignment for total standby power minimization	simultaneous state vt and tox assignment for total standby power minimization	2004	2004/02/16	10.1109/DATE.2004.1268894	design, automation, and test in europe	date		463BE6FF	18725
7EBCD04D	Nanometer design: what are the requirements for manufacturing test?	nanometer design what are the requirements for manufacturing test	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19430
771360CD	Using synchronization stalls in power-aware accelerators	using synchronization stalls in power aware accelerators	2013	2013/03/18	10.7873/DATE.2013.091	design, automation, and test in europe	date		463BE6FF	19555
80356242	RMOT: recursion in model order for task execution time estimation in a software pipeline	rmot recursion in model order for task execution time estimation in a software pipeline	2010	2010/03/08	10.1109/DATE.2010.5456912	design, automation, and test in europe	date		463BE6FF	19555
7FA183D5	From UML/SysML to Matlab/Simulink: Current State and Future Perspectives	from uml sysml to matlab simulink current state and future perspectives	2006	2006	10.1109/DATE.2006.244002	design, automation, and test in europe	date		463BE6FF	17556
6912E133	Power/ground mesh area optimization using multigrid-based technique [IC design]	power ground mesh area optimization using multigrid based technique ic design	2003	2003	10.1109/DATE.2003.1253712	design, automation, and test in europe	date		463BE6FF	19555
7D5AF803	Robust and low complexity rate control for solar powered sensors	robust and low complexity rate control for solar powered sensors	2008	2008/03/10	10.1109/DATE.2008.4484691	design, automation, and test in europe	date		463BE6FF	18817
7CB40E55	Sensitivity analysis for arbitrary activation patterns in real-time systems	sensitivity analysis for arbitrary activation patterns in real time systems	2013	2013/03/18	10.7873/DATE.2013.041	design, automation, and test in europe	date		463BE6FF	17437
7E20C0E4	Lightweight middleware for seamless HW-SW interoperability, with application to wireless sensor networks	lightweight middleware for seamless hw sw interoperability with application to wireless sensor networks	2007	2007/04/16	10.1109/DATE.2007.364431	design, automation, and test in europe	date		463BE6FF	18984
7D353462	Extended Hamiltonian pencil for passivity assessment and enforcement for S-parameter systems	extended hamiltonian pencil for passivity assessment and enforcement for s parameter systems	2010	2010/03/08	10.1109/DATE.2010.5456981	design, automation, and test in europe	date		463BE6FF	19331
078E0D75	Is there a Market for SystemC Tools?	is there a market for systemc tools	2005			design, automation, and test in europe	date		463BE6FF	19555
7E0E5195	A scan pattern debugger for partial scan industrial designs	a scan pattern debugger for partial scan industrial designs	2012	2012/03/12	10.1109/DATE.2012.6176531	design, automation, and test in europe	date		463BE6FF	19555
77F02553	Automatic equivalence check of circuit descriptions at clocked algorithmic and register transfer level (poster paper)	automatic equivalence check of circuit descriptions at clocked algorithmic and register transfer level poster paper	2000	2000/01/01	10.1145/343647.344347	design, automation, and test in europe	date		463BE6FF	19224
8038585C	Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs	precision and error analysis of matlab applications during automated hardware synthesis for fpgas	2001	2001/03/13	10.1109/DATE.2001.915108	design, automation, and test in europe	date		463BE6FF	17596
766FBFA6	A power-efficient reconfigurable architecture using PCM configuration technology	a power efficient reconfigurable architecture using pcm configuration technology	2014	2014/03	10.7873/DATE.2014.349	design, automation, and test in europe	date		463BE6FF	19555
8026AE4D	Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology	optical ring network on chip ornoc architecture and design methodology	2011	2011/03	10.1109/DATE.2011.5763134	design, automation, and test in europe	date		463BE6FF	18766
7BC58313	Formal verification of word-level specifications	formal verification of word level specifications	1999	1999/01/01	10.1109/DATE.1999.761096	design, automation, and test in europe	date		463BE6FF	18628
5FD3BD7C	Test infrastructure design for the Nexperia/spl trade/ home platform PNX8550 system chip	test infrastructure design for the nexperia spl trade home platform pnx8550 system chip	2004	2004		design, automation, and test in europe	date		463BE6FF	19555
7D332400	A Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-on-Chip Fault Diagnosis	a partition based approach for identifying failing scan cells in scan bist with applications to system on chip fault diagnosis	2003	2003/03/03	10.1109/DATE.2003.1253613	design, automation, and test in europe	date		463BE6FF	19436
79BA32EE	Fixed origin corner square inspection layout regularity metric	fixed origin corner square inspection layout regularity metric	2012	2012/03/12	10.1109/DATE.2012.6176581	design, automation, and test in europe	date		463BE6FF	17620
7D2F75EF	System Level Design of Embedded Controllers: Knock Detection, A Case Study in the Automotive Domain	system level design of embedded controllers knock detection a case study in the automotive domain	2003	2003/03/03	10.1109/DATE.2003.1186700	design, automation, and test in europe	date		463BE6FF	19444
5AF3A4DD	Network Processors: A Perspective on Market Requirements	network processors a perspective on market requirements	2001			design, automation, and test in europe	date		463BE6FF	16771
75648722	The future of electronics, semiconductors, and design in Europe: panel	the future of electronics semiconductors and design in europe panel	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E1380C6	Correlating models and silicon for improved parametric yield	correlating models and silicon for improved parametric yield	2011	2011/03	10.1109/DATE.2011.5763194	design, automation, and test in europe	date		463BE6FF	19476
7DA4AC34	A 14 bit, 280 kS/s cyclic ADC with 100 dB SFDR	a 14 bit 280 ks s cyclic adc with 100 db sfdr	2010	2010/03/08	10.1109/DATE.2010.5457109	design, automation, and test in europe	date		463BE6FF	19476
7E1666A7	Hierarchical modeling and simulation of large analog circuits	hierarchical modeling and simulation of large analog circuits	2004	2004/02/16	10.1109/DATE.2004.1268956	design, automation, and test in europe	date		463BE6FF	18788
7E28E75F	Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs	debug support calibration and emulation for multiple processor and powertrain control socs	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	17167
77594B5B	Hardware-assisted code obfuscation for FPGA soft microprocessors	hardware assisted code obfuscation for fpga soft microprocessors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19476
80D5486C	EM Wave Coupling Noise Modeling Based on Chebyshev Approximation and Exact Moment Formulation	em wave coupling noise modeling based on chebyshev approximation and exact moment formulation	2005	2005/03/07	10.1109/DATE.2005.131	design, automation, and test in europe	date		463BE6FF	19449
7E1774F1	Virtual fault simulation of distributed IP-based designs	virtual fault simulation of distributed ip based designs	2000	2000/01/01	10.1109/DATE.2000.840023	design, automation, and test in europe	date		463BE6FF	19381
7CB2C8B3	Automatic circuit sizing technique for the analog circuits with flexible TFTs considering process variation and bending effects	automatic circuit sizing technique for the analog circuits with flexible tfts considering process variation and bending effects	2013	2013/03/18	10.7873/DATE.2013.297	design, automation, and test in europe	date		463BE6FF	19555
7247A742	IPSIM: SystemC 3.0 enhancements for communication refinement [SoC design]	ipsim systemc 3 0 enhancements for communication refinement soc design	2003	2003	10.1109/DATE.2003.1186680	design, automation, and test in europe	date		463BE6FF	17508
7817F151	RETLab: A fast design-automation framework for arbitrary RET networks	retlab a fast design automation framework for arbitrary ret networks	2014	2014/03	10.7873/DATE.2014.131	design, automation, and test in europe	date		463BE6FF	17624
7A021284	A Polynomial Time Optimal Diode Insertion/Routing Algorithm for Fixing Antenna Problem	a polynomial time optimal diode insertion routing algorithm for fixing antenna problem	2002	2002/03/04	10.1109/DATE.2002.998315	design, automation, and test in europe	date		463BE6FF	17526
759EE514	Generating and Executing Multi-Exit Custom Instructions for an Adaptive Extensible Processor	generating and executing multi exit custom instructions for an adaptive extensible processor	2007	2007/04	10.1109/DATE.2007.364612	design, automation, and test in europe	date		463BE6FF	19459
76D97D1F	Interconnect delay and slew metrics using the beta distribution	interconnect delay and slew metrics using the beta distribution	2010	2010/03/08	10.1109/DATE.2010.5457014	design automation and test in europe	date		463BE6FF	19555
7E0A73A9	DAGS: distribution agnostic sequential Monte Carlo scheme for task execution time estimation	dags distribution agnostic sequential monte carlo scheme for task execution time estimation	2010	2010/03/08	10.1109/DATE.2010.5457076	design, automation, and test in europe	date		463BE6FF	19555
7EF4A502	Optimization of the bias current network for accurate on-chip thermal monitoring	optimization of the bias current network for accurate on chip thermal monitoring	2010	2010/03/08	10.1109/DATE.2010.5457023	design, automation, and test in europe	date		463BE6FF	19555
7C9D6F3E	A thermal stress-aware algorithm for power and temperature management of MPSoCs	a thermal stress aware algorithm for power and temperature management of mpsocs	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7901C970	A new approach for adaptive failure diagnostics based on emulation test	a new approach for adaptive failure diagnostics based on emulation test	2010	2010/03	10.1109/DATE.2010.5457183	design, automation, and test in europe	date		463BE6FF	17547
7E07672E	Detecting/preventing information leakage on the memory bus due to malicious hardware	detecting preventing information leakage on the memory bus due to malicious hardware	2010	2010/03/08	10.1109/DATE.2010.5456930	design, automation, and test in europe	date		463BE6FF	17549
7AE3FC4A	Identification and exploitation of symmetries in DSP algorithms	identification and exploitation of symmetries in dsp algorithms	1999	1999/01/01	10.1145/307418.307572	design, automation, and test in europe	date		463BE6FF	19112
7EE6E5E7	Spatial correlation extraction via random field simulation and production chip performance regression	spatial correlation extraction via random field simulation and production chip performance regression	2008	2008/03/10	10.1109/DATE.2008.4484904	design, automation, and test in europe	date		463BE6FF	19187
76DD199C	Transistor-level gate model based statistical timing analysis considering correlations	transistor level gate model based statistical timing analysis considering correlations	2012	2012/03/12	10.1109/DATE.2012.6176628	design, automation, and test in europe	date		463BE6FF	17586
7F3C4641	A low-redundancy approach to semi-concurrent error detection in data paths	a low redundancy approach to semi concurrent error detection in data paths	1998	1998/02/23	10.1109/DATE.1998.655866	design, automation, and test in europe	date		463BE6FF	18877
805693CA	Library Compatible Ceff for Gate-Level Timing	library compatible ceff for gate level timing	2002	2002/03/04	10.1109/DATE.2002.998394	design, automation, and test in europe	date		463BE6FF	19163
806363CB	C Based Hardware Design for Wireless Applications	c based hardware design for wireless applications	2005	2005/03/07	10.1109/DATE.2005.87	design, automation, and test in europe	date		463BE6FF	18354
7E960EDC	A simulation methodology for worst-case response time estimation of distributed real-time systems	a simulation methodology for worst case response time estimation of distributed real time systems	2008	2008/03/10	10.1109/DATE.2008.4484735	design, automation, and test in europe	date		463BE6FF	18825
7CFB190F	Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints	successful attack on an fpga based wddl des cryptoprocessor without place and route constraints	2009	2009/04/20	10.1109/DATE.2009.5090745	design, automation, and test in europe	date		463BE6FF	18954
805F7B0C	An Integrated Approach for Improving Cache Behavior	an integrated approach for improving cache behavior	2003	2003/03/03	10.1109/DATE.2003.1253704	design, automation, and test in europe	date		463BE6FF	19143
7E61EBFD	A method for the efficient development of timed and untimed transaction-level models of systems-on-chip	a method for the efficient development of timed and untimed transaction level models of systems on chip	2008	2008/03/10	10.1109/DATE.2008.4484652	design, automation, and test in europe	date		463BE6FF	18430
7DB9B2A5	An efficient distributed memory interface for many-core platform with 3D stacked DRAM	an efficient distributed memory interface for many core platform with 3d stacked dram	2010	2010/03/08	10.1109/DATE.2010.5457230	design, automation, and test in europe	date		463BE6FF	18699
7E8CA17E	Logic Design for On-Chip Test Clock Generation - Implementation Details and Impact on Delay Test Quality	logic design for on chip test clock generation implementation details and impact on delay test quality	2005	2005/03/07	10.1109/DATE.2005.199	design, automation, and test in europe	date		463BE6FF	18701
5C1DCDD8	RTL power optimisation: concepts, tools and design experiences [Tutorial]	rtl power optimisation concepts tools and design experiences tutorial	2004	2004		design, automation, and test in europe	date		463BE6FF	19555
7E9FA695	A shared-variable-based synchronization approach to efficient cache coherence simulation for multi-core systems	a shared variable based synchronization approach to efficient cache coherence simulation for multi core systems	2011	2011/03	10.1109/DATE.2011.5763061	design, automation, and test in europe	date		463BE6FF	19471
7C964473	Towards performance analysis of SDFGs mapped to shared-bus architectures using model-checking	towards performance analysis of sdfgs mapped to shared bus architectures using model checking	2013	2013/03/18	10.7873/DATE.2013.243	design, automation, and test in europe	date		463BE6FF	17563
7D89F528	Repartitioning and technology mapping of electronic hybrid systems	repartitioning and technology mapping of electronic hybrid systems	1998	1998/02/23	10.1109/DATE.1998.655836	design, automation, and test in europe	date		463BE6FF	18699
7EC29555	Circuit and DFT techniques for robust and low cost qualification of a mixed-signal SoC with integrated power management system	circuit and dft techniques for robust and low cost qualification of a mixed signal soc with integrated power management system	2011	2011/03	10.1109/DATE.2011.5763281	design, automation, and test in europe	date		463BE6FF	19003
808026B6	Automated Concurrency Re-Assignment in High Level System Models for Efficient System-Level Simulation	automated concurrency re assignment in high level system models for efficient system level simulation	2002	2002/03/04	10.1109/DATE.2002.998404	design, automation, and test in europe	date		463BE6FF	18533
771AB3C5	On the optimality of K longest path generation algorithm under memory constraints	on the optimality of k longest path generation algorithm under memory constraints	2012	2012/03/12	10.1109/DATE.2012.6176507	design, automation, and test in europe	date		463BE6FF	17592
783A46E7	Codex-dp: co-design of communicating systems using dynamic programming	codex dp co design of communicating systems using dynamic programming	1999	1999/01/01	10.1109/DATE.1999.761184	design, automation, and test in europe	date		463BE6FF	19248
7D8E4F4A	A P1500-Compatible Programmable BIST Aapproach for the Test of Embedded Flash Memories	a p1500 compatible programmable bist aapproach for the test of embedded flash memories	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19279
7F4EF007	Double-Sampling Single-Loop Sigma-Delta Modulator Topologies for Broadband Applications	double sampling single loop sigma delta modulator topologies for broadband applications	2006	2006	10.1109/DATE.2006.243765	design, automation, and test in europe	date		463BE6FF	19318
7801E030	Distributed reinforcement learning for power limited many-core system performance optimization	distributed reinforcement learning for power limited many core system performance optimization	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7CDCEC0F	Virtual prototype life cycle in automotive applications	virtual prototype life cycle in automotive applications	2014	2014/03	10.7873/DATE.2014.212	design, automation, and test in europe	date		463BE6FF	19555
752DD3DD	Retention time measurements and modelling of bit error rates of WIDE I/O DRAM in MPSoCs	retention time measurements and modelling of bit error rates of wide i o dram in mpsocs	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17551
7825A5DC	A new IEEE 1149.1 boundary scan design for the detection of delay defects	a new ieee 1149 1 boundary scan design for the detection of delay defects	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	18930
7C4EA08E	Detecting undetectable controller faults using power analysis	detecting undetectable controller faults using power analysis	2000	2000/01/01	10.1109/DATE.2000.840867	design, automation, and test in europe	date		463BE6FF	19498
7E2E2B21	Random jitter extraction technique in a multi-gigahertz signal	random jitter extraction technique in a multi gigahertz signal	2004	2004/02/16	10.1109/DATE.2004.1268862	design, automation, and test in europe	date		463BE6FF	19149
7EEDB074	Performance-reliability tradeoff analysis for multithreaded applications	performance reliability tradeoff analysis for multithreaded applications	2012	2012/03/12	10.1109/DATE.2012.6176624	design, automation, and test in europe	date		463BE6FF	19555
7D9EAEB1	Have I really met timing? - validating primetime timing reports with SPICE	have i really met timing validating primetime timing reports with spice	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18587
7EBC0587	Performance-Area Trade-Off of Address Generators for Address Decoder-Decoupled Memory	performance area trade off of address generators for address decoder decoupled memory	2002	2002/03/04	10.1109/DATE.2002.998407	design, automation, and test in europe	date		463BE6FF	19235
7C992C8D	Impact of steep-slope transistors on non-von Neumann architectures: CNN case study	impact of steep slope transistors on non von neumann architectures cnn case study	2014	2014/03	10.7873/DATE.2014.150	design, automation, and test in europe	date		463BE6FF	17610
788BFEEB	Ageing simulation of analogue circuits and systems using adaptive transient evaluation	ageing simulation of analogue circuits and systems using adaptive transient evaluation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19468
7EEBFA7A	Comfortable Modeling of Complex Reactive Systems	comfortable modeling of complex reactive systems	2006	2006	10.1109/DATE.2006.243970	design, automation, and test in europe	date		463BE6FF	19105
7DC44F71	Stochastic modeling and optimization for robust power management in a partially observable system	stochastic modeling and optimization for robust power management in a partially observable system	2007	2007/04/16	10.1109/DATE.2007.364385	design, automation, and test in europe	date		463BE6FF	18885
808A238D	Efficient Minimization of Fully Testable 2-SPP Networks	efficient minimization of fully testable 2 spp networks	2006	2006	10.1109/DATE.2006.244121	design, automation, and test in europe	date		463BE6FF	19212
77A2DED8	Connected, smart devices â€” computing beyond the desktop	connected smart devices computing beyond the desktop	2000	2000/01/01	10.1145/343647.343676	design, automation, and test in europe	date		463BE6FF	19555
7DD1F496	Online Scheduling for Block-Partitioned Reconfigurable Devices	online scheduling for block partitioned reconfigurable devices	2003	2003/03/03	10.1109/DATE.2003.1253622	design, automation, and test in europe	date		463BE6FF	17639
7844D2EE	A verilog-a model for reconfigurable logic gates based on graphene pn-junctions	a verilog a model for reconfigurable logic gates based on graphene pn junctions	2013	2013/03/18	10.7873/DATE.2013.185	design, automation, and test in europe	date		463BE6FF	17395
7E257F87	On the verification of synthesized designs using automatically generated transformational witnesses	on the verification of synthesized designs using automatically generated transformational witnesses	2001	2001/03/13	10.1109/DATE.2001.915123	design, automation, and test in europe	date		463BE6FF	19318
7B088A4A	Cooperative safety: a combination of multiple technologies	cooperative safety a combination of multiple technologies	2008	2008/03/10	10.1109/DATE.2008.4484804	design, automation, and test in europe	date		463BE6FF	19555
7DF955CC	A dynamic model for the state assignment problem	a dynamic model for the state assignment problem	1998	1998/02/23	10.1109/DATE.1998.655955	design, automation, and test in europe	date		463BE6FF	19203
8154A8C9	Scalable reconfigurable channel decoder architecture for future wireless handsets	scalable reconfigurable channel decoder architecture for future wireless handsets	2007	2007/04/16	10.1109/DATE.2007.364524	design, automation, and test in europe	date		463BE6FF	19060
07E7D43C	Flexibility-oriented design methodology for reconfigurable DeltaSigma modulators	flexibility oriented design methodology for reconfigurable deltasigma modulators	2007			design, automation, and test in europe	date		463BE6FF	19555
7F24C1EF	Efficient field processing cores in an innovative protocol processor system-on-chip	efficient field processing cores in an innovative protocol processor system on chip	2003	2003/03/03	10.1109/DATE.2003.1186665	design, automation, and test in europe	date		463BE6FF	18896
7F3A943B	FPGA Architecture Characterization for System Level Performance Analysis	fpga architecture characterization for system level performance analysis	2006	2006	10.1109/DATE.2006.244092	design, automation, and test in europe	date		463BE6FF	18724
782D0150	Low-cost checkpointing in automotive safety-relevant systems	low cost checkpointing in automotive safety relevant systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19502
7E85E6B5	An enhanced double-TSV scheme for defect tolerance in 3D-IC	an enhanced double tsv scheme for defect tolerance in 3d ic	2013	2013/03/18	10.7873/DATE.2013.302	design, automation, and test in europe	date		463BE6FF	19483
7EEBEBF0	Delay Fault Testing of Core-Based Systems-on-a-Chip	delay fault testing of core based systems on a chip	2003	2003/03/03	10.1109/DATE.2003.1253696	design, automation, and test in europe	date		463BE6FF	19253
7F2C96D2	NoC-MPU: A secure architecture for flexible co-hosting on shared memory MPSoCs	noc mpu a secure architecture for flexible co hosting on shared memory mpsocs	2011	2011/03	10.1109/DATE.2011.5763291	design, automation, and test in europe	date		463BE6FF	18935
8164C0E4	Set Top Box SoC Design Methodology at STMicroelectronics	set top box soc design methodology at stmicroelectronics	2003	2003/03/03	10.1109/DATE.2003.1186698	design, automation, and test in europe	date		463BE6FF	18463
766459FE	Assessing the cost effectiveness of integrated passives	assessing the cost effectiveness of integrated passives	2000	2000/01/01	10.1109/DATE.2000.840838	design, automation, and test in europe	date		463BE6FF	19260
7B7AA216	Optimization techniques for craig interpolant compaction in unbounded model checking	optimization techniques for craig interpolant compaction in unbounded model checking	2013	2013/03/18	10.7873/DATE.2013.289	design, automation, and test in europe	date		463BE6FF	19555
784969CC	Statistical thermal modeling and optimization considering leakage power variations	statistical thermal modeling and optimization considering leakage power variations	2012	2012/03/12	10.1109/DATE.2012.6176544	design, automation, and test in europe	date		463BE6FF	19401
78AE24A3	CRUSADE: hardware/software co-synthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems	crusade hardware software co synthesis of dynamically reconfigurable heterogeneous real time distributed embedded systems	1999	1999/01/01	10.1109/DATE.1999.761103	design, automation, and test in europe	date		463BE6FF	18612
7DF54922	Single step current driven routing of multiterminal signal nets for analog applications	single step current driven routing of multiterminal signal nets for analog applications	2000	2000/01/01	10.1109/DATE.2000.840309	design, automation, and test in europe	date		463BE6FF	18876
7E6341A9	ADOLT - an adaptable online testing scheme for VLSI circuits	adolt an adaptable online testing scheme for vlsi circuits	1999	1999/01/01	10.1109/DATE.1999.761223	design, automation, and test in europe	date		463BE6FF	19318
7CF29220	System-Level Process Variation Driven Throughput Analysis for Single and Multiple Voltage-Frequency Island Designs	system level process variation driven throughput analysis for single and multiple voltage frequency island designs	2007	2007/04	10.1109/DATE.2007.364625	design, automation, and test in europe	date		463BE6FF	19125
7E6A842C	Static timing analysis of embedded software on advanced processor architectures	static timing analysis of embedded software on advanced processor architectures	2000	2000/01/01	10.1109/DATE.2000.840840	design, automation, and test in europe	date		463BE6FF	17965
7DA7B44F	Cache aware compression for processor debug support	cache aware compression for processor debug support	2009	2009/04/20	10.1109/DATE.2009.5090659	design, automation, and test in europe	date		463BE6FF	19388
7DDA1DCC	Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems	scheduling of conditional process graphs for the synthesis of embedded systems	2008	2008		design automation and test in europe	date		463BE6FF	19555
77A18652	How to use knowledge in an analysis process	how to use knowledge in an analysis process	1999	1999/01/01	10.1109/DATE.1999.761172	design, automation, and test in europe	date		463BE6FF	19370
7DFFAA32	Comparative Analysis and Application of Data Repository Infrastructure for Collaboration-Enabled Distributed Design Environments	comparative analysis and application of data repository infrastructure for collaboration enabled distributed design environments	2002	2002/03/04	10.1109/DATE.2002.998486	design, automation, and test in europe	date		463BE6FF	18483
80E46ED1	HW/SW co-detection of transient and permanent faults with fast recovery in statically scheduled data paths	hw sw co detection of transient and permanent faults with fast recovery in statically scheduled data paths	2010	2010/03/08	10.1109/DATE.2010.5456957	design, automation, and test in europe	date		463BE6FF	17542
7BBCB060	Towards verifying determinism of SystemC designs	towards verifying determinism of systemc designs	2014	2014/03	10.7873/DATE.2014.166	design, automation, and test in europe	date		463BE6FF	19555
7F11A791	Completeness in SMT-based BMC for software programs	completeness in smt based bmc for software programs	2008	2008/03/10	10.1109/DATE.2008.4484777	design, automation, and test in europe	date		463BE6FF	19103
7CEA1F6A	A UML-Based Design Methodology for Real-Time and Embedded Sytems	a uml based design methodology for real time and embedded sytems	2002	2002/03/04	10.1109/DATE.2002.998387	design, automation, and test in europe	date		463BE6FF	15996
775F2E29	System-level modeling of energy in TLM for early validation of power and thermal management	system level modeling of energy in tlm for early validation of power and thermal management	2013	2013/03/18	10.7873/DATE.2013.327	design, automation, and test in europe	date		463BE6FF	17560
78C08E15	d 2 -LBDR: distance-driven routing to handle permanent failures in 2D mesh NOCs	d 2 lbdr distance driven routing to handle permanent failures in 2d mesh nocs	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
810E6FE3	Simulation-based reusable posynomial models for MOS transistor parameters	simulation based reusable posynomial models for mos transistor parameters	2007	2007/04/16	10.1109/DATE.2007.364569	design, automation, and test in europe	date		463BE6FF	19363
7FB0FAFE	Designing MRF based Error Correcting Circuits for Memory Elements	designing mrf based error correcting circuits for memory elements	2006	2006	10.1109/DATE.2006.244144	design, automation, and test in europe	date		463BE6FF	18887
817069CB	Reducing the storage requirements of a test sequence by using a background vector	reducing the storage requirements of a test sequence by using a background vector	2010	2010/03/08	10.1109/DATE.2010.5456996	design, automation, and test in europe	date		463BE6FF	19490
7B4F6943	DeSpErate: Speeding-up design space exploration by using predictive simulation scheduling	desperate speeding up design space exploration by using predictive simulation scheduling	2014	2014/03	10.7873/DATE.2014.231	design, automation, and test in europe	date		463BE6FF	17643
7F5C1351	Automating Processor Customisation: Optimised Memory Access and Resource Sharing	automating processor customisation optimised memory access and resource sharing	2006	2006	10.1109/DATE.2006.244087	design, automation, and test in europe	date		463BE6FF	19246
7F91A925	Using contract-based component specifications for virtual integration testing and architecture design	using contract based component specifications for virtual integration testing and architecture design	2011	2011/03	10.1109/DATE.2011.5763167	design, automation, and test in europe	date		463BE6FF	18762
08684992	DATE Executive Committee	date executive committee	2002			design, automation, and test in europe	date		463BE6FF	19555
80E85419	SlackProbe: a low overhead in situ on-line timing slack monitoring methodology	slackprobe a low overhead in situ on line timing slack monitoring methodology	2013	2013/03/18	10.7873/DATE.2013.070	design, automation, and test in europe	date		463BE6FF	19335
7A3DA45B	STT-RAM designs supporting dual-port accesses	stt ram designs supporting dual port accesses	2013	2013/03/18	10.7873/DATE.2013.180	design, automation, and test in europe	date		463BE6FF	19438
7C9EB243	Test Enrichment for Path Delay Faults Using Multiple Sets of Target Faults	test enrichment for path delay faults using multiple sets of target faults	2002	2002/03/04	10.1109/DATE.2002.998379	design, automation, and test in europe	date		463BE6FF	17325
80680277	Automated Exploration of Pareto-optimal Configurations in Parameterized Dynamic Memory Allocation for Embedded Systems	automated exploration of pareto optimal configurations in parameterized dynamic memory allocation for embedded systems	2006	2006	10.1109/DATE.2006.243771	design, automation, and test in europe	date		463BE6FF	18571
7F1B15DA	Cycle-count-accurate processor modeling for fast and accurate system-level simulation	cycle count accurate processor modeling for fast and accurate system level simulation	2011	2011/03	10.1109/DATE.2011.5763060	design, automation, and test in europe	date		463BE6FF	19142
7EDC93BA	Functional coverage metric generation from temporal event relation graph	functional coverage metric generation from temporal event relation graph	2004	2004/02/16	10.1109/DATE.2004.1268923	design, automation, and test in europe	date		463BE6FF	19027
812D2870	Design flow for embedded FPGAs based on a flexible architecture template	design flow for embedded fpgas based on a flexible architecture template	2008	2008/03/10	10.1109/DATE.2008.4484660	design, automation, and test in europe	date		463BE6FF	19041
7D5BAF25	SOC Testing Methodology and Practice	soc testing methodology and practice	2005	2005/03/07	10.1109/DATE.2005.273	design, automation, and test in europe	date		463BE6FF	18194
79E6359E	(AS) 2 : accelerator synthesis using algorithmic skeletons for rapid design space exploration	as 2 accelerator synthesis using algorithmic skeletons for rapid design space exploration	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
8007E3C1	Task Scheduling under Performance Constraints for Reducing the Energy Consumption of the GALS Multi-Processor SoC	task scheduling under performance constraints for reducing the energy consumption of the gals multi processor soc	2007	2007/04	10.1109/DATE.2007.364388	design, automation, and test in europe	date		463BE6FF	19154
796F0FF6	Model driven resource usage simulation for critical embedded systems	model driven resource usage simulation for critical embedded systems	2012	2012/03/12	10.1109/DATE.2012.6176486	design, automation, and test in europe	date		463BE6FF	17653
044FFDE8	DATE Executive Committee	date executive committee	2004			design, automation, and test in europe	date		463BE6FF	19555
7D019CBA	Fast and Accurate Multiprocessor Architecture Exploration with Symbolic Programs	fast and accurate multiprocessor architecture exploration with symbolic programs	2003	2003/03/03	10.1109/DATE.2003.1253682	design, automation, and test in europe	date		463BE6FF	18914
80548AE9	A unified hardware/software MPSoC system construction and run-time framework	a unified hardware software mpsoc system construction and run time framework	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F093F6B	On the Use of an Oscillation-Based Test Methodology for CMOS Micro-Electro-Mechanical Systems	on the use of an oscillation based test methodology for cmos micro electro mechanical systems	2002	2002/03/04	10.1109/DATE.2002.998476	design, automation, and test in europe	date		463BE6FF	19297
79E8A15B	An area-efficient network interface for a TDM-based network-on-chip	an area efficient network interface for a tdm based network on chip	2013	2013/03/18	10.7873/DATE.2013.217	design, automation, and test in europe	date		463BE6FF	17342
7CAF6055	Automatic and efficient heap data management for limited local memory multicore architectures	automatic and efficient heap data management for limited local memory multicore architectures	2013	2013/03/18	10.7873/DATE.2013.130	design, automation, and test in europe	date		463BE6FF	17552
75EEAAAE	Capturing vulnerability variations for register files	capturing vulnerability variations for register files	2013	2013/03/18	10.7873/DATE.2013.299	design, automation, and test in europe	date		463BE6FF	17597
7B2D323F	Built-in generation of functional broadside tests	built in generation of functional broadside tests	2011	2011/03	10.1109/DATE.2011.5763208	design, automation, and test in europe	date		463BE6FF	17481
80B77343	Designing signal processing systems for FPGAs	designing signal processing systems for fpgas	2006	2006	10.1109/DATE.2006.243991	design, automation, and test in europe	date		463BE6FF	17612
812997A0	Techniques for Fast Transient Fault Grading Based on Autonomous Emulation	techniques for fast transient fault grading based on autonomous emulation	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	17330
813CCC56	Analysis and Modeling of Power Grid Transmission lines	analysis and modeling of power grid transmission lines	2006	2006	10.1109/DATE.2006.243965	design, automation, and test in europe	date		463BE6FF	19357
7FC3C4E9	Equisolvability of Series vs. Controller's Topology in Synchronous Language Equations	equisolvability of series vs controller s topology in synchronous language equations	2003	2003/03/03	10.1109/DATE.2003.1253778	design, automation, and test in europe	date		463BE6FF	19413
8074DF3F	Reliability- and process variation-aware placement for FPGAs	reliability and process variation aware placement for fpgas	2010	2010/03/08	10.1109/DATE.2010.5457107	design, automation, and test in europe	date		463BE6FF	17533
7F25869C	Exploiting Data Forwarding to Reduce the Power Budget of VLIW Embedded Processors	exploiting data forwarding to reduce the power budget of vliw embedded processors	2001			design, automation, and test in europe	date		463BE6FF	19214
7F3ACE7F	Analog Circuit Sizing Using Adaptive Worst-Case Parameter Sets	analog circuit sizing using adaptive worst case parameter sets	2002	2002/03/04	10.1109/DATE.2002.998359	design, automation, and test in europe	date		463BE6FF	19229
8036EE2C	RALF: reliability analysis for logic faults: an exact algorithm and its applications	ralf reliability analysis for logic faults an exact algorithm and its applications	2010	2010/03/08	10.1109/DATE.2010.5456947	design, automation, and test in europe	date		463BE6FF	17457
793A2D8D	Modeling of an analog recording system design for ECoG and AP signals	modeling of an analog recording system design for ecog and ap signals	2014	2014/03	10.7873/DATE.2014.026	design, automation, and test in europe	date		463BE6FF	17525
7FBE8B17	System Level Power Optimization of Sigma-Delta Modulator	system level power optimization of sigma delta modulator	2007	2007/04	10.1109/DATE.2007.364607	design, automation, and test in europe	date		463BE6FF	19185
7B5214F7	Partial witnesses from preprocessed quantified Boolean formulas	partial witnesses from preprocessed quantified boolean formulas	2014	2014/03	10.7873/DATE.2014.162	design, automation, and test in europe	date		463BE6FF	17513
809CE6E1	Formal Verification of the PentiumÂ® 4 Floating-Point Multiplier	formal verification of the pentium 4 floating point multiplier	2002	2002/03/04	10.1109/DATE.2002.998245	design, automation, and test in europe	date		463BE6FF	18673
808ED579	A New Approach to Test Generation and Test Compaction for Scan Circuits	a new approach to test generation and test compaction for scan circuits	2003	2003/03/03	10.1109/DATE.2003.1253735	design, automation, and test in europe	date		463BE6FF	19016
7F0CEF20	On the relationship between stuck-at fault coverage and transition fault coverage	on the relationship between stuck at fault coverage and transition fault coverage	2009	2009/04/20	10.1109/DATE.2009.5090848	design, automation, and test in europe	date		463BE6FF	19337
7D28BD78	Test quality analysis and improvement for an embedded asynchronous FIFO	test quality analysis and improvement for an embedded asynchronous fifo	2007	2007/04/16	10.1109/DATE.2007.364400	design, automation, and test in europe	date		463BE6FF	19376
7D50DCBD	3D-MMC: a modular 3D multi-core architecture with efficient resource pooling	3d mmc a modular 3d multi core architecture with efficient resource pooling	2013	2013/03/18	10.7873/DATE.2013.257	design, automation, and test in europe	date		463BE6FF	19555
7D75AC35	PowerQuest: Trace Driven Data Mining for Power Optimization	powerquest trace driven data mining for power optimization	2007	2007/04	10.1109/DATE.2007.364437	design, automation, and test in europe	date		463BE6FF	19066
7FC4A826	Design methodology for PicoRadio networks	design methodology for picoradio networks	2001	2001/03/13	10.1109/DATE.2001.915043	design, automation, and test in europe	date		463BE6FF	17103
7F19511D	Bootstrapped full-swing CMOS driver for low supply voltage operation	bootstrapped full swing cmos driver for low supply voltage operation	2006	2006	10.1109/DATE.2006.243767	design, automation, and test in europe	date		463BE6FF	18131
7F4AC6CD	Energy-efficient spatially-adaptive clustering and routing in wireless sensor networks	energy efficient spatially adaptive clustering and routing in wireless sensor networks	2009	2009/04/20	10.1109/DATE.2009.5090860	design, automation, and test in europe	date		463BE6FF	19063
7F2DDF9F	Hardware/software architecture of an algorithm for vision-based real-time vehicle detection in dark environments	hardware software architecture of an algorithm for vision based real time vehicle detection in dark environments	2008	2008/03/10	10.1109/DATE.2008.4484682	design, automation, and test in europe	date		463BE6FF	18404
80F24565	A low power strategy for future mobile terminals	a low power strategy for future mobile terminals	2004	2004/02/16	10.1109/DATE.2004.1268938	design, automation, and test in europe	date		463BE6FF	19422
7B220F5B	Cyber-physical cloud computing: the binding and migration problem	cyber physical cloud computing the binding and migration problem	2012	2012/03/12	10.1109/DATE.2012.6176587	design, automation, and test in europe	date		463BE6FF	17498
80C17EB3	An Interconnect-Aware Methodology for Analog and Mixed Signal Design, Based on High Bandwidth (Over 40 Ghz) On-Chip Transmission Line Approach	an interconnect aware methodology for analog and mixed signal design based on high bandwidth over 40 ghz on chip transmission line approach	2002	2002/03/04	10.1109/DATE.2002.998391	design, automation, and test in europe	date		463BE6FF	18113
801CF05E	Latency criticality aware on-chip communication	latency criticality aware on chip communication	2009	2009/04/20	10.1109/DATE.2009.5090820	design, automation, and test in europe	date		463BE6FF	19482
7F911B1B	Static and dynamic stability improvement strategies for 6T CMOS low-power SRAMs	static and dynamic stability improvement strategies for 6t cmos low power srams	2010	2010/03/08	10.1109/DATE.2010.5457165	design, automation, and test in europe	date		463BE6FF	19066
80EA812B	MB-LITE: a robust, light-weight soft-core implementation of the MicroBlaze architecture	mb lite a robust light weight soft core implementation of the microblaze architecture	2010	2010/03/08	10.1109/DATE.2010.5456903	design, automation, and test in europe	date		463BE6FF	18761
81710184	A tool for the assisted design of charge redistribution SAR ADCs	a tool for the assisted design of charge redistribution sar adcs	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
78867768	Analysis and minimization of test time in a combined BIST and external test approach	analysis and minimization of test time in a combined bist and external test approach	2000	2000/01/01	10.1109/DATE.2000.840029	design, automation, and test in europe	date		463BE6FF	18016
7FD9D16F	Rapid Configuration and Instruction Selection for an ASIP: A Case Study	rapid configuration and instruction selection for an asip a case study	2003	2003/03/03	10.1109/DATE.2003.1253705	design, automation, and test in europe	date		463BE6FF	18347
81571A08	Fast-prototyping Using the BTnode Platform	fast prototyping using the btnode platform	2006	2006	10.1109/DATE.2006.243867	design, automation, and test in europe	date		463BE6FF	18501
7D4A1D26	Scheduling and Mapping of Conditional Task Graphs for the Synthesis of Low Power Embedded Systems	scheduling and mapping of conditional task graphs for the synthesis of low power embedded systems	2003	2003/03/03	10.1109/DATE.2003.1253592	design, automation, and test in europe	date		463BE6FF	18648
7FA9C0B5	Reliability-aware thermal management for hard real-time applications on multi-core processors	reliability aware thermal management for hard real time applications on multi core processors	2011	2011/03	10.1109/DATE.2011.5763032	design, automation, and test in europe	date		463BE6FF	19489
803194E4	Exploiting Data-Dependent Slack Using Dynamic Multi-VDD to Minimize Energy Consumption in Datapath Circuits	exploiting data dependent slack using dynamic multi vdd to minimize energy consumption in datapath circuits	2006	2006	10.1109/DATE.2006.243897	design, automation, and test in europe	date		463BE6FF	19236
7D4082D2	SCOC3: a space computer on a chip	scoc3 a space computer on a chip	2010	2010/03	10.1109/DATE.2010.5457018	design, automation, and test in europe	date		463BE6FF	19555
7FFEDD9F	Efficient variation-aware EM-semiconductor coupled solver for the TSV structures in 3D IC	efficient variation aware em semiconductor coupled solver for the tsv structures in 3d ic	2012	2012/03/12	10.1109/DATE.2012.6176583	design, automation, and test in europe	date		463BE6FF	19555
8021A504	Transition-aware real-time task scheduling for reconfigurable embedded systems	transition aware real time task scheduling for reconfigurable embedded systems	2010	2010/03/08	10.1109/DATE.2010.5457205	design, automation, and test in europe	date		463BE6FF	19371
7DE69F0D	Recursion-driven parallel code generation for multi-core platforms	recursion driven parallel code generation for multi core platforms	2010	2010/03/08	10.1109/DATE.2010.5457214	design, automation, and test in europe	date		463BE6FF	17445
7F5A0BE7	Symmetric transparent BIST for RAMs	symmetric transparent bist for rams	1999	1999/01/01	10.1109/DATE.1999.761206	design, automation, and test in europe	date		463BE6FF	18615
7596DE2B	Multi-pumping for resource reduction in FPGA high-level synthesis	multi pumping for resource reduction in fpga high level synthesis	2013	2013/03/18	10.7873/DATE.2013.053	design, automation, and test in europe	date		463BE6FF	19208
75B2F9CB	PANEL SESSION - Is the second wave of HLS the one industry will surf on?	panel session is the second wave of hls the one industry will surf on	2009	2009/04	10.1109/DATE.2009.5090691	design, automation, and test in europe	date		463BE6FF	19555
7E51091D	Toward optimized code generation through model-based optimization	toward optimized code generation through model based optimization	2010	2010/03/08	10.1109/DATE.2010.5457010	design, automation, and test in europe	date		463BE6FF	19300
80887982	How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level	how to solve the current memory access and data transfer bottlenecks at the processor architecture or at the compiler level	2000	2000/01/01	10.1109/DATE.2000.840306	design, automation, and test in europe	date		463BE6FF	18960
7E4A90EF	Level of similarity: a metric for fault collapsing	level of similarity a metric for fault collapsing	2004	2004/02/16	10.1109/DATE.2004.1268827	design, automation, and test in europe	date		463BE6FF	19230
7E297672	SoC test scheduling with power-time tradeoff and hot spot avoidance	soc test scheduling with power time tradeoff and hot spot avoidance	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19236
804FF9C1	On Modeling Cross-Talk Faults	on modeling cross talk faults	2003	2003/03/03	10.1109/TCAD.2005.852670	design, automation, and test in europe	date		463BE6FF	18796
7746914A	Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm	runtime verification of nonlinear analog circuits using incremental time augmented rrt algorithm	2013	2013/03/18	10.7873/DATE.2013.019	design, automation, and test in europe	date		463BE6FF	17609
7DBFC37D	Detecting State Coding Conflicts in STGs Using Integer Programming	detecting state coding conflicts in stgs using integer programming	2002	2002/03/04	10.1109/DATE.2002.998295	design, automation, and test in europe	date		463BE6FF	18497
752FF415	Formal verification of analog circuit parameters across variation utilizing SAT	formal verification of analog circuit parameters across variation utilizing sat	2013	2013/03/18	10.7873/DATE.2013.294	design, automation, and test in europe	date		463BE6FF	17605
7DEC1EBB	System Level Analysis of the Bluetooth Standard	system level analysis of the bluetooth standard	2005	2005/03/07	10.1109/DATE.2005.288	design, automation, and test in europe	date		463BE6FF	18059
7EDAB9AC	An inductance modeling flow seamlessly integrated in the RF IC design chain	an inductance modeling flow seamlessly integrated in the rf ic design chain	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18945
78D0E38B	Mission profile aware robustness assessment of automotive power devices	mission profile aware robustness assessment of automotive power devices	2014	2014/03	10.7873/DATE.2014.078	design, automation, and test in europe	date		463BE6FF	19386
7E30769A	Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: a case study	design methodology for a tightly coupled vliw reconfigurable matrix architecture a case study	2004	2004/02/16	10.1109/DATE.2004.1269063	design, automation, and test in europe	date		463BE6FF	17948
86243D71	Bus designs for time-probabilistic multicore processors	bus designs for time probabilistic multicore processors	2014	2014/03/24		design, automation, and test in europe	date		463BE6FF	19555
7E6DD743	Reduction of CMOS Power Consumption and Signal Integrity Issues by Routing Optimization	reduction of cmos power consumption and signal integrity issues by routing optimization	2005	2005/03/07	10.1109/DATE.2005.256	design, automation, and test in europe	date		463BE6FF	19285
7E6470FB	RTL Test Pattern Generation for High Quality Loosely Deterministic BIST	rtl test pattern generation for high quality loosely deterministic bist	2003	2003/03/03	10.1109/DATE.2003.1253734	design, automation, and test in europe	date		463BE6FF	19106
7E977C20	Low Cost Task Migration Initiation in a Heterogeneous MP-SoC	low cost task migration initiation in a heterogeneous mp soc	2005	2005/03/07	10.1109/DATE.2005.201	design, automation, and test in europe	date		463BE6FF	18462
7E516A6B	Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture	exploiting network on chip structural redundancy for a cooperative and scalable built in self test architecture	2011	2011/03	10.1109/DATE.2011.5763109	design, automation, and test in europe	date		463BE6FF	19085
7D9E3F7F	An novel methodology for reducing SoC test data volume on FPGA-based testers	an novel methodology for reducing soc test data volume on fpga based testers	2008	2008/03/10	10.1145/1403375.1403423	design, automation, and test in europe	date		463BE6FF	19458
809C4E1C	A scalable methodology for cost estimation in a transformational high-level design space exploration environment	a scalable methodology for cost estimation in a transformational high level design space exploration environment	1998	1998/02/23	10.1109/DATE.1998.655861	design, automation, and test in europe	date		463BE6FF	19046
7EB7ECB1	Test architecture design and optimization for three-dimensional SoCs	test architecture design and optimization for three dimensional socs	2009	2009/04/20	10.1109/DATE.2009.5090661	design, automation, and test in europe	date		463BE6FF	18389
7EB6E780	A 16 bit+sign monotonic precise current DAC for sensor applications	a 16 bit sign monotonic precise current dac for sensor applications	2004	2004/02/16	10.1109/DATE.2004.1269195	design, automation, and test in europe	date		463BE6FF	19370
784CB8A9	An integrated design environment for early stage conceptual design (poster paper)	an integrated design environment for early stage conceptual design poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
8150C35A	GCS: high-performance gate-level simulation with GP-GPUs	gcs high performance gate level simulation with gp gpus	2009	2009/04/20	10.1109/DATE.2009.5090871	design, automation, and test in europe	date		463BE6FF	18611
7A77C095	Efficient attacks on robust ring oscillator PUF with enhanced challenge-response set	efficient attacks on robust ring oscillator puf with enhanced challenge response set	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7813AA58	Harmonic semi-partitioned scheduling for fixed-priority real-time tasks on multi-core platform	harmonic semi partitioned scheduling for fixed priority real time tasks on multi core platform	2012	2012/03/12	10.1109/DATE.2012.6176521	design, automation, and test in europe	date		463BE6FF	19296
7A565A7A	Influence of caching and encoding on power dissipation of system-level buses for embedded systems	influence of caching and encoding on power dissipation of system level buses for embedded systems	1999	1999/01/01	10.1145/307418.307458	design, automation, and test in europe	date		463BE6FF	19318
7E8B689A	A UML frontend for IP-XACT-based IP management	a uml frontend for ip xact based ip management	2009	2009/04/20	10.1109/DATE.2009.5090664	design, automation, and test in europe	date		463BE6FF	17442
76EB4556	Ultra-low power electronics with Si/Ge tunnel FET	ultra low power electronics with si ge tunnel fet	2014	2014/03	10.7873/DATE.2014.244	design, automation, and test in europe	date		463BE6FF	17609
7EC7A0D9	Error resilience of intra-die and inter-die communication with 3D Spidergon STNoC	error resilience of intra die and inter die communication with 3d spidergon stnoc	2010	2010/03/08	10.1109/DATE.2010.5457198	design, automation, and test in europe	date		463BE6FF	17563
79416263	Low-power systems on chips (SOCs)	low power systems on chips socs	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	18885
77FBED7D	A symbolic system synthesis approach for hard real-time systems based on coordinated SMT-solving	a symbolic system synthesis approach for hard real time systems based on coordinated smt solving	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
5B3BA250	Development and application of design transformations in ForSyDe [high level synthesis]	development and application of design transformations in forsyde high level synthesis	2003	2003	10.1109/DATE.2003.1253635	design, automation, and test in europe	date		463BE6FF	19555
7F4D5259	Arithmetic reasoning in DPLL-based SAT solving	arithmetic reasoning in dpll based sat solving	2004	2004/02/16	10.1109/DATE.2004.1268823	design, automation, and test in europe	date		463BE6FF	19044
75B78C7B	p-OFTL: An object-based semantic-aware parallel flash translation layer	p oftl an object based semantic aware parallel flash translation layer	2014	2014/03	10.7873/DATE.2014.170	design, automation, and test in europe	date		463BE6FF	19555
8098D03F	Architecture driven partitioning	architecture driven partitioning	2001	2001/03/13	10.1109/DATE.2001.915067	design, automation, and test in europe	date		463BE6FF	19404
77F361A8	Fast hardware-software co-simulation using VHDL models	fast hardware software co simulation using vhdl models	1999	1999/01/01	10.1109/DATE.1999.761139	design, automation, and test in europe	date		463BE6FF	18559
751B208C	An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs	an efficient compiler technique for code size reduction using reduced bit width isas	2002	2002/03/04	10.1109/DATE.2002.998305	design, automation, and test in europe	date		463BE6FF	16316
7CFD92AF	A high performance reconfigurable motion estimation hardware architecture	a high performance reconfigurable motion estimation hardware architecture	2009	2009/04/20	10.1109/DATE.2009.5090787	design, automation, and test in europe	date		463BE6FF	19303
7D64D396	Efficient time-domain simulation of telecom frontends using a complex damped exponential signal model	efficient time domain simulation of telecom frontends using a complex damped exponential signal model	2001	2001/03/13	10.1109/DATE.2001.915020	design, automation, and test in europe	date		463BE6FF	19085
75C593E0	High-performance imaging subsystems and their integration in mobile devices	high performance imaging subsystems and their integration in mobile devices	2013	2013/03/18	10.7873/DATE.2013.048	design, automation, and test in europe	date		463BE6FF	17646
7E1E9707	Software-Based Self-Test of Processors under Power Constraints	software based self test of processors under power constraints	2006	2006	10.1109/DATE.2006.243798	design, automation, and test in europe	date		463BE6FF	18846
7E858117	Modeling and simulation alternatives for the design of networked embedded systems	modeling and simulation alternatives for the design of networked embedded systems	2007	2007/04/16	10.1109/DATE.2007.364429	design, automation, and test in europe	date		463BE6FF	19294
754AE7EE	Ultra low power litho friendly local assist circuitry for variability resilient 8T SRAM	ultra low power litho friendly local assist circuitry for variability resilient 8t sram	2012	2012/03/12	10.1109/DATE.2012.6176649	design, automation, and test in europe	date		463BE6FF	19555
7D396827	A coarse-grained array based baseband processor for 100Mbps+ software defined radio	a coarse grained array based baseband processor for 100mbps software defined radio	2008	2008/03/10	10.1109/DATE.2008.4484763	design, automation, and test in europe	date		463BE6FF	18526
5BBE0DE0	IEEE 1149.4 compatible ABMs for basic RF measurements [analogue boundary modules]	ieee 1149 4 compatible abms for basic rf measurements analogue boundary modules	2005	2005	10.1109/DATE.2005.178	design, automation, and test in europe	date		463BE6FF	19555
7EC41EC7	Correct-by-construction generation of device drivers based on RTL testbenches	correct by construction generation of device drivers based on rtl testbenches	2009	2009/04/20	10.1109/DATE.2009.5090900	design, automation, and test in europe	date		463BE6FF	19459
78E63470	Optimization of secure embedded systems with dynamic task sets	optimization of secure embedded systems with dynamic task sets	2013	2013/03/18	10.7873/DATE.2013.355	design, automation, and test in europe	date		463BE6FF	19446
773D94E5	Formal Methods in System and MpSoC Performance Analysis and Optimisation	formal methods in system and mpsoc performance analysis and optimisation	2008	2008/03	10.1109/DATE.2008.4484645	design, automation, and test in europe	date		463BE6FF	19555
77880FA1	Comparative study of power-gating architectures for nonvolatile FinFET-SRAM using spintronics-based retention technology	comparative study of power gating architectures for nonvolatile finfet sram using spintronics based retention technology	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E881906	An Efficient Hash Table Based Approach to Avoid State Space Explosion in History Driven Quasi-Static Scheduling	an efficient hash table based approach to avoid state space explosion in history driven quasi static scheduling	2003	2003/03/03	10.1109/DATE.2003.1253647	design, automation, and test in europe	date		463BE6FF	19468
78853BD6	On-line scheduling of target sensitive periodic tasks with the gravitational task model	on line scheduling of target sensitive periodic tasks with the gravitational task model	2012	2012/03/12	10.1109/DATE.2012.6176536	design, automation, and test in europe	date		463BE6FF	17571
7D38C2CD	Cost-aware capacity optimization in dynamic multi-hop WSNs	cost aware capacity optimization in dynamic multi hop wsns	2007	2007/04/16	10.1109/DATE.2007.364670	design, automation, and test in europe	date		463BE6FF	19356
7808CAEC	DfM in the Analogue and Digital World	dfm in the analogue and digital world	2008	2008/03	10.1109/DATE.2008.4484644	design, automation, and test in europe	date		463BE6FF	19555
7B78A44F	Minimum Energy Fixed-Priority Scheduling for Variable Voltage Processor	minimum energy fixed priority scheduling for variable voltage processor	2002	2002/03/04	10.1109/DATE.2002.998388	design, automation, and test in europe	date		463BE6FF	16495
7DCE1DCD	Management of Complex Automotive Communication Networks	management of complex automotive communication networks	2006	2006	10.1109/DATE.2006.243922	design, automation, and test in europe	date		463BE6FF	19555
584270DC	Hot Topic 2: Development and Industrialisation	hot topic 2 development and industrialisation	2007	2007/04	10.1109/DATE.2007.364494	design, automation, and test in europe	date		463BE6FF	19555
80072BBF	Scheduling and module assignment for reducing BIST resources	scheduling and module assignment for reducing bist resources	1998	1998/02/23	10.1109/DATE.1998.655838	design, automation, and test in europe	date		463BE6FF	19146
7E593DC8	A systematic IP and bus subsystem modeling for platform-based system design	a systematic ip and bus subsystem modeling for platform based system design	2006	2006	10.1109/DATE.2006.243954	design, automation, and test in europe	date		463BE6FF	18893
7900A75C	Interactive presentation: Behavioral modeling of delay-locked loops and its application to jitter optimization in ultra wide-band impulse radio systems	interactive presentation behavioral modeling of delay locked loops and its application to jitter optimization in ultra wide band impulse radio systems	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19404
751AAB5F	Constraint satisfaction for storage files with Fifos or stacks during scheduling	constraint satisfaction for storage files with fifos or stacks during scheduling	2001	2001/03/13	10.1109/DATE.2001.915176	design, automation, and test in europe	date		463BE6FF	19555
7E96F223	An Environment for Dynamic Component Composition for Efficient Co-Design	an environment for dynamic component composition for efficient co design	2002	2002/03/04	10.1109/DATE.2002.998381	design, automation, and test in europe	date		463BE6FF	18569
7D354A20	Evaluating the effects of SEUs affecting the configuration memory of an SRAM-based FPGA	evaluating the effects of seus affecting the configuration memory of an sram based fpga	2004	2004/02/16	10.1109/DATE.2004.1268908	design, automation, and test in europe	date		463BE6FF	17605
7B417E97	Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting	mixed wire and surface wave communication fabrics for decentralized on chip multicasting	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7DEF8A23	Variable delay of multi-gigahertz digital signals for deskew and jitter-injection test applications	variable delay of multi gigahertz digital signals for deskew and jitter injection test applications	2008	2008/03/10	10.1109/DATE.2008.4484884	design, automation, and test in europe	date		463BE6FF	19427
7DE02450	Flexible Hardware/Software Support for Message Passing on a Distributed Shared Memory Architecture	flexible hardware software support for message passing on a distributed shared memory architecture	2005	2005/03/07	10.1109/DATE.2005.156	design, automation, and test in europe	date		463BE6FF	18471
7E0C1A0F	Large-scale Boolean matching	large scale boolean matching	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19147
7586484D	Scaling deeper to submicron: on-line testing to the rescue	scaling deeper to submicron on line testing to the rescue	1999	1999/01/01	10.1109/DATE.1999.761161	design, automation, and test in europe	date		463BE6FF	16322
7DF9E472	Early chip planning cockpit	early chip planning cockpit	2011	2011/03	10.1109/DATE.2011.5763292	design, automation, and test in europe	date		463BE6FF	19281
76B8DE12	An out-of-order superscalar processor on FPGA: the ReOrder buffer design	an out of order superscalar processor on fpga the reorder buffer design	2012	2012/03/12	10.1109/DATE.2012.6176719	design, automation, and test in europe	date		463BE6FF	19555
7E7158A4	Eliminating data invalidation in debugging multiple-clock chips	eliminating data invalidation in debugging multiple clock chips	2011	2011/03	10.1109/DATE.2011.5763117	design, automation, and test in europe	date		463BE6FF	19494
7DA33D9B	A dynamic computation method for fast and accurate performance evaluation of multi-core architectures	a dynamic computation method for fast and accurate performance evaluation of multi core architectures	2014	2014/03	10.7873/DATE.2014.302	design, automation, and test in europe	date		463BE6FF	19555
809666D4	RECOPS: Reconfiguring Programmable Devices for Military Hardware Electronics	recops reconfiguring programmable devices for military hardware electronics	2007	2007/04	10.1109/DATE.2007.364423	design, automation, and test in europe	date		463BE6FF	18972
7D03025D	Clock management in a Gigabit Ethernet physical layer transceiver circuit	clock management in a gigabit ethernet physical layer transceiver circuit	2004	2004/02/16	10.1109/DATE.2004.1269219	design, automation, and test in europe	date		463BE6FF	19555
802A9372	Problems Due to Open Faults in the Interconnections of Self-Checking Data-Paths	problems due to open faults in the interconnections of self checking data paths	2002	2002/03/04	10.1109/DATE.2002.998364	design, automation, and test in europe	date		463BE6FF	19476
7ADDF21D	The human intranet: where swarms and humans meet	the human intranet where swarms and humans meet	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7EFAB55A	Retargetable code optimization for predicated execution	retargetable code optimization for predicated execution	2008	2008/03/10	10.1109/DATE.2008.4484885	design, automation, and test in europe	date		463BE6FF	19459
816181B3	LFSR-based test-data compression with self-stoppable seeds	lfsr based test data compression with self stoppable seeds	2009	2009/04/20	10.1109/DATE.2009.5090897	design, automation, and test in europe	date		463BE6FF	19505
80D11F7B	Far correlation-based EMA with a precharacterized leakage model	far correlation based ema with a precharacterized leakage model	2010	2010/03/08	10.1109/DATE.2010.5456906	design, automation, and test in europe	date		463BE6FF	19177
7651906F	Designing FlexRay-based automotive architectures: a holistic OEM approach	designing flexray based automotive architectures a holistic oem approach	2012	2012/03/12	10.1109/DATE.2012.6176477	design, automation, and test in europe	date		463BE6FF	19555
80BC1DC3	Towards a chip level reliability simulator for copper/low-k backend processes	towards a chip level reliability simulator for copper low k backend processes	2010	2010/03/08	10.1109/DATE.2010.5457195	design, automation, and test in europe	date		463BE6FF	19179
80B5DA6F	Finite precision bit-width allocation using SAT-modulo theory	finite precision bit width allocation using sat modulo theory	2009	2009/04/20	10.1109/DATE.2009.5090829	design, automation, and test in europe	date		463BE6FF	18801
81647EFD	SCORES: a scalable and parametric streams-based communication architecture for modular reconfigurable systems	scores a scalable and parametric streams based communication architecture for modular reconfigurable systems	2009	2009/04/20	10.1109/DATE.2009.5090669	design, automation, and test in europe	date		463BE6FF	19086
7FA1F900	Yield Enhancement of Digital Microfluidics-Based Biochips Using Space Redundancy and Local Reconfiguration	yield enhancement of digital microfluidics based biochips using space redundancy and local reconfiguration	2005	2005/03/07	10.1109/DATE.2005.331	design, automation, and test in europe	date		463BE6FF	18885
7CE81ECF	Integrated circuits processing chemical information: Prospects and challenges	integrated circuits processing chemical information prospects and challenges	2014	2014/03	10.7873/DATE.2014.355	design, automation, and test in europe	date		463BE6FF	19555
7FDC044B	A Single Photon Avalanche Diode Array Fabricated in Deep-Submicron CMOS Technology	a single photon avalanche diode array fabricated in deep submicron cmos technology	2006	2006	10.1109/DATE.2006.243987	design, automation, and test in europe	date		463BE6FF	18487
7FABFFE9	Pipeline schedule synthesis for real-time streaming tasks with inter/intra-instance precedence constraints	pipeline schedule synthesis for real time streaming tasks with inter intra instance precedence constraints	2011	2011/03	10.1109/DATE.2011.5763212	design, automation, and test in europe	date		463BE6FF	19291
788B41EE	Non-invasive pre-bond TSV test using ring oscillators and multiple voltage levels	non invasive pre bond tsv test using ring oscillators and multiple voltage levels	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	17315
81791168	On automatic analysis of geometrically proximate nets in VSLI layout	on automatic analysis of geometrically proximate nets in vsli layout	2001	2001/03/13	10.1109/DATE.2001.915166	design, automation, and test in europe	date		463BE6FF	19318
80CC1AB8	Instruction Set Emulation for Rapid Prototyping of SoCs	instruction set emulation for rapid prototyping of socs	2003	2003/03/03	10.1109/DATE.2003.1253668	design, automation, and test in europe	date		463BE6FF	19002
7B0EDBF7	Combining Fault-Injection with Property-Based Testing	combining fault injection with property based testing	2014	2014/03/28		design automation and test in europe	date		463BE6FF	17500
816EB74B	Large Scale RLC Circuit Analysis Using RLCG-MNA Formulation	large scale rlc circuit analysis using rlcg mna formulation	2006	2006	10.1109/DATE.2006.243967	design, automation, and test in europe	date		463BE6FF	18434
7CBF54FD	Programmable decoder and shadow threads: Tolerate remote code injection exploits with diversified redundancy	programmable decoder and shadow threads tolerate remote code injection exploits with diversified redundancy	2014	2014/03	10.7873/DATE.2014.064	design, automation, and test in europe	date		463BE6FF	19555
7B55F4CA	Transparent offloading of computational hotspots from binary code to Xeon Phi	transparent offloading of computational hotspots from binary code to xeon phi	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7B02DBF7	SAHARA: a security-aware hazard and risk analysis method	sahara a security aware hazard and risk analysis method	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17331
8050D618	Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology	defect tolerance in homogeneous manycore processors using core level redundancy with unified topology	2008	2008/03/10	10.1145/1403375.1403591	design, automation, and test in europe	date		463BE6FF	19049
7E5BDC25	Retiming multi-rate DSP algorithms to meet real-time requirement	retiming multi rate dsp algorithms to meet real time requirement	2010	2010/03/08	10.1109/DATE.2010.5457103	design, automation, and test in europe	date		463BE6FF	19344
7F5F021F	Graph-based functional test program generation for pipelined processors	graph based functional test program generation for pipelined processors	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18482
7F211650	Frugal but flexible multicore topologies in support of resource variation-driven adaptivity	frugal but flexible multicore topologies in support of resource variation driven adaptivity	2011	2011/03	10.1109/DATE.2011.5763201	design, automation, and test in europe	date		463BE6FF	19468
76A3582C	Debugging of inconsistent UML/OCL models	debugging of inconsistent uml ocl models	2012	2012/03/12	10.1109/DATE.2012.6176655	design, automation, and test in europe	date		463BE6FF	19293
7A413FE3	Non-solution implications using reverse domination in a modern SAT-based debugging environment	non solution implications using reverse domination in a modern sat based debugging environment	2012	2012/03/12	10.1109/DATE.2012.6176548	design, automation, and test in europe	date		463BE6FF	17622
7DA38EBA	A global postsynthesis optimization method for combinational circuits	a global postsynthesis optimization method for combinational circuits	2011	2011/03	10.1109/DATE.2011.5763326	design, automation, and test in europe	date		463BE6FF	19288
7B06DA4F	Stability and yield-oriented ultra-low-power embedded 6T SRAM cell design optimization	stability and yield oriented ultra low power embedded 6t sram cell design optimization	2012	2012/03/12	10.1109/DATE.2012.6176439	design, automation, and test in europe	date		463BE6FF	17556
798553E6	DRAM-based coherent caches and how to take advantage of the coherence protocol to reduce the refresh energy	dram based coherent caches and how to take advantage of the coherence protocol to reduce the refresh energy	2014	2014/03	10.7873/DATE.2014.094	design, automation, and test in europe	date		463BE6FF	19555
80FE3416	Dynamic applications on reconfigurable systems: From UML model design to FPGAs implementation	dynamic applications on reconfigurable systems from uml model design to fpgas implementation	2011	2011/03	10.1109/DATE.2011.5763315	design, automation, and test in europe	date		463BE6FF	19166
78F52C38	Combining software synthesis and hardware/software interface generation to meet hard real-time constraints	combining software synthesis and hardware software interface generation to meet hard real time constraints	1999	1999/01/01	10.1109/DATE.1999.761182	design, automation, and test in europe	date		463BE6FF	18907
7DDF6DA3	Designer-Driven Topology Optimization for Pipelined Analog to Digital Converters	designer driven topology optimization for pipelined analog to digital converters	2005	2005/03/07	10.1109/DATE.2005.119	design, automation, and test in europe	date		463BE6FF	19322
7FBB94AB	A VHDL SGRGAM model for the validation environment of a high performance graphic processor	a vhdl sgrgam model for the validation environment of a high performance graphic processor	1998	1998/02/23	10.1109/DATE.1998.655978	design, automation, and test in europe	date		463BE6FF	19555
8176EB9D	Computation of IP3 using single-tone moments analysis	computation of ip3 using single tone moments analysis	2009	2009/04/20	10.1109/DATE.2009.5090758	design, automation, and test in europe	date		463BE6FF	19354
7ED6066E	Design-manufacturing interface. II. Applications [VLSI]	design manufacturing interface ii applications vlsi	1998	1998	10.1109/DATE.1998.655913	design automation and test in europe	date		463BE6FF	19555
815D0C2D	Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors	communication centric architectures for turbo decoding on embedded multiprocessors	2003	2003/03/03	10.1109/DATE.2003.1253634	design, automation, and test in europe	date		463BE6FF	18515
7A264A2A	Efficient analysis of variability impact on interconnect lines and resistor networks	efficient analysis of variability impact on interconnect lines and resistor networks	2014	2014/03	10.7873/DATE.2014.055	design, automation, and test in europe	date		463BE6FF	19555
7FEBC0B6	Impact of leakage current on data retention of RF-powered devices during amplitude-modulation-based communication	impact of leakage current on data retention of rf powered devices during amplitude modulation based communication	2008	2008/03/10	10.1109/DATE.2008.4484911	design, automation, and test in europe	date		463BE6FF	19404
7FA0F8AF	Nanoelectronics challenges for the 21 st century	nanoelectronics challenges for the 21 st century	2010	2010/03/08	10.1109/DATE.2010.5457026	design, automation, and test in europe	date		463BE6FF	19555
7B9F666D	Multi-core architecture design for ultra-low-power wearable health monitoring systems	multi core architecture design for ultra low power wearable health monitoring systems	2012	2012/03/12	10.1109/DATE.2012.6176640	design, automation, and test in europe	date		463BE6FF	17364
7E4DEDBB	Low-power warp processor for power efficient high-performance embedded systems	low power warp processor for power efficient high performance embedded systems	2007	2007/04/16	10.1109/DATE.2007.364581	design, automation, and test in europe	date		463BE6FF	19354
7CACEB1C	Power and delay reduction via simultaneous logic and placement optimization in FPGAs	power and delay reduction via simultaneous logic and placement optimization in fpgas	2000	2000/01/01	10.1109/DATE.2000.840039	design, automation, and test in europe	date		463BE6FF	18907
80B19EE3	Memory organization with multi-pattern parallel accesses	memory organization with multi pattern parallel accesses	2008	2008/03/10	10.1109/DATE.2008.4484873	design, automation, and test in europe	date		463BE6FF	19299
7ED9E20B	The methodological and technological dimensions of technology transfer for embedded systems in aeronautics and space	the methodological and technological dimensions of technology transfer for embedded systems in aeronautics and space	2007	2007/04/16	10.1109/DATE.2007.364442	design, automation, and test in europe	date		463BE6FF	19555
7F5AA8DD	Lightweight Multitasking Support for Embedded Systems using the Phantom Serializing Compiler	lightweight multitasking support for embedded systems using the phantom serializing compiler	2005	2005/03/07	10.1109/DATE.2005.197	design, automation, and test in europe	date		463BE6FF	19094
7F390FBB	Synthesis of wiring signature-invariant equivalence class circuit mutants and applications to benchmarking	synthesis of wiring signature invariant equivalence class circuit mutants and applications to benchmarking	1998	1998/02/23	10.1109/DATE.1998.655928	design, automation, and test in europe	date		463BE6FF	18574
802C80E4	Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison	scratchpad memories vs locked caches in hard real time systems a quantitative comparison	2007	2007/04/16	10.1109/DATE.2007.364510	design, automation, and test in europe	date		463BE6FF	17867
793E7968	Distributed cooperative shared last-level caching in tiled multiprocessor system on chip	distributed cooperative shared last level caching in tiled multiprocessor system on chip	2014	2014/03	10.7873/DATE.2014.096	design, automation, and test in europe	date		463BE6FF	19555
7DE07A3B	Distributed peak power management for many-core architectures	distributed peak power management for many core architectures	2009	2009/04/20	10.1109/DATE.2009.5090910	design, automation, and test in europe	date		463BE6FF	18981
8093A044	Characterizing the performance benefits of fused CPU/GPU systems using FusionSim	characterizing the performance benefits of fused cpu gpu systems using fusionsim	2013	2013/03/18	10.7873/DATE.2013.148	design, automation, and test in europe	date		463BE6FF	17454
811B5FDD	An adaptive approach for online fault management in many-core architectures	an adaptive approach for online fault management in many core architectures	2012	2012/03/12	10.1109/DATE.2012.6176589	design, automation, and test in europe	date		463BE6FF	19142
7DBDA247	Leveraging sensitivity analysis for fast, accurate estimation of SRAM dynamic write V MIN	leveraging sensitivity analysis for fast accurate estimation of sram dynamic write v min	2013	2013/03/18	10.7873/DATE.2013.364	design, automation, and test in europe	date		463BE6FF	19409
8156E40B	Protocol stack-based telecom emulator	protocol stack based telecom emulator	2000	2000	10.1109/DATE.2000.840037	design automation and test in europe	date		463BE6FF	19555
7F3095E2	Constraint refinement for online verifiable cross-layer system adaptation	constraint refinement for online verifiable cross layer system adaptation	2008	2008/03/10	10.1109/DATE.2008.4484750	design, automation, and test in europe	date		463BE6FF	19138
78F4BF6D	Energy-efficient hardware acceleration through computing in the memory	energy efficient hardware acceleration through computing in the memory	2014	2014/03	10.7873/DATE.2014.279	design, automation, and test in europe	date		463BE6FF	19334
7ECD596F	Flex memory: Exploiting and managing abundant off-chip optical bandwidth	flex memory exploiting and managing abundant off chip optical bandwidth	2011	2011/03	10.1109/DATE.2011.5763157	design, automation, and test in europe	date		463BE6FF	19401
80D040E2	Fault tolerance of programmable switch blocks	fault tolerance of programmable switch blocks	2004	2004/02/16	10.1109/DATE.2004.1269086	design, automation, and test in europe	date		463BE6FF	19003
7DF61CB2	Online RF Checkers for Diagnosing Multi-Gigahertz Automatic Test Boards on Low Cost ATE Platforms	online rf checkers for diagnosing multi gigahertz automatic test boards on low cost ate platforms	2006	2006	10.1109/DATE.2006.244014	design, automation, and test in europe	date		463BE6FF	18848
7F3CE481	A framework for simulating hybrid MTJ/CMOS circuits: atoms to system approach	a framework for simulating hybrid mtj cmos circuits atoms to system approach	2012	2012/03/12	10.1109/DATE.2012.6176592	design, automation, and test in europe	date		463BE6FF	17510
79872D0E	Data Reuse Exploration Techniques for Loop-Dominated Applications	data reuse exploration techniques for loop dominated applications	2002	2002/03/04	10.1109/DATE.2002.999206	design, automation, and test in europe	date		463BE6FF	18515
7C8A5772	Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm	spintronics based nonvolatile logic in memory architecture towards an ultra low power and highly reliable vlsi computing paradigm	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19003
7E5C450E	Hardware/software design challenges of low-power sensor nodes for condition monitoring	hardware software design challenges of low power sensor nodes for condition monitoring	2010	2010/03/08	10.1109/DATE.2010.5457122	design, automation, and test in europe	date		463BE6FF	19555
7996536C	An EMC-Compliant Design Method of High-Density Integrated Circuits	an emc compliant design method of high density integrated circuits	2002	2002/03/04	10.1109/DATE.2002.998470	design, automation, and test in europe	date		463BE6FF	19555
78FD194E	FAST-GP: an RTL functional verification framework based on fault simulation on GP-GPUs	fast gp an rtl functional verification framework based on fault simulation on gp gpus	2012	2012/03/12	10.1109/DATE.2012.6176532	design, automation, and test in europe	date		463BE6FF	17392
785F2AD3	Error detection in ternary CAMs using bloom filters	error detection in ternary cams using bloom filters	2013	2013/03/18	10.7873/DATE.2013.300	design, automation, and test in europe	date		463BE6FF	19374
7E636BD7	Increasing Register File Immunity to Transient Errors	increasing register file immunity to transient errors	2005	2005/03/07	10.1109/DATE.2005.181	design, automation, and test in europe	date		463BE6FF	18720
7A1AF294	A DAG-based design approach for reconfigurable VLIW processors	a dag based design approach for reconfigurable vliw processors	1999	1999/01/01	10.1145/307418.307504	design, automation, and test in europe	date		463BE6FF	17361
7F723B4B	Rapid runtime estimation methods for pipelined MPSoCs	rapid runtime estimation methods for pipelined mpsocs	2010	2010/03/08	10.1109/DATE.2010.5457178	design, automation, and test in europe	date		463BE6FF	17323
8110841C	Model Reduction in the Time-Domain Using Laguerre Polynomials and Krylov Methods	model reduction in the time domain using laguerre polynomials and krylov methods	2002	2002/03/04	10.1109/DATE.2002.998411	design, automation, and test in europe	date		463BE6FF	18907
7E6FA058	Minimally buffered single-cycle deflection router	minimally buffered single cycle deflection router	2014	2014/03	10.7873/DATE.2014.323	design, automation, and test in europe	date		463BE6FF	19555
7FB126DB	A HMMER hardware accelerator using divergences	a hmmer hardware accelerator using divergences	2010	2010/03/08	10.1109/DATE.2010.5457169	design, automation, and test in europe	date		463BE6FF	17597
7BFB301C	Formal analysis of sporadic overload in real-time systems	formal analysis of sporadic overload in real time systems	2012	2012/03/12	10.1109/DATE.2012.6176523	design, automation, and test in europe	date		463BE6FF	17105
7F952105	Test Infrastructure Design for the Nexperia" Home Platform PNX8550 System Chip	test infrastructure design for the nexperia home platform pnx8550 system chip	2004	2004/02/16	10.1109/DATE.2004.1269215	design, automation, and test in europe	date		463BE6FF	18899
81046687	Counterexample-guided SMT-driven optimal buffer sizing	counterexample guided smt driven optimal buffer sizing	2011	2011/03	10.1109/DATE.2011.5763058	design, automation, and test in europe	date		463BE6FF	19486
810C4AD1	Efficient and accurate method for intra-gate defect diagnoses in nanometer technology and volume data	efficient and accurate method for intra gate defect diagnoses in nanometer technology and volume data	2009	2009/04/20	10.1109/DATE.2009.5090808	design, automation, and test in europe	date		463BE6FF	19192
80883C82	On-Chip Test Infrastructure Design for Optimal Multi-Site Testing of System Chips	on chip test infrastructure design for optimal multi site testing of system chips	2005	2005/03/07	10.1109/DATE.2005.231	design, automation, and test in europe	date		463BE6FF	19394
7EE71203	Reversible circuit technology mapping from non-reversible specifications	reversible circuit technology mapping from non reversible specifications	2007	2007/04/16	10.1109/DATE.2007.364652	design, automation, and test in europe	date		463BE6FF	19213
800B2AA6	Chromatic Encoding: A Low Power Encoding Technique for Digital Visual Interface	chromatic encoding a low power encoding technique for digital visual interface	2003	2003/03/03	10.1109/DATE.2003.1253688	design, automation, and test in europe	date		463BE6FF	18997
80955BA0	Slicing tree is a complete floorplan representation	slicing tree is a complete floorplan representation	2001	2001/03/13	10.1109/DATE.2001.915030	design, automation, and test in europe	date		463BE6FF	18175
777EB75D	A deblocking filter hardware architecture for the high efficiency video coding standard	a deblocking filter hardware architecture for the high efficiency video coding standard	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17616
7791D94F	Predictive dynamic thermal and power management for heterogeneous mobile platforms	predictive dynamic thermal and power management for heterogeneous mobile platforms	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19403
6E760940	A low device occupation IP to implement Rijndael algorithm [cryptography]	a low device occupation ip to implement rijndael algorithm cryptography	2003	2003	10.1109/DATE.2003.1186666	design, automation, and test in europe	date		463BE6FF	17455
7FC61582	Flexible software protection using hardware/software codesign techniques	flexible software protection using hardware software codesign techniques	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18872
7F600F0B	Statistical static timing analysis using Markov chain Monte Carlo	statistical static timing analysis using markov chain monte carlo	2010	2010/03/08	10.1109/DATE.2010.5456938	design, automation, and test in europe	date		463BE6FF	17614
799BCC1A	Data mining diagnostics and bug MRIs for HW bug localization	data mining diagnostics and bug mris for hw bug localization	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
79D02602	Playing games with scenario- and resource-aware SDF graphs through policy iteration	playing games with scenario and resource aware sdf graphs through policy iteration	2012	2012/03/12	10.1109/DATE.2012.6176462	design, automation, and test in europe	date		463BE6FF	17497
81328798	FlexRay switch scheduling â€” A networking concept for electric vehicles	flexray switch scheduling a networking concept for electric vehicles	2011	2011/03	10.1109/DATE.2011.5763021	design, automation, and test in europe	date		463BE6FF	19354
7BE72278	Extreme-scale computer architecture: Energy efficiency from the ground up â€¡	extreme scale computer architecture energy efficiency from the ground up	2014	2014/03	10.7873/DATE.2014.213	design, automation, and test in europe	date		463BE6FF	17481
7D1EC6A6	Timing analysis and optimization of a high-performance CMOS processor chipset	timing analysis and optimization of a high performance cmos processor chipset	1998	1998/02/23	10.1109/DATE.1998.655876	design, automation, and test in europe	date		463BE6FF	17944
813FF368	A Register Allocation Algorithm in the Presence of Scalar Replacement for Fine-Grain Configurable Architectures	a register allocation algorithm in the presence of scalar replacement for fine grain configurable architectures	2005	2005/03/07	10.1109/DATE.2005.35	design, automation, and test in europe	date		463BE6FF	18943
7E92A822	Dynamic power management using data buffers	dynamic power management using data buffers	2004	2004/02/16	10.1109/DATE.2004.1268899	design, automation, and test in europe	date		463BE6FF	18456
0A1F94E5	Algorithm Exploration for Efficient Public-Key Security Processing on Wireless Handsets	algorithm exploration for efficient public key security processing on wireless handsets	2002			design, automation, and test in europe	date		463BE6FF	16676
7578D448	Logic encryption: a fault analysis perspective	logic encryption a fault analysis perspective	2012	2012/03/12	10.1109/DATE.2012.6176634	design, automation, and test in europe	date		463BE6FF	19288
7E305A53	SoC testing using LFSR reseeding, and scan-slice-based TAM optimization and test scheduling	soc testing using lfsr reseeding and scan slice based tam optimization and test scheduling	2007	2007/04/16	10.1109/DATE.2007.364591	design, automation, and test in europe	date		463BE6FF	19057
80F05239	A compact digital amplitude modulator in 90nm CMOS	a compact digital amplitude modulator in 90nm cmos	2010	2010/03/08	10.1109/DATE.2010.5457112	design, automation, and test in europe	date		463BE6FF	17438
764E38BF	Maximizing Impossibilities for Untestable Fault Identification	maximizing impossibilities for untestable fault identification	2002	2002/03/04	10.1109/DATE.2002.998414	design, automation, and test in europe	date		463BE6FF	17061
7E5F6374	Functional Validation of System Level Static Scheduling	functional validation of system level static scheduling	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	19087
7E101629	Single-Track Asynchronous Pipeline Templates Using 1-of-N Encoding	single track asynchronous pipeline templates using 1 of n encoding	2002	2002/03/04	10.1109/DATE.2002.998423	design, automation, and test in europe	date		463BE6FF	18310
77A3C749	Non-linear components for mixed circuits analog front-end	non linear components for mixed circuits analog front end	2000	2000/01/01	10.1109/DATE.2000.840839	design, automation, and test in europe	date		463BE6FF	19483
80D8D472	Optical Routing for 3D System-On-Package	optical routing for 3d system on package	2006	2006	10.1109/DATE.2006.244180	design, automation, and test in europe	date		463BE6FF	19100
7DEE2777	Efficient minarea retiming of large level-clocked circuits	efficient minarea retiming of large level clocked circuits	1998	1998/02/23	10.1109/DATE.1998.655956	design, automation, and test in europe	date		463BE6FF	19441
813A40ED	Optimization of integrated spiral inductors using sequential quadratic programming	optimization of integrated spiral inductors using sequential quadratic programming	2004	2004/02/16	10.1109/DATE.2004.1268914	design, automation, and test in europe	date		463BE6FF	18415
8070C7EA	On signalling over through-silicon via (TSV) interconnects in 3-D integrated circuits	on signalling over through silicon via tsv interconnects in 3 d integrated circuits	2010	2010/03/08	10.1109/DATE.2010.5457013	design, automation, and test in europe	date		463BE6FF	17279
6332775A	Mapping applications to an FPFA tile [field programmable function array]	mapping applications to an fpfa tile field programmable function array	2003	2003	10.1109/DATE.2003.1253764	design, automation, and test in europe	date		463BE6FF	19555
810BBDB4	Synthesis of task and message activation models in real-time distributed automotive systems	synthesis of task and message activation models in real time distributed automotive systems	2007	2007/04/16	10.1109/DATE.2007.364573	design, automation, and test in europe	date		463BE6FF	18649
7DF3CE2B	Priority division: A high-speed shared-memory bus arbitration with bounded latency	priority division a high speed shared memory bus arbitration with bounded latency	2011	2011/03	10.1109/DATE.2011.5763319	design, automation, and test in europe	date		463BE6FF	19293
7DB6EC30	Rate-adaptive tasks: Model, analysis, and design issues	rate adaptive tasks model analysis and design issues	2014	2014/03	10.7873/DATE.2014.266	design, automation, and test in europe	date		463BE6FF	17362
7D366C7A	Automatic Run-Time Selection of Power Policies for Operating Systems	automatic run time selection of power policies for operating systems	2006	2006	10.1109/DATE.2006.243860	design, automation, and test in europe	date		463BE6FF	19226
7520188A	Improvements in polynomial-time feasibility testing for EDF	improvements in polynomial time feasibility testing for edf	2008	2008/03/10	10.1145/1403375.1403624	design, automation, and test in europe	date		463BE6FF	19144
7DBD00A1	Heterogeneous co-simulation of networked embedded systems	heterogeneous co simulation of networked embedded systems	2004	2004/02/16	10.1109/DATE.2004.1269225	design, automation, and test in europe	date		463BE6FF	18530
7D317410	Structural Testing Based on Minimum Kernels	structural testing based on minimum kernels	2005	2005/03/07	10.1109/DATE.2005.284	design, automation, and test in europe	date		463BE6FF	19334
7F8CE284	A Multi-Level Design Flow for Incorporating IP Cores: Case Study of 1D Wavelet IP Integration	a multi level design flow for incorporating ip cores case study of 1d wavelet ip integration	2003	2003/03/03	10.1109/DATE.2003.1253837	design, automation, and test in europe	date		463BE6FF	19086
15582D7F	The Development and Application of Formal Design Transformations in ForSyDe	the development and application of formal design transformations in forsyde	2003	2003		design, automation, and test in europe	date		463BE6FF	19555
80E842C9	Behavioural bitwise scheduling based on computational effort balancing	behavioural bitwise scheduling based on computational effort balancing	2004	2004/02/16	10.1109/DATE.2004.1268930	design, automation, and test in europe	date		463BE6FF	19404
704F56BE	A memory architecture with 4-address configurations for video signal processing	a memory architecture with 4 address configurations for video signal processing	2000	2000	10.1109/DATE.2000.840879	design automation and test in europe	date		463BE6FF	19555
7E8A3DEB	Inter-tile reuse optimization applied to bandwidth constrained embedded accelerators	inter tile reuse optimization applied to bandwidth constrained embedded accelerators	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7C81498E	Resource-constrained high-level datapath optimization in ASIP design	resource constrained high level datapath optimization in asip design	2013	2013/03/18	10.7873/DATE.2013.054	design, automation, and test in europe	date		463BE6FF	19555
7673BD73	Feature selection for alternate test using wrappers: application to an RF LNA case study	feature selection for alternate test using wrappers application to an rf lna case study	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E8E078F	Low Energy Data Management for Different On-Chip Memory Levels in Multi-Context Reconfigurable Architectures	low energy data management for different on chip memory levels in multi context reconfigurable architectures	2003	2003/03/03	10.1109/DATE.2003.1253584	design, automation, and test in europe	date		463BE6FF	19039
7DE82181	Flow regulation for on-chip communication	flow regulation for on chip communication	2009	2009/04/20	10.1109/DATE.2009.5090731	design, automation, and test in europe	date		463BE6FF	18742
7FB4458A	Test cost reduction for multiple-voltage designs with bridge defects through gate-sizing	test cost reduction for multiple voltage designs with bridge defects through gate sizing	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19476
80E4C765	Imperfection-immune VLSI logic circuits using carbon nanotube field effect transistors	imperfection immune vlsi logic circuits using carbon nanotube field effect transistors	2009	2009/04/20	10.1109/DATE.2009.5090705	design, automation, and test in europe	date		463BE6FF	19235
7CB9A146	Life begins at 65: unless you are mixed signal?	life begins at 65 unless you are mixed signal	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	17128
79C5A417	Optimization Techniques for Design of General and Feedback Linear Analog Amplifier with Symbolic Analysis	optimization techniques for design of general and feedback linear analog amplifier with symbolic analysis	2002	2002/03/04	10.1109/DATE.2002.998460	design, automation, and test in europe	date		463BE6FF	19555
7CA19ADF	Transient errors resiliency analysis technique for automotive safety critical applications	transient errors resiliency analysis technique for automotive safety critical applications	2014	2014/03	10.7873/DATE.2014.022	design, automation, and test in europe	date		463BE6FF	19555
7EBEE810	A smooth refinement flow for co-designing HW and SW threads	a smooth refinement flow for co designing hw and sw threads	2007	2007/04/16	10.1109/DATE.2007.364575	design, automation, and test in europe	date		463BE6FF	19006
7DFF8F38	Defining an Enhanced RTL Semantics	defining an enhanced rtl semantics	2005	2005/03/07	10.1109/DATE.2005.111	design, automation, and test in europe	date		463BE6FF	19195
7D4AB768	Feasibility of Combined Area and Performance Optimization for Superscalar Processors Using Random Search	feasibility of combined area and performance optimization for superscalar processors using random search	2007	2007/04	10.1109/DATE.2007.364660	design, automation, and test in europe	date		463BE6FF	19483
7E8398BC	Synthesizing synchronous elastic flow networks	synthesizing synchronous elastic flow networks	2008	2008/03/10	10.1109/DATE.2008.4484697	design, automation, and test in europe	date		463BE6FF	19265
02B7880E	An automated approach for sizing complex analog circuits in a simulation-based ?ow	an automated approach for sizing complex analog circuits in a simulation based ow	2002			design, automation, and test in europe	date		463BE6FF	19555
80B39D32	Machine learning-based volume diagnosis	machine learning based volume diagnosis	2009	2009/04/20	10.1109/DATE.2009.5090792	design, automation, and test in europe	date		463BE6FF	19373
769A92D6	Capturing the interaction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms	capturing the interaction of the communication memory and i o subsystems in memory centric industrial mpsoc platforms	2007	2007/04	10.1109/DATE.2007.364669	design, automation, and test in europe	date		463BE6FF	17537
816027CC	Utilization of SECDED for soft error and variation-induced defect tolerance in caches	utilization of secded for soft error and variation induced defect tolerance in caches	2007	2007/04/16	10.1109/DATE.2007.364447	design, automation, and test in europe	date		463BE6FF	19022
7C2627AB	Automatic generation of custom SIMD instructions for Superword Level Parallelism	automatic generation of custom simd instructions for superword level parallelism	2014	2014/03	10.7873/DATE.2014.375	design, automation, and test in europe	date		463BE6FF	19555
7E7726F0	HORUS - high-dimensional model order reduction via low moment-matching upgraded sampling	horus high dimensional model order reduction via low moment matching upgraded sampling	2010	2010/03/08	10.1109/DATE.2010.5457159	design, automation, and test in europe	date		463BE6FF	19441
7E7B5680	Introspection in System-Level Language Frameworks: Meta-Level vs. Integrated	introspection in system level language frameworks meta level vs integrated	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18675
7E82E25A	Voltage propagation method for 3-D power grid analysis	voltage propagation method for 3 d power grid analysis	2012	2012/03/12	10.1109/DATE.2012.6176613	design, automation, and test in europe	date		463BE6FF	19325
7EB9B173	Integrating RTL IPs into TLM designs through automatic transactor generation	integrating rtl ips into tlm designs through automatic transactor generation	2008	2008/03/10	10.1145/1403375.1403382	design, automation, and test in europe	date		463BE6FF	18811
7E4F4BB9	A New System Design Methodology for Wire Pipelined SoC	a new system design methodology for wire pipelined soc	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	19310
7DEE4E04	Enhancing Speedup in Network Processing Applications by Exploiting Instruction Reuse with Flow Aggregation	enhancing speedup in network processing applications by exploiting instruction reuse with flow aggregation	2003	2003/03/03	10.1109/DATE.2003.1253702	design, automation, and test in europe	date		463BE6FF	19452
7DB7C47D	A case study in networks-on-chip design for embedded video	a case study in networks on chip design for embedded video	2004	2004/02/16	10.1109/DATE.2004.1268973	design, automation, and test in europe	date		463BE6FF	18478
7E0B5CED	Feedback control for providing QoS in NoC based multicores	feedback control for providing qos in noc based multicores	2010	2010/03/08	10.1109/DATE.2010.5457029	design, automation, and test in europe	date		463BE6FF	18967
74719058	Power crisis in SoC design: strategies for constructing low-power, high-performance SoC designs	power crisis in soc design strategies for constructing low power high performance soc designs	2002	2002	10.1109/DATE.2002.998352	design, automation, and test in europe	date		463BE6FF	19555
7E6C5B20	How OEMs and Suppliers can face the Network Integration Challenges	how oems and suppliers can face the network integration challenges	2006	2006	10.1109/DATE.2006.243871	design, automation, and test in europe	date		463BE6FF	19210
7BE55A72	Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches	dynamic priority arbiter and multiplexer soft macros for on chip networks switches	2012	2012/03/12	10.1109/DATE.2012.6176527	design, automation, and test in europe	date		463BE6FF	19405
59FCDDD2	DATE special session from working design flow to working chips: dependencies and impacts of methodology decisions	date special session from working design flow to working chips dependencies and impacts of methodology decisions	2004	2004	10.1109/DATE.2004.1269149	design, automation, and test in europe	date		463BE6FF	19555
7DFE02D0	Code selection for media processors with SIMD instructions	code selection for media processors with simd instructions	2000	2000/01/01	10.1109/DATE.2000.840007	design, automation, and test in europe	date		463BE6FF	17745
778B32A9	PANEL SESSION - Open source hardware IP, are you serious?	panel session open source hardware ip are you serious	2009	2009/04	10.1109/DATE.2009.5090701	design, automation, and test in europe	date		463BE6FF	19555
80F1D415	LC Oscillator Driver for Safety Critical Applications	lc oscillator driver for safety critical applications	2005	2005/03/07	10.1109/DATE.2005.194	design, automation, and test in europe	date		463BE6FF	19208
59DB1938	A Template for Predictability Definitions with Supporting Evidence	a template for predictability definitions with supporting evidence	2011	2011	10.4230/OASIcs.PPES.2011.22	design, automation, and test in europe	date		463BE6FF	17592
7FBA39D9	Precise WCET calculation in highly variant real-time systems	precise wcet calculation in highly variant real time systems	2011	2011/03	10.1109/DATE.2011.5763149	design, automation, and test in europe	date		463BE6FF	19468
7D70FC0E	Cross-layer optimized placement and routing for FPGA soft error mitigation	cross layer optimized placement and routing for fpga soft error mitigation	2011	2011/03	10.1109/DATE.2011.5763018	design, automation, and test in europe	date		463BE6FF	19420
7D83A304	Assigning Program and Data Objects to Scratchpad for Energy Reduction	assigning program and data objects to scratchpad for energy reduction	2002	2002/03/04	10.1109/DATE.2002.998306	design, automation, and test in europe	date		463BE6FF	16652
7F464CEC	Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability	defect aware logic mapping for nanowire based programmable logic arrays via satisfiability	2009	2009/04/20	10.1109/DATE.2009.5090862	design, automation, and test in europe	date		463BE6FF	19122
812C3FB2	Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip	undisrupted quality of service during reconfiguration of multiple applications in networks on chip	2007	2007/04/16	10.1109/DATE.2007.364416	design, automation, and test in europe	date		463BE6FF	18490
78573A49	Design of a low-energy data processing architecture for WSN nodes	design of a low energy data processing architecture for wsn nodes	2012	2012/03/12	10.1109/DATE.2012.6176534	design, automation, and test in europe	date		463BE6FF	19338
784E5A13	Hyper-graph based partitioning to reduce DFT cost for pre-bond 3D-IC testing	hyper graph based partitioning to reduce dft cost for pre bond 3d ic testing	2011	2011/03	10.1109/DATE.2011.5763230	design, automation, and test in europe	date		463BE6FF	17616
7FDB6AC2	A Co-Design Methodology for Energy-Efficient Multi-Mode Embedded Systems with Consideration of Mode Execution Probabilities	a co design methodology for energy efficient multi mode embedded systems with consideration of mode execution probabilities	2003	2003/03/03	10.1109/DATE.2003.1253729	design, automation, and test in europe	date		463BE6FF	19368
7AFA379F	Interactive presentation: Impact of description language, abstraction layer, and value representation on simulation performance	interactive presentation impact of description language abstraction layer and value representation on simulation performance	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19224
803F4A9C	Energy aware dynamic voltage and frequency selection for real-time systems with energy harvesting	energy aware dynamic voltage and frequency selection for real time systems with energy harvesting	2008	2008/03/10	10.1109/DATE.2008.4484692	design, automation, and test in europe	date		463BE6FF	18357
8011FDE0	Scratchpad memory optimizations for digital signal processing applications	scratchpad memory optimizations for digital signal processing applications	2011	2011/03	10.1109/DATE.2011.5763158	design, automation, and test in europe	date		463BE6FF	19467
7A7F6435	From high-level specifications down to software implementations of parallel embedded real-time systems	from high level specifications down to software implementations of parallel embedded real time systems	2000	2000/01/01	10.1109/DATE.2000.840861	design, automation, and test in europe	date		463BE6FF	19346
76448889	Accuracy vs speed tradeoffs in the estimation of fixed-point errors on linear time-invariant systems	accuracy vs speed tradeoffs in the estimation of fixed point errors on linear time invariant systems	2013	2013/03/18	10.7873/DATE.2013.018	design, automation, and test in europe	date		463BE6FF	17618
79DA53D7	Exploring the limits of phase change memories	exploring the limits of phase change memories	2014	2014/03	10.7873/DATE.2014.280	design, automation, and test in europe	date		463BE6FF	19555
7F57F299	Low-power smart industrial control	low power smart industrial control	2011	2011/03	10.1109/DATE.2011.5763097	design, automation, and test in europe	date		463BE6FF	19197
7F01D955	DOM: A Data-dependency-Oriented Modeling approach for efficient simulation of OS preemptive scheduling	dom a data dependency oriented modeling approach for efficient simulation of os preemptive scheduling	2011	2011/03	10.1109/DATE.2011.5763059	design, automation, and test in europe	date		463BE6FF	19508
79540B15	CAS-BUS: a scalable and reconfigurable test access mechanisms for systems on a chip	cas bus a scalable and reconfigurable test access mechanisms for systems on a chip	2000	2000/01/01	10.1145/343647.343720	design, automation, and test in europe	date		463BE6FF	18852
7AA9F8D4	Conditional partial order graphs and dynamically reconfigurable control synthesis	conditional partial order graphs and dynamically reconfigurable control synthesis	2008	2008/03/10	10.1109/DATE.2008.4484832	design, automation, and test in europe	date		463BE6FF	19053
7FED1B40	Instruction trace compression for rapid instruction cache simulation	instruction trace compression for rapid instruction cache simulation	2007	2007/04/16	10.1109/DATE.2007.364389	design, automation, and test in europe	date		463BE6FF	19441
7DCC5973	Statistical thermal evaluation and mitigation techniques for 3D Chip-Multiprocessors in the presence of process variations	statistical thermal evaluation and mitigation techniques for 3d chip multiprocessors in the presence of process variations	2011	2011/03	10.1109/DATE.2011.5763067	design, automation, and test in europe	date		463BE6FF	19237
7BF35150	An ultra-low power dual-mode ECG monitor for healthcare and wellness	an ultra low power dual mode ecg monitor for healthcare and wellness	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19427
75D821E2	E-pipeline: elastic hardware/software pipelines on a many-core fabric	e pipeline elastic hardware software pipelines on a many core fabric	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19483
7F578261	Group-caching for NoC based multicore cache coherent systems	group caching for noc based multicore cache coherent systems	2009	2009/04/20	10.1109/DATE.2009.5090765	design, automation, and test in europe	date		463BE6FF	19502
78A2D521	Optimization of Design Flows for Multi-Core x86 Microprocessors in 45 and 32nm Technologies under Productivity Considerations	optimization of design flows for multi core x86 microprocessors in 45 and 32nm technologies under productivity considerations	2008	2008/03	10.1109/DATE.2008.4484799	design, automation, and test in europe	date		463BE6FF	19555
8024F50B	Modeling multiple input switching of CMOS gates in DSM technology using HDMR	modeling multiple input switching of cmos gates in dsm technology using hdmr	2006	2006	10.1109/DATE.2006.244008	design, automation, and test in europe	date		463BE6FF	19060
7DAB4623	Exploring SW Performance Using SoC Transaction-Level Modeling	exploring sw performance using soc transaction level modeling	2003	2003/03/03	10.1007/0-306-48709-8_8	design, automation, and test in europe	date		463BE6FF	18423
7CBFF3B6	Lightweight authentication for secure automotive networks	lightweight authentication for secure automotive networks	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17597
7AF0B643	Model-based energy optimization of automotive control systems	model based energy optimization of automotive control systems	2013	2013/03/18	10.7873/DATE.2013.162	design, automation, and test in europe	date		463BE6FF	19435
8094BF96	pFFT in FastMaxwell: a fast impedance extraction solver for 3D conductor structures over substrate	pfft in fastmaxwell a fast impedance extraction solver for 3d conductor structures over substrate	2007	2007/04/16	10.1109/DATE.2007.364457	design, automation, and test in europe	date		463BE6FF	19140
7F27C6CD	A low complexity stopping criterion for reducing power consumption in turbo decoders	a low complexity stopping criterion for reducing power consumption in turbo decoders	2011	2011/03	10.1109/DATE.2011.5763107	design, automation, and test in europe	date		463BE6FF	19469
75D7D6BC	Optimized buffer allocation in multicore platforms	optimized buffer allocation in multicore platforms	2014	2014/03	10.7873/DATE.2014.337	design, automation, and test in europe	date		463BE6FF	17579
75F7FF4A	Package geometric aware thermal analysis by infrared-radiation thermal images	package geometric aware thermal analysis by infrared radiation thermal images	2014	2014/03	10.7873/DATE.2014.058	design, automation, and test in europe	date		463BE6FF	19555
7DB37D7F	Variable-latency design by function speculation	variable latency design by function speculation	2009	2009/04/20	10.1109/DATE.2009.5090937	design, automation, and test in europe	date		463BE6FF	19178
7C086BB2	JAVA, VHDL-AMS, ADA or C for system level specifications?	java vhdl ams ada or c for system level specifications	1999	1999/01/01	10.1109/DATE.1999.761209	design, automation, and test in europe	date		463BE6FF	17473
803CB1EA	Using BDDs and ZBDDs for efficient identification of testable path delay faults	using bdds and zbdds for efficient identification of testable path delay faults	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19037
5FBEC09E	Programming models for multiprocessor SoC (full-day) [Tutorial]	programming models for multiprocessor soc full day tutorial	2004	2004	10.1109/DATE.2004.1268809	design, automation, and test in europe	date		463BE6FF	19555
7F18D0E2	Dynamic Scratch-Pad Memory Management for Irregular Array Access Patterns	dynamic scratch pad memory management for irregular array access patterns	2006	2006	10.1109/DATE.2006.243810	design, automation, and test in europe	date		463BE6FF	19017
7B0BE717	Off-path leakage power aware routing for SRAM-based FPGAs	off path leakage power aware routing for sram based fpgas	2012	2012/03/12	10.1109/DATE.2012.6176438	design, automation, and test in europe	date		463BE6FF	19483
7A2997A8	Rate-based vs delay-based control for DVFS in NoC	rate based vs delay based control for dvfs in noc	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F500E65	Mixed-signal BIST using correlation and reconfigurable hardware	mixed signal bist using correlation and reconfigurable hardware	2000	2000	10.1109/DATE.2000.840877	design automation and test in europe	date		463BE6FF	17447
8128C5F7	Integrated scheduling and synthesis of control applications on distributed embedded systems	integrated scheduling and synthesis of control applications on distributed embedded systems	2009	2009/04/20	10.1109/DATE.2009.5090633	design, automation, and test in europe	date		463BE6FF	17963
804433BC	Clock gating approaches by IOEX graphs and cluster efficiency plots	clock gating approaches by ioex graphs and cluster efficiency plots	2010	2010/03/08	10.1109/DATE.2010.5457128	design, automation, and test in europe	date		463BE6FF	19555
8074F299	A methodology for interfacing open source systemC with a third party software	a methodology for interfacing open source systemc with a third party software	2001	2001/03/13	10.1109/DATE.2001.914994	design, automation, and test in europe	date		463BE6FF	18647
7B2BE129	Multi resolution touch panel with built-in fingerprint sensing support	multi resolution touch panel with built in fingerprint sensing support	2014	2014/03	10.7873/DATE.2014.258	design, automation, and test in europe	date		463BE6FF	17618
7C95736D	Experiences with mobile processors for energy efficient HPC	experiences with mobile processors for energy efficient hpc	2013	2013/03/18	10.7873/DATE.2013.103	design, automation, and test in europe	date		463BE6FF	17390
67D922FA	Instruction scheduling for dynamic hardware configurations [M-JPEG encoder case study]	instruction scheduling for dynamic hardware configurations m jpeg encoder case study	2005	2005	10.1109/DATE.2005.184	design, automation, and test in europe	date		463BE6FF	19555
80B5F5D7	Breaking instance-independent symmetries in exact graph coloring	breaking instance independent symmetries in exact graph coloring	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19135
8064F86A	SystemC-based modelling, seamless refinement, and synthesis of a JPEG 2000 decoder	systemc based modelling seamless refinement and synthesis of a jpeg 2000 decoder	2008	2008/03/10	10.1145/1403375.1403409	design, automation, and test in europe	date		463BE6FF	19201
7CDFA186	A robust approach for process variation aware mask optimization	a robust approach for process variation aware mask optimization	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80AEBDB4	KAST: K-Associative Sector Translation for NAND flash memory in real-time systems	kast k associative sector translation for nand flash memory in real time systems	2009	2009/04/20	10.1109/DATE.2009.5090717	design, automation, and test in europe	date		463BE6FF	18633
7B5A5CF0	A hybrid Quasi Monte Carlo method for yield aware analog circuit sizing tool	a hybrid quasi monte carlo method for yield aware analog circuit sizing tool	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17597
7EC7723E	Regression simulation: applying path-based learning in delay test and post-silicon validation	regression simulation applying path based learning in delay test and post silicon validation	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19278
79BC67DD	Reliability-Aware Exceptions: Tolerating intermittent faults in microprocessor array structures	reliability aware exceptions tolerating intermittent faults in microprocessor array structures	2014	2014/03	10.7873/DATE.2014.114	design, automation, and test in europe	date		463BE6FF	19555
7F9299D7	The Integration of On-Line Monitoring and Reconfiguration Functions using IEEE1149.4 Into a Safety Critical Automotive Electronic Control Unit	the integration of on line monitoring and reconfiguration functions using ieee1149 4 into a safety critical automotive electronic control unit	2005	2005/03/07	10.1109/DATE.2005.308	design, automation, and test in europe	date		463BE6FF	19303
80DFBD6B	MRPF: An Architectural Transformation for Synthesis of High-Performance and Low-Power Digital Filters	mrpf an architectural transformation for synthesis of high performance and low power digital filters	2003	2003/03/03	10.1109/DATE.2003.1253689	design, automation, and test in europe	date		463BE6FF	19410
8174DF4D	SAT-based fault coverage evaluation in the presence of unknown values	sat based fault coverage evaluation in the presence of unknown values	2011	2011/03	10.1109/DATE.2011.5763209	design, automation, and test in europe	date		463BE6FF	19391
7FEF6510	Taylor Expansion Diagrams: A Compact, Canonical Representation with Applications to Symbolic Verification	taylor expansion diagrams a compact canonical representation with applications to symbolic verification	2002	2002/03/04	10.1109/DATE.2002.998286	design, automation, and test in europe	date		463BE6FF	18287
7CB1DB33	SURF algorithm in FPGA: a novel architecture for high demanding industrial applications	surf algorithm in fpga a novel architecture for high demanding industrial applications	2012	2012/03/12	10.1109/DATE.2012.6176451	design, automation, and test in europe	date		463BE6FF	19184
7CB2EF0F	Temperature effect on delay for low voltage applications	temperature effect on delay for low voltage applications	1998	1998/02/23		design, automation, and test in europe	date		463BE6FF	17842
79444C3A	Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis	contrasting wavelength routed optical noc topologies for power efficient 3d stacked multicore processors using physical layer analysis	2013	2013/03/18	10.7873/DATE.2013.323	design, automation, and test in europe	date		463BE6FF	19287
8128057E	Design Optimization of Time-and Cost-Constrained Fault-Tolerant Distributed Embedded Systems	design optimization of time and cost constrained fault tolerant distributed embedded systems	2005	2005/03/07	10.1109/DATE.2005.116	design, automation, and test in europe	date		463BE6FF	18060
804F11FC	Modeling and Verification of Globally Asynchronous and Locally Synchronous Ring Architectures	modeling and verification of globally asynchronous and locally synchronous ring architectures	2005	2005/03/07	10.1109/DATE.2005.212	design, automation, and test in europe	date		463BE6FF	17370
7DB658E1	A sequential detailed router for huge grid graphs	a sequential detailed router for huge grid graphs	1998	1998/02/23	10.1109/DATE.1998.655877	design, automation, and test in europe	date		463BE6FF	18076
800F5FC0	WAVSTAN: waveform based variational static timing analysis	wavstan waveform based variational static timing analysis	2007	2007/04/16	10.1109/DATE.2007.364424	design, automation, and test in europe	date		463BE6FF	19489
7FAED2E4	A scalable low-power digital communication network architecture and an automated design path for controlling the analog/RF part of SDR transceivers	a scalable low power digital communication network architecture and an automated design path for controlling the analog rf part of sdr transceivers	2008	2008/03/10	10.1109/DATE.2008.4484762	design, automation, and test in europe	date		463BE6FF	19326
7FB0ED9A	SimTag: exploiting tag bits similarity to improve the reliability of the data caches	simtag exploiting tag bits similarity to improve the reliability of the data caches	2010	2010/03/08	10.1109/DATE.2010.5456917	design, automation, and test in europe	date		463BE6FF	17500
7DC24765	Efficient constant-time entropy decoding for H.264	efficient constant time entropy decoding for h 264	2009	2009/04/20	10.1109/DATE.2009.5090890	design, automation, and test in europe	date		463BE6FF	19331
7FC4C80D	Minimization of Crosstalk Noise, Delay and Power Using a Modi.ed Bus Invert Technique	minimization of crosstalk noise delay and power using a modi ed bus invert technique	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18796
792F8EEA	Radar signature in multiple target tracking system for driver assistant application	radar signature in multiple target tracking system for driver assistant application	2013	2013/03/18	10.7873/DATE.2013.187	design, automation, and test in europe	date		463BE6FF	19555
809CE92D	Register-constrained address computation in DSP programs	register constrained address computation in dsp programs	1998	1998/02/23	10.1109/DATE.1998.655974	design, automation, and test in europe	date		463BE6FF	18969
7D8E2435	Analysis of EME produced by a microcontroller operation	analysis of eme produced by a microcontroller operation	2001	2001/03/13	10.1109/DATE.2001.915047	design, automation, and test in europe	date		463BE6FF	19171
8157576C	Towards hardware stereoscopic 3D reconstruction: a real-time FPGA computation of the disparity map	towards hardware stereoscopic 3d reconstruction a real time fpga computation of the disparity map	2010	2010/03/08	10.1109/DATE.2010.5457096	design, automation, and test in europe	date		463BE6FF	19031
7FCD91A2	A Novel Unified Architecture for Public-Key Cryptography	a novel unified architecture for public key cryptography	2005	2005/03/07	10.1109/DATE.2005.28	design, automation, and test in europe	date		463BE6FF	18968
79A8F448	Clocktree RLC extraction with efficient inductance modeling	clocktree rlc extraction with efficient inductance modeling	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	18230
7A7ADEA6	UPaRC: u ltra-fast p ower- a ware r econfiguration c ontroller	uparc u ltra fast p ower a ware r econfiguration c ontroller	2012	2012/03/12		design, automation, and test in europe	date		463BE6FF	19555
79661CA7	RNA: a reconfigurable architecture for hardware neural acceleration	rna a reconfigurable architecture for hardware neural acceleration	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
813A5EF7	Minimal Test for Coupling Faults in Word-Oriented Memories	minimal test for coupling faults in word oriented memories	2002	2002/03/04	10.1109/DATE.2002.998413	design, automation, and test in europe	date		463BE6FF	17430
79B0163E	Energy-aware cooling for hot-water cooled supercomputers	energy aware cooling for hot water cooled supercomputers	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19172
75F96B9B	Word-line power supply selector for stability improvement of embedded SRAMs in high reliability applications	word line power supply selector for stability improvement of embedded srams in high reliability applications	2014	2014/03	10.7873/DATE.2014.174	design, automation, and test in europe	date		463BE6FF	19555
80101C01	The design of an asynchronous VHDL synthesizer	the design of an asynchronous vhdl synthesizer	1998	1998/02/23	10.1109/DATE.1998.655835	design, automation, and test in europe	date		463BE6FF	18879
78DA05BB	De-elastisation: from asynchronous dataflows to synchronous circuits	de elastisation from asynchronous dataflows to synchronous circuits	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7FA48C08	Proactive NBTI mitigation for busy functional units in out-of-order microprocessors	proactive nbti mitigation for busy functional units in out of order microprocessors	2010	2010/03/08	10.1109/DATE.2010.5457170	design, automation, and test in europe	date		463BE6FF	17271
7D830407	CAD for RF circuits	cad for rf circuits	2001	2001/03/13	10.1109/DATE.2001.915073	design, automation, and test in europe	date		463BE6FF	18952
7F873BB6	Heterogeneous Programmable Logic Block Architectures	heterogeneous programmable logic block architectures	2003	2003/03/03	10.1109/DATE.2003.1253761	design, automation, and test in europe	date		463BE6FF	18186
082F0D3A	Ultra-fast instruction set simulator	ultra fast instruction set simulator	1999			design, automation, and test in europe	date		463BE6FF	19555
7BC46862	Enhanced metamodeling techniques for high-dimensional IC design estimation problems	enhanced metamodeling techniques for high dimensional ic design estimation problems	2013	2013/03/18	10.7873/DATE.2013.371	design, automation, and test in europe	date		463BE6FF	17622
809941AA	Understanding the role of buildings in a smart microgrid	understanding the role of buildings in a smart microgrid	2011	2011/03	10.1109/DATE.2011.5763195	design, automation, and test in europe	date		463BE6FF	19337
7FD25751	Reliability-Aware System Synthesis	reliability aware system synthesis	2007	2007/04	10.1109/DATE.2007.364626	design, automation, and test in europe	date		463BE6FF	18564
802AC054	New implementions of predictive alternate analog/RF test with augmented model redundancy	new implementions of predictive alternate analog rf test with augmented model redundancy	2014	2014/03	10.7873/DATE.2014.144	design, automation, and test in europe	date		463BE6FF	17611
7FAF6653	SEU effect analysis in an open-source router via a distributed fault injection environment	seu effect analysis in an open source router via a distributed fault injection environment	2001	2001/03/13	10.1109/DATE.2001.915028	design, automation, and test in europe	date		463BE6FF	19172
7EDC34FD	An effective multi-source energy harvester for low power applications	an effective multi source energy harvester for low power applications	2011	2011/03	10.1109/DATE.2011.5763142	design, automation, and test in europe	date		463BE6FF	19059
7DA9778E	Multicast parallel pipeline router architecture for network-on-chip	multicast parallel pipeline router architecture for network on chip	2008	2008/03/10	10.1109/DATE.2008.4484869	design, automation, and test in europe	date		463BE6FF	18801
7CFB7E47	Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip	trade offs in the design of a router with both guaranteed and best effort services for networks on chip	2003	2003/03/03	10.1109/DATE.2003.1253633	design, automation, and test in europe	date		463BE6FF	16189
6CCCB42C	On the use of error detecting and correcting codes to boost security in caches against side channel attacks	on the use of error detecting and correcting codes to boost security in caches against side channel attacks	2015	2015		design automation and test in europe	date		463BE6FF	19555
7E8AD6A1	Demonstration of a SiGe RF LNA Design Using IBM Design Kits in 0.18um SiGe BiCMOS Technology	demonstration of a sige rf lna design using ibm design kits in 0 18um sige bicmos technology	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19224
7EB4473E	Making DNA self-assembly error-proof: attaining small growth error rates through embedded information redundancy	making dna self assembly error proof attaining small growth error rates through embedded information redundancy	2009	2009/04/20	10.1109/DATE.2009.5090791	design, automation, and test in europe	date		463BE6FF	19420
8085245C	Harvesting wasted heat in a microprocessor using thermoelectric generators: modeling, analysis and measurement	harvesting wasted heat in a microprocessor using thermoelectric generators modeling analysis and measurement	2008	2008/03/10	10.1109/DATE.2008.4484669	design, automation, and test in europe	date		463BE6FF	19011
7FC380A4	A Memory Hierarchical Layer Assigning and Prefetching Technique to Overcome the Memory Performance/Energy Bottleneck	a memory hierarchical layer assigning and prefetching technique to overcome the memory performance energy bottleneck	2005	2005/03/07	10.1109/DATE.2005.19	design, automation, and test in europe	date		463BE6FF	18896
7EE3A55D	A loopback-based INL test method for D/A and A/D converters employing a stimulus identification technique	a loopback based inl test method for d a and a d converters employing a stimulus identification technique	2009	2009/04/20	10.1109/DATE.2009.5090928	design, automation, and test in europe	date		463BE6FF	19211
802339DF	Reducing Test Application Time Through Test Data Mutation Encoding	reducing test application time through test data mutation encoding	2002	2002/03/04	10.1109/DATE.2002.998303	design, automation, and test in europe	date		463BE6FF	17844
736E9D5D	A versatile built-in self test scheme for delay fault testing	a versatile built in self test scheme for delay fault testing	2000	2000	10.1109/DATE.2000.840889	design automation and test in europe	date		463BE6FF	17634
773CB8AC	A memory archtitecture with 4-address configurations for video signal processing (poster paper)	a memory archtitecture with 4 address configurations for video signal processing poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19003
79D5BB1E	Reasoning about VHDL and VHDL-AMS using denotational semantics	reasoning about vhdl and vhdl ams using denotational semantics	1999	1999/01/01	10.1109/DATE.1999.761144	design, automation, and test in europe	date		463BE6FF	19058
8012D0DD	Black-box leakage power modeling for cell library and SRAM compiler	black box leakage power modeling for cell library and sram compiler	2011	2011/03	10.1109/DATE.2011.5763105	design, automation, and test in europe	date		463BE6FF	19403
7EFB126B	Self-adjusting output data compression: an efficient BIST technique for RAMs	self adjusting output data compression an efficient bist technique for rams	1998	1998/02/23	10.1109/DATE.1998.655853	design, automation, and test in europe	date		463BE6FF	18655
76DB3FD3	Improving the error detection ability of concurrent checkers by observation point insertion in the circuit under check (poster paper)	improving the error detection ability of concurrent checkers by observation point insertion in the circuit under check poster paper	2000	2000/01/01	10.1145/343647.344350	design, automation, and test in europe	date		463BE6FF	19224
7DF7A0A2	Clock-frequency assignment for multiple clock domain systems-on-a-chip	clock frequency assignment for multiple clock domain systems on a chip	2007	2007/04/16	10.1109/DATE.2007.364624	design, automation, and test in europe	date		463BE6FF	19283
78B6E798	TagTM - accelerating STMs with hardware tags for fast meta-data access	tagtm accelerating stms with hardware tags for fast meta data access	2012	2012/03/12	10.1109/DATE.2012.6176429	design, automation, and test in europe	date		463BE6FF	17577
7E728341	False-noise analysis for domino circuits	false noise analysis for domino circuits	2004	2004/02/16	10.1109/DATE.2004.1268975	design, automation, and test in europe	date		463BE6FF	19418
7B4B8A29	Power-efficient control of thermoelectric coolers considering distributed hot spots	power efficient control of thermoelectric coolers considering distributed hot spots	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19483
79FDD82B	Compositional system-level design exploration with planning of high-level synthesis	compositional system level design exploration with planning of high level synthesis	2012	2012/03/12	10.1109/DATE.2012.6176550	design, automation, and test in europe	date		463BE6FF	17147
76F78AF6	Sub-quadratic objectives in quadratic placement	sub quadratic objectives in quadratic placement	2013	2013/03/18	10.7873/DATE.2013.372	design, automation, and test in europe	date		463BE6FF	17472
7FE9F76F	Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems	energy efficient mapping and scheduling for dvs enabled distributed embedded systems	2002	2002/03/04	10.1109/DATE.2002.998349	design, automation, and test in europe	date		463BE6FF	17947
7D6B4B14	Impact of Description Language, Abstraction Layer, and Value Representation on Simulation Performance	impact of description language abstraction layer and value representation on simulation performance	2007	2007/04	10.1109/DATE.2007.364688	design, automation, and test in europe	date		463BE6FF	18983
7EB42EAA	Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques	improving the process variation tolerance of digital circuits using gate sizing and statistical techniques	2005	2005/03/07	10.1109/DATE.2005.180	design, automation, and test in europe	date		463BE6FF	19091
7DD78957	Computing timed transition relations for sequential cycle-based simulation	computing timed transition relations for sequential cycle based simulation	1999	1999/01/01	10.1109/DATE.1999.761090	design, automation, and test in europe	date		463BE6FF	19347
7DDE12A5	Parallel X-fault simulation with critical path tracing technique	parallel x fault simulation with critical path tracing technique	2010	2010/03/08	10.1109/DATE.2010.5456929	design, automation, and test in europe	date		463BE6FF	18952
7EC15179	HypoEnergy. Hybrid supercapacitor-battery power-supply optimization for Energy efficiency	hypoenergy hybrid supercapacitor battery power supply optimization for energy efficiency	2011	2011/03	10.1109/DATE.2011.5763298	design, automation, and test in europe	date		463BE6FF	19046
80311832	Learning-based adaptation to applications and environments in a reconfigurable network-on-chip	learning based adaptation to applications and environments in a reconfigurable network on chip	2010	2010/03/08	10.1109/DATE.2010.5457173	design, automation, and test in europe	date		463BE6FF	17505
7DE23F39	Efficient validation input generation in RTL by hybridized source code analysis	efficient validation input generation in rtl by hybridized source code analysis	2011	2011/03	10.1109/DATE.2011.5763253	design, automation, and test in europe	date		463BE6FF	19110
7F0285A2	Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit	top down design of a low power multi channel 2 5 gbit s channel gated oscillator clock recovery circuit	2005	2005/03/07	10.1109/DATE.2005.315	design, automation, and test in europe	date		463BE6FF	19318
5B90AC7B	Manageable Dynamic Reconfiguration with EVE â€“ Extendable VHDL Editor	manageable dynamic reconfiguration with eve extendable vhdl editor	2009	2009		design automation and test in europe	date		463BE6FF	19404
7795D002	Architecture description language based retargetable symbolic execution	architecture description language based retargetable symbolic execution	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7AC93D5E	Sequentially constructive concurrency: a conservative extension of the synchronous model of computation	sequentially constructive concurrency a conservative extension of the synchronous model of computation	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	17608
7D107BAC	Efficient Timing-Driven Incremental Routing for VLSI Circuits Using DFS and Localized Slack-Satisfaction Computations	efficient timing driven incremental routing for vlsi circuits using dfs and localized slack satisfaction computations	2006	2006	10.1109/DATE.2006.244117	design, automation, and test in europe	date		463BE6FF	19231
8061205C	A new circuit simplification method for error tolerant applications	a new circuit simplification method for error tolerant applications	2011	2011/03	10.1109/DATE.2011.5763248	design, automation, and test in europe	date		463BE6FF	17287
7DE59B59	FARM: Fault-aware resource management in NoC-based multiprocessor platforms	farm fault aware resource management in noc based multiprocessor platforms	2011	2011/03	10.1109/DATE.2011.5763113	design, automation, and test in europe	date		463BE6FF	18959
78638BB5	Monitoring active filters under automotive aging scenarios with embedded instrument	monitoring active filters under automotive aging scenarios with embedded instrument	2012	2012/03/12		design, automation, and test in europe	date		463BE6FF	19555
785C8E04	Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy	fault tolerant routing algorithm for 3d noc using hamiltonian path strategy	2013	2013/03/18	10.7873/DATE.2013.325	design, automation, and test in europe	date		463BE6FF	17306
8076C2D9	Compositional Memory Systems for Multimedia Communicating Tasks	compositional memory systems for multimedia communicating tasks	2005	2005/03/07	10.1109/DATE.2005.99	design, automation, and test in europe	date		463BE6FF	19244
7F6EDADA	Using Problem Symmetry in Search Based Satisfiability Algorithms	using problem symmetry in search based satisfiability algorithms	2002	2002/03/04	10.1109/DATE.2002.998261	design, automation, and test in europe	date		463BE6FF	18980
76BEA146	An effective approach to automatic functional processor test generation for small-delay faults	an effective approach to automatic functional processor test generation for small delay faults	2014	2014/03	10.7873/DATE.2014.140	design, automation, and test in europe	date		463BE6FF	19377
7D15F527	Operating system controlled processor-memory bus encryption	operating system controlled processor memory bus encryption	2008	2008/03/10	10.1109/DATE.2008.4484834	design, automation, and test in europe	date		463BE6FF	19333
78317422	Heterogeneous System-level Specification Using SystemC	heterogeneous system level specification using systemc	2008	2008/03	10.1109/DATE.2008.4484641	design, automation, and test in europe	date		463BE6FF	19266
7E13B5E9	Adaptive prefetching for shared cache based chip multiprocessors	adaptive prefetching for shared cache based chip multiprocessors	2009	2009/04/20	10.1109/DATE.2009.5090768	design, automation, and test in europe	date		463BE6FF	19510
7DE3FF2F	New Perspectives and Opportunities From the Wild West of Microelectronic Biochips	new perspectives and opportunities from the wild west of microelectronic biochips	2005	2005/03/07	10.1109/DATE.2005.222	design, automation, and test in europe	date		463BE6FF	19555
7DE36017	Unified component integration flow for multi-processor SoC design and validation	unified component integration flow for multi processor soc design and validation	2004	2004/02/16	10.1109/DATE.2004.1269044	design, automation, and test in europe	date		463BE6FF	18483
80342F05	A Contribution to Branch Prediction Modeling in WCET Analysis	a contribution to branch prediction modeling in wcet analysis	2005	2005/03/07	10.1109/DATE.2005.7	design, automation, and test in europe	date		463BE6FF	18935
7B5E863B	An efficient wirelength model for analytical placement	an efficient wirelength model for analytical placement	2013	2013/03/18	10.7873/DATE.2013.345	design, automation, and test in europe	date		463BE6FF	17625
77D7FABA	Pass-XNOR logic: A new logic style for P-N junction based graphene circuits	pass xnor logic a new logic style for p n junction based graphene circuits	2014	2014/03	10.7873/DATE.2014.275	design, automation, and test in europe	date		463BE6FF	17503
7E645FDA	Evaluation of Error-Resilience for Reliable Compression of Test Data	evaluation of error resilience for reliable compression of test data	2005	2005/03/07	10.1109/DATE.2005.142	design, automation, and test in europe	date		463BE6FF	19080
7E34A75F	Test Compaction for Transition Faults under Transparent-Scan	test compaction for transition faults under transparent scan	2006	2006	10.1109/DATE.2006.244098	design, automation, and test in europe	date		463BE6FF	19385
7FB81480	Double-Strength CAFFEINE: Fast Template-Free Symbolic Modeling of Analog Circuits via Implicit Canonical Form Functions and Explicit Introns	double strength caffeine fast template free symbolic modeling of analog circuits via implicit canonical form functions and explicit introns	2006	2006	10.1109/DATE.2006.244136	design, automation, and test in europe	date		463BE6FF	19009
7F84D902	A sophisticated memory test engine for LCD display drivers	a sophisticated memory test engine for lcd display drivers	2007	2007/04/16	10.1109/DATE.2007.364593	design, automation, and test in europe	date		463BE6FF	19318
7829A22E	Detection of defective sensor elements using /spl Sigma//spl Delta/-modulation and a matched filter	detection of defective sensor elements using spl sigma spl delta modulation and a matched filter	2000	2000		design automation and test in europe	date		463BE6FF	19555
7FF92F04	Thermal-aware on-line task allocation for 3D multi-core processor throughput optimization	thermal aware on line task allocation for 3d multi core processor throughput optimization	2011	2011/03	10.1109/DATE.2011.5763008	design, automation, and test in europe	date		463BE6FF	17406
738B1D2E	A pseudo relay-insensitive timing model to synthesising low-power asynchronous circuits	a pseudo relay insensitive timing model to synthesising low power asynchronous circuits	2001	2001	10.1109/DATE.2001.915146	design, automation, and test in europe	date		463BE6FF	19555
7DDB492B	Local Search for Boolean Relations on the Basis of Unit Propagation	local search for boolean relations on the basis of unit propagation	2003	2003/03/03	10.1109/DATE.2003.1253706	design, automation, and test in europe	date		463BE6FF	18902
757D99FA	Development of a fully implantable recording system for ECoG signals	development of a fully implantable recording system for ecog signals	2013	2013/03/18	10.7873/DATE.2013.188	design, automation, and test in europe	date		463BE6FF	17560
77F9EEF6	Accurately timed transaction level models for virtual prototyping at high abstraction level	accurately timed transaction level models for virtual prototyping at high abstraction level	2012	2012/03/12	10.1109/DATE.2012.6176446	design, automation, and test in europe	date		463BE6FF	17572
78BE70C4	Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors	cherry picking exploiting process variations in dark silicon homogeneous chip multi processors	2013	2013/03/18	10.7873/DATE.2013.023	design, automation, and test in europe	date		463BE6FF	19085
7A428EAB	Analysis of multi-domain scenarios for optimized dynamic power management strategies	analysis of multi domain scenarios for optimized dynamic power management strategies	2012	2012/03/12	10.1109/DATE.2012.6176617	design, automation, and test in europe	date		463BE6FF	19555
7A31B022	Low-power embedded system for real-time correction of fish-eye automotive cameras	low power embedded system for real time correction of fish eye automotive cameras	2012	2012/03/12	10.1109/DATE.2012.6176492	design, automation, and test in europe	date		463BE6FF	17507
75E4FD75	BACH 2: B ounded reach A bility CH ecker for compositional linear hybrid systems	bach 2 b ounded reach a bility ch ecker for compositional linear hybrid systems	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19555
7B7AB3DF	Enabling vertical wormhole switching in 3D NoC-bus hybrid systems	enabling vertical wormhole switching in 3d noc bus hybrid systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E676384	Pseudorandom Functional BIST for Linear and Nonlinear MEMS	pseudorandom functional bist for linear and nonlinear mems	2006	2006	10.1109/DATE.2006.244039	design, automation, and test in europe	date		463BE6FF	19133
75D583BC	A hybrid non-volatile SRAM cell with concurrent SEU detection and correction	a hybrid non volatile sram cell with concurrent seu detection and correction	2014	2014/03	10.7873/DATE.2014.178	design, automation, and test in europe	date		463BE6FF	19555
7874F276	PSP-Cache: A low-cost fault-tolerant cache memory architecture	psp cache a low cost fault tolerant cache memory architecture	2014	2014/03	10.7873/DATE.2014.177	design, automation, and test in europe	date		463BE6FF	19555
80039D6D	A nondestructive self-reference scheme for spin-transfer torque random access memory (STT-RAM)	a nondestructive self reference scheme for spin transfer torque random access memory stt ram	2010	2010/03/08	10.1109/DATE.2010.5457219	design, automation, and test in europe	date		463BE6FF	18438
750AA8C7	User-specific skin temperature-aware DVFS for smartphones	user specific skin temperature aware dvfs for smartphones	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19370
7841F4B6	A formal semantics for Verilog-VHDL simulation interoperability by abstract state machine	a formal semantics for verilog vhdl simulation interoperability by abstract state machine	1999	1999/01/01	10.1109/DATE.1999.761145	design, automation, and test in europe	date		463BE6FF	18360
7D6B0A23	Minimizing Test Power in SRAM through Reduction of Pre-charge Activity	minimizing test power in sram through reduction of pre charge activity	2006	2006	10.1109/DATE.2006.244016	design, automation, and test in europe	date		463BE6FF	19420
7D6B8B75	A rule-based static dataflow clustering algorithm for efficient embedded software synthesis	a rule based static dataflow clustering algorithm for efficient embedded software synthesis	2011	2011/03	10.1109/DATE.2011.5763094	design, automation, and test in europe	date		463BE6FF	19436
82F01D3A	Exact fault simulation for systems on silicon that protects each core's intellectual property (IP)	exact fault simulation for systems on silicon that protects each core s intellectual property ip	2001	2001	10.1109/DATE.2001.915130	design, automation, and test in europe	date		463BE6FF	18969
7FEA0AA6	Common Reusable Verification Environment for BCA and RTL Models	common reusable verification environment for bca and rtl models	2005	2005/03/07	10.1109/DATE.2005.96	design, automation, and test in europe	date		463BE6FF	17633
7E3B4B5B	Feasibility intervals for multiprocessor fixed-priority scheduling of arbitrary deadline periodic systems	feasibility intervals for multiprocessor fixed priority scheduling of arbitrary deadline periodic systems	2007	2007/04/16	10.1109/DATE.2007.364536	design, automation, and test in europe	date		463BE6FF	18917
7D338809	Layout-oriented synthesis of high performance analog circuits	layout oriented synthesis of high performance analog circuits	2000	2000/01/01	10.1109/DATE.2000.840015	design, automation, and test in europe	date		463BE6FF	18095
7E9A4303	Formal verification of analog circuits in the presence of noise and process variation	formal verification of analog circuits in the presence of noise and process variation	2010	2010/03/08	10.1109/DATE.2010.5457009	design, automation, and test in europe	date		463BE6FF	18714
778CFD50	Active-mode leakage reduction with data-retained power gating	active mode leakage reduction with data retained power gating	2013	2013/03/18	10.7873/DATE.2013.251	design, automation, and test in europe	date		463BE6FF	17487
7FD102B5	A 97mW 110MS/s 12b pipeline ADC implemented in 0.18 /spl mu/m digital CMOS	a 97mw 110ms s 12b pipeline adc implemented in 0 18 spl mu m digital cmos	2005	2005		design, automation, and test in europe	date		463BE6FF	19555
7FBDB540	Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources	response time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources	2009	2009/04/20	10.1109/DATE.2009.5090720	design, automation, and test in europe	date		463BE6FF	19116
7E9A81A8	Performance-Directed Retiming for FPGAs Using Post-Placement Delay Information	performance directed retiming for fpgas using post placement delay information	2003	2003/03/03	10.1109/DATE.2003.1253700	design, automation, and test in europe	date		463BE6FF	19271
7FCC1A00	Energy-Aware Routing for E-Textile Applications	energy aware routing for e textile applications	2005	2005/03/07	10.1109/DATE.2005.138	design, automation, and test in europe	date		463BE6FF	19078
7568B90C	An LOCV-based static timing analysis considering spatial correlations of power supply variations	an locv based static timing analysis considering spatial correlations of power supply variations	2011	2011/03	10.1109/DATE.2011.5763283	design, automation, and test in europe	date		463BE6FF	19555
802B00FB	Design methodologies for system level IP	design methodologies for system level ip	1998	1998/02/23	10.1109/DATE.1998.655869	design, automation, and test in europe	date		463BE6FF	17606
8091223E	A power optimization method for CMOS op-amps using sub-space based geometric programming	a power optimization method for cmos op amps using sub space based geometric programming	2010	2010/03/08	10.1109/DATE.2010.5457151	design, automation, and test in europe	date		463BE6FF	17511
7F7CE34D	A Coprocessor for Accelerating Visual Information Processing	a coprocessor for accelerating visual information processing	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	18850
7FDC022E	Variation tolerant NoC design by means of self-calibrating links	variation tolerant noc design by means of self calibrating links	2008	2008/03/10	10.1109/DATE.2008.4484870	design, automation, and test in europe	date		463BE6FF	19123
7CE906A2	DATE 2006 Special Session: DFM/DFY Design for Manufacturability and Yield - influence of process variations in digital, analog and mixed-signal circuit design	date 2006 special session dfm dfy design for manufacturability and yield influence of process variations in digital analog and mixed signal circuit design	2006	2006	10.1109/DATE.2006.243763	design, automation, and test in europe	date		463BE6FF	19358
7FD0B8A6	Exploiting data forwarding to reduce the power budget of VLIW embedded processors	exploiting data forwarding to reduce the power budget of vliw embedded processors	2001	2001/03/13	10.1109/DATE.2001.915034	design, automation, and test in europe	date		463BE6FF	18843
77A20892	Fault detection, real-time error recovery, and experimental demonstration for digital microfluidic biochips	fault detection real time error recovery and experimental demonstration for digital microfluidic biochips	2013	2013/03/18	10.7873/DATE.2013.124	design, automation, and test in europe	date		463BE6FF	18970
795DDD75	Effective verification of low-level software with nested interrupts	effective verification of low level software with nested interrupts	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19406
753A4D92	Model based hierarchical optimization strategies for analog design automation	model based hierarchical optimization strategies for analog design automation	2014	2014/03	10.7873/DATE.2014.027	design, automation, and test in europe	date		463BE6FF	19555
816C736D	Resource prediction for media stream decoding	resource prediction for media stream decoding	2007	2007/04/16	10.1109/DATE.2007.364658	design, automation, and test in europe	date		463BE6FF	19266
7DFC34B6	Formal verification of a pervasive interconnect bus system in a high-performance microprocessor	formal verification of a pervasive interconnect bus system in a high performance microprocessor	2007	2007/04/16	10.1109/DATE.2007.364594	design, automation, and test in europe	date		463BE6FF	19388
768A42B1	DyReCTape: A dynamically reconfigurable cache using domain wall memory tapes	dyrectape a dynamically reconfigurable cache using domain wall memory tapes	2015	2015/03		design, automation, and test in europe	date		463BE6FF	19555
817727F5	Design and DfT of a high-speed area-efficient embedded asynchronous FIFO	design and dft of a high speed area efficient embedded asynchronous fifo	2007	2007/04/16	10.1109/DATE.2007.364399	design, automation, and test in europe	date		463BE6FF	18723
790096FF	Automated construction of a cycle-approximate transaction level model of a memory controller	automated construction of a cycle approximate transaction level model of a memory controller	2012	2012/03/12	10.1109/DATE.2012.6176653	design, automation, and test in europe	date		463BE6FF	19370
7D249AD3	Exploiting narrow-width values for improving non-volatile cache lifetime	exploiting narrow width values for improving non volatile cache lifetime	2014	2014/03	10.7873/DATE.2014.065	design, automation, and test in europe	date		463BE6FF	17634
7D286157	Increasing PCM main memory lifetime	increasing pcm main memory lifetime	2010	2010/03/08	10.1109/DATE.2010.5456923	design, automation, and test in europe	date		463BE6FF	18138
7F7E181C	An energy-aware fault tolerant scheduling framework for soft error resilient cloud computing systems	an energy aware fault tolerant scheduling framework for soft error resilient cloud computing systems	2014	2014/03	10.7873/DATE.2014.107	design, automation, and test in europe	date		463BE6FF	19499
80C35483	Introducing Flexible Quantity Contracts into Distributed SoC and Embedded System Design Processes	introducing flexible quantity contracts into distributed soc and embedded system design processes	2005	2005/03/07	10.1109/DATE.2005.189	design, automation, and test in europe	date		463BE6FF	18927
7E5046EF	Dynamic voltage and cache reconfiguration for low power	dynamic voltage and cache reconfiguration for low power	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19141
81122001	Architectures and design techniques for energy efficient embedded DSP and multimedia processing	architectures and design techniques for energy efficient embedded dsp and multimedia processing	2004	2004/02/16	10.1109/DATE.2004.1269022	design, automation, and test in europe	date		463BE6FF	19189
76D9C5EC	A single phase latch for high speed GaAs domino circuits (poster paper)	a single phase latch for high speed gaas domino circuits poster paper	2000	2000/01/01	10.1145/343647.344348	design, automation, and test in europe	date		463BE6FF	19224
7CFEC5BB	Dynamic task allocation strategies in MPSoC for soft real-time applications	dynamic task allocation strategies in mpsoc for soft real time applications	2008	2008/03/10	10.1109/DATE.2008.4484934	design, automation, and test in europe	date		463BE6FF	18898
77DEF4D0	On-line testing and diagnosis of bus lines with respect to intermediate voltage values (poster paper)	on line testing and diagnosis of bus lines with respect to intermediate voltage values poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
7BBC9F89	BerkMin: A Fast and Robust Sat-Solver	berkmin a fast and robust sat solver	2002	2002/03/04	10.1109/DATE.2002.998262	design, automation, and test in europe	date		463BE6FF	15216
7D5970F7	A direct bootstrapped CMOS large capacitive-load driver circuit	a direct bootstrapped cmos large capacitive load driver circuit	2004	2004/02/16	10.1109/DATE.2004.1268928	design, automation, and test in europe	date		463BE6FF	17396
8498A1A6	Dynamic bit-width adaptation in DCT	dynamic bit width adaptation in dct	2006	2006/01/12		design, automation, and test in europe	date		463BE6FF	19555
7D63657F	A Faster Counterexample Minimization Algorithm Based on Refutation Analysis	a faster counterexample minimization algorithm based on refutation analysis	2005	2005/03/07	10.1109/DATE.2005.14	design, automation, and test in europe	date		463BE6FF	19206
7F772AD6	Efficient AC Analysis of Oscillators using Least-Squares Methods	efficient ac analysis of oscillators using least squares methods	2006	2006	10.1109/DATE.2006.244114	design, automation, and test in europe	date		463BE6FF	19329
7DC56FE7	Pseudo circuit model for representing uncertainty in waveforms	pseudo circuit model for representing uncertainty in waveforms	2011	2011/03	10.1109/DATE.2011.5763325	design, automation, and test in europe	date		463BE6FF	19555
7E3A2191	Multi-temperature testing for core-based system-on-chip	multi temperature testing for core based system on chip	2010	2010/03/08	10.1109/DATE.2010.5457209	design, automation, and test in europe	date		463BE6FF	17435
7BE57403	Improving the schedule quality of static-list time-constrained scheduling (poster paper)	improving the schedule quality of static list time constrained scheduling poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19370
7E5FF365	Multi-Sensor Configurable Platform for Automotive Applications	multi sensor configurable platform for automotive applications	2006	2006	10.1109/DATE.2006.243905	design, automation, and test in europe	date		463BE6FF	19273
7E77AD22	Power-Aware Compilation for Embedded Processors with Dynamic Voltage Scaling and Adaptive Body Biasing Capabilities	power aware compilation for embedded processors with dynamic voltage scaling and adaptive body biasing capabilities	2006	2006	10.1109/DATE.2006.243835	design, automation, and test in europe	date		463BE6FF	19358
7E306A59	Automatic tuning of two-level caches to embedded applications	automatic tuning of two level caches to embedded applications	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17844
76F4B4D5	May-happen-in-parallel analysis of ESL models using UPPAAL model checking	may happen in parallel analysis of esl models using uppaal model checking	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E24DBA5	An overview of non-volatile memory technology and the implication for tools and architectures	an overview of non volatile memory technology and the implication for tools and architectures	2009	2009/04/20	10.1109/DATE.2009.5090761	design, automation, and test in europe	date		463BE6FF	18331
77247578	Robust and extensible task implementations of synchronous finite state machines	robust and extensible task implementations of synchronous finite state machines	2013	2013/03/18	10.7873/DATE.2013.272	design, automation, and test in europe	date		463BE6FF	17612
7DF901A0	Efficient test strategy for TDMA power amplifiers using transient current measurements: uses and benefits	efficient test strategy for tdma power amplifiers using transient current measurements uses and benefits	2004	2004/02/16	10.1109/DATE.2004.1268861	design, automation, and test in europe	date		463BE6FF	19427
7808C924	On passivity of the super node algorithm for EM modeling of interconnect systems	on passivity of the super node algorithm for em modeling of interconnect systems	2010	2010/03/08	10.1109/DATE.2010.5457160	design, automation, and test in europe	date		463BE6FF	19555
77BBB84F	Synthesis of controllers for full testability of integrated datapath-controller pairs	synthesis of controllers for full testability of integrated datapath controller pairs	1999	1999/01/01	10.1109/DATE.1999.761134	design, automation, and test in europe	date		463BE6FF	19483
755F7AED	A novel TSV topology for many-tier 3D power-delivery networks	a novel tsv topology for many tier 3d power delivery networks	2011	2011/03	10.1109/DATE.2011.5763270	design, automation, and test in europe	date		463BE6FF	17503
7E34211C	Computing synchronizer failure probabilities	computing synchronizer failure probabilities	2007	2007/04/16	10.1109/DATE.2007.364487	design, automation, and test in europe	date		463BE6FF	18608
7F86B4E2	Systematic stability-analysis method for analog circuits	systematic stability analysis method for analog circuits	2006	2006	10.1109/DATE.2006.244038	design, automation, and test in europe	date		463BE6FF	19370
7DE2318B	Modeling of a Reconfigurable OFDM IP Block Family For an RF System Simulator	modeling of a reconfigurable ofdm ip block family for an rf system simulator	2005	2005/03/07	10.1109/DATE.2005.214	design, automation, and test in europe	date		463BE6FF	19555
7D568E5B	Correct-by-Construction Transformations across Design Environments for Model-Based Embedded Software Development	correct by construction transformations across design environments for model based embedded software development	2005	2005/03/07	10.1109/DATE.2005.105	design, automation, and test in europe	date		463BE6FF	18502
80D4912A	System-level energy-efficient scheduling for hard real-time embedded systems	system level energy efficient scheduling for hard real time embedded systems	2011	2011/03	10.1109/DATE.2011.5763275	design, automation, and test in europe	date		463BE6FF	19345
75151AEC	Energy optimization in 3D MPSoCs with Wide-I/O DRAM using temperature variation aware bank-wise refresh	energy optimization in 3d mpsocs with wide i o dram using temperature variation aware bank wise refresh	2014	2014/03	10.7873/DATE.2014.294	design, automation, and test in europe	date		463BE6FF	17439
7B97DD96	Impact of interconnect multiple-patterning variability on SRAMs	impact of interconnect multiple patterning variability on srams	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19370
7F5AD90E	A Signature Test Framework for Rapid Production Testing of RF Circuits	a signature test framework for rapid production testing of rf circuits	2002	2002/03/04	10.1109/DATE.2002.998268	design, automation, and test in europe	date		463BE6FF	17015
7F21114D	An optimized message passing framework for parallel implementation of signal processing applications	an optimized message passing framework for parallel implementation of signal processing applications	2008	2008/03/10	10.1109/DATE.2008.4484845	design, automation, and test in europe	date		463BE6FF	19487
7D74626B	Reconfigurable Elliptic Curve Cryptosystems on a Chip	reconfigurable elliptic curve cryptosystems on a chip	2005	2005/03/07	10.1109/DATE.2005.254	design, automation, and test in europe	date		463BE6FF	18796
769D1A92	Adaptive on-the-fly application performance modeling for many cores	adaptive on the fly application performance modeling for many cores	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
8154EC9B	Power-simulation of cell based ASICs: accuracy-and performance trade-offs	power simulation of cell based asics accuracy and performance trade offs	1998	1998/02/23	10.1109/DATE.1998.655882	design, automation, and test in europe	date		463BE6FF	18994
7E2AB452	Hardware/software co-design architecture for thermal management of chip multiprocessors	hardware software co design architecture for thermal management of chip multiprocessors	2009	2009/04/20	10.1109/DATE.2009.5090802	design, automation, and test in europe	date		463BE6FF	19298
7EA9A69F	Pueblo: A Modern Pseudo-Boolean SAT Solver	pueblo a modern pseudo boolean sat solver	2005	2005/03/07	10.1109/DATE.2005.246	design, automation, and test in europe	date		463BE6FF	18246
7E33CCB6	A 0.18 Âµm CMOS Implementation of On-chip Analogue Test Signal Generation from Digital Test Patterns	a 0 18 Âµm cmos implementation of on chip analogue test signal generation from digital test patterns	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19079
80D231DF	Co-simulation based platform for wireless protocols design explorations	co simulation based platform for wireless protocols design explorations	2009	2009/04/20	10.1109/DATE.2009.5090785	design, automation, and test in europe	date		463BE6FF	19428
7D7BC295	An embedded offset and gain instrument for OpAmp IPs	an embedded offset and gain instrument for opamp ips	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19555
79A441A3	Co-synthesis of data paths and clock control paths for minimum-period clock gating	co synthesis of data paths and clock control paths for minimum period clock gating	2013	2013/03/18	10.7873/DATE.2013.366	design, automation, and test in europe	date		463BE6FF	17620
7E60A859	VHDL modelling and analysis of fault secure systems	vhdl modelling and analysis of fault secure systems	1998	1998/02/23	10.1109/DATE.1998.655849	design, automation, and test in europe	date		463BE6FF	19255
7E63108A	Efficient OpenMP data mapping for multicore platforms with vertically stacked memory	efficient openmp data mapping for multicore platforms with vertically stacked memory	2010	2010/03/08	10.1109/DATE.2010.5457227	design, automation, and test in europe	date		463BE6FF	17593
7D821BD8	Hard- and Software Modularity of the NOVA MPSoC Platform	hard and software modularity of the nova mpsoc platform	2007	2007/04	10.1109/DATE.2007.364441	design, automation, and test in europe	date		463BE6FF	19382
794EAE95	A fast approximation algorithm for MIN-ONE SAT	a fast approximation algorithm for min one sat	2008	2008/03/10	10.1109/DATE.2008.4484921	design, automation, and test in europe	date		463BE6FF	19422
8149643E	TinyTimber, reactive objects in C for real-time embedded systems	tinytimber reactive objects in c for real time embedded systems	2008	2008/03/10	10.1109/DATE.2008.4484933	design, automation, and test in europe	date		463BE6FF	19182
81050BDE	Nonlinearity analysis of Analog/RF circuits using combined multisine and volterra analysis	nonlinearity analysis of analog rf circuits using combined multisine and volterra analysis	2007	2007/04/16	10.1109/DATE.2007.364601	design, automation, and test in europe	date		463BE6FF	18258
76509929	Formal verification of sequential Galois field arithmetic circuits using algebraic geometry	formal verification of sequential galois field arithmetic circuits using algebraic geometry	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19489
7DA14019	Power supply noise monitor for signal integrity faults	power supply noise monitor for signal integrity faults	2004	2004/02/16	10.1109/DATE.2004.1269109	design, automation, and test in europe	date		463BE6FF	18799
7DFD5AE7	System-assisted analog mixed-signal design	system assisted analog mixed signal design	2011	2011/03	10.1109/DATE.2011.5763242	design, automation, and test in europe	date		463BE6FF	19345
752A00C5	A real-time compressed sensing-based personal electrocardiogram monitoring system	a real time compressed sensing based personal electrocardiogram monitoring system	2011	2011/03	10.1109/DATE.2011.5763140	design, automation, and test in europe	date		463BE6FF	16733
79887377	Interplay of loop unrolling and multidimensional memory partitioning in HLS	interplay of loop unrolling and multidimensional memory partitioning in hls	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17530
7525B639	HOT TOPIC - Concurrent SoC development and end-to-end planning	hot topic concurrent soc development and end to end planning	2009	2009/04	10.1109/DATE.2009.5090702	design, automation, and test in europe	date		463BE6FF	19555
7CCD5B42	NUMANA: a hybrid num erical and ana lytical thermal simulator for 3-D ICs	numana a hybrid num erical and ana lytical thermal simulator for 3 d ics	2013	2013/03/18	10.7873/DATE.2013.282	design, automation, and test in europe	date		463BE6FF	19555
7B5C6429	Using combinational verification for sequential circuits	using combinational verification for sequential circuits	1999	1999/01/01	10.1109/DATE.1999.761109	design, automation, and test in europe	date		463BE6FF	18770
053899E7	2007 Design, Automation and Test in Europe Conference and Exposition (DATE 2007), April 16-20, 2007, Nice, France	2007 design automation and test in europe conference and exposition date 2007 april 16 20 2007 nice france	2007			design, automation, and test in europe	date		463BE6FF	19555
7CC7E183	Efficient SMT-based ATPG for interconnect open defects	efficient smt based atpg for interconnect open defects	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19394
7BA70580	SystemCSV - an extension of SystemC for mixed multi-level communication modeling and interface-based system design	systemcsv an extension of systemc for mixed multi level communication modeling and interface based system design	2001	2001/03/13	10.1109/DATE.2001.914996	design, automation, and test in europe	date		463BE6FF	17660
7CF260B2	Energy- and endurance-aware design of phase change memory caches	energy and endurance aware design of phase change memory caches	2010	2010/03/08	10.1109/DATE.2010.5457221	design, automation, and test in europe	date		463BE6FF	16621
80EA3BDF	Energy optimization with worst-case deadline guarantee for pipelined multiprocessor systems	energy optimization with worst case deadline guarantee for pipelined multiprocessor systems	2013	2013/03/18	10.7873/DATE.2013.024	design, automation, and test in europe	date		463BE6FF	19409
806E2CBD	Static scheduling of a time-triggered network-on-chip based on SMT solving	static scheduling of a time triggered network on chip based on smt solving	2012	2012/03/12	10.1109/DATE.2012.6176522	design, automation, and test in europe	date		463BE6FF	19088
7EE6C7D3	Dual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constraint	dual threshold voltage domino logic synthesis for high performance with noise and power constraint	2002	2002/03/04	10.1109/DATE.2002.998282	design, automation, and test in europe	date		463BE6FF	19468
7A44F581	Dp-Fill: A Dynamic Programming Approach to X-Filling for Minimizing Peak Test Power in Scan Tests	dp fill a dynamic programming approach to x filling for minimizing peak test power in scan tests	2015	2015		design, automation, and test in europe	date		463BE6FF	19555
7E2C4C4F	A boolean satisfiability-based incremental rerouting approach with application to FPGAs	a boolean satisfiability based incremental rerouting approach with application to fpgas	2001	2001/03/13	10.1109/DATE.2001.915079	design, automation, and test in europe	date		463BE6FF	19157
7CBF6BB9	Workload uncertainty characterization and adaptive frequency scaling for energy minimization of embedded systems	workload uncertainty characterization and adaptive frequency scaling for energy minimization of embedded systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17597
77853639	Optical look up table	optical look up table	2013	2013/03/18	10.7873/DATE.2013.184	design, automation, and test in europe	date		463BE6FF	17476
814555A5	Porting a Network Cryptographic Service to the RMC2000: A Case Study in Embedded Software Development	porting a network cryptographic service to the rmc2000 a case study in embedded software development	2003	2003/03/03	10.1109/DATE.2003.1253821	design, automation, and test in europe	date		463BE6FF	19316
7F200EFF	Timing modeling for digital sub-threshold circuits	timing modeling for digital sub threshold circuits	2010	2010/03/08	10.1109/DATE.2010.5457192	design, automation, and test in europe	date		463BE6FF	17647
7F26878D	HDL Models of Ferromagnetic Core Hysteresis Using Timeless Discretisation of the Magnetic Slope	hdl models of ferromagnetic core hysteresis using timeless discretisation of the magnetic slope	2006	2006	10.1109/DATE.2006.244011	design, automation, and test in europe	date		463BE6FF	19120
81616A7C	Enabling efficient post-silicon debug by clustering of hardware-assertions	enabling efficient post silicon debug by clustering of hardware assertions	2010	2010/03/08	10.1109/DATE.2010.5456904	design, automation, and test in europe	date		463BE6FF	19285
754AE58A	Integrated CMOS receiver for wearable coil arrays in MRI applications	integrated cmos receiver for wearable coil arrays in mri applications	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7FBF31F6	Improving compressed test pattern generation for multiple scan chain failure diagnosis	improving compressed test pattern generation for multiple scan chain failure diagnosis	2009	2009/04/20	10.1109/DATE.2009.5090810	design, automation, and test in europe	date		463BE6FF	19342
813C28BB	Cost-performance trade-offs in networks on chip: a simulation-based approach	cost performance trade offs in networks on chip a simulation based approach	2004	2004/02/16	10.1109/DATE.2004.1268972	design, automation, and test in europe	date		463BE6FF	17976
80343F0C	Virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems	virtualized on chip distributed computing for heterogeneous reconfigurable multi core systems	2012	2012/03/12	10.1109/DATE.2012.6176478	design, automation, and test in europe	date		463BE6FF	17552
807437D4	Application-specific memory performance of a heterogeneous reconfigurable architecture	application specific memory performance of a heterogeneous reconfigurable architecture	2010	2010/03/08	10.1109/DATE.2010.5457174	design, automation, and test in europe	date		463BE6FF	17568
7FF4625A	Enhancing correlation electromagnetic attack using planar near-field cartography	enhancing correlation electromagnetic attack using planar near field cartography	2009	2009/04/20	10.1109/DATE.2009.5090743	design, automation, and test in europe	date		463BE6FF	18530
8132F6BB	Architectures for efficient face authentication in embedded systems	architectures for efficient face authentication in embedded systems	2006	2006	10.1109/DATE.2006.244155	design, automation, and test in europe	date		463BE6FF	18643
7F040146	A synthesis procedure for flexible logic functions	a synthesis procedure for flexible logic functions	1998	1998/02/23	10.1109/DATE.1998.655995	design, automation, and test in europe	date		463BE6FF	19224
78F6F464	HW-SW integration for energy-efficient/variability-aware computing	hw sw integration for energy efficient variability aware computing	2013	2013/03/18	10.7873/DATE.2013.133	design, automation, and test in europe	date		463BE6FF	17592
7EDFE92C	High level H.264/AVC video encoder parallelization for multiprocessor implementation	high level h 264 avc video encoder parallelization for multiprocessor implementation	2009	2009/04/20	10.1109/DATE.2009.5090800	design, automation, and test in europe	date		463BE6FF	19195
7B95715E	Development of low power many-core SoC for multimedia applications	development of low power many core soc for multimedia applications	2013	2013/03/18	10.7873/DATE.2013.164	design, automation, and test in europe	date		463BE6FF	17642
7732776A	Potential applications based on NVM emerging technologies	potential applications based on nvm emerging technologies	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
5DC6F9B9	DFY/DFM - design for yield and manufacturability (industrial tutorial)	dfy dfm design for yield and manufacturability industrial tutorial	2004	2004	10.1109/DATE.2004.1268807	design, automation, and test in europe	date		463BE6FF	19555
7DFD3287	A generalized control-flow-aware pattern recognition algorithm for behavioral synthesis	a generalized control flow aware pattern recognition algorithm for behavioral synthesis	2010	2010/03/08	10.1109/DATE.2010.5456999	design, automation, and test in europe	date		463BE6FF	19390
7F056CB4	Enhancing multicore reliability through wear compensation in online assignment and scheduling	enhancing multicore reliability through wear compensation in online assignment and scheduling	2013	2013/03/18	10.7873/DATE.2013.281	design, automation, and test in europe	date		463BE6FF	17248
7ED0C6D3	Contango: integrated optimization of SoC clock networks	contango integrated optimization of soc clock networks	2010	2010/03/08	10.1109/DATE.2010.5457043	design, automation, and test in europe	date		463BE6FF	19203
7ABA3E23	A near-future prediction method for low power consumption on a many-core processor	a near future prediction method for low power consumption on a many core processor	2013	2013/03/18	10.7873/DATE.2013.222	design, automation, and test in europe	date		463BE6FF	17614
7CF9069F	From Working Design Flow to Working Chips: Dependencies and Impacts of Methodology Decisions	from working design flow to working chips dependencies and impacts of methodology decisions	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19555
7BEA6DF9	A spectral clustering approach to application-specific network-on-chip synthesis	a spectral clustering approach to application specific network on chip synthesis	2013	2013/03/18	10.7873/DATE.2013.358	design, automation, and test in europe	date		463BE6FF	17610
7EB6B221	A Layered, Codesign Virtual Machine Approach to Modeling Computer Systems	a layered codesign virtual machine approach to modeling computer systems	2002	2002/03/04	10.1109/DATE.2002.998350	design, automation, and test in europe	date		463BE6FF	18453
7E6566F9	Hierarchical adaptive dynamic power management	hierarchical adaptive dynamic power management	2004	2004/02/16	10.1109/DATE.2004.1268839	design, automation, and test in europe	date		463BE6FF	19012
79C4ABBE	Generating instruction streams using abstract CSP	generating instruction streams using abstract csp	2012	2012/03/12	10.1109/DATE.2012.6176425	design, automation, and test in europe	date		463BE6FF	19266
79AEF3DD	An H.264 Quad-FullHD low-latency intra video encoder	an h 264 quad fullhd low latency intra video encoder	2013	2013/03/18	10.7873/DATE.2013.037	design, automation, and test in europe	date		463BE6FF	17532
770B7190	Delay analysis of structural real-time workload	delay analysis of structural real time workload	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80BD0FD0	Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies	statistical modeling of pipeline delay and design of pipeline under process variation to enhance yield in sub 100nm technologies	2005	2005/03/07	10.1109/DATE.2005.278	design, automation, and test in europe	date		463BE6FF	19200
7F4AE6C4	Power-Aware Testing and Test Strategies for Low Power Devices	power aware testing and test strategies for low power devices	2008	2008/03	10.1109/DATE.2008.4484642	design, automation, and test in europe	date		463BE6FF	16862
806E572B	Diagnosis, modeling and tolerance of scan chain hold-time violations	diagnosis modeling and tolerance of scan chain hold time violations	2007	2007/04/16	10.1109/DATE.2007.364645	design, automation, and test in europe	date		463BE6FF	19108
7F1DA2A0	Ambient Intelligence Visions and Achievements: Linking Abstract Ideas to Real-World Concepts	ambient intelligence visions and achievements linking abstract ideas to real world concepts	2003	2003/03/03	10.1109/DATE.2003.1253580	design, automation, and test in europe	date		463BE6FF	18587
7AE64430	Hardware/software partitioning of operating systems [SoC applications]	hardware software partitioning of operating systems soc applications	2003	2003	10.1109/DATE.2003.1253630	design, automation, and test in europe	date		463BE6FF	19555
81286DAE	Droplet Routing in the Synthesis of Digital Microfluidic Biochips	droplet routing in the synthesis of digital microfluidic biochips	2006	2006	10.1109/DATE.2006.244177	design, automation, and test in europe	date		463BE6FF	17947
7E102A07	Automatic generation of operation tables for fast exploration of bypasses in embedded processors	automatic generation of operation tables for fast exploration of bypasses in embedded processors	2006	2006	10.1109/DATE.2006.244047	design, automation, and test in europe	date		463BE6FF	19421
7B239639	Interactive presentation: Simulation methodology and experimental verification for the analysis of substrate noise on LC-VCO's	interactive presentation simulation methodology and experimental verification for the analysis of substrate noise on lc vco s	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19003
7FCAE818	Integrating UML into SoC Design Process	integrating uml into soc design process	2005	2005/03/07	10.1109/DATE.2005.186	design, automation, and test in europe	date		463BE6FF	18195
7E4B8D99	TIMBER: time borrowing and error relaying for online timing error resilience	timber time borrowing and error relaying for online timing error resilience	2010	2010/03/08	10.1109/DATE.2010.5457058	design, automation, and test in europe	date		463BE6FF	18815
7C6426B9	A tightly-coupled hardware controller to improve scalability and programmability of shared-memory heterogeneous clusters	a tightly coupled hardware controller to improve scalability and programmability of shared memory heterogeneous clusters	2014	2014/03	10.7873/DATE.2014.038	design, automation, and test in europe	date		463BE6FF	19555
7739796F	Hardware virtualization support for shared resources in mixed-criticality multicore systems	hardware virtualization support for shared resources in mixed criticality multicore systems	2014	2014/03	10.7873/DATE.2014.081	design, automation, and test in europe	date		463BE6FF	17468
814B2061	Statistical fault injection: quantified error and confidence	statistical fault injection quantified error and confidence	2009	2009/04/20	10.1109/DATE.2009.5090716	design, automation, and test in europe	date		463BE6FF	18713
80ACDC47	A Probabilistic Collocation Method Based Statistical Gate Delay Model Considering Process Variations and Multiple Input Switching	a probabilistic collocation method based statistical gate delay model considering process variations and multiple input switching	2005	2005/03/07	10.1109/DATE.2005.31	design, automation, and test in europe	date		463BE6FF	18406
7A9FA553	SoC low-power practices for wireless applications	soc low power practices for wireless applications	2013	2013/03/18	10.7873/DATE.2013.165	design, automation, and test in europe	date		463BE6FF	19555
7D085276	A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs	a software supported methodology for exploring interconnection architectures targeting 3 d fpgas	2009	2009/04/20	10.1109/DATE.2009.5090653	design, automation, and test in europe	date		463BE6FF	17342
7AC04288	Protocol stacked-based telecon emulator	protocol stacked based telecon emulator	2000	2000/01/01	10.1145/343647.343731	design, automation, and test in europe	date		463BE6FF	19003
8108868F	A scaled random walk solver for fast power grid analysis	a scaled random walk solver for fast power grid analysis	2011	2011/03	10.1109/DATE.2011.5763013	design, automation, and test in europe	date		463BE6FF	19483
7BCF2D83	Reducing energy consumption in microcontroller-based platforms with low design margin co-processors	reducing energy consumption in microcontroller based platforms with low design margin co processors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7853E635	From embedded multi-core SoCs to scale-out processors	from embedded multi core socs to scale out processors	2013	2013/03/18	10.7873/DATE.2013.199	design, automation, and test in europe	date		463BE6FF	17642
80B6A62F	Allocation and scheduling of conditional task graph in hardware/software co-synthesis	allocation and scheduling of conditional task graph in hardware software co synthesis	2001	2001/03/13	10.1109/DATE.2001.915088	design, automation, and test in europe	date		463BE6FF	17711
8101090F	Power-efficient calibration and reconfiguration for on-chip optical communication	power efficient calibration and reconfiguration for on chip optical communication	2012	2012/03/12	10.1109/DATE.2012.6176711	design, automation, and test in europe	date		463BE6FF	19468
7E5AF858	Slack allocation based co-synthesis and optimization of bus and memory architectures for MPSoCs	slack allocation based co synthesis and optimization of bus and memory architectures for mpsocs	2008	2008/03/10	10.1109/DATE.2008.4484687	design, automation, and test in europe	date		463BE6FF	19515
7D0CAB23	A First Step Towards Hw/Sw Partitioning of UML Specifications	a first step towards hw sw partitioning of uml specifications	2003	2003/03/03	10.1109/DATE.2003.1253684	design, automation, and test in europe	date		463BE6FF	18338
7AB843A7	Variability-aware duty cycle scheduling in long running embedded sensing systems	variability aware duty cycle scheduling in long running embedded sensing systems	2011	2011/03	10.1109/DATE.2011.5763031	design, automation, and test in europe	date		463BE6FF	17409
80AD948B	Tool-support for the analysis of hybrid systems and models	tool support for the analysis of hybrid systems and models	2007	2007/04/16	10.1109/DATE.2007.364411	design, automation, and test in europe	date		463BE6FF	18770
814A57A4	Non-Gaussian Statistical Interconnect Timing Analysis	non gaussian statistical interconnect timing analysis	2006	2006	10.1109/DATE.2006.243891	design, automation, and test in europe	date		463BE6FF	19309
7F384EA3	Mapping control-intensive video kernels onto a coarse-grain reconfigurable architecture: the H.264/AVC deblocking filter	mapping control intensive video kernels onto a coarse grain reconfigurable architecture the h 264 avc deblocking filter	2007	2007/04/16	10.1109/DATE.2007.364587	design, automation, and test in europe	date		463BE6FF	18982
814E4966	A Fast Diagnosis Scheme for Distributed Small Embedded SRAMs	a fast diagnosis scheme for distributed small embedded srams	2005	2005/03/07	10.1109/DATE.2005.13	design, automation, and test in europe	date		463BE6FF	19214
7D16D1E0	RunAssert: a non-intrusive run-time assertion for parallel programs debugging	runassert a non intrusive run time assertion for parallel programs debugging	2010	2010/03/08	10.1109/DATE.2010.5457193	design, automation, and test in europe	date		463BE6FF	17560
816D17BC	Interconnect tuning strategies for high-performance ICs	interconnect tuning strategies for high performance ics	1998	1998/02/23	10.1109/DATE.1998.655900	design, automation, and test in europe	date		463BE6FF	17051
788A22FD	DfT schemes for resistive open defects in RRAMs	dft schemes for resistive open defects in rrams	2012	2012/03/12	10.1109/DATE.2012.6176603	design, automation, and test in europe	date		463BE6FF	17626
7EC14B74	Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs	vertically stacked double gate nanowire fets with controllable polarity from devices to regular asics	2013	2013/03/18	10.7873/DATE.2013.137	design, automation, and test in europe	date		463BE6FF	19474
80F34CC2	Distributed power-management techniques for wireless network video systems	distributed power management techniques for wireless network video systems	2007	2007/04/16	10.1109/DATE.2007.364653	design, automation, and test in europe	date		463BE6FF	19081
7F025E05	Process variation tolerant pipeline design through a placement-aware multiple voltage island design style	process variation tolerant pipeline design through a placement aware multiple voltage island design style	2008	2008/03/10	10.1145/1403375.1403610	design, automation, and test in europe	date		463BE6FF	19122
585176E8	/spl times/pipesCompiler: a tool for instantiating application specific networks on chip	spl times pipescompiler a tool for instantiating application specific networks on chip	2004	2004		design, automation, and test in europe	date		463BE6FF	19555
7ECA92FE	Challenges in designing high speed memory subsystem for mobile applications	challenges in designing high speed memory subsystem for mobile applications	2011	2011/03	10.1109/DATE.2011.5763090	design, automation, and test in europe	date		463BE6FF	19318
79F1B889	Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing	interactive presentation efficient computation of discharge current upper bounds for clustered sleep transistor sizing	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	18879
78696184	GPU-EvR: Run-time event based real-time scheduling framework on GPGPU platform	gpu evr run time event based real time scheduling framework on gpgpu platform	2014	2014/03	10.7873/DATE.2014.233	design, automation, and test in europe	date		463BE6FF	19461
80C613A3	Package routability- and IR-drop-aware finger/pad assignment in chip-package co-design	package routability and ir drop aware finger pad assignment in chip package co design	2009	2009/04/20	10.1109/DATE.2009.5090780	design, automation, and test in europe	date		463BE6FF	19472
7D150FEB	Priority-based packet communication on a bus-shaped structure for FPGA-systems	priority based packet communication on a bus shaped structure for fpga systems	2009	2009/04/20	10.1109/DATE.2009.5090654	design, automation, and test in europe	date		463BE6FF	18929
7D63B4C9	Systemic Embedded Software Generation from SystemC	systemic embedded software generation from systemc	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	17755
7E868707	Characterization of an Intelligent Power Switch for LED driving with control of wiring parasitics effects	characterization of an intelligent power switch for led driving with control of wiring parasitics effects	2011	2011/03	10.1109/DATE.2011.5763184	design, automation, and test in europe	date		463BE6FF	19444
7AB51A29	A 50 Mbit/s iterative turbo-decoder	a 50 mbit s iterative turbo decoder	2000	2000/01/01	10.1109/DATE.2000.840035	design, automation, and test in europe	date		463BE6FF	19057
7B14B7CB	The schedulability region of two-level mixed-criticality systems based on EDF-VD	the schedulability region of two level mixed criticality systems based on edf vd	2014	2014/03	10.7873/DATE.2014.269	design, automation, and test in europe	date		463BE6FF	17570
7FBF7E26	Mixing Global and Local Competition in Genetic Optimization based Design Space Exploration of Analog Circuits	mixing global and local competition in genetic optimization based design space exploration of analog circuits	2005	2005/03/07	10.1109/DATE.2005.208	design, automation, and test in europe	date		463BE6FF	19113
78D1EED4	Reliability of data centers: hardware vs. software	reliability of data centers hardware vs software	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19555
7DAFCB1C	Different Approaches to Add Reconfigurability in a SoC Architecture	different approaches to add reconfigurability in a soc architecture	2003	2003/03/03	10.1109/DATE.2003.1253641	design, automation, and test in europe	date		463BE6FF	19555
8067C9A7	Memory-constrained static rate-optimal scheduling of synchronous dataflow graphs via retiming	memory constrained static rate optimal scheduling of synchronous dataflow graphs via retiming	2014	2014/03	10.7873/DATE.2014.338	design, automation, and test in europe	date		463BE6FF	17616
7FDD23C1	Verification of Proofs of Unsatisfiability for CNF Formulas	verification of proofs of unsatisfiability for cnf formulas	2003	2003/03/03	10.1109/DATE.2003.1253718	design, automation, and test in europe	date		463BE6FF	17945
7F4282B5	Scheduling reusable instructions for power reduction	scheduling reusable instructions for power reduction	2004	2004/02/16	10.1109/DATE.2004.1268841	design, automation, and test in europe	date		463BE6FF	19304
807B60AB	On analysis and synthesis of ( n, k )-non-linear feedback shift registers	on analysis and synthesis of n k non linear feedback shift registers	2008	2008/03/10	10.1109/DATE.2008.4484856	design, automation, and test in europe	date		463BE6FF	18947
80521B5C	Automatic generation of complex properties for hardware designs	automatic generation of complex properties for hardware designs	2008	2008/03/10	10.1109/DATE.2008.4484908	design, automation, and test in europe	date		463BE6FF	18835
7846C754	DA-RAID-5: a disturb aware data protection technique for NAND flash storage systems	da raid 5 a disturb aware data protection technique for nand flash storage systems	2013	2013/03/18	10.7873/DATE.2013.087	design, automation, and test in europe	date		463BE6FF	17614
7DD2AB5D	Configurable Multiprocessor Platform with RTOS for Distributed Execution of UML 2.0 Designed Applications	configurable multiprocessor platform with rtos for distributed execution of uml 2 0 designed applications	2006	2006	10.1109/DATE.2006.244125	design, automation, and test in europe	date		463BE6FF	19126
7FBE8325	Energy Estimation for Extensible Processors	energy estimation for extensible processors	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18742
77E8A4CD	Interactive presentation: Automatic hardware synthesis from specifications: a case study	interactive presentation automatic hardware synthesis from specifications a case study	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	18959
7AF922F0	Interactive presentation: Feasibility of combined area and performance optimization for superscalar processors using random search	interactive presentation feasibility of combined area and performance optimization for superscalar processors using random search	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19458
7841180C	Design and analysis of via-configurable routing fabrics for structured ASICs	design and analysis of via configurable routing fabrics for structured asics	2012	2012/03/12	10.1109/DATE.2012.6176707	design, automation, and test in europe	date		463BE6FF	17618
79CAC03E	Intuitive ECO synthesis for high performance circuits	intuitive eco synthesis for high performance circuits	2013	2013/03/18	10.7873/DATE.2013.209	design, automation, and test in europe	date		463BE6FF	19555
7D314356	Temporal partitioning combined with design space exploration for latency minimization of run-time reconfigured designs	temporal partitioning combined with design space exploration for latency minimization of run time reconfigured designs	1999	1999/01/01	10.1109/DATE.1999.761123	design, automation, and test in europe	date		463BE6FF	17982
7FD271CC	Multiplexed redundant execution: a technique for efficient fault tolerance in chip multiprocessors	multiplexed redundant execution a technique for efficient fault tolerance in chip multiprocessors	2010	2010/03/08	10.1109/DATE.2010.5457061	design, automation, and test in europe	date		463BE6FF	19286
786B41C9	On-line prediction of NBTI-induced aging rates	on line prediction of nbti induced aging rates	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19476
76B817D2	Fast and accurate TLM simulations using temporal decoupling for FIFO-based communications	fast and accurate tlm simulations using temporal decoupling for fifo based communications	2013	2013/03/18	10.7873/DATE.2013.246	design, automation, and test in europe	date		463BE6FF	19555
7AF09613	Component-based and aspect-oriented methodology and tool for real-time embedded control systems design	component based and aspect oriented methodology and tool for real time embedded control systems design	2012	2012/03/12	10.1109/DATE.2012.6176586	design, automation, and test in europe	date		463BE6FF	19555
7F29DE46	Overcoming glitches and dissipation timing skews in design of DPA-resistant cryptographic hardware	overcoming glitches and dissipation timing skews in design of dpa resistant cryptographic hardware	2007	2007/04/16	10.1109/DATE.2007.364471	design, automation, and test in europe	date		463BE6FF	19127
7F32146F	Variation resilient adaptive controller for subthreshold circuits	variation resilient adaptive controller for subthreshold circuits	2009	2009/04/20	10.1109/DATE.2009.5090648	design, automation, and test in europe	date		463BE6FF	19312
7A502EEB	Cost and benefit models for logic and memory BIST	cost and benefit models for logic and memory bist	2000	2000/01/01	10.1109/DATE.2000.840865	design, automation, and test in europe	date		463BE6FF	18350
762514E7	Signature indexing of design layouts for hotspot detection	signature indexing of design layouts for hotspot detection	2014	2014/03	10.7873/DATE.2014.371	design, automation, and test in europe	date		463BE6FF	19555
7D8C4A28	DWM-TAPESTRI - an energy efficient all-spin cache using domain wall shift based writes	dwm tapestri an energy efficient all spin cache using domain wall shift based writes	2013	2013/03/18	10.7873/DATE.2013.365	design, automation, and test in europe	date		463BE6FF	17381
7DF3EE91	ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding	asip based multiprocessor soc design for simple and double binary turbo decoding	2006	2006	10.1109/DATE.2006.244126	design, automation, and test in europe	date		463BE6FF	18278
7F2B294A	A scalable algorithmic framework for row-based power-gating	a scalable algorithmic framework for row based power gating	2008	2008/03/10	10.1109/DATE.2008.4484710	design, automation, and test in europe	date		463BE6FF	19414
7EF6B199	Time-energy design space exploration for multi-layer memory architectures	time energy design space exploration for multi layer memory architectures	2004	2004/02/16	10.1109/DATE.2004.1268867	design, automation, and test in europe	date		463BE6FF	18210
7FEBECFC	Architecture exploration of parameterizable EPIC SOC architectures	architecture exploration of parameterizable epic soc architectures	2000	2000	10.1109/DATE.2000.840881	design automation and test in europe	date		463BE6FF	19555
7FD9D3A5	Time Budgeting in a Wireplanning Context	time budgeting in a wireplanning context	2003	2003/03/03	10.1109/DATE.2003.1253648	design, automation, and test in europe	date		463BE6FF	19449
7B37AE41	Perspective on embedded systems: challenges, solutions and research priorities	perspective on embedded systems challenges solutions and research priorities	2008	2008/03/10	10.1109/DATE.2008.4484650	design, automation, and test in europe	date		463BE6FF	19555
787C77A7	Structural testing on real boards (poster paper)	structural testing on real boards poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
7CEE71FD	OSSS+R: a framework for application level modelling and synthesis of reconfigurable systems	osss r a framework for application level modelling and synthesis of reconfigurable systems	2009	2009/04/20	10.1109/DATE.2009.5090805	design, automation, and test in europe	date		463BE6FF	19097
5929F58A	Hierarchical Characterization of Analog Integrated CMOS Circuits	hierarchical characterization of analog integrated cmos circuits	1998			design, automation, and test in europe	date		463BE6FF	19555
80555712	HiBRID-SoC: A Multi-Core System-on-Chip Architecture for Multimedia Signal Processing Applications	hibrid soc a multi core system on chip architecture for multimedia signal processing applications	2003	2003/03/03	10.1109/DATE.2003.1253797	design, automation, and test in europe	date		463BE6FF	18610
7FC70B87	Noise Macromodel for Radio Frequency Integrated Circuits	noise macromodel for radio frequency integrated circuits	2003	2003/03/03	10.1109/DATE.2003.1253601	design, automation, and test in europe	date		463BE6FF	19287
7B084214	Process variation-aware workload partitioning algorithms for GPUs supporting spatial-multitasking	process variation aware workload partitioning algorithms for gpus supporting spatial multitasking	2014	2014/03	10.7873/DATE.2014.189	design, automation, and test in europe	date		463BE6FF	17626
7DB6EBC0	Learning early-stage platform dimensioning from late-stage timing verification	learning early stage platform dimensioning from late stage timing verification	2009	2009/04/20	10.1109/DATE.2009.5090781	design, automation, and test in europe	date		463BE6FF	19369
78E9E38C	Event-driven and sensorless photovoltaic system reconfiguration for electric vehicles	event driven and sensorless photovoltaic system reconfiguration for electric vehicles	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19489
60B0FABB	Improving the schedule quality of static-list time-constrained scheduling	improving the schedule quality of static list time constrained scheduling	2000	2000	10.1109/DATE.2000.840882	design automation and test in europe	date		463BE6FF	19555
80FAAC4C	Estimation of the defective IDDQ caused by shorts in deep-submicron CMOS ICs	estimation of the defective iddq caused by shorts in deep submicron cmos ics	1998	1998/02/23	10.1109/DATE.1998.655903	design, automation, and test in europe	date		463BE6FF	19229
7EE774B0	Depth-directed hardware object detection	depth directed hardware object detection	2011	2011/03	10.1109/DATE.2011.5763233	design, automation, and test in europe	date		463BE6FF	19401
80F8E6A1	New foundry models - accelerations in transformations of the semiconductor industry	new foundry models accelerations in transformations of the semiconductor industry	2012	2012/03/12	10.1109/DATE.2012.6176422	design, automation, and test in europe	date		463BE6FF	19555
7EE7BDF6	A novel approach to entirely integrate virtual test into test development flow	a novel approach to entirely integrate virtual test into test development flow	2009	2009/04/20	10.1109/DATE.2009.5090772	design, automation, and test in europe	date		463BE6FF	19187
7D5AF11D	Transient fault prediction based on anomalies in processor events	transient fault prediction based on anomalies in processor events	2007	2007/04/16	10.1109/DATE.2007.364448	design, automation, and test in europe	date		463BE6FF	19498
7D56EFCB	Reliability-driven don't care assignment for logic synthesis	reliability driven don t care assignment for logic synthesis	2011	2011/03	10.1109/DATE.2011.5763247	design, automation, and test in europe	date		463BE6FF	19435
787293B6	A self-propagating wakeup mechanism for point-to-point networks with partial network support	a self propagating wakeup mechanism for point to point networks with partial network support	2014	2014/03	10.7873/DATE.2014.019	design, automation, and test in europe	date		463BE6FF	17530
809C8FA0	Improving yield and reliability of chip multiprocessors	improving yield and reliability of chip multiprocessors	2009	2009/04/20	10.1109/DATE.2009.5090714	design, automation, and test in europe	date		463BE6FF	19247
81C799EB	DSP based programmable FHD HEVC decoder	dsp based programmable fhd hevc decoder	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
75862873	Mitigating dark-silicon problems using superlattice-based thermoelectric coolers	mitigating dark silicon problems using superlattice based thermoelectric coolers	2013	2013/03/18	10.7873/DATE.2013.284	design, automation, and test in europe	date		463BE6FF	19384
79AD0F61	Transparent acceleration of program execution using reconfigurable hardware	transparent acceleration of program execution using reconfigurable hardware	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D55BD9C	RF-BIST: Loopback Spectral Signature Analysis	rf bist loopback spectral signature analysis	2003	2003/03/03	10.1109/DATE.2003.1253655	design, automation, and test in europe	date		463BE6FF	17330
7D436C54	IEM926: an energy efficient SoC with dynamic voltage scaling	iem926 an energy efficient soc with dynamic voltage scaling	2004	2004/02/16	10.1109/DATE.2004.1269261	design, automation, and test in europe	date		463BE6FF	18140
7647A795	An integrated temporal partitioning and partial reconfiguration technique for design latency improvement	an integrated temporal partitioning and partial reconfiguration technique for design latency improvement	2000	2000	10.1109/DATE.2000.840290	design automation and test in europe	date		463BE6FF	17075
80FAB5A9	Systematic Methodology for Designing Reconfigurabl D S Modulator Topologies for Multimode Communication Systems	systematic methodology for designing reconfigurabl d s modulator topologies for multimode communication systems	2006	2006	10.1109/DATE.2006.243764	design, automation, and test in europe	date		463BE6FF	19322
80156822	Test Data Compression Based on Output Dependence	test data compression based on output dependence	2003	2003/03/03	10.1109/DATE.2003.1253793	design, automation, and test in europe	date		463BE6FF	19555
7F7C773B	Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design	automatic generation of fast timed simulation models for operating systems in soc design	2002	2002/03/04	10.1109/DATE.2002.998365	design, automation, and test in europe	date		463BE6FF	18047
7E8B8ABB	Exploiting narrow-width values for thermal-aware register file designs	exploiting narrow width values for thermal aware register file designs	2009	2009/04/20	10.1109/DATE.2009.5090887	design, automation, and test in europe	date		463BE6FF	19458
6F0CAC32	Current trends in the design of automotive electronic systems	current trends in the design of automotive electronic systems	2001	2001	10.1109/DATE.2001.914998	design, automation, and test in europe	date		463BE6FF	17261
02F25DD9	A decade of research on reconfigurable architectures-a visionary retrospective	a decade of research on reconfigurable architectures a visionary retrospective	2001			design, automation, and test in europe	date		463BE6FF	17483
77CE511C	On effective TSV repair for 3D-stacked ICs	on effective tsv repair for 3d stacked ics	2012	2012/03/12	10.1109/DATE.2012.6176602	design, automation, and test in europe	date		463BE6FF	16860
7D5CFAC8	A tiny and efficient wireless ad-hoc protocol for low-cost sensor networks	a tiny and efficient wireless ad hoc protocol for low cost sensor networks	2007	2007/04/16	10.1109/DATE.2007.364523	design, automation, and test in europe	date		463BE6FF	19035
7BDE3ECC	Co-design techniques for distributed real-time embedded systems with communication security constraints	co design techniques for distributed real time embedded systems with communication security constraints	2012	2012/03/12	10.1109/DATE.2012.6176633	design, automation, and test in europe	date		463BE6FF	19065
7D7E1F2D	Fault detection for linear analog circuits using current injection	fault detection for linear analog circuits using current injection	1998	1998/02/23	10.1109/DATE.1998.656002	design, automation, and test in europe	date		463BE6FF	19153
781AB85E	FP-scheduling for mode-controlled dataflow: a case study	fp scheduling for mode controlled dataflow a case study	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17586
8161FA15	SHARC: A streaming model for FPGA accelerators and its application to Saliency	sharc a streaming model for fpga accelerators and its application to saliency	2011	2011/03	10.1109/DATE.2011.5763198	design, automation, and test in europe	date		463BE6FF	19366
7D80C069	A power estimation model for high-speed CMOS A/D converters	a power estimation model for high speed cmos a d converters	1999	1999/01/01	10.1109/DATE.1999.761155	design, automation, and test in europe	date		463BE6FF	18384
7E8FB90E	Scalar metric for temporal locality and estimation of cache performance	scalar metric for temporal locality and estimation of cache performance	2004	2004/02/16	10.1109/DATE.2004.1268951	design, automation, and test in europe	date		463BE6FF	19370
7E200039	Speeding up SystemC simulation through process splitting	speeding up systemc simulation through process splitting	2007	2007/04/16	10.1109/DATE.2007.364576	design, automation, and test in europe	date		463BE6FF	18709
7E12B311	Wireless Sensor Networks and Beyond	wireless sensor networks and beyond	2006	2006	10.1109/DATE.2006.243865	design, automation, and test in europe	date		463BE6FF	17572
7E81C0B0	Pipelined data parallel task mapping/scheduling technique for MPSoC	pipelined data parallel task mapping scheduling technique for mpsoc	2009	2009/04/20	10.1109/DATE.2009.5090635	design, automation, and test in europe	date		463BE6FF	18776
75AE7197	Towards total open source in aeronautics and space?	towards total open source in aeronautics and space	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19555
7DF61D81	An efficient and complete approach for throughput-maximal SDF allocation and scheduling on multi-core platforms	an efficient and complete approach for throughput maximal sdf allocation and scheduling on multi core platforms	2010	2010/03/08	10.1109/DATE.2010.5456924	design, automation, and test in europe	date		463BE6FF	17094
7F70E0A2	Register pointer architecture for efficient embedded processors	register pointer architecture for efficient embedded processors	2007	2007/04/16	10.1109/DATE.2007.364659	design, automation, and test in europe	date		463BE6FF	19144
7D09A462	Simulation platform for UHF RFID	simulation platform for uhf rfid	2007	2007/04/16	10.1109/DATE.2007.364410	design, automation, and test in europe	date		463BE6FF	18870
09BC6C2B	INDRA â€“ Integrated Design Flow for Reconfigurable Architectures	indra integrated design flow for reconfigurable architectures	2007	2007		design automation and test in europe	date		463BE6FF	19090
7F6F3AA4	On the Numerical Verification of Probabilistic Rewriting Systems	on the numerical verification of probabilistic rewriting systems	2006	2006	10.1109/DATE.2006.244073	design, automation, and test in europe	date		463BE6FF	19427
7DB54188	Probabilistic application modeling for system-level perfromance analysis	probabilistic application modeling for system level perfromance analysis	2001	2001/03/13	10.1109/DATE.2001.915081	design, automation, and test in europe	date		463BE6FF	18317
7CCF54E7	GPGPUs: How to combine high computational power with high reliability	gpgpus how to combine high computational power with high reliability	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19410
764E6D61	Probabilistic response time bound for CAN messages with arbitrary deadlines	probabilistic response time bound for can messages with arbitrary deadlines	2012	2012/03/12	10.1109/DATE.2012.6176662	design, automation, and test in europe	date		463BE6FF	17602
7E41D945	Library-based scalable refinement checking for contract-based design	library based scalable refinement checking for contract based design	2014	2014/03	10.7873/DATE.2014.167	design, automation, and test in europe	date		463BE6FF	17548
7CF5F754	Speeding Up MPSoC virtual platform simulation by Ultra Synchronization Checking Method	speeding up mpsoc virtual platform simulation by ultra synchronization checking method	2011	2011/03	10.1109/DATE.2011.5763062	design, automation, and test in europe	date		463BE6FF	19444
76DE2D02	Source level performance simulation of GPU cores	source level performance simulation of gpu cores	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17608
8159C601	Mesh Partitioning Approach to Energy Efficient Data Layout	mesh partitioning approach to energy efficient data layout	2003	2003/03/03	10.1109/DATE.2003.1253747	design, automation, and test in europe	date		463BE6FF	19379
7F8AAFE0	A mapping strategy for resource-efficient network processing on multiprocessor SoCs	a mapping strategy for resource efficient network processing on multiprocessor socs	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19387
7DD10483	From System Specification To Layout: Seamless Top-Down Design Methods for Analog and Mixed-Signal Applications	from system specification to layout seamless top down design methods for analog and mixed signal applications	2002	2002/03/04	10.1109/DATE.2002.998405	design, automation, and test in europe	date		463BE6FF	18996
7A055F90	An instruction scratchpad memory allocation for the precision timed architecture	an instruction scratchpad memory allocation for the precision timed architecture	2012	2012/03/12	10.1109/DATE.2012.6176553	design, automation, and test in europe	date		463BE6FF	17507
7D76E338	An arithmetic structure for test data horizontal compression	an arithmetic structure for test data horizontal compression	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19384
7D934B53	Power variance analysis breaks a masked ASIC implementation of AES	power variance analysis breaks a masked asic implementation of aes	2010	2010/03/08	10.1109/DATE.2010.5456966	design, automation, and test in europe	date		463BE6FF	17280
7567580F	Dynamic cache management in multi-core architectures through run-time adaptation	dynamic cache management in multi core architectures through run time adaptation	2012	2012/03/12	10.1109/DATE.2012.6176518	design, automation, and test in europe	date		463BE6FF	17450
7D86C3CC	Organizing libraries of DFG patterns	organizing libraries of dfg patterns	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18955
7693C4E0	Optimization intensive energy harvesting	optimization intensive energy harvesting	2012	2012/03/12	10.1109/DATE.2012.6176476	design, automation, and test in europe	date		463BE6FF	19555
5B3A79E1	Group-caching for NoC based multicore cache coherent systems	group caching for noc based multicore cache coherent systems	2009			design, automation, and test in europe	date		463BE6FF	19555
77E9113B	Interactive presentation: Analysis of power consumption and BER of flip-flop based interconnect pipelining	interactive presentation analysis of power consumption and ber of flip flop based interconnect pipelining	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19416
7FEC0D91	A new architecture for power network in 3D IC	a new architecture for power network in 3d ic	2011	2011/03	10.1109/DATE.2011.5763070	design, automation, and test in europe	date		463BE6FF	19192
7F61DB56	Parallel programming with SystemC for loosely timed models: a non-intrusive approach	parallel programming with systemc for loosely timed models a non intrusive approach	2013	2013/03/18	10.7873/DATE.2013.017	design, automation, and test in europe	date		463BE6FF	17572
7E5EEB19	Performance Driven Decoupling Capacitor Allocation Considering Data and Clock Interactions	performance driven decoupling capacitor allocation considering data and clock interactions	2005	2005/03/07	10.1109/DATE.2005.238	design, automation, and test in europe	date		463BE6FF	19286
76CE3C00	Joint affine transformation and loop pipelining for mapping nested loop on CGRAs	joint affine transformation and loop pipelining for mapping nested loop on cgras	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E9D4F0A	Automatic generation of software TLM in multiple abstraction layers for efficient HW/SW co-simulation	automatic generation of software tlm in multiple abstraction layers for efficient hw sw co simulation	2010	2010/03/08	10.1109/DATE.2010.5456986	design, automation, and test in europe	date		463BE6FF	19129
75306C5A	Efficient SAT-based dynamic compaction and relaxation for longest sensitizable paths	efficient sat based dynamic compaction and relaxation for longest sensitizable paths	2013	2013/03/18	10.7873/DATE.2013.100	design, automation, and test in europe	date		463BE6FF	19480
815EAA49	Nonuniform Banking for Reducing Memory Energy Consumption	nonuniform banking for reducing memory energy consumption	2005	2005/03/07	10.1109/DATE.2005.225	design, automation, and test in europe	date		463BE6FF	18593
7801EB84	3DHLS: incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs	3dhls incorporating high level synthesis in physical planning of three dimensional 3d ics	2012	2012/03/12	10.1109/DATE.2012.6176673	design, automation, and test in europe	date		463BE6FF	19489
7D28BBEE	A CAD methodology and tool for the characterization of wide on-chip buses	a cad methodology and tool for the characterization of wide on chip buses	2004	2004/02/16	10.1109/DATE.2004.1269221	design, automation, and test in europe	date		463BE6FF	19494
797D0C6A	Mission profile aware IC design â€” A case study	mission profile aware ic design a case study	2014	2014/03	10.7873/DATE.2014.077	design, automation, and test in europe	date		463BE6FF	19555
76E4AEB4	D2Cyber: A design automation tool for dependable cybercars	d2cyber a design automation tool for dependable cybercars	2014	2014/03	10.7873/DATE.2014.071	design, automation, and test in europe	date		463BE6FF	19555
7FE393B9	Soft-core Processor Customization using the Design of Experiments Paradigm	soft core processor customization using the design of experiments paradigm	2007	2007/04	10.1109/DATE.2007.364392	design, automation, and test in europe	date		463BE6FF	18755
80BD5CDB	Strong Conflict Analysis for Propositional Satisfiability	strong conflict analysis for propositional satisfiability	2006	2006	10.1109/DATE.2006.244149	design, automation, and test in europe	date		463BE6FF	18918
811F14B8	Evaluation of SystemC Modelling of Reconfigurable Embedded Systems	evaluation of systemc modelling of reconfigurable embedded systems	2005	2005/03/07	10.1109/DATE.2005.143	design, automation, and test in europe	date		463BE6FF	18614
768ED575	DANCE: distributed application-aware node configuration engine in shared reconfigurable sensor networks	dance distributed application aware node configuration engine in shared reconfigurable sensor networks	2013	2013/03/18	10.7873/DATE.2013.177	design, automation, and test in europe	date		463BE6FF	17587
7E6BC6F2	Virtual Prototyping of Embedded Platforms for Wireless and Multimedia	virtual prototyping of embedded platforms for wireless and multimedia	2006	2006	10.1109/DATE.2006.243856	design, automation, and test in europe	date		463BE6FF	18981
7E756069	Software-friendly HW/SW Co-Simulation: An Industrial Case Study	software friendly hw sw co simulation an industrial case study	2006	2006	10.1109/DATE.2006.243811	design, automation, and test in europe	date		463BE6FF	19278
7FE737B1	On programmable memory built-in self test architectures	on programmable memory built in self test architectures	1999	1999/01/01	10.1109/DATE.1999.761207	design, automation, and test in europe	date		463BE6FF	17715
8129C9A0	Synthesis of Application-Specific Highly-Efficient Multi-Mode Systems for Low-Power Applications	synthesis of application specific highly efficient multi mode systems for low power applications	2003	2003/03/03	10.1109/DATE.2003.1253593	design, automation, and test in europe	date		463BE6FF	19401
7E438834	Diagnostic and Detection Fault Collapsing for Multiple Output Circuits	diagnostic and detection fault collapsing for multiple output circuits	2005	2005/03/07	10.1109/DATE.2005.121	design, automation, and test in europe	date		463BE6FF	18908
7E667D3F	Symbolic Analysis of Nonlinear Analog Circuits	symbolic analysis of nonlinear analog circuits	2003	2003/03/03	10.1109/DATE.2003.1253757	design, automation, and test in europe	date		463BE6FF	19059
7E176195	Adaptive idleness distribution for non-uniform aging tolerance in multiprocessor systems-on-chip	adaptive idleness distribution for non uniform aging tolerance in multiprocessor systems on chip	2009	2009/04/20	10.1109/DATE.2009.5090793	design, automation, and test in europe	date		463BE6FF	17359
7F731E6F	Towards a wireless medical smart card	towards a wireless medical smart card	2012	2012/03/12	10.1109/DATE.2012.6176708	design, automation, and test in europe	date		463BE6FF	19555
7BA09E8F	A score-based classification method for identifying hardware-trojans at gate-level netlists	a score based classification method for identifying hardware trojans at gate level netlists	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E0838F0	.NET framework - a solution for the next generation tools for system-level modeling and simulation	net framework a solution for the next generation tools for system level modeling and simulation	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	16754
7E86878F	Novel designs for thermally robust coplanar crossing in QCA	novel designs for thermally robust coplanar crossing in qca	2006	2006	10.1109/DATE.2006.244120	design, automation, and test in europe	date		463BE6FF	18933
7D0037FB	Power aware interface synthesis for bus-based SoC designs	power aware interface synthesis for bus based soc designs	2004	2004/02/16	10.1109/DATE.2004.1268995	design, automation, and test in europe	date		463BE6FF	19079
7E0FE6AF	Selection of a fault model for fault diagnosis based on unique responses	selection of a fault model for fault diagnosis based on unique responses	2009	2009/04/20	10.1109/DATE.2009.5090809	design, automation, and test in europe	date		463BE6FF	17632
7E30740B	On-chip 8GHz Non-Periodic High-Swing Noise Detector	on chip 8ghz non periodic high swing noise detector	2006	2006	10.1109/DATE.2006.244040	design, automation, and test in europe	date		463BE6FF	19370
80D8E028	Test Generation for Acyclic Sequential Circuits with Single Stuck-at Fault Combinational ATPG	test generation for acyclic sequential circuits with single stuck at fault combinational atpg	2003	2003/03/03	10.1109/DATE.2003.1253790	design, automation, and test in europe	date		463BE6FF	19328
81414150	Gated clock routing minimizing the switched capacitance	gated clock routing minimizing the switched capacitance	1998	1998/02/23	10.1109/DATE.1998.655933	design, automation, and test in europe	date		463BE6FF	18723
77FCEEB8	Checking and deriving module paths in Verilog cell library descriptions	checking and deriving module paths in verilog cell library descriptions	2010	2010/03/08	10.1109/DATE.2010.5457050	design, automation, and test in europe	date		463BE6FF	19427
7D7BC25B	A SystemC-based verification methodology for complex wireless software IP	a systemc based verification methodology for complex wireless software ip	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19147
7A02BE8C	Failure analysis of a network-on-chip for real-time mixed-critical systems	failure analysis of a network on chip for real time mixed critical systems	2014	2014/03	10.7873/DATE.2014.288	design, automation, and test in europe	date		463BE6FF	19448
5F2EB061	Bound set selection and circuit re-synthesis for area/delay driven decomposition [logic design]	bound set selection and circuit re synthesis for area delay driven decomposition logic design	2005	2005	10.1109/DATE.2005.83	design, automation, and test in europe	date		463BE6FF	19555
7F5E64D0	Exploiting inter-event stream correlations between output event streams of non-preemptively scheduled tasks	exploiting inter event stream correlations between output event streams of non preemptively scheduled tasks	2010	2010/03/08	10.1109/DATE.2010.5457208	design, automation, and test in europe	date		463BE6FF	17392
7D29C413	Effective low power BIST for datapaths	effective low power bist for datapaths	2000	2000	10.1109/DATE.2000.840890	design automation and test in europe	date		463BE6FF	19224
7BAAB68C	A new effective and efficient multi-level partitioning algorithm	a new effective and efficient multi level partitioning algorithm	2000	2000/01/01	10.1109/DATE.2000.840025	design, automation, and test in europe	date		463BE6FF	19404
77B4FF9C	Reducing the complexity of defect level modeling using the clustering effect	reducing the complexity of defect level modeling using the clustering effect	2000	2000/01/01	10.1109/DATE.2000.840853	design, automation, and test in europe	date		463BE6FF	18947
7F676419	Steady State Calculation of Oscillators Using Continuation Methods	steady state calculation of oscillators using continuation methods	2002	2002/03/04	10.1109/DATE.2002.998497	design, automation, and test in europe	date		463BE6FF	17387
7D861429	Post-deployment trust evaluation in wireless cryptographic ICs	post deployment trust evaluation in wireless cryptographic ics	2012	2012/03/12	10.1109/DATE.2012.6176636	design, automation, and test in europe	date		463BE6FF	17591
80895B80	EBIST: A Novel Test Generator with Built-In Fault Detection Capability	ebist a novel test generator with built in fault detection capability	2003	2003/03/03	10.1109/DATE.2003.1186390	design, automation, and test in europe	date		463BE6FF	19436
80404FDE	An electrical test method for MEMS convective accelerometers: Development and evaluation	an electrical test method for mems convective accelerometers development and evaluation	2011	2011/03	10.1109/DATE.2011.5763137	design, automation, and test in europe	date		463BE6FF	17569
7901BB4B	Electromigration-aware and IR-Drop avoidance routing in analog multiport terminal structures	electromigration aware and ir drop avoidance routing in analog multiport terminal structures	2014	2014/03	10.7873/DATE.2014.023	design, automation, and test in europe	date		463BE6FF	19555
80E794F7	Networks on Silicon: Combining Best-Effort and Guaranteed Services	networks on silicon combining best effort and guaranteed services	2002	2002/03/04	10.1109/DATE.2002.998309	design, automation, and test in europe	date		463BE6FF	16716
7EEB0E99	Quantitative evaluation in embedded system design: trends in modeling and analysis techniques	quantitative evaluation in embedded system design trends in modeling and analysis techniques	2008	2008/03/10	10.1109/DATE.2008.4484665	design, automation, and test in europe	date		463BE6FF	19377
7F2063DC	A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters	a fully synthesizable single cycle interconnection network for shared l1 processor clusters	2011	2011/03	10.1109/DATE.2011.5763085	design, automation, and test in europe	date		463BE6FF	18600
7E1572F3	Hard real-time reconfiguration port scheduling	hard real time reconfiguration port scheduling	2007	2007/04/16	10.1109/DATE.2007.364578	design, automation, and test in europe	date		463BE6FF	18914
7EC9ECCB	UML 2.0 Profile for Embedded System Design	uml 2 0 profile for embedded system design	2005	2005/03/07	10.1109/DATE.2005.321	design, automation, and test in europe	date		463BE6FF	18289
7C19245B	A Design Automation Roadmap for EUROPE	a design automation roadmap for europe	2000	2000	10.1109/DATE.2000.840832	design automation and test in europe	date		463BE6FF	19555
7DF29F40	Design of high-resolution MOSFET-only pipelined ADCs with digital calibration	design of high resolution mosfet only pipelined adcs with digital calibration	2007	2007/04/16	10.1109/DATE.2007.364629	design, automation, and test in europe	date		463BE6FF	18802
80EDB2AF	Evaluating energy consumption of homogeneous MPSoCs using spare tiles	evaluating energy consumption of homogeneous mpsocs using spare tiles	2011	2011/03	10.1109/DATE.2011.5763304	design, automation, and test in europe	date		463BE6FF	19404
7AE0B141	Incorporation of hard-fault-coverage in model-based testing of mixed-signal ICs (poster paper)	incorporation of hard fault coverage in model based testing of mixed signal ics poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
7C700634	Design method for multiplier-less two-variable numeric function approximation	design method for multiplier less two variable numeric function approximation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17560
7B4B4CB3	Efficient techniques for modeling chip-level interconnect, substrate and package parasitics	efficient techniques for modeling chip level interconnect substrate and package parasitics	1999	1999/01/01	10.1109/DATE.1999.761158	design, automation, and test in europe	date		463BE6FF	18980
7C80BF6B	Bio-Inspired Analog VLSI Design Realizes Programmable Complex Spatio-Temporal Dynamics on a Single Chip	bio inspired analog vlsi design realizes programmable complex spatio temporal dynamics on a single chip	2002	2002/03/04	10.1109/DATE.2002.998299	design, automation, and test in europe	date		463BE6FF	17441
81499432	Fast evaluation of sequence pair in block placement by longest common subsequence computation	fast evaluation of sequence pair in block placement by longest common subsequence computation	2000	2000/01/01	10.1109/DATE.2000.840024	design, automation, and test in europe	date		463BE6FF	17440
7F1ACE19	Analysis and optimization of NBTI induced clock skew in gated clock trees	analysis and optimization of nbti induced clock skew in gated clock trees	2009	2009/04/20	10.1109/DATE.2009.5090675	design, automation, and test in europe	date		463BE6FF	18891
806BF0C1	Soft error-aware design optimization of low power and time-constrained embedded systems	soft error aware design optimization of low power and time constrained embedded systems	2010	2010/03/08	10.1109/DATE.2010.5457042	design, automation, and test in europe	date		463BE6FF	17549
804E8D09	ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement	isegen generation of high quality instruction set extensions by iterative improvement	2005	2005/03/07	10.1109/DATE.2005.191	design, automation, and test in europe	date		463BE6FF	18464
7F304280	High-frequency mutual impedance extraction of VLSI interconnects in the presence of a multi-layer conducting substrate	high frequency mutual impedance extraction of vlsi interconnects in the presence of a multi layer conducting substrate	2008	2008/03/10	10.1109/DATE.2008.4484718	design, automation, and test in europe	date		463BE6FF	19456
81047C08	A register-transfer-level fault simulator for permanent and transient faults in embedded processors	a register transfer level fault simulator for permanent and transient faults in embedded processors	2001	2001/03/13	10.1109/DATE.2001.915148	design, automation, and test in europe	date		463BE6FF	17514
761FC0EF	An efficient algorithm for multi-domain clock skew scheduling	an efficient algorithm for multi domain clock skew scheduling	2011	2011/03	10.1109/DATE.2011.5763220	design, automation, and test in europe	date		463BE6FF	17597
7DEED268	Systematic Analysis of Active Clock Deskewing Systems Using Control Theory	systematic analysis of active clock deskewing systems using control theory	2005	2005/03/07	10.1109/DATE.2005.290	design, automation, and test in europe	date		463BE6FF	19431
80C5F6C3	RASoC: a router soft-core for networks-on-chip	rasoc a router soft core for networks on chip	2004	2004/02/16	10.1109/DATE.2004.1269230	design, automation, and test in europe	date		463BE6FF	18015
8043A8F2	Enabling Fine-Grain Leakage Management by Voltage Anchor Insertion	enabling fine grain leakage management by voltage anchor insertion	2006	2006	10.1109/DATE.2006.243770	design, automation, and test in europe	date		463BE6FF	18914
81414DE0	Cross-coupling in 65nm fully integrated EDGE system on chip: design and cross-coupling prevention of complex 65nm SoC	cross coupling in 65nm fully integrated edge system on chip design and cross coupling prevention of complex 65nm soc	2009	2009/04/20	10.1109/DATE.2009.5090818	design, automation, and test in europe	date		463BE6FF	19370
7E40F323	Cross-architectural design space exploration tool for reconfigurable processors	cross architectural design space exploration tool for reconfigurable processors	2009	2009/04/20	10.1109/DATE.2009.5090803	design, automation, and test in europe	date		463BE6FF	19453
5FC7FC00	An Incremental Specification Flow for Real Time Embedded Systems	an incremental specification flow for real time embedded systems	2000			design, automation, and test in europe	date		463BE6FF	17421
804681AE	ULSI interconnect length distribution model considering core utilization	ulsi interconnect length distribution model considering core utilization	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19178
7D8A08A4	Verifying safety and liveness for the FlexTM hybrid transactional memory	verifying safety and liveness for the flextm hybrid transactional memory	2013	2013/03/18	10.7873/DATE.2013.167	design, automation, and test in europe	date		463BE6FF	19502
812FFFBF	Multi-patch generation for multi-error logic rectification by interpolation with cofactor reduction	multi patch generation for multi error logic rectification by interpolation with cofactor reduction	2012	2012/03/12	10.1109/DATE.2012.6176722	design, automation, and test in europe	date		463BE6FF	19555
7F2D959C	A fully digital controlled off-chip IDDQ measurement unit	a fully digital controlled off chip iddq measurement unit	1998	1998/02/23	10.1109/DATE.1998.655904	design, automation, and test in europe	date		463BE6FF	19476
7E1D9C00	Modeling Techniques and Tests for Partial Faults in Memory Devices	modeling techniques and tests for partial faults in memory devices	2002	2002/03/04	10.1109/DATE.2002.998254	design, automation, and test in europe	date		463BE6FF	19318
7E325542	Flexible Specification and Application of Rule-based Transformations in an Automotive Design Flow	flexible specification and application of rule based transformations in an automotive design flow	2006	2006	10.1109/DATE.2006.243778	design, automation, and test in europe	date		463BE6FF	18558
7ECF6BDD	Ultra low-power photovoltaic MPPT technique for indoor and outdoor wireless sensor nodes	ultra low power photovoltaic mppt technique for indoor and outdoor wireless sensor nodes	2011	2011/03	10.1109/DATE.2011.5763302	design, automation, and test in europe	date		463BE6FF	19476
80CED5E4	RTL processor synthesis for architecture exploration and implementation	rtl processor synthesis for architecture exploration and implementation	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18672
7A8576B9	Mask-cost-aware ECO routing âˆ—	mask cost aware eco routing	2014	2014/03	10.7873/DATE.2014.061	design, automation, and test in europe	date		463BE6FF	19555
809F8098	Generating the trace qualification configuration for MCDS from a high level language	generating the trace qualification configuration for mcds from a high level language	2009	2009/04/20	10.1109/DATE.2009.5090911	design, automation, and test in europe	date		463BE6FF	19003
78F4A5B0	Profiling-driven multi-cycling in FPGA high-level synthesis	profiling driven multi cycling in fpga high level synthesis	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19404
7D900242	An evaluation of a slice fault aware tool chain	an evaluation of a slice fault aware tool chain	2010	2010/03/08	10.1109/DATE.2010.5457106	design, automation, and test in europe	date		463BE6FF	17589
7BE058E4	Clustering-based multi-touch algorithm framework for the tracking problem with a large number of points	clustering based multi touch algorithm framework for the tracking problem with a large number of points	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19468
7E31A781	Infrastructure for Design and Management of Relocatable Tasks in a Heterogeneous Reconfigurable System-on-Chip	infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system on chip	2003	2003/03/03	10.1109/DATE.2003.1253733	design, automation, and test in europe	date		463BE6FF	17418
81629A8B	Exploiting crosstalk to speed up on-chip buses	exploiting crosstalk to speed up on chip buses	2004	2004/02/16	10.1109/DATE.2004.1268974	design, automation, and test in europe	date		463BE6FF	18325
7DC4C8BC	Coordinate strip-mining and kernel fusion to lower power consumption on GPU	coordinate strip mining and kernel fusion to lower power consumption on gpu	2011	2011/03	10.1109/DATE.2011.5763317	design, automation, and test in europe	date		463BE6FF	19458
7E1893BF	From synchronous to asynchronous: an automatic approach	from synchronous to asynchronous an automatic approach	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19029
7D8F0399	A system-level co-verification environment for ATM hardware design	a system level co verification environment for atm hardware design	1998	1998/02/23	10.1109/DATE.1998.655892	design, automation, and test in europe	date		463BE6FF	18852
7E80F833	Generating production quality software development tools using a machine description language	generating production quality software development tools using a machine description language	2001	2001/03/13	10.1109/DATE.2001.915097	design, automation, and test in europe	date		463BE6FF	18431
80DBD9AF	Reduction of detected acceptable faults for yield improvement via error-tolerance	reduction of detected acceptable faults for yield improvement via error tolerance	2007	2007/04/16	10.1109/DATE.2007.364530	design, automation, and test in europe	date		463BE6FF	18805
81271D03	Stretching the limits of FPGA SerDes for enhanced ATE performance	stretching the limits of fpga serdes for enhanced ate performance	2010	2010/03/08	10.1109/DATE.2010.5457212	design, automation, and test in europe	date		463BE6FF	19198
7CB105D4	An efficient and flexible hardware support for accelerating synchronization operations on the STHORM many-core architecture	an efficient and flexible hardware support for accelerating synchronization operations on the sthorm many core architecture	2013	2013/03/18	10.7873/DATE.2013.119	design, automation, and test in europe	date		463BE6FF	17332
7A77479E	Memristor PUFs: a new generation of memory-based physically unclonable functions	memristor pufs a new generation of memory based physically unclonable functions	2013	2013/03/18	10.7873/DATE.2013.096	design, automation, and test in europe	date		463BE6FF	17405
77A0866F	Leakage-power-aware clock period minimization	leakage power aware clock period minimization	2014	2014/03	10.7873/DATE.2014.272	design, automation, and test in europe	date		463BE6FF	17620
7C932D46	Minimal sparse observability of complex networks: Application to MPSoC sensor placement and run-time thermal estimation & tracking	minimal sparse observability of complex networks application to mpsoc sensor placement and run time thermal estimation tracking	2014	2014/03	10.7873/DATE.2014.342	design, automation, and test in europe	date		463BE6FF	17603
7EDD2E16	System Verilog for VHDL Users	system verilog for vhdl users	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17283
80CC010C	Compositional, dynamic cache management for embedded chip multiprocessors	compositional dynamic cache management for embedded chip multiprocessors	2008	2008/03/10	10.1109/DATE.2008.4484810	design, automation, and test in europe	date		463BE6FF	19524
7EDD3C22	Lens Aberration Aware Timing-Driven Placement	lens aberration aware timing driven placement	2006	2006	10.1109/DATE.2006.243803	design, automation, and test in europe	date		463BE6FF	19015
78B2B471	Formal verification of taint-propagation security properties in a commercial SoC design	formal verification of taint propagation security properties in a commercial soc design	2014	2014/03	10.7873/DATE.2014.326	design, automation, and test in europe	date		463BE6FF	17620
090FCBE7	A new embedded system design flow based on ip integration	a new embedded system design flow based on ip integration	1999			design, automation, and test in europe	date		463BE6FF	17104
7C4593DC	RSM: a small and fast countermeasure for AES, secure against 1st and 2nd-order zero-offset SCAs	rsm a small and fast countermeasure for aes secure against 1st and 2nd order zero offset scas	2012	2012/03/12	10.1109/DATE.2012.6176671	design, automation, and test in europe	date		463BE6FF	17174
802EBFE4	Experiences during the experimental validation of the time-triggered architecture	experiences during the experimental validation of the time triggered architecture	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19393
7DB76A04	Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems	partitioning and allocation of scratch pad memory for priority based preemptive multi task systems	2010	2010/03/08	10.1109/DATE.2010.5456977	design, automation, and test in europe	date		463BE6FF	17051
7E413C7A	Energy-efficient variable-flow liquid cooling in 3D stacked architectures	energy efficient variable flow liquid cooling in 3d stacked architectures	2010	2010/03/08	10.1109/DATE.2010.5457228	design, automation, and test in europe	date		463BE6FF	18654
7E3E042D	AutoVision - flexible processor architecture for video-assisted driving	autovision flexible processor architecture for video assisted driving	2006	2006	10.1109/DATE.2006.243923	design, automation, and test in europe	date		463BE6FF	17621
7EDFF5F0	Building the hierarchy from a flat netlist for a fast and accurate post-layout simulation with parasitic components	building the hierarchy from a flat netlist for a fast and accurate post layout simulation with parasitic components	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17106
77393656	Control-quality driven design of cyber-physical systems with robustness guarantees	control quality driven design of cyber physical systems with robustness guarantees	2013	2013/03/18	10.7873/DATE.2013.230	design, automation, and test in europe	date		463BE6FF	17509
7EF997EE	Full chip false timing path identification: applications to the PowerPCTM microprocessors	full chip false timing path identification applications to the powerpctm microprocessors	2001	2001/03/13	10.1109/DATE.2001.915072	design, automation, and test in europe	date		463BE6FF	19116
7DA6367E	Event driven data processing architecture	event driven data processing architecture	2007	2007/04/16	10.1109/DATE.2007.364419	design, automation, and test in europe	date		463BE6FF	19458
7B802155	Interactive presentation: An enhanced technique for the automatic generation of effective diagnosis-oriented test programs for processor	interactive presentation an enhanced technique for the automatic generation of effective diagnosis oriented test programs for processor	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19468
8147AE56	Extraction of Defect Density and Size Distributions from Wafer Sort Test Results	extraction of defect density and size distributions from wafer sort test results	2006	2006	10.1109/DATE.2006.243807	design, automation, and test in europe	date		463BE6FF	19300
814B0D3B	System-level hardware-based protection of memories against soft-errors	system level hardware based protection of memories against soft errors	2009	2009/04/20	10.1109/DATE.2009.5090849	design, automation, and test in europe	date		463BE6FF	19315
840D73A1	The world is going... analog & mixed-signal!: what about EDA?	the world is going analog mixed signal what about eda	2014	2014/03/24		design, automation, and test in europe	date		463BE6FF	19555
80989177	FPGA-Based Implementation of a Serial RSA Processor	fpga based implementation of a serial rsa processor	2003	2003/03/03	10.1109/DATE.2003.1253671	design, automation, and test in europe	date		463BE6FF	18405
7F4CFA5C	An energy-efficient 64-QAM MIMO detector for emerging wireless standards	an energy efficient 64 qam mimo detector for emerging wireless standards	2011	2011/03	10.1109/DATE.2011.5763050	design, automation, and test in europe	date		463BE6FF	19502
7A87E6A1	Semi-symbolic analysis of mixed-signal systems including discontinuities	semi symbolic analysis of mixed signal systems including discontinuities	2014	2014/03	10.7873/DATE.2014.029	design, automation, and test in europe	date		463BE6FF	19476
80FB3195	Fast Evaluation of Protocol Processor Architectures for IPv6 Routing	fast evaluation of protocol processor architectures for ipv6 routing	2003	2003/03/03	10.1109/DATE.2003.1186688	design, automation, and test in europe	date		463BE6FF	19494
791B9C00	Interactive presentation: A coefficient optimization and architecture selection tool for Î£Î” modulators in MATLAB	interactive presentation a coefficient optimization and architecture selection tool for ÏƒÎ´ modulators in matlab	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19427
8005C254	An application-based EDF scheduler for OSEK/VDX	an application based edf scheduler for osek vdx	2008	2008/03/10	10.1109/DATE.2008.4484819	design, automation, and test in europe	date		463BE6FF	18920
7865C7CA	Clock skew scheduling for timing speculation	clock skew scheduling for timing speculation	2012	2012/03/12	10.1109/DATE.2012.6176630	design, automation, and test in europe	date		463BE6FF	19395
7EFD5DEB	Very wide register: an asymmetric register file organization for low power embedded processors	very wide register an asymmetric register file organization for low power embedded processors	2007	2007/04/16	10.1109/DATE.2007.364435	design, automation, and test in europe	date		463BE6FF	19130
7AA5CF7A	Analytical timing estimation for temporally decoupled TLMs considering resource conflicts	analytical timing estimation for temporally decoupled tlms considering resource conflicts	2013	2013/03/18	10.7873/DATE.2013.242	design, automation, and test in europe	date		463BE6FF	19555
78D11B99	Parameterized area-efficient multi-standard turbo decoder	parameterized area efficient multi standard turbo decoder	2013	2013/03/18	10.7873/DATE.2013.036	design, automation, and test in europe	date		463BE6FF	17586
70BF1F00	Embedded automotive system development process - steer-by-wire system	embedded automotive system development process steer by wire system	2005	2005	10.1109/DATE.2005.132	design, automation, and test in europe	date		463BE6FF	19555
7FCFDBB7	Physically-aware N -detect test pattern selection	physically aware n detect test pattern selection	2008	2008/03/10	10.1109/DATE.2008.4484748	design, automation, and test in europe	date		463BE6FF	19087
830C4ED6	PASTEL: A parametrized memory characterization system	pastel a parametrized memory characterization system	1998	1998		design, automation, and test in europe	date		463BE6FF	19555
7AEAB6D5	Shared memory aware MPSoC software deployment	shared memory aware mpsoc software deployment	2013	2013/03/18	10.7873/DATE.2013.356	design, automation, and test in europe	date		463BE6FF	19508
7D28E789	Design of a HW/SW communication infrastructure for a heterogeneous reconfigurable processor	design of a hw sw communication infrastructure for a heterogeneous reconfigurable processor	2008	2008/03/10	10.1109/DATE.2008.4484867	design, automation, and test in europe	date		463BE6FF	19141
814F5BAB	An Evolutionary Approach to the Design of On-Chip Pseudorandom Test Pattern Generators	an evolutionary approach to the design of on chip pseudorandom test pattern generators	2002	2002/03/04	10.1109/DATE.2002.998478	design, automation, and test in europe	date		463BE6FF	19250
77F98EC8	A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors	a hybrid packet circuit switched router to accelerate memory access in noc based chip multiprocessors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D37A96F	Operating system support for interface virtualisation of reconfigurable coprocessors	operating system support for interface virtualisation of reconfigurable coprocessors	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19274
80541C31	A novel low overhead fault tolerant Kogge-Stone adder using adaptive clocking	a novel low overhead fault tolerant kogge stone adder using adaptive clocking	2008	2008/03/10	10.1109/DATE.2008.4484707	design, automation, and test in europe	date		463BE6FF	18984
7A14431A	Testing arithmetic coprocessor in system environment	testing arithmetic coprocessor in system environment	2000	2000/01/01	10.1109/DATE.2000.840885	design, automation, and test in europe	date		463BE6FF	19555
812EBEEF	A flexible message passing mechanism for objective VHDL	a flexible message passing mechanism for objective vhdl	1998	1998/02/23	10.1109/DATE.1998.655863	design, automation, and test in europe	date		463BE6FF	19061
097A1857	Technical Program Chairs	technical program chairs	2004			design, automation, and test in europe	date		463BE6FF	19555
247BF0E7	RF NoC : A New Paradigm for Very Large Scale Three Dimensional On-Chip Interconnect Networks	rf noc a new paradigm for very large scale three dimensional on chip interconnect networks	2010	2010		design automation and test in europe	date		463BE6FF	19555
7F0762FA	Harnessing horizontal parallelism and vertical instruction packing of programs to improve system overall efficiency	harnessing horizontal parallelism and vertical instruction packing of programs to improve system overall efficiency	2008	2008/03/10	10.1109/DATE.2008.4484770	design, automation, and test in europe	date		463BE6FF	19369
804EE430	Efficient On-Line Testing Method for a Floating-Point Iterative Array Divider	efficient on line testing method for a floating point iterative array divider	2002	2002/03/04	10.1109/DATE.2002.998483	design, automation, and test in europe	date		463BE6FF	19318
8115DEF4	Scheduling for energy efficiency and fault tolerance in hard real-time systems	scheduling for energy efficiency and fault tolerance in hard real time systems	2010	2010/03/08	10.1109/DATE.2010.5457039	design, automation, and test in europe	date		463BE6FF	17527
79BE83A1	Pre-simulation symbolic analysis of synchronization issues between discrete event and timed data flow models of computation	pre simulation symbolic analysis of synchronization issues between discrete event and timed data flow models of computation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
77ED19B6	Logic simulation using networks of state machines	logic simulation using networks of state machines	2000	2000/01/01	10.1109/DATE.2000.840859	design, automation, and test in europe	date		463BE6FF	19276
7C3FE530	Target architecture oriented high-level synthesis for multi-FPGA based emulation	target architecture oriented high level synthesis for multi fpga based emulation	2000	2000/01/01	10.1109/DATE.2000.840291	design, automation, and test in europe	date		463BE6FF	18938
7F607C1D	Efficient and passive modeling of transmission lines by using differential quadrature method	efficient and passive modeling of transmission lines by using differential quadrature method	2001	2001/03/13	10.1109/DATE.2001.915060	design, automation, and test in europe	date		463BE6FF	19494
78D69463	Beyond UPF & CPF: Low-power design and verification	beyond upf cpf low power design and verification	2011	2011/03	10.1109/DATE.2011.5763051	design, automation, and test in europe	date		463BE6FF	19555
757AC65E	Lemma localization: a practical method for downsizing SMT-interpolants	lemma localization a practical method for downsizing smt interpolants	2013	2013/03/18	10.7873/DATE.2013.287	design, automation, and test in europe	date		463BE6FF	19555
7B782310	Variable reordering for shared binary decision diagrams using output probabilities	variable reordering for shared binary decision diagrams using output probabilities	1999	1999/01/01	10.1109/DATE.1999.761217	design, automation, and test in europe	date		463BE6FF	19241
80F9EF0A	Mitigating lifetime underestimation: a system-level approach considering temperature variations and correlations between failure mechanisms	mitigating lifetime underestimation a system level approach considering temperature variations and correlations between failure mechanisms	2012	2012/03/12	10.1109/DATE.2012.6176687	design, automation, and test in europe	date		463BE6FF	17489
7EE6B696	GPU-friendly floating random walk algorithm for capacitance extraction of VLSI interconnects	gpu friendly floating random walk algorithm for capacitance extraction of vlsi interconnects	2013	2013/03/18	10.7873/DATE.2013.336	design, automation, and test in europe	date		463BE6FF	19411
7EAD870F	A mutation model for the SystemC TLM 2.0 communication interfaces	a mutation model for the systemc tlm 2 0 communication interfaces	2008	2008/03/10	10.1109/DATE.2008.4484713	design, automation, and test in europe	date		463BE6FF	18762
7D1A2B95	Eliminating speed penalty in ECC protected memories	eliminating speed penalty in ecc protected memories	2011	2011/03	10.1109/DATE.2011.5763256	design, automation, and test in europe	date		463BE6FF	19468
813F5F6F	Development of an ASIP enabling flows in ethernet access using a retargetable compilation flow	development of an asip enabling flows in ethernet access using a retargetable compilation flow	2007	2007/04/16	10.1109/DATE.2007.364497	design, automation, and test in europe	date		463BE6FF	19305
81085B44	On-chip communication architecture exploration for processor-pool-based MPSoC	on chip communication architecture exploration for processor pool based mpsoc	2009	2009/04/20	10.1109/DATE.2009.5090710	design, automation, and test in europe	date		463BE6FF	17544
8130CE9D	Closed-Form Crosstalk Noise Metrics for Physical Design Applications	closed form crosstalk noise metrics for physical design applications	2002	2002/03/04	10.1109/DATE.2002.998392	design, automation, and test in europe	date		463BE6FF	18925
78EF6353	Interactive presentation: Using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices	interactive presentation using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19362
79CF521E	A bus delay reduction technique considering crosstalk	a bus delay reduction technique considering crosstalk	2000	2000/01/01	10.1109/DATE.2000.840308	design, automation, and test in europe	date		463BE6FF	17298
813171F1	Masking timing errors on speed-paths in logic circuits	masking timing errors on speed paths in logic circuits	2009	2009/04/20	10.1109/DATE.2009.5090638	design, automation, and test in europe	date		463BE6FF	19040
7EBBB764	A formal description of VHDL-AMS analogue systems	a formal description of vhdl ams analogue systems	1998	1998/02/23	10.1109/DATE.1998.655968	design, automation, and test in europe	date		463BE6FF	18976
7CF334A7	How can system level design solve the interconnect technology scaling problem?	how can system level design solve the interconnect technology scaling problem	2004	2004/02/16	10.1109/DATE.2004.1268869	design, automation, and test in europe	date		463BE6FF	19435
805BC6E2	Timing-reasoning-based delay fault diagnosis	timing reasoning based delay fault diagnosis	2006	2006	10.1109/DATE.2006.243796	design, automation, and test in europe	date		463BE6FF	19106
80221AAE	Spinto: high-performance energy minimization in spin glasses	spinto high performance energy minimization in spin glasses	2010	2010/03/08	10.1109/DATE.2010.5457217	design, automation, and test in europe	date		463BE6FF	19555
7F19D5CE	New Schemes for Self-Testing RAM	new schemes for self testing ram	2005	2005/03/07	10.1109/DATE.2005.223	design, automation, and test in europe	date		463BE6FF	17506
7ED68668	Property-specific witness graph generation for guided simulation	property specific witness graph generation for guided simulation	2001	2001/03/13	10.1109/DATE.2001.915124	design, automation, and test in europe	date		463BE6FF	17451
7D1341FE	Analysis of Noise Avoidance Techniques in DSM Interconnects Using a Complete Crosstalk Noise Model	analysis of noise avoidance techniques in dsm interconnects using a complete crosstalk noise model	2002	2002/03/04	10.1109/DATE.2002.998313	design, automation, and test in europe	date		463BE6FF	18450
7D3EA0CE	Soft-error classification and impact analysis on real-time operating systems	soft error classification and impact analysis on real time operating systems	2006	2006	10.1109/DATE.2006.244063	design, automation, and test in europe	date		463BE6FF	18822
7D3BDFFB	A model for describing communication between aggregate objects in the specification and design of embedded systems	a model for describing communication between aggregate objects in the specification and design of embedded systems	2001	2001/03/13	10.1109/DATE.2001.915004	design, automation, and test in europe	date		463BE6FF	17811
803BD1B9	Multi-level pipelined parallel hardware architecture for high throughput motion and disparity estimation in Multiview Video Coding	multi level pipelined parallel hardware architecture for high throughput motion and disparity estimation in multiview video coding	2011	2011/03	10.1109/DATE.2011.5763234	design, automation, and test in europe	date		463BE6FF	19166
7CFE7054	Tighter integration of BDDs and SMT for predicate abstraction	tighter integration of bdds and smt for predicate abstraction	2010	2010/03/08	10.1109/DATE.2010.5457090	design, automation, and test in europe	date		463BE6FF	17560
7AC3695A	Path selection based acceleration of conditionals in CGRAs	path selection based acceleration of conditionals in cgras	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19494
7D2892F8	Time and memory tradeoffs in the implementation of AUTOSAR components	time and memory tradeoffs in the implementation of autosar components	2009	2009/04/20	10.1109/DATE.2009.5090783	design, automation, and test in europe	date		463BE6FF	18951
7818DCB9	OAP: an obstruction-aware cache management policy for STT-RAM last-level caches	oap an obstruction aware cache management policy for stt ram last level caches	2013	2013/03/18	10.7873/DATE.2013.179	design, automation, and test in europe	date		463BE6FF	17434
80A64645	Highly digital, low-cost design of statistic signal acquisition in SoCs	highly digital low cost design of statistic signal acquisition in socs	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19492
7D48B337	CMOS open defect detection by supply current test	cmos open defect detection by supply current test	2001	2001/03/13	10.1109/DATE.2001.915071	design, automation, and test in europe	date		463BE6FF	18836
813EAEA4	Increasing the accuracy of SAT-based debugging	increasing the accuracy of sat based debugging	2009	2009/04/20	10.1109/DATE.2009.5090870	design, automation, and test in europe	date		463BE6FF	19147
7D0345C1	enBudget: a run-time adaptive predictive energy-budgeting scheme for energy-aware motion estimation in H.264/MPEG-4 AVC video encoder	enbudget a run time adaptive predictive energy budgeting scheme for energy aware motion estimation in h 264 mpeg 4 avc video encoder	2010	2010/03/08	10.1109/DATE.2010.5457093	design, automation, and test in europe	date		463BE6FF	18958
7D01BC01	Optimized Generation of Data-Path from C Codes for FPGAs	optimized generation of data path from c codes for fpgas	2005	2005/03/07	10.1109/DATE.2005.234	design, automation, and test in europe	date		463BE6FF	18614
7D72B211	Maximizing Conditonal Reuse by Pre-Synthesis Transformations	maximizing conditonal reuse by pre synthesis transformations	2002	2002/03/04	10.1109/DATE.2002.998453	design, automation, and test in europe	date		463BE6FF	19555
0372FDB1	Automotive System Architectures (Automotive Special Day)	automotive system architectures automotive special day	2005			design, automation, and test in europe	date		463BE6FF	19555
7FD88547	Improving STT-MRAM density through multibit error correction	improving stt mram density through multibit error correction	2014	2014/03	10.7873/DATE.2014.195	design, automation, and test in europe	date		463BE6FF	17482
81200171	Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation	generic pipelined processor modeling and high performance cycle accurate simulator generation	2005	2005/03/07	10.1109/DATE.2005.166	design, automation, and test in europe	date		463BE6FF	19227
75AE8223	Nano-electro-mechanical relays for FPGA routing: experimental demonstration and a design technique	nano electro mechanical relays for fpga routing experimental demonstration and a design technique	2012	2012/03/12	10.1109/DATE.2012.6176703	design, automation, and test in europe	date		463BE6FF	17437
7C80A2B1	Feasibility exploration of NVM based I-cache through MSHR enhancements	feasibility exploration of nvm based i cache through mshr enhancements	2014	2014/03	10.7873/DATE.2014.034	design, automation, and test in europe	date		463BE6FF	19339
8098A901	Clock distribution scheme using coplanar transmission lines	clock distribution scheme using coplanar transmission lines	2008	2008/03/10	10.1145/1403375.1403613	design, automation, and test in europe	date		463BE6FF	18429
7F83F4B7	Cycle-approximate retargetable performance estimation at the transaction level	cycle approximate retargetable performance estimation at the transaction level	2008	2008/03/10	10.1109/DATE.2008.4484651	design, automation, and test in europe	date		463BE6FF	17942
7F6F5414	On the Design and Verification Methodology of the Look-Aside Interface	on the design and verification methodology of the look aside interface	2005	2005/03/07	10.1109/DATE.2005.228	design, automation, and test in europe	date		463BE6FF	19224
7C790031	Application-specific memory partitioning for joint energy and lifetime optimization	application specific memory partitioning for joint energy and lifetime optimization	2012	2012/03/12	10.1109/DATE.2012.6176498	design, automation, and test in europe	date		463BE6FF	19555
7F7E70FC	Test Planning and Design Space Exploration in a Core-Based Environment	test planning and design space exploration in a core based environment	2002	2002/03/04	10.1109/DATE.2002.998316	design, automation, and test in europe	date		463BE6FF	18531
806EDC50	A Powerful System Design Methodology Combining OCAPI and Handel-C for Concept Engineering	a powerful system design methodology combining ocapi and handel c for concept engineering	2002	2002/03/04	10.1109/DATE.2002.998401	design, automation, and test in europe	date		463BE6FF	18790
78F4F988	Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors	hybrid memory architecture for voltage scaling in ultra low power multi core biomedical processors	2014	2014/03	10.7873/DATE.2014.182	design, automation, and test in europe	date		463BE6FF	17420
7CB4054E	Composite signal flow: a computational model combining events, sampled streams, and vectors	composite signal flow a computational model combining events sampled streams and vectors	2000	2000/01/01	10.1109/DATE.2000.840032	design, automation, and test in europe	date		463BE6FF	19087
7F8438E9	An application of parallel discrete event simulation algorithms to mixed domain system simulation	an application of parallel discrete event simulation algorithms to mixed domain system simulation	2004	2004/02/16	10.1109/DATE.2004.1269085	design, automation, and test in europe	date		463BE6FF	18834
7D450AE8	From algorithms to hardware architectures: a comparison of regular and irregular structured IDCT algorithms	from algorithms to hardware architectures a comparison of regular and irregular structured idct algorithms	1998	1998/02/23	10.1109/DATE.1998.655855	design, automation, and test in europe	date		463BE6FF	19180
7D6964B1	Quasi-Static Voltage Scaling for Energy Minimization with Time Constraints	quasi static voltage scaling for energy minimization with time constraints	2005	2005/03/07	10.1109/DATE.2005.250	design, automation, and test in europe	date		463BE6FF	18747
7D370695	Correlating inline data with final test outcomes in analog/RF devices	correlating inline data with final test outcomes in analog rf devices	2011	2011/03	10.1109/DATE.2011.5763138	design, automation, and test in europe	date		463BE6FF	19301
772FA100	Software architecture of High Efficiency Video Coding for many-core systems with power-efficient workload balancing	software architecture of high efficiency video coding for many core systems with power efficient workload balancing	2014	2014/03	10.7873/DATE.2014.232	design, automation, and test in europe	date		463BE6FF	19339
7FB36C70	A multi banked â€” Multi ported â€” Non blocking shared L2 cache for MPSoC platforms	a multi banked multi ported non blocking shared l2 cache for mpsoc platforms	2014	2014/03	10.7873/DATE.2014.093	design, automation, and test in europe	date		463BE6FF	19318
7F61C801	Functional test generation for behaviorally sequential models	functional test generation for behaviorally sequential models	2001	2001/03/13	10.1109/DATE.2001.915056	design, automation, and test in europe	date		463BE6FF	18358
75510E25	LVS check for photonic integrated circuits: curvilinear feature extraction and validation	lvs check for photonic integrated circuits curvilinear feature extraction and validation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7DF5E657	An Improved Multi-Level Framework for Force-Directed Placement	an improved multi level framework for force directed placement	2005	2005/03/07	10.1109/DATE.2005.59	design, automation, and test in europe	date		463BE6FF	19227
7F7561C3	Scalable Performance-Energy Trade-off Exploration of Embedded Real-Time Systems on Multiprocessor Platforms	scalable performance energy trade off exploration of embedded real time systems on multiprocessor platforms	2006	2006	10.1109/DATE.2006.243958	design, automation, and test in europe	date		463BE6FF	19295
80E42E01	Reducing Multi-Valued Algebraic Operations to Binary	reducing multi valued algebraic operations to binary	2003	2003/03/03	10.1109/DATE.2003.1253697	design, automation, and test in europe	date		463BE6FF	19458
7B8B5C29	Interactive presentation: System-level process variation driven throughput analysis for single and multiple voltage-frequency island designs	interactive presentation system level process variation driven throughput analysis for single and multiple voltage frequency island designs	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	17417
7D08EE74	An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation	an efficiently preconditioned gmres method for fast parasitic sensitive deep submicron vlsi circuit simulation	2005	2005/03/07	10.1109/DATE.2005.57	design, automation, and test in europe	date		463BE6FF	19118
80AEE885	Buffer Insertion for Bridges and Optimal Buffer Sizing for Communication Sub-System of Systems-on-Chip	buffer insertion for bridges and optimal buffer sizing for communication sub system of systems on chip	2005	2005/03/07	10.1109/DATE.2005.86	design, automation, and test in europe	date		463BE6FF	19003
75D173E4	Verification coverage of embedded multicore applications	verification coverage of embedded multicore applications	2012	2012/03/12	10.1109/DATE.2012.6176471	design, automation, and test in europe	date		463BE6FF	19555
7DB12B3A	Overcoming limitations of the SystemC data introspection	overcoming limitations of the systemc data introspection	2009	2009/04/20	10.1109/DATE.2009.5090734	design, automation, and test in europe	date		463BE6FF	19135
7701E6C7	Fault modeling in controllable polarity silicon nanowire circuits	fault modeling in controllable polarity silicon nanowire circuits	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17586
7E95986C	Novel pin assignment algorithms for components with very high pin counts	novel pin assignment algorithms for components with very high pin counts	2008	2008/03/10	10.1109/DATE.2008.4484778	design, automation, and test in europe	date		463BE6FF	19355
79786E69	Dynamic power management for non-stationary service requests	dynamic power management for non stationary service requests	1999	1999/01/01	10.1145/307418.307456	design, automation, and test in europe	date		463BE6FF	16953
7DEC2359	Profile guided management of code partitions for embedded systems	profile guided management of code partitions for embedded systems	2004	2004/02/16	10.1109/DATE.2004.1269105	design, automation, and test in europe	date		463BE6FF	19254
7D5BA030	Seamless hardware/software performance co-monitoring in a codesign simulation environment with RTOS support	seamless hardware software performance co monitoring in a codesign simulation environment with rtos support	2007	2007/04/16	10.1109/DATE.2007.364403	design, automation, and test in europe	date		463BE6FF	19220
7764A54B	Power modeling and analysis in early design phases	power modeling and analysis in early design phases	2014	2014/03	10.7873/DATE.2014.210	design, automation, and test in europe	date		463BE6FF	19555
7F6B87F1	KL-cuts: a new approach for logic synthesis targeting multiple output blocks	kl cuts a new approach for logic synthesis targeting multiple output blocks	2010	2010/03/08	10.1109/DATE.2010.5456946	design, automation, and test in europe	date		463BE6FF	19257
80314A83	Physically clustered forward body biasing for variability compensation in nanometer CMOS design	physically clustered forward body biasing for variability compensation in nanometer cmos design	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19294
7E8D660C	An Iterative Algorithm for Battery-Aware Task Scheduling on Portable Computing Platforms	an iterative algorithm for battery aware task scheduling on portable computing platforms	2005	2005/03/07	10.1109/DATE.2005.62	design, automation, and test in europe	date		463BE6FF	18880
774F76FD	Methods and tools for systems engineering of automotive electronic architectures	methods and tools for systems engineering of automotive electronic architectures	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19555
7E45F63B	Properties of and improvements to time-domain dynamic thermal analysis algorithms	properties of and improvements to time domain dynamic thermal analysis algorithms	2010	2010/03/08	10.1109/DATE.2010.5456984	design, automation, and test in europe	date		463BE6FF	17641
7695FD35	A high efficiency hardware trojan detection technique based on fast SEM imaging	a high efficiency hardware trojan detection technique based on fast sem imaging	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19324
798F2C88	Power management trends in portable consumer applications	power management trends in portable consumer applications	2011	2011/03	10.1109/DATE.2011.5763172	design, automation, and test in europe	date		463BE6FF	19555
7AD678D1	An analytical compact model for estimation of stress in multiple Through-Silicon Via configurations	an analytical compact model for estimation of stress in multiple through silicon via configurations	2011	2011/03	10.1109/DATE.2011.5763088	design, automation, and test in europe	date		463BE6FF	17420
80B1E7CF	Automated conversion from a LUT-based FPGA to a LUT-based MPGA with fast turnaround time	automated conversion from a lut based fpga to a lut based mpga with fast turnaround time	2006	2006	10.1109/DATE.2006.243745	design, automation, and test in europe	date		463BE6FF	19129
7955FEB0	An approach for redundancy in FlexRay networks using FPGA partial reconfiguration	an approach for redundancy in flexray networks using fpga partial reconfiguration	2013	2013/03/18	10.7873/DATE.2013.155	design, automation, and test in europe	date		463BE6FF	19197
80DD99AF	A new reversible design of BCD adder	a new reversible design of bcd adder	2011	2011/03	10.1109/DATE.2011.5763308	design, automation, and test in europe	date		463BE6FF	19117
7D658C43	Implementation of AES/Rijndael on a dynamically reconfigurable architecture	implementation of aes rijndael on a dynamically reconfigurable architecture	2007	2007/04	10.1109/DATE.2007.364617	design, automation, and test in europe	date		463BE6FF	19271
7FD2F87F	Improving hamiltonian-based routing methods for on-chip networks: A turn model approach	improving hamiltonian based routing methods for on chip networks a turn model approach	2014	2014/03	10.7873/DATE.2014.255	design, automation, and test in europe	date		463BE6FF	19367
7E37F090	An embedded wide-range and high-resolution CLOCK jitter measurement circuit	an embedded wide range and high resolution clock jitter measurement circuit	2010	2010/03/08	10.1109/DATE.2010.5457074	design, automation, and test in europe	date		463BE6FF	19318
7D4548D9	An FPGA Based All-Digital Transmitter with Radio Frequency Output for Software Defined Radio	an fpga based all digital transmitter with radio frequency output for software defined radio	2007	2007/04	10.1109/DATE.2007.364561	design, automation, and test in europe	date		463BE6FF	19099
77E636DA	The challenges of heterogeneous multi-core debug	the challenges of heterogeneous multi core debug	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19555
7A9C8611	SelectDirectory: a selective directory for cache coherence in many-core architectures	selectdirectory a selective directory for cache coherence in many core architectures	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7B92CA1D	Salvaging chips with caches beyond repair	salvaging chips with caches beyond repair	2012	2012/03/12	10.1109/DATE.2012.6176686	design, automation, and test in europe	date		463BE6FF	19357
77286445	Semiautomatic implementation of a bioinspired reliable analog task distribution architecture for multiple analog cores	semiautomatic implementation of a bioinspired reliable analog task distribution architecture for multiple analog cores	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7FEC4AD6	Maximum circuit activity estimation using pseudo-boolean satisfiability	maximum circuit activity estimation using pseudo boolean satisfiability	2007	2007/04/16	10.1109/DATE.2007.364519	design, automation, and test in europe	date		463BE6FF	19072
7D4AA41D	Constructing Portable Compiled Instruction-set Simulators-An ADL-driven Approach	constructing portable compiled instruction set simulators an adl driven approach	2006	2006	10.1109/DATE.2006.244006	design, automation, and test in europe	date		463BE6FF	18924
7F8CE23F	A flexible layered architecture for accurate digital baseband algorithm development and verification	a flexible layered architecture for accurate digital baseband algorithm development and verification	2009	2009/04/20	10.1109/DATE.2009.5090631	design, automation, and test in europe	date		463BE6FF	19310
7E0E7C20	Improved Symoblic Simulation by Dynamic Funtional Space Partitioning	improved symoblic simulation by dynamic funtional space partitioning	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19409
7D2216B0	Verification of Embedded Memory Systems using Efficient Memory Modeling	verification of embedded memory systems using efficient memory modeling	2005	2005/03/07	10.1109/DATE.2005.325	design, automation, and test in europe	date		463BE6FF	19000
7785D3E3	Smart systems for internet of things	smart systems for internet of things	2013	2013/03/18	10.7873/DATE.2013.014	design, automation, and test in europe	date		463BE6FF	19555
7DE8C322	Optimising Test Sets for a Low Noise Amplifier with a Defect-Oriented Approach	optimising test sets for a low noise amplifier with a defect oriented approach	2005	2005/03/07	10.1109/DATE.2005.233	design, automation, and test in europe	date		463BE6FF	19010
7E9BB3A6	A power-efficient migration mechanism for D-NUCA caches	a power efficient migration mechanism for d nuca caches	2009	2009/04/20	10.1109/DATE.2009.5090736	design, automation, and test in europe	date		463BE6FF	19211
7E9F6793	Synthesis of fault-tolerant embedded systems	synthesis of fault tolerant embedded systems	2008	2008/03/10	10.1109/DATE.2008.4484825	design, automation, and test in europe	date		463BE6FF	19150
75476FA1	Large signal simulation of integrated inductors on semi-conducting substrates	large signal simulation of integrated inductors on semi conducting substrates	2012	2012/03/12	10.1109/DATE.2012.6176679	design, automation, and test in europe	date		463BE6FF	19377
7AB7F773	Breaking the energy barrier in fault-tolerant caches for multicore systems	breaking the energy barrier in fault tolerant caches for multicore systems	2013	2013/03/18	10.7873/DATE.2013.157	design, automation, and test in europe	date		463BE6FF	19455
7B9497FA	Pulse propagation for the detection of small delay defects	pulse propagation for the detection of small delay defects	2007	2007/04	10.1109/DATE.2007.364476	design, automation, and test in europe	date		463BE6FF	17592
7EA55812	Statistical static timing analysis using a skew-normal canonical delay model	statistical static timing analysis using a skew normal canonical delay model	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19555
798F5936	Experimentally driven verification of synthetic biological circuits	experimentally driven verification of synthetic biological circuits	2012	2012/03/12	10.1109/DATE.2012.6176468	design, automation, and test in europe	date		463BE6FF	19480
7DFA8688	An efficent dynamic multicast routing protocol for distributing traffic in NOCs	an efficent dynamic multicast routing protocol for distributing traffic in nocs	2009	2009/04/20	10.1109/DATE.2009.5090822	design, automation, and test in europe	date		463BE6FF	19409
7FE609A2	Cost-effective IR-drop failure identification and yield recovery through a failure-adaptive test scheme	cost effective ir drop failure identification and yield recovery through a failure adaptive test scheme	2010	2010/03/08	10.1109/DATE.2010.5457236	design, automation, and test in europe	date		463BE6FF	17588
752CA999	Systematic application of ISO 26262 on a SEooC: Support by applying a systematic reuse approach	systematic application of iso 26262 on a seooc support by applying a systematic reuse approach	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7FF81B31	Secure Embedded Processing through Hardware-Assisted Run-Time Monitoring	secure embedded processing through hardware assisted run time monitoring	2005	2005/03/07	10.1109/DATE.2005.266	design, automation, and test in europe	date		463BE6FF	18015
803041B8	ATM traffic shaper: ATS	atm traffic shaper ats	1998	1998/02/23	10.1109/DATE.1998.655842	design, automation, and test in europe	date		463BE6FF	18891
7BB590CE	Fast and precise cache performance estimation for out-of-order execution	fast and precise cache performance estimation for out of order execution	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F965C91	Codesign of embedded systems based on Java and reconfigurable hardware components	codesign of embedded systems based on java and reconfigurable hardware components	1999	1999/01/01	10.1109/DATE.1999.761222	design, automation, and test in europe	date		463BE6FF	16970
7E4550B9	Combinational verification based on high-level functional specifications	combinational verification based on high level functional specifications	1998	1998/02/23	10.1109/DATE.1998.655950	design, automation, and test in europe	date		463BE6FF	18781
758EBFA5	Efficient spectral techniques for sequential ATPG	efficient spectral techniques for sequential atpg	2001	2001/03/13	10.1109/DATE.2001.915025	design, automation, and test in europe	date		463BE6FF	18645
7E9DD243	Synthesis of Complex Control Structures from Behavioral SystemC Models	synthesis of complex control structures from behavioral systemc models	2003	2003/03/03	10.1109/DATE.2003.1186681	design, automation, and test in europe	date		463BE6FF	18369
7D12CC1C	Efficient 3D modelling for extraction of interconnect capacitances in deep submicron dense layouts	efficient 3d modelling for extraction of interconnect capacitances in deep submicron dense layouts	1999	1999/01/01	10.1109/DATE.1999.761185	design, automation, and test in europe	date		463BE6FF	19211
80E61509	Biasing symbolic search by means of dynamic activity profiles	biasing symbolic search by means of dynamic activity profiles	2001	2001/03/13	10.1109/DATE.2001.914993	design, automation, and test in europe	date		463BE6FF	19263
7CD3C2C3	Design Flows, Communication Based Design and Architectures in Automotive Electronic Systems	design flows communication based design and architectures in automotive electronic systems	2008	2008/03	10.1109/DATE.2008.4484637	design, automation, and test in europe	date		463BE6FF	19555
7CE8BA44	PowerAdviser: an RTL power platform for interactive sequential optimizations	poweradviser an rtl power platform for interactive sequential optimizations	2012	2012/03/12	10.1109/DATE.2012.6176529	design, automation, and test in europe	date		463BE6FF	19555
7D163E74	Automatic Timing Model Generation by CFG Partitioning and Model Checking	automatic timing model generation by cfg partitioning and model checking	2005	2005/03/07	10.1109/DATE.2005.76	design, automation, and test in europe	date		463BE6FF	17915
7E0DA1F4	Symmetric Multiprocessing on Programmable Chips Made Easy	symmetric multiprocessing on programmable chips made easy	2005	2005/03/07	10.1109/DATE.2005.286	design, automation, and test in europe	date		463BE6FF	18583
7E842775	The Vector Fixed Point Unit of the Synergistic Processor Element of the Cell Architecture Processor	the vector fixed point unit of the synergistic processor element of the cell architecture processor	2006	2006	10.1109/ESSCIR.2005.1541595	design, automation, and test in europe	date		463BE6FF	19148
7E1999D5	Heterogeneous systems on chip and systems in package	heterogeneous systems on chip and systems in package	2007	2007/04/16	10.1109/DATE.2007.364683	design, automation, and test in europe	date		463BE6FF	19293
7930BFEE	Alternative test methods using IEEE 1149.4	alternative test methods using ieee 1149 4	2000	2000/01/01	10.1109/DATE.2000.840312	design, automation, and test in europe	date		463BE6FF	19243
76348638	Interactive presentation: A decoupled architecture of processors with scratch-pad memory hierarchy	interactive presentation a decoupled architecture of processors with scratch pad memory hierarchy	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19394
808FBAE5	Cross-Product Functional Coverage Measurement with Temporal Properties-Based Assertions	cross product functional coverage measurement with temporal properties based assertions	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18829
7E2657F8	An efficient code compression technique using application-aware bitmask and dictionary selection methods	an efficient code compression technique using application aware bitmask and dictionary selection methods	2007	2007/04/16	10.1109/DATE.2007.364656	design, automation, and test in europe	date		463BE6FF	18990
80BB329B	Software Architectural Transformations: A New Approach to Low Energy Embedded Software	software architectural transformations a new approach to low energy embedded software	2003	2003/03/03	10.1109/DATE.2003.1253742	design, automation, and test in europe	date		463BE6FF	16604
7E6B75DF	EZ Encoding: A Class of Irredundant Low Power Codes for Data Address and Multiplexed Address Buses	ez encoding a class of irredundant low power codes for data address and multiplexed address buses	2002	2002/03/04	10.1109/DATE.2002.998458	design, automation, and test in europe	date		463BE6FF	18765
7EA5ABF5	Architectural exploration of 3D FPGAs towards a better balance between area and delay	architectural exploration of 3d fpgas towards a better balance between area and delay	2011	2011/03	10.1109/DATE.2011.5763290	design, automation, and test in europe	date		463BE6FF	19237
809EA0F0	de Bruijn graph as a low latency scalable architecture for energy efficient massive NoCs	de bruijn graph as a low latency scalable architecture for energy efficient massive nocs	2008	2008/03/10	10.1109/DATE.2008.4484930	design, automation, and test in europe	date		463BE6FF	19234
77CF4E9F	EXPRESSION: a language for architecture exploration through compiler/simulator retargetability	expression a language for architecture exploration through compiler simulator retargetability	1999	1999/01/01	10.1109/DATE.1999.761170	design, automation, and test in europe	date		463BE6FF	16119
7E4ADA35	An integrated test generation tool for enhanced coverage of simulink/stateflow models	an integrated test generation tool for enhanced coverage of simulink stateflow models	2012	2012/03/12	10.1109/DATE.2012.6176485	design, automation, and test in europe	date		463BE6FF	19207
7DA30326	Sensitivity analysis for fault-analysis and tolerance in RF front-end circuitry	sensitivity analysis for fault analysis and tolerance in rf front end circuitry	2007	2007/04/16	10.1109/DATE.2007.364473	design, automation, and test in europe	date		463BE6FF	19458
7E20049D	Test Structure for IC(VBE) Parameter Determination of Low Voltage Applications	test structure for ic vbe parameter determination of low voltage applications	2002	2002/03/04	10.1109/DATE.2002.998291	design, automation, and test in europe	date		463BE6FF	19427
7F538060	Using a communication architecture specification in an application-driven retargetable prototyping platform for multiprocessing	using a communication architecture specification in an application driven retargetable prototyping platform for multiprocessing	2004	2004/02/16	10.1109/DATE.2004.1269066	design, automation, and test in europe	date		463BE6FF	19119
7CEB075C	Formal reset recovery slack calculation at the register transfer level	formal reset recovery slack calculation at the register transfer level	2011	2011/03	10.1109/DATE.2011.5763286	design, automation, and test in europe	date		463BE6FF	19458
6FACC276	LC oscillator driver for safety critical applications [automotive applications]	lc oscillator driver for safety critical applications automotive applications	2005	2005	10.1109/DATE.2005.194	design, automation, and test in europe	date		463BE6FF	19555
5E3622F3	Constraint and integer programming techniques and tools for digital system design [Tutorial]	constraint and integer programming techniques and tools for digital system design tutorial	2004	2004		design, automation, and test in europe	date		463BE6FF	19555
7C3285A5	An analog on-chip adaptive body bias calibration for reducing mismatches in transistor pairs	an analog on chip adaptive body bias calibration for reducing mismatches in transistor pairs	2008	2008/03/10	10.1109/DATE.2008.4484760	design, automation, and test in europe	date		463BE6FF	19502
7905BA16	Software protection mechanisms for dependable systems	software protection mechanisms for dependable systems	2008	2008/03/10	10.1109/DATE.2008.4484802	design, automation, and test in europe	date		463BE6FF	19275
7E8DEDA2	General and efficient Response Time Analysis for EDF scheduling	general and efficient response time analysis for edf scheduling	2014	2014/03	10.7873/DATE.2014.268	design, automation, and test in europe	date		463BE6FF	19489
7EEE24DB	Comparison of opamp-based and comparator-based delta-sigma modulation	comparison of opamp based and comparator based delta sigma modulation	2008	2008/03/10	10.1109/DATE.2008.4484758	design, automation, and test in europe	date		463BE6FF	19030
7EE44D1F	Architectural support for low overhead detection of memory violations	architectural support for low overhead detection of memory violations	2009	2009/04/20	10.1109/DATE.2009.5090747	design, automation, and test in europe	date		463BE6FF	19337
80916E74	Wire-sizing for delay minimization and ringing control using transmission line model	wire sizing for delay minimization and ringing control using transmission line model	2000	2000/01/01	10.1109/DATE.2000.840833	design, automation, and test in europe	date		463BE6FF	19227
7B66D850	Gait analysis for fall prediction using hierarchical textile-based capacitive sensor arrays	gait analysis for fall prediction using hierarchical textile based capacitive sensor arrays	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E994035	Automatic verification of scheduling results in high-level synthesis	automatic verification of scheduling results in high level synthesis	1999	1999/01/01		design, automation, and test in europe	date		463BE6FF	18542
80F3A07B	Embedded software testing: what kind of problem is this?	embedded software testing what kind of problem is this	2010	2010/03/08	10.1109/DATE.2010.5457046	design, automation, and test in europe	date		463BE6FF	19555
77F9F225	Cross-product functional coverage measurement with temporal properties-based assertions [logic verif	cross product functional coverage measurement with temporal properties based assertions logic verif	2003			design, automation, and test in europe	date		463BE6FF	19555
76B7CC60	A minimalist approach to Remote Attestation	a minimalist approach to remote attestation	2014	2014/03	10.7873/DATE.2014.257	design, automation, and test in europe	date		463BE6FF	17192
7DB493ED	The potential of reconfigurable hardware for HPC cryptanalysis of SHA-1	the potential of reconfigurable hardware for hpc cryptanalysis of sha 1	2011	2011/03	10.1109/DATE.2011.5763162	design, automation, and test in europe	date		463BE6FF	19376
7BB9775D	Enabling dynamic assertion-based verification of embedded software through model-driven design	enabling dynamic assertion based verification of embedded software through model driven design	2012	2012/03/12	10.1109/DATE.2012.6176430	design, automation, and test in europe	date		463BE6FF	19420
78968098	Automated testability enhancements for logic brick libraries	automated testability enhancements for logic brick libraries	2008	2008/03/10	10.1109/DATE.2008.4484727	design, automation, and test in europe	date		463BE6FF	19249
7C88FBEF	Asynchronous design for new on-chip wide dynamic range power electronics	asynchronous design for new on chip wide dynamic range power electronics	2014	2014/03	10.7873/DATE.2014.151	design, automation, and test in europe	date		463BE6FF	19555
80FA4587	An 0.9 Ã— 1.2", low power, energy-harvesting system with custom multi-channel communication interface	an 0 9 1 2 low power energy harvesting system with custom multi channel communication interface	2007	2007/04/16	10.1109/DATE.2007.364560	design, automation, and test in europe	date		463BE6FF	19051
7EC5ED62	Automated data analysis solutions to silicon debug	automated data analysis solutions to silicon debug	2009	2009/04/20	10.1109/DATE.2009.5090807	design, automation, and test in europe	date		463BE6FF	19177
76B233B0	Detection of illegitimate access to JTAG via statistical learning in chip	detection of illegitimate access to jtag via statistical learning in chip	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17625
7F49532F	Fault insertion testing of a novel CPLD-based fail-safe system	fault insertion testing of a novel cpld based fail safe system	2009	2009/04/20	10.1109/DATE.2009.5090660	design, automation, and test in europe	date		463BE6FF	19458
77518A7A	From Simulink to NoC-based MPSoC on FPGA	from simulink to noc based mpsoc on fpga	2014	2014/03	10.7873/DATE2014.341	design, automation, and test in europe	date		463BE6FF	17470
1452F643	Shared Memory Consistency Models Evaluation in NoC based Multicore Systems	shared memory consistency models evaluation in noc based multicore systems	2012	2012		design automation and test in europe	date		463BE6FF	19555
76125E39	Efficient software-based fault tolerance approach on multicore platforms	efficient software based fault tolerance approach on multicore platforms	2013	2013/03/18	10.7873/DATE.2013.194	design, automation, and test in europe	date		463BE6FF	17485
7B6C5823	AFRA: a low cost high performance reliable routing for 3D mesh NoCs	afra a low cost high performance reliable routing for 3d mesh nocs	2012	2012/03/12	10.1109/DATE.2012.6176490	design, automation, and test in europe	date		463BE6FF	17243
7B11E06F	Modeling steep slope devices: From circuits to architectures	modeling steep slope devices from circuits to architectures	2014	2014/03	10.7873/DATE.2014.149	design, automation, and test in europe	date		463BE6FF	19258
7EF7DD68	Construction of dual mode components for reconfiguration aware high-level synthesis	construction of dual mode components for reconfiguration aware high level synthesis	2010	2010/03/08	10.1109/DATE.2010.5457021	design, automation, and test in europe	date		463BE6FF	19404
80676358	Automated, accurate macromodelling of digital aggressors for power/ground/substrate noise prediction	automated accurate macromodelling of digital aggressors for power ground substrate noise prediction	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19224
78CAAF14	LFSR seed computation and reduction using SMT-based fault-chaining	lfsr seed computation and reduction using smt based fault chaining	2013	2013/03/18	10.7873/DATE.2013.226	design, automation, and test in europe	date		463BE6FF	17631
7DDC7558	Realizable reduction for electromagnetically coupled RLMC interconnects	realizable reduction for electromagnetically coupled rlmc interconnects	2004	2004/02/16	10.1109/DATE.2004.1269106	design, automation, and test in europe	date		463BE6FF	17560
7DDEC59C	Exploration of hardware sharing for image encoders	exploration of hardware sharing for image encoders	2010	2010/03/08	10.1109/DATE.2010.5457095	design, automation, and test in europe	date		463BE6FF	17646
811AF076	FRIDGE: a fixed-point design and simulation environment	fridge a fixed point design and simulation environment	1998	1998/02/23	10.1109/DATE.1998.655893	design, automation, and test in europe	date		463BE6FF	17157
78571847	Hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection	hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection	2012	2012/03/12	10.1109/DATE.2012.6176568	design, automation, and test in europe	date		463BE6FF	17443
586D931F	Open Power and Energy Optimization Platform and Estimator (Open-People) ANR Project	open power and energy optimization platform and estimator open people anr project	2011	2011/03/14		design automation and test in europe	date		463BE6FF	19555
7EA37C97	Determining the minimal number of lines for large reversible circuits	determining the minimal number of lines for large reversible circuits	2011	2011/03	10.1109/DATE.2011.5763314	design, automation, and test in europe	date		463BE6FF	19014
7EEC685F	A Unified Approach for SOC Testing Using Test Data Compression and TAM Optimization	a unified approach for soc testing using test data compression and tam optimization	2003	2003/03/03	10.1109/DATE.2003.1253794	design, automation, and test in europe	date		463BE6FF	18882
7CA39E51	Design of streaming applications on MPSoCs using abstract clocks	design of streaming applications on mpsocs using abstract clocks	2012	2012/03/12	10.1109/DATE.2012.6176571	design, automation, and test in europe	date		463BE6FF	19326
7C572734	Mixed-signal BIST using correlation and reconfigurable hardware (poster paper)	mixed signal bist using correlation and reconfigurable hardware poster paper	2000	2000/01/01	10.1145/343647.344129	design, automation, and test in europe	date		463BE6FF	19224
7893913D	Multi-objective aware extraction of task-level parallelism using genetic algorithms	multi objective aware extraction of task level parallelism using genetic algorithms	2012	2012/03/12	10.1109/DATE.2012.6176503	design, automation, and test in europe	date		463BE6FF	17628
7E2F5552	A New ATPG Algorithm to Limit Test Set Size and Achieve Multiple Detections of All Faults	a new atpg algorithm to limit test set size and achieve multiple detections of all faults	2002	2002/03/04	10.1109/DATE.2002.998255	design, automation, and test in europe	date		463BE6FF	18362
80B0B472	Synthesis of Partitioned Shared Memory Architectures for Energy-Efficient Multi-Processor SoC	synthesis of partitioned shared memory architectures for energy efficient multi processor soc	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18819
08286DD0	Incre-mental diagnosis and debugging of multiple faults and er-rors	incre mental diagnosis and debugging of multiple faults and er rors	2002			design, automation, and test in europe	date		463BE6FF	17549
80D8AA14	In-place delay constrained power optimization using functional symmetries	in place delay constrained power optimization using functional symmetries	2001	2001/03/13	10.1109/DATE.2001.915052	design, automation, and test in europe	date		463BE6FF	19148
7DB28BD2	An 11.6-19.3mW 0.375-13.6GHz CMOS frequency synthesizer with rail-to-rail operation	an 11 6 19 3mw 0 375 13 6ghz cmos frequency synthesizer with rail to rail operation	2010	2010/03/08	10.1109/DATE.2010.5457111	design, automation, and test in europe	date		463BE6FF	19555
812BB04D	Cell Delay Analysis Based on Rate-of-Current Change	cell delay analysis based on rate of current change	2006	2006	10.1109/DATE.2006.243892	design, automation, and test in europe	date		463BE6FF	19099
7B722B42	Test solution for data retention faults in low-power SRAMs	test solution for data retention faults in low power srams	2013	2013/03/18	10.7873/DATE.2013.099	design, automation, and test in europe	date		463BE6FF	19555
775F6497	High performance AXI-4.0 based interconnect for extensible smart memory cubes	high performance axi 4 0 based interconnect for extensible smart memory cubes	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19515
7EDAD14A	Platform Independent Debug Port Controller Architecture with Security Protection for Multi-Processor System-on-Chip ICs	platform independent debug port controller architecture with security protection for multi processor system on chip ics	2006	2006	10.1109/DATE.2006.243744	design, automation, and test in europe	date		463BE6FF	19241
7EB1CAFB	Scan chain organization for embedded diagnosis	scan chain organization for embedded diagnosis	2008	2008/03/10	10.1109/DATE.2008.4484725	design, automation, and test in europe	date		463BE6FF	19125
806DE9C2	Design optimizations to improve placeability of partial reconfiguration modules	design optimizations to improve placeability of partial reconfiguration modules	2009	2009/04/20	10.1109/DATE.2009.5090806	design, automation, and test in europe	date		463BE6FF	19333
7F43419A	Channel decoder architecture for 3G mobile wireless terminals	channel decoder architecture for 3g mobile wireless terminals	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18919
77818F66	Formulation of SOC Test Scheduling as a Network Transportation Problem	formulation of soc test scheduling as a network transportation problem	2002	2002/03/04	10.1109/DATE.2002.998481	design, automation, and test in europe	date		463BE6FF	17518
7891D873	A high performance split-radix FFT with constant geometry architecture	a high performance split radix fft with constant geometry architecture	2012	2012/03/12	10.1109/DATE.2012.6176717	design, automation, and test in europe	date		463BE6FF	19425
8061F570	Reduced Delay Uncertainty in High Performance Clock Distribution Networks	reduced delay uncertainty in high performance clock distribution networks	2003	2003/03/03	10.1109/DATE.2003.1253589	design, automation, and test in europe	date		463BE6FF	18693
7E5A5922	Transaction level modelling of SCA compliant software defined radio waveforms and platforms PIM/PSM	transaction level modelling of sca compliant software defined radio waveforms and platforms pim psm	2007	2007/04/16	10.1109/DATE.2007.364418	design, automation, and test in europe	date		463BE6FF	18610
77B0BC6F	Understanding multicore technologies	understanding multicore technologies	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19555
7DFF21DD	Future of GPGPU micro-architectural parameters	future of gpgpu micro architectural parameters	2013	2013/03/18	10.7873/DATE.2013.089	design, automation, and test in europe	date		463BE6FF	17571
7D7B0F30	UML 2.0 - Overview and Perspectives in SoC Design	uml 2 0 overview and perspectives in soc design	2005	2005/03/07	10.1109/DATE.2005.320	design, automation, and test in europe	date		463BE6FF	18944
754893D7	A breakpoint-based silicon debug technique with cycle-granularity for handshake-based SoC	a breakpoint based silicon debug technique with cycle granularity for handshake based soc	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7B6424C7	Unified, ultra compact, quadratic power proxies for multi-core processors	unified ultra compact quadratic power proxies for multi core processors	2014	2014/03	10.7873/DATE.2014.347	design, automation, and test in europe	date		463BE6FF	17571
7A244783	Amplitude demodulation-based EM analysis of different RSA implementations	amplitude demodulation based em analysis of different rsa implementations	2012	2012/03/12	10.1109/DATE.2012.6176670	design, automation, and test in europe	date		463BE6FF	17511
7F5C68A2	A game theoretic approach to low energy wireless video streaming	a game theoretic approach to low energy wireless video streaming	2004	2004/02/16	10.1109/DATE.2004.1268935	design, automation, and test in europe	date		463BE6FF	19404
7D1EA974	Low-complexity high throughput VLSI architecture of soft-output ML MIMO detector	low complexity high throughput vlsi architecture of soft output ml mimo detector	2010	2010/03/08	10.1109/DATE.2010.5457031	design, automation, and test in europe	date		463BE6FF	19214
7F132B50	On Nanoscale Integration and Gigascale Complexity in the Post .Com World	on nanoscale integration and gigascale complexity in the post com world	2002	2002/03/04	10.1109/DATE.2002.998239	design, automation, and test in europe	date		463BE6FF	17370
79C974C2	Rewiring for threshold logic circuit minimization	rewiring for threshold logic circuit minimization	2014	2014/03	10.7873/DATE.2014.134	design, automation, and test in europe	date		463BE6FF	17630
7AAD5740	Efficient software implementation of ring-LWE encryption	efficient software implementation of ring lwe encryption	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19455
8017C140	A Model of Computation for Continuous-Time "-" Modulators	a model of computation for continuous time modulators	2003	2003/03/03	10.1109/DATE.2003.1253603	design, automation, and test in europe	date		463BE6FF	19003
5F63897D	/spl times/pipes Lite: a synthesis oriented design library for networks on chips	spl times pipes lite a synthesis oriented design library for networks on chips	2005	2005		design, automation, and test in europe	date		463BE6FF	19555
80A12405	Quo vadis, PUF?: Trends and challenges of emerging physical-disorder based security	quo vadis puf trends and challenges of emerging physical disorder based security	2014	2014/03	10.7873/DATE.2014.365	design, automation, and test in europe	date		463BE6FF	17606
813D1C5E	Dependability for high-tech systems: an industry-as-laboratory approach	dependability for high tech systems an industry as laboratory approach	2008	2008/03/10	10.1145/1403375.1403673	design, automation, and test in europe	date		463BE6FF	19505
7FA4566A	Effective Software Self-Test Methodology for Processor Cores	effective software self test methodology for processor cores	2002	2002/03/04	10.1109/DATE.2002.998361	design, automation, and test in europe	date		463BE6FF	17977
78F582AB	The programmable platform: does one size fit all?	the programmable platform does one size fit all	2001	2001/03/13	10.1109/DATE.2001.915507	design, automation, and test in europe	date		463BE6FF	19555
7C86E8A7	MPIOV: scaling hardware-based I/O virtualization for mixed-criticality embedded real-time systems using non transparent bridges to (multi-core) multi-processor systems	mpiov scaling hardware based i o virtualization for mixed criticality embedded real time systems using non transparent bridges to multi core multi processor systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17403
7F8A81CF	A Synthesis Tool for Power-Efficient Base-Band Filter Design	a synthesis tool for power efficient base band filter design	2006	2006	10.1109/DATE.2006.244059	design, automation, and test in europe	date		463BE6FF	17460
812547FB	SecBus: operating system controlled hierarchical page-based memory bus protection	secbus operating system controlled hierarchical page based memory bus protection	2009	2009/04/20	10.1109/DATE.2009.5090729	design, automation, and test in europe	date		463BE6FF	19277
7572C323	Interactive presentation: Low cost debug architecture using lossy compression for silicon debug	interactive presentation low cost debug architecture using lossy compression for silicon debug	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19189
7EF4991B	DVS for On-Chip Bus Designs Based on Timing Error Correction	dvs for on chip bus designs based on timing error correction	2005	2005/03/07	10.1109/DATE.2005.125	design, automation, and test in europe	date		463BE6FF	18992
7FE2F6F4	Interconnect Planning with Local Area Constrained Retiming	interconnect planning with local area constrained retiming	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18996
8063064F	A novel approach for EMI design of power electronics	a novel approach for emi design of power electronics	2008	2008/03/10	10.1145/1403375.1403418	design, automation, and test in europe	date		463BE6FF	19404
79AF6B3F	PAGE: parallel agile genetic exploration towards utmost performance for analog circuit design	page parallel agile genetic exploration towards utmost performance for analog circuit design	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19555
7D39076F	Generating Finite State Machines from System C	generating finite state machines from system c	2006	2006	10.1109/DATE.2006.243777	design, automation, and test in europe	date		463BE6FF	18844
7945E20B	Low complexity QR-decomposition architecture using the logarithmic number system	low complexity qr decomposition architecture using the logarithmic number system	2013	2013/03/18	10.7873/DATE.2013.034	design, automation, and test in europe	date		463BE6FF	17611
816A140D	Evaluating UML2 modeling of IP-XACT objects for automatic MP-SoC integration onto FPGA	evaluating uml2 modeling of ip xact objects for automatic mp soc integration onto fpga	2009	2009/04/20	10.1109/DATE.2009.5090665	design, automation, and test in europe	date		463BE6FF	19197
7F148225	Automated Synthesis of Assertion Monitors using Visual Specifications	automated synthesis of assertion monitors using visual specifications	2005	2005/03/07	10.1109/DATE.2005.74	design, automation, and test in europe	date		463BE6FF	19401
78E477D2	Effective low power BIST for datapaths (poster paper)	effective low power bist for datapaths poster paper	2000	2000/01/01	10.1145/343647.344345	design, automation, and test in europe	date		463BE6FF	19224
7EEDCB01	Configurable links for runtime adaptive on-chip communication	configurable links for runtime adaptive on chip communication	2009	2009/04/20	10.1109/DATE.2009.5090667	design, automation, and test in europe	date		463BE6FF	19035
7D26A5BD	Mapping the physical layer of radio standards to multiprocessor architectures	mapping the physical layer of radio standards to multiprocessor architectures	2007	2007/04/16	10.1109/DATE.2007.364496	design, automation, and test in europe	date		463BE6FF	19059
7C74CDCF	The design space layer: supporting early design space exploration for core-based designs	the design space layer supporting early design space exploration for core based designs	1999	1999/01/01	10.1109/DATE.1999.761202	design, automation, and test in europe	date		463BE6FF	19199
7F694F87	Bandwidth-efficient controller-server co-design with stability guarantees	bandwidth efficient controller server co design with stability guarantees	2014	2014/03	10.7873/DATE2014.068	design, automation, and test in europe	date		463BE6FF	17626
8001154E	Fast exploration of parameterized bus architecture for communication-centric SoC design	fast exploration of parameterized bus architecture for communication centric soc design	2004	2004/02/16	10.1109/DATE.2004.1268872	design, automation, and test in europe	date		463BE6FF	18868
7D27B91C	Model-based synthesis and optimization of static multi-rate image processing algorithms	model based synthesis and optimization of static multi rate image processing algorithms	2009	2009/04/20	10.1109/DATE.2009.5090646	design, automation, and test in europe	date		463BE6FF	19254
80D0712D	Automated Bus Generation for Multiprocessor SoC Design	automated bus generation for multiprocessor soc design	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18633
75C77260	Design of safety critical systems by refinement	design of safety critical systems by refinement	2014	2014/03	10.7873/DATE.2014.100	design, automation, and test in europe	date		463BE6FF	19318
7FCB6EAE	Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices	accurate reliability evaluation and enhancement via probabilistic transfer matrices	2005	2005/03/07	10.1109/DATE.2005.47	design, automation, and test in europe	date		463BE6FF	17203
7FBC83AA	A design methodology for the exploitation of high level communication synthesis	a design methodology for the exploitation of high level communication synthesis	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19318
80A9F596	On-line testing and diagnosis of bus lines with respect to intermediate voltage values	on line testing and diagnosis of bus lines with respect to intermediate voltage values	2000	2000	10.1109/DATE.2000.840896	design automation and test in europe	date		463BE6FF	19555
802B8C6E	Delay Defect Diagnosis Based Upon Statistical Timing Models " The First Step	delay defect diagnosis based upon statistical timing models the first step	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18446
7A866118	Highly accurate SPICE-compatible modeling for single- and double-gate GNRFETs with studies on technology scaling	highly accurate spice compatible modeling for single and double gate gnrfets with studies on technology scaling	2014	2014/03	10.7873/DATE.2014.133	design, automation, and test in europe	date		463BE6FF	17625
0110877A	Data volume reduction in dummy fill generation	data volume reduction in dummy fill generation	2003			design, automation, and test in europe	date		463BE6FF	17530
0900635C	On Programmable Memory BIST Architectures	on programmable memory bist architectures	1999			design, automation, and test in europe	date		463BE6FF	19555
80FCCA75	A scalable ODC-based algorithm for RTL insertion of gated clocks	a scalable odc based algorithm for rtl insertion of gated clocks	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19013
7A96B3AE	Perpetual and low-cost power meter for monitoring residential and industrial appliances	perpetual and low cost power meter for monitoring residential and industrial appliances	2013	2013/03/18	10.7873/DATE.2013.241	design, automation, and test in europe	date		463BE6FF	19091
7FF17710	Compact binaries with code compression in a software dynamic translator	compact binaries with code compression in a software dynamic translator	2004	2004/02/16	10.1109/DATE.2004.1269032	design, automation, and test in europe	date		463BE6FF	18476
80900602	SystemC-VHDL Co-Simulation and Synthesis in the HW Domain	systemc vhdl co simulation and synthesis in the hw domain	2003	2003/03/03	10.1109/DATE.2003.1186679	design, automation, and test in europe	date		463BE6FF	16808
7ED702FA	Efficient OpenMP support and extensions for MPSoCs with explicitly managed memory hierarchy	efficient openmp support and extensions for mpsocs with explicitly managed memory hierarchy	2009	2009/04/20	10.1109/DATE.2009.5090774	design, automation, and test in europe	date		463BE6FF	19196
813D7A0F	Efficient Unknown Blocking Using LFSR Reseeding	efficient unknown blocking using lfsr reseeding	2006	2006	10.1109/DATE.2006.243929	design, automation, and test in europe	date		463BE6FF	19188
7F0CFC5B	Enabling multi-threaded applications on hybrid shared memory manycore architectures	enabling multi threaded applications on hybrid shared memory manycore architectures	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19498
8041DB08	Automatic pipelining from transactional datapath specifications	automatic pipelining from transactional datapath specifications	2010	2010/03/08	10.1109/DATE.2010.5456900	design, automation, and test in europe	date		463BE6FF	19256
7D1AAD20	Analysis of Nonlinearities in RF Front-End Architectures Using a Modified Volterra Series Approach	analysis of nonlinearities in rf front end architectures using a modified volterra series approach	2002	2002/03/04	10.1109/DATE.2002.998297	design, automation, and test in europe	date		463BE6FF	19468
80BD8C7B	An approach for dynamic selection of synthesis transformations based on Markov Decision Processes	an approach for dynamic selection of synthesis transformations based on markov decision processes	2011	2011/03	10.1109/DATE.2011.5763328	design, automation, and test in europe	date		463BE6FF	19370
802EC477	Timing error statistics for energy-efficient robust DSP systems	timing error statistics for energy efficient robust dsp systems	2011	2011/03	10.1109/DATE.2011.5763276	design, automation, and test in europe	date		463BE6FF	17596
8004CA72	Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules	systematic analysis of energy and delay impact of very deep submicron process variability effects in embedded sram modules	2005	2005/03/07	10.1109/DATE.2005.291	design, automation, and test in europe	date		463BE6FF	18888
7FE21DCF	Coarse-grain MTCMOS sleep transistor sizing using delay budgeting	coarse grain mtcmos sleep transistor sizing using delay budgeting	2008	2008/03/10	10.1109/DATE.2008.4484711	design, automation, and test in europe	date		463BE6FF	18862
7A87DBB8	Adaptive thermal management for portable system batteries by forced convection cooling	adaptive thermal management for portable system batteries by forced convection cooling	2013	2013/03/18	10.7873/DATE.2013.254	design, automation, and test in europe	date		463BE6FF	19299
805BACDA	Framework for Fault Analysis and Test Generation in DRAMs	framework for fault analysis and test generation in drams	2005	2005/03/07	10.1109/DATE.2005.161	design, automation, and test in europe	date		463BE6FF	18969
75F8A137	Approximate equivalence verification of sequential circuits via genetic algorithms	approximate equivalence verification of sequential circuits via genetic algorithms	1999	1999/01/01	10.1109/DATE.1999.761215	design, automation, and test in europe	date		463BE6FF	18826
7587ACDC	Interactive presentation: A shift register based clause evaluator for reconfigurable SAT solver	interactive presentation a shift register based clause evaluator for reconfigurable sat solver	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19385
7AB9FE73	Delay minimization and technology mapping of two-level structures and implementation using clock-delayed domino logic	delay minimization and technology mapping of two level structures and implementation using clock delayed domino logic	2000	2000/01/01	10.1145/343647.343781	design, automation, and test in europe	date		463BE6FF	19239
7D29458D	On the Characterization of Hard-to-Detect Bridging Faults	on the characterization of hard to detect bridging faults	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19070
755EE42F	Using MaxBMC for Pareto-optimal circuit initialization	using maxbmc for pareto optimal circuit initialization	2014	2014/03	10.7873/DATE.2014.161	design, automation, and test in europe	date		463BE6FF	17602
7C7054C8	Clock domain crossing aware sequential clock gating	clock domain crossing aware sequential clock gating	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
810551F8	Power optimization in heterogenous datapaths	power optimization in heterogenous datapaths	2011	2011/03	10.1109/DATE.2011.5763226	design, automation, and test in europe	date		463BE6FF	19505
80E1A3C5	Interpolation sequences revisited	interpolation sequences revisited	2011	2011/03	10.1109/DATE.2011.5763056	design, automation, and test in europe	date		463BE6FF	19315
80A12C81	Constant-time admission control for deadline monotonic tasks	constant time admission control for deadline monotonic tasks	2010	2010/03/08	10.1109/DATE.2010.5457207	design, automation, and test in europe	date		463BE6FF	19351
7D525394	Logic synthesis and physical design: Quo vadis?	logic synthesis and physical design quo vadis	2011	2011/03	10.1109/DATE.2011.5763015	design, automation, and test in europe	date		463BE6FF	19555
7CBB316B	NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions	noc enabled multicore architectures for stochastic analysis of biomolecular reactions	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19494
7100B4B2	A hierarchical approach for the symbolic analysis of large analog integrated circuits	a hierarchical approach for the symbolic analysis of large analog integrated circuits	2000	2000	10.1109/DATE.2000.840014	design automation and test in europe	date		463BE6FF	17160
7FC06DAB	Low static-power frequent-value data caches	low static power frequent value data caches	2004	2004/02/16	10.1109/DATE.2004.1268851	design, automation, and test in europe	date		463BE6FF	18751
7A4AD6AA	Model-based-design is nice but...	model based design is nice but	2008	2008/03/10	10.1109/DATE.2008.4484734	design, automation, and test in europe	date		463BE6FF	19555
7EF7B670	Automatic generation and targeting of application specific operating systems and embedded systems software	automatic generation and targeting of application specific operating systems and embedded systems software	2001	2001/03/13	10.1109/DATE.2001.915098	design, automation, and test in europe	date		463BE6FF	17684
807835F9	Efficient representation and analysis of power grids	efficient representation and analysis of power grids	2008	2008/03/10	10.1109/DATE.2008.4484717	design, automation, and test in europe	date		463BE6FF	19346
0B98C9B4	Designing Closer to the Edge	designing closer to the edge	2000	2000		design, automation, and test in europe	date		463BE6FF	19555
5EADE06C	Interactive presentation: Automatic test pattern generation for maximal circuit noise in multiple ag	interactive presentation automatic test pattern generation for maximal circuit noise in multiple ag	2007			design, automation, and test in europe	date		463BE6FF	19555
80E39C49	An endurance-enhanced Flash Translation Layer via reuse for NAND flash memory storage systems	an endurance enhanced flash translation layer via reuse for nand flash memory storage systems	2011	2011/03	10.1109/DATE.2011.5763009	design, automation, and test in europe	date		463BE6FF	19296
8031817B	A Decoupled Architecture of Processors with Scratch-Pad Memory Hierarchy	a decoupled architecture of processors with scratch pad memory hierarchy	2007	2007/04	10.1109/DATE.2007.364661	design, automation, and test in europe	date		463BE6FF	19440
80BAF95C	Software Streaming via Block Streaming	software streaming via block streaming	2003	2003/03/03	10.1109/DATE.2003.1253722	design, automation, and test in europe	date		463BE6FF	18248
802D1DA6	Process variation and temperature-aware reliability management	process variation and temperature aware reliability management	2010	2010/03/08	10.1109/DATE.2010.5457139	design, automation, and test in europe	date		463BE6FF	18729
7FB8F0DE	Non-linear operating point statistical analysis for local variations in logic timing at low voltage	non linear operating point statistical analysis for local variations in logic timing at low voltage	2010	2010/03/08	10.1109/DATE.2010.5456911	design, automation, and test in europe	date		463BE6FF	17547
7915329F	A methodology for automated design of embedded bit-flips detectors in post-silicon validation	a methodology for automated design of embedded bit flips detectors in post silicon validation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7C6AB160	Formal analysis of steady state errors in feedback control systems using HOL-light	formal analysis of steady state errors in feedback control systems using hol light	2013	2013/03/18	10.7873/DATE.2013.290	design, automation, and test in europe	date		463BE6FF	19434
7ED5C3E4	Scalable liveness checking via property-preserving transformations	scalable liveness checking via property preserving transformations	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19480
7DF56357	Hardware Efficient Architectures for Eigenvalue Computation	hardware efficient architectures for eigenvalue computation	2006	2006	10.1109/DATE.2006.243838	design, automation, and test in europe	date		463BE6FF	19324
7E522470	Loop flattening & spherical sampling: highly efficient model reduction techniques for SRAM yield analysis	loop flattening spherical sampling highly efficient model reduction techniques for sram yield analysis	2010	2010/03/08	10.1109/DATE.2010.5456940	design, automation, and test in europe	date		463BE6FF	19405
7E6D672A	A Proposal for Transaction-Level Verification with Component Wrapper Language	a proposal for transaction level verification with component wrapper language	2003	2003/03/03	10.1109/DATE.2003.1186676	design, automation, and test in europe	date		463BE6FF	18209
6A91DD1E	Design methodology development for guided-wave optical interconnects	design methodology development for guided wave optical interconnects	2003	2003		design, automation, and test in europe	date		463BE6FF	19555
7EBDC42F	Hot Topic Session: RF Design Technology for Highly Integrated Communication Systems	hot topic session rf design technology for highly integrated communication systems	2003	2003/03/03	10.1109/DATE.2003.1253711	design, automation, and test in europe	date		463BE6FF	18401
7DE091F8	Incorporating graceful degradation into embedded system design	incorporating graceful degradation into embedded system design	2009	2009/04/20	10.1109/DATE.2009.5090681	design, automation, and test in europe	date		463BE6FF	19251
7DCA9D86	PhaseNoC: TDM scheduling at the virtual-channel level for efficient network traffic isolation	phasenoc tdm scheduling at the virtual channel level for efficient network traffic isolation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19458
7FAF392B	A System to Validate and Certify Soft and Hard IP	a system to validate and certify soft and hard ip	2003	2003/03/03	10.1109/DATE.2003.1253830	design, automation, and test in europe	date		463BE6FF	18939
7F7D0C9F	Fixed points for multi-cycle path detection	fixed points for multi cycle path detection	2009	2009/04/20	10.1109/DATE.2009.5090938	design, automation, and test in europe	date		463BE6FF	19403
7B1559D3	Physical vulnerabilities of Physically Unclonable Functions	physical vulnerabilities of physically unclonable functions	2014	2014/03	10.7873/DATE.2014.363	design, automation, and test in europe	date		463BE6FF	17631
75DA6890	Timing analysis of multi-mode applications on AUTOSAR conform multi-core systems	timing analysis of multi mode applications on autosar conform multi core systems	2013	2013/03/18	10.7873/DATE.2013.074	design, automation, and test in europe	date		463BE6FF	19419
7EC07FAB	Non-Intrusive Concurrent Error Detection in FSMs through State/Output Compaction and Monitoring via Parity Trees	non intrusive concurrent error detection in fsms through state output compaction and monitoring via parity trees	2003	2003/03/03	10.1109/DATE.2003.1253783	design, automation, and test in europe	date		463BE6FF	19342
754B3A7E	Introduction to hardware trojan detection methods	introduction to hardware trojan detection methods	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F791B6B	Low cost power failure protection for MLC NAND flash storage systems with PRAM/DRAM hybrid buffer	low cost power failure protection for mlc nand flash storage systems with pram dram hybrid buffer	2013	2013/03/18	10.7873/DATE.2013.181	design, automation, and test in europe	date		463BE6FF	19253
7ECB775B	Self-heating-aware optimal wire sizing under Elmore delay model	self heating aware optimal wire sizing under elmore delay model	2007	2007/04/16	10.1109/DATE.2007.364489	design, automation, and test in europe	date		463BE6FF	19295
75C7615E	A tree arbiter cell for high speed resource sharing in asynchronous environments	a tree arbiter cell for high speed resource sharing in asynchronous environments	2014	2014/03	10.7873/DATE.2014.308	design, automation, and test in europe	date		463BE6FF	17579
75369F78	Entering the path towards terabit/s wireless links	entering the path towards terabit s wireless links	2011	2011/03	10.1109/DATE.2011.5763075	design, automation, and test in europe	date		463BE6FF	16765
7F5BB9FC	Low-noise sigma-delta capacitance-to-digital converter for Sub-pF capacitive sensors with integrated dielectric loss measurement	low noise sigma delta capacitance to digital converter for sub pf capacitive sensors with integrated dielectric loss measurement	2008	2008/03/10	10.1109/DATE.2008.4484783	design, automation, and test in europe	date		463BE6FF	19283
7FE0E743	Accurate timing analysis using SAT and pattern-dependent delay models	accurate timing analysis using sat and pattern dependent delay models	2007	2007/04/16	10.1109/DATE.2007.364427	design, automation, and test in europe	date		463BE6FF	19295
7E0FAE15	Energy efficient MIMO processing: A case study of opportunistic run-time approximations	energy efficient mimo processing a case study of opportunistic run time approximations	2014	2014/03	10.7873/DATE.2014.220	design, automation, and test in europe	date		463BE6FF	19555
80456BDF	IVF: characterizing the vulnerability of microprocessor structures to intermittent faults	ivf characterizing the vulnerability of microprocessor structures to intermittent faults	2010	2010/03/08	10.1109/DATE.2010.5457206	design, automation, and test in europe	date		463BE6FF	19320
7D92AA8A	A flexible floating-point wavelet transform and wavelet packet processor	a flexible floating point wavelet transform and wavelet packet processor	2009	2009/04/20	10.1109/DATE.2009.5090868	design, automation, and test in europe	date		463BE6FF	19475
8054F69E	A software update service with self-protection capabilities	a software update service with self protection capabilities	2010	2010/03/08	10.1109/DATE.2010.5456925	design, automation, and test in europe	date		463BE6FF	19259
7D150FE6	Concurrent error recovery with near-zero latency in synthesized ASICs	concurrent error recovery with near zero latency in synthesized asics	1998	1998/02/23	10.1109/DATE.1998.655920	design, automation, and test in europe	date		463BE6FF	18946
7E94C00A	Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing	power reduction of a 12 bit 40 ms s pipeline adc exploiting partial amplifier sharing	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	18862
7A83E179	3D reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core microprocessors	3d reconfigurable power switch network for demand supply matching between multi output power converters and many core microprocessors	2013	2013/03/18	10.7873/DATE.2013.333	design, automation, and test in europe	date		463BE6FF	17624
7FF10E93	European CAD from the 60's to the New Millenium	european cad from the 60 s to the new millenium	2002	2002/03/04	10.1109/DATE.2002.998420	design, automation, and test in europe	date		463BE6FF	19555
804852D9	Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits	improved performance and variation modelling for hierarchical based optimisation of analogue integrated circuits	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19340
7DBD99F9	Managing don't cares in Boolean satisfiability	managing don t cares in boolean satisfiability	2004	2004/02/16	10.1109/DATE.2004.1268858	design, automation, and test in europe	date		463BE6FF	18662
7D83F62F	An efficient divide and conquer algorithm for exact hazard free logic minimization	an efficient divide and conquer algorithm for exact hazard free logic minimization	1998	1998/02/23	10.1109/DATE.1998.655942	design, automation, and test in europe	date		463BE6FF	19306
7FE9F0AF	A design-for-diagnosis technique for SRAM write drivers	a design for diagnosis technique for sram write drivers	2008	2008/03/10	10.1109/DATE.2008.4484883	design, automation, and test in europe	date		463BE6FF	19461
8022F3ED	Multiprocessor Synthesis for Periodic Hard Real-Time Tasks under a Given Energy Constraint	multiprocessor synthesis for periodic hard real time tasks under a given energy constraint	2006	2006	10.1109/DATE.2006.243932	design, automation, and test in europe	date		463BE6FF	18848
8087FAD7	ALAMO: An Improved&#963;-Space Based Methodology for Modeling Process Parameter Variations in Analog Circuits	alamo an improvedÏƒ space based methodology for modeling process parameter variations in analog circuits	2006	2006	10.1109/DATE.2006.244058	design, automation, and test in europe	date		463BE6FF	19406
77715A07	Bytecode-to-C ahead-of-time compilation for Android Dalvik virtual machine	bytecode to c ahead of time compilation for android dalvik virtual machine	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7DDD9881	pTest: an adaptive testing tool for concurrent software on embedded multicore processors	ptest an adaptive testing tool for concurrent software on embedded multicore processors	2009	2009/04/20	10.1109/DATE.2009.5090812	design, automation, and test in europe	date		463BE6FF	19498
5A5CD1F1	Analog design for reuse-case study: very low-voltage /spl Delta//spl Sigma/ modulator	analog design for reuse case study very low voltage spl delta spl sigma modulator	2001	2001		design, automation, and test in europe	date		463BE6FF	19555
7EAB92CE	PLFire: A Visualization Tool for Asynchronous Phased Logic Designs	plfire a visualization tool for asynchronous phased logic designs	2003	2003/03/03	10.1109/DATE.2003.1253751	design, automation, and test in europe	date		463BE6FF	19427
5CC6DFB9	A SKILL/sup TM/-based library for retargetable embedded analog cores	a skill sup tm based library for retargetable embedded analog cores	2001	2001		design, automation, and test in europe	date		463BE6FF	19555
7D945366	An efficient algorithm for free resources management on the FPGA	an efficient algorithm for free resources management on the fpga	2008	2008/03/10	10.1109/DATE.2008.4484923	design, automation, and test in europe	date		463BE6FF	18863
7638C0F0	Standard cell library tuning for variability tolerant designs	standard cell library tuning for variability tolerant designs	2014	2014/03	10.7873/DATE.2014.242	design, automation, and test in europe	date		463BE6FF	19555
7268FDD8	Generalized posynomial performance modeling [analog ICs]	generalized posynomial performance modeling analog ics	2003	2003	10.1109/DATE.2003.1186394	design, automation, and test in europe	date		463BE6FF	17472
7FA6E107	Battery-supercapacitor hybrid system for high-rate pulsed load applications	battery supercapacitor hybrid system for high rate pulsed load applications	2011	2011/03	10.1109/DATE.2011.5763295	design, automation, and test in europe	date		463BE6FF	18782
7E3CFE29	Optimizing equivalence checking for behavioral synthesis	optimizing equivalence checking for behavioral synthesis	2010	2010/03/08	10.1109/DATE.2010.5457049	design, automation, and test in europe	date		463BE6FF	17353
7A360A84	Combining RAM technologies for hard-error recovery in L1 data caches working at very-low power modes	combining ram technologies for hard error recovery in l1 data caches working at very low power modes	2013	2013/03/18	10.7873/DATE.2013.031	design, automation, and test in europe	date		463BE6FF	19393
5B025BFB	DF for low cost testers [Tutorial]	df for low cost testers tutorial	2004	2004		design, automation, and test in europe	date		463BE6FF	19555
7D679D4F	A co-design approach for embedded system modeling and code generation with UML and MARTE	a co design approach for embedded system modeling and code generation with uml and marte	2009	2009/04/20	10.1109/DATE.2009.5090662	design, automation, and test in europe	date		463BE6FF	18185
797DBE2C	GLA: gate-level abstraction revisited	gla gate level abstraction revisited	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19472
7695A07B	Hierarchically focused guardbanding: an adaptive approach to mitigate PVT variations and aging	hierarchically focused guardbanding an adaptive approach to mitigate pvt variations and aging	2013	2013/03/18	10.7873/DATE.2013.342	design, automation, and test in europe	date		463BE6FF	19186
764B08C4	Process Tolerant ÃŸ-ratio Modulation for Ultra-Dynamic Voltage Scaling	process tolerant s ratio modulation for ultra dynamic voltage scaling	2007	2007/04	10.1109/DATE.2007.364521	design, automation, and test in europe	date		463BE6FF	17631
7FBAFADF	Spintronic memristor devices and application	spintronic memristor devices and application	2010	2010/03/08	10.1109/DATE.2010.5457118	design, automation, and test in europe	date		463BE6FF	19050
06580380	Kernel Scheduling in Reconfigurables Architectures	kernel scheduling in reconfigurables architectures	1999			design, automation, and test in europe	date		463BE6FF	17205
797AA104	Impact of process-variations in STTRAM and adaptive boosting for robustness	impact of process variations in sttram and adaptive boosting for robustness	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F7761E4	Smart power unit with ultra low power radio trigger capabilities for wireless sensor networks	smart power unit with ultra low power radio trigger capabilities for wireless sensor networks	2012	2012/03/12	10.1109/DATE.2012.6176436	design, automation, and test in europe	date		463BE6FF	17165
8015189E	Formally verified redundancy removal	formally verified redundancy removal	1999	1999/01/01	10.1109/DATE.1999.761111	design, automation, and test in europe	date		463BE6FF	19384
7A53416E	Stay away from minimum design-rule values	stay away from minimum design rule values	2000	2000/01/01	10.1145/343647.343708	design, automation, and test in europe	date		463BE6FF	17407
807FEE88	A SW performance estimation framework for early system-level-design using fine-grained instrumentation	a sw performance estimation framework for early system level design using fine grained instrumentation	2006	2006	10.1109/DATE.2006.243830	design, automation, and test in europe	date		463BE6FF	18255
77C1C9B5	Accuracy-adaptive simulation of transaction level models	accuracy adaptive simulation of transaction level models	2008	2008/03/10	10.1109/DATE.2008.4484912	design, automation, and test in europe	date		463BE6FF	18886
803BB73B	Functional and Timing Validation of Partially Bypassed Processor Pipelines	functional and timing validation of partially bypassed processor pipelines	2007	2007/04	10.1109/DATE.2007.364452	design, automation, and test in europe	date		463BE6FF	19396
7EA1DE52	Automatic test bench generation for validation of RT-level descriptions: an industrial experience	automatic test bench generation for validation of rt level descriptions an industrial experience	2000	2000/01/01	10.1109/DATE.2000.840300	design, automation, and test in europe	date		463BE6FF	18031
7B138036	HALOTIS: high accuracy LOgic TIming simulator with inertial and degradation delay model	halotis high accuracy logic timing simulator with inertial and degradation delay model	2001	2001/03/13	10.1109/DATE.2001.915065	design, automation, and test in europe	date		463BE6FF	19092
7E25BEC3	Platform Based Design for Automotive Sensor Conditioning	platform based design for automotive sensor conditioning	2005	2005/03/07	10.1109/DATE.2005.240	design, automation, and test in europe	date		463BE6FF	18699
7E196A6C	The Modelling of Embedded Systems Using HASoC	the modelling of embedded systems using hasoc	2002	2002/03/04	10.1109/DATE.2002.998383	design, automation, and test in europe	date		463BE6FF	18852
7BE70222	Interactive presentation: Radix 4 SRT division with quotient prediction and operand scaling	interactive presentation radix 4 srt division with quotient prediction and operand scaling	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19444
490D7BED	Methodology and technology for design of communications and multimedia products via system-level ip	methodology and technology for design of communications and multimedia products via system level ip	1998			design, automation, and test in europe	date		463BE6FF	17059
7DAC2EBE	A Complete Network-On-Chip Emulation Framework	a complete network on chip emulation framework	2005	2005/03/07	10.1109/DATE.2005.5	design, automation, and test in europe	date		463BE6FF	17334
780BE7A1	Two methods for 24 Gbps test signal synthesis	two methods for 24 gbps test signal synthesis	2011	2011/03	10.1109/DATE.2011.5763288	design, automation, and test in europe	date		463BE6FF	17560
7C509DA3	Automated determination of top level control signals	automated determination of top level control signals	2013	2013/03/18	10.7873/DATE.2013.115	design, automation, and test in europe	date		463BE6FF	17560
7EF9CE64	Efficient Mixed-Domain Behavioural Modeling of Ferromagnetic Hysteresis Implemented in VHDL-AMS	efficient mixed domain behavioural modeling of ferromagnetic hysteresis implemented in vhdl ams	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19370
8119733D	Compositional, efficient caches for a chip multi-processor	compositional efficient caches for a chip multi processor	2006	2006	10.1109/DATE.2006.243734	design, automation, and test in europe	date		463BE6FF	19201
81527D13	An Integrated Open Framework for Heterogeneous MPSoC Design Space Exploration	an integrated open framework for heterogeneous mpsoc design space exploration	2006	2006	10.1109/DATE.2006.244000	design, automation, and test in europe	date		463BE6FF	18719
7F24D97B	DRIM: a low power dynamically reconfigurable instruction memory hierarchy for embedded systems	drim a low power dynamically reconfigurable instruction memory hierarchy for embedded systems	2007	2007/04/16	10.1109/DATE.2007.364484	design, automation, and test in europe	date		463BE6FF	19254
7D26B5FD	A New Formulation for SOC Floorplan Area Minimization Problem	a new formulation for soc floorplan area minimization problem	2002	2002/03/04	10.1109/DATE.2002.998456	design, automation, and test in europe	date		463BE6FF	17544
81401818	Efficient Solution of Language Equations Using Partitioned Representations	efficient solution of language equations using partitioned representations	2005	2005/03/07	10.1109/DATE.2005.130	design, automation, and test in europe	date		463BE6FF	19401
7F23980A	Data driven power optimization of sequential circuits	data driven power optimization of sequential circuits	1998	1998/02/23	10.1109/DATE.1998.655932	design, automation, and test in europe	date		463BE6FF	17351
7BC596C4	Integrated hardware-software co-synthesis for design of embedded systems under power and latency constraints	integrated hardware software co synthesis for design of embedded systems under power and latency constraints	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19319
77EE5DEB	Real-time implementation and performance optimization of 3D sound localization on GPUs	real time implementation and performance optimization of 3d sound localization on gpus	2012	2012/03/12	10.1109/DATE.2012.6176610	design, automation, and test in europe	date		463BE6FF	17404
813B5D49	Interpretable symbolic small-signal characterization of large analog circuits using determinant decision diagrams	interpretable symbolic small signal characterization of large analog circuits using determinant decision diagrams	1999	1999/01/01	10.1109/DATE.1999.761164	design, automation, and test in europe	date		463BE6FF	18920
7DAD4165	A practical method to estimate interconnect responses to variabilities	a practical method to estimate interconnect responses to variabilities	2006	2006	10.1109/DATE.2006.243893	design, automation, and test in europe	date		463BE6FF	19188
7624B8F9	Closed-loop control for power and thermal management in multi-core processors: formal methods and industrial practice	closed loop control for power and thermal management in multi core processors formal methods and industrial practice	2013	2013/03/18	10.7873/DATE.2013.374	design, automation, and test in europe	date		463BE6FF	19555
813DC364	Building real-time HDTV applications in FPGAs using processors, AXI interfaces and high level synthesis tools	building real time hdtv applications in fpgas using processors axi interfaces and high level synthesis tools	2011	2011/03	10.1109/DATE.2011.5763144	design, automation, and test in europe	date		463BE6FF	19555
80AE1AFA	NPSE: A High Performance Network Packet Search Engine	npse a high performance network packet search engine	2003	2003/03/03	10.1109/DATE.2003.1253809	design, automation, and test in europe	date		463BE6FF	18585
81100AD4	GRAAL - a development framework for embedded graphics accelerators	graal a development framework for embedded graphics accelerators	2004	2004/02/16	10.1109/DATE.2004.1269091	design, automation, and test in europe	date		463BE6FF	18785
77E02B75	Reversible logic synthesis of k -input, m -output lookup tables	reversible logic synthesis of k input m output lookup tables	2013	2013/03/18	10.7873/DATE.2013.256	design, automation, and test in europe	date		463BE6FF	17547
77D21CA4	On-chip network-enabled many-core architectures for computational biology applications	on chip network enabled many core architectures for computational biology applications	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19529
7D10FC34	Power-aware network swapping for wireless palmtop PCs	power aware network swapping for wireless palmtop pcs	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19244
7D63E3DC	Formal methods for ranking counterexamples through assumption mining	formal methods for ranking counterexamples through assumption mining	2012	2012/03/12	10.1109/DATE.2012.6176627	design, automation, and test in europe	date		463BE6FF	17601
774196FC	On the generation of multiplexer circuits for pass transistor logic	on the generation of multiplexer circuits for pass transistor logic	2000	2000/01/01	10.1109/DATE.2000.840298	design, automation, and test in europe	date		463BE6FF	18437
7C729E28	First commandment: at least, do nothing well!	first commandment at least do nothing well	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19003
7725A15D	A cost-effective selective TMR for heterogeneous coarse-grained reconfigurable architectures based on DFG-level vulnerability analysis	a cost effective selective tmr for heterogeneous coarse grained reconfigurable architectures based on dfg level vulnerability analysis	2013	2013/03/18	10.7873/DATE.2013.151	design, automation, and test in europe	date		463BE6FF	17463
775F79A4	Interactive presentation: Executable system-level specification models containing UML-based behavioral patterns	interactive presentation executable system level specification models containing uml based behavioral patterns	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19458
8124D0B3	CHESMIN: A Heuristic for State Reduction in Incompletely Specified Finite State Machines	chesmin a heuristic for state reduction in incompletely specified finite state machines	2002	2002/03/04	10.1109/DATE.2002.998280	design, automation, and test in europe	date		463BE6FF	18416
7581A015	Accelerating graph computation with racetrack memory and pointer-assisted graph representation	accelerating graph computation with racetrack memory and pointer assisted graph representation	2014	2014/03	10.7873/DATE.2014.172	design, automation, and test in europe	date		463BE6FF	17635
7BC321B1	Challenges and new trends in probabilistic timing analysis	challenges and new trends in probabilistic timing analysis	2012	2012/03/12	10.1109/DATE.2012.6176605	design, automation, and test in europe	date		463BE6FF	17463
78D427B0	Efficient finite field digital-serial multiplier architecture for cryptography applications	efficient finite field digital serial multiplier architecture for cryptography applications	2001	2001/03/13	10.1109/DATE.2001.915150	design, automation, and test in europe	date		463BE6FF	19037
8137FE30	Implementation of a linear histogram BIST for ADCs	implementation of a linear histogram bist for adcs	2001	2001/03/13	10.1109/DATE.2001.915083	design, automation, and test in europe	date		463BE6FF	18026
7D81691F	Efficient on-line testing method for a floating-point adder	efficient on line testing method for a floating point adder	2001	2001/03/13	10.1109/DATE.2001.915042	design, automation, and test in europe	date		463BE6FF	18714
7EF107E0	Simulation methodology and experimental verification for the analysis of substrate noise on LC-VCO's	simulation methodology and experimental verification for the analysis of substrate noise on lc vco s	2007	2007/04	10.1109/DATE.2007.364516	design, automation, and test in europe	date		463BE6FF	19066
81770595	Faster optimal single-row placement with fixed ordering	faster optimal single row placement with fixed ordering	2000	2000/01/01	10.1109/DATE.2000.840026	design, automation, and test in europe	date		463BE6FF	18101
7734F5D3	Optimizing dynamic trace signal selection using machine learning and linear programming	optimizing dynamic trace signal selection using machine learning and linear programming	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7EAA7C78	Ensuring correctness of analog circuits in presence of noise and process variations using pattern matching	ensuring correctness of analog circuits in presence of noise and process variations using pattern matching	2011	2011/03	10.1109/DATE.2011.5763310	design, automation, and test in europe	date		463BE6FF	19427
75437B92	Flexible and scalable implementation of H.264/AVC encoder for multiple resolutions using ASIPs	flexible and scalable implementation of h 264 avc encoder for multiple resolutions using asips	2014	2014/03	10.7873/DATE.2014.366	design, automation, and test in europe	date		463BE6FF	19555
80BDD56E	Efficient power conversion for ultra low voltage micro scale energy transducers	efficient power conversion for ultra low voltage micro scale energy transducers	2010	2010/03/08	10.1109/DATE.2010.5457066	design, automation, and test in europe	date		463BE6FF	19020
7E9EDC7E	Consequences of RAM Bitline Twisting for Test Coverage	consequences of ram bitline twisting for test coverage	2003	2003/03/03	10.1109/DATE.2003.1253788	design, automation, and test in europe	date		463BE6FF	19025
78360CC1	Accelerating arithmetic kernels with coherent attached FPGA coprocessors	accelerating arithmetic kernels with coherent attached fpga coprocessors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
6BC70498	Energy-aware multi-threaded software systems	energy aware multi threaded software systems	2013	2013/03/18		design automation and test in europe	date		463BE6FF	19555
004CCC19	CAIRO+: Creating Reusable and Optimized Analog Ips	cairo creating reusable and optimized analog ips	2004			design, automation, and test in europe	date		463BE6FF	17526
7C83B20B	Logic synthesis of low-power ICs with ultra-wide voltage and frequency scaling	logic synthesis of low power ics with ultra wide voltage and frequency scaling	2014	2014/03	10.7873/DATE.2014.325	design, automation, and test in europe	date		463BE6FF	19555
75EC4142	Reuse of existing resources for analog BIST of a switch capacitor filter.	reuse of existing resources for analog bist of a switch capacitor filter	2000	2000/01/01	10.1109/DATE.2000.840043	design, automation, and test in europe	date		463BE6FF	18786
709871D0	Lower bounds on the power consumption in scheduled data flow graphs with resource constraints	lower bounds on the power consumption in scheduled data flow graphs with resource constraints	2000	2000	10.1109/DATE.2000.840870	design automation and test in europe	date		463BE6FF	18843
7E9126E5	Optimizing Analog Filter Designs for Minimum Nonlinear Distortions Using Multisine Excitations	optimizing analog filter designs for minimum nonlinear distortions using multisine excitations	2007	2007/04	10.1109/DATE.2007.364602	design, automation, and test in europe	date		463BE6FF	19003
7DC21FB5	Fine Grain QoS Control for Multimedia Application Software	fine grain qos control for multimedia application software	2005	2005/03/07	10.1109/DATE.2005.155	design, automation, and test in europe	date		463BE6FF	19058
78D70628	A hybrid HW-SW approach for intermittent error mitigation in streaming-based embedded systems	a hybrid hw sw approach for intermittent error mitigation in streaming based embedded systems	2012	2012/03/12	10.1109/DATE.2012.6176661	design, automation, and test in europe	date		463BE6FF	19372
785ECC34	Interactive presentation: Functional and timing validation of partially bypassed processor pipelines	interactive presentation functional and timing validation of partially bypassed processor pipelines	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19468
80F054D5	Influence of Memory Hierarchies on Predictability for Time Constrained Embedded Software	influence of memory hierarchies on predictability for time constrained embedded software	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	18455
7E1D6F1B	Serialized asynchronous links for NoC	serialized asynchronous links for noc	2008	2008/03/10	10.1109/DATE.2008.4484812	design, automation, and test in europe	date		463BE6FF	19228
7D4DB9D6	ASIP-based flexible MMSE-IC linear equalizer for MIMO turbo-equalization applications	asip based flexible mmse ic linear equalizer for mimo turbo equalization applications	2009	2009/04/20	10.1109/DATE.2009.5090923	design, automation, and test in europe	date		463BE6FF	19343
792A5976	Partial-SET: Write speedup of PCM main memory	partial set write speedup of pcm main memory	2014	2014/03	10.7873/DATE.2014.066	design, automation, and test in europe	date		463BE6FF	17546
80DB9FAD	On reset based functional broadside tests	on reset based functional broadside tests	2010	2010/03/08	10.1109/DATE.2010.5457038	design, automation, and test in europe	date		463BE6FF	18975
7D65C33A	Dynamic Scheduling and Clustering in Symbolic Image Computation	dynamic scheduling and clustering in symbolic image computation	2002	2002/03/04	10.1109/DATE.2002.998263	design, automation, and test in europe	date		463BE6FF	19327
77E395CC	A generic architecture for on-chip packet-switched interconnections	a generic architecture for on chip packet switched interconnections	2000	2000/01/01	10.1109/DATE.2000.840047	design, automation, and test in europe	date		463BE6FF	15131
7D87C95E	SoC&#8211;Fuelling the Hopes of the Mobile Industry	soc fuelling the hopes of the mobile industry	2006	2006	10.1109/DATE.2006.244072	design, automation, and test in europe	date		463BE6FF	19555
77AE037F	Automated feature localization for dynamically generated SystemC designs	automated feature localization for dynamically generated systemc designs	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17620
768BA662	In-place memory mapping approach for optimized parallel hardware interleaver architectures	in place memory mapping approach for optimized parallel hardware interleaver architectures	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F426019	Building Fast and Accurate SW Simulation Models Based on Hardware Abstraction Layer and Simulation Environment Abstraction Layer	building fast and accurate sw simulation models based on hardware abstraction layer and simulation environment abstraction layer	2003	2003/03/03	10.1109/DATE.2003.1253666	design, automation, and test in europe	date		463BE6FF	18146
7850D12A	A fast, source-synchronous ring-based network-on-chip design	a fast source synchronous ring based network on chip design	2012	2012/03/12	10.1109/DATE.2012.6176709	design, automation, and test in europe	date		463BE6FF	17552
75F8FA00	An ultra-low power hardware accelerator architecture for wearable computers using dynamic time warping	an ultra low power hardware accelerator architecture for wearable computers using dynamic time warping	2013	2013/03/18	10.7873/DATE.2013.192	design, automation, and test in europe	date		463BE6FF	19240
77FA210D	Path delay fault testing of ICs with embedded intellectual property blocks	path delay fault testing of ics with embedded intellectual property blocks	1999	1999/01/01	10.1109/DATE.1999.761105	design, automation, and test in europe	date		463BE6FF	19280
8173ED9D	A New and Efficient Congestion Evaluation Model in Floorplanning: Wire Density Control with Twin Binary Trees	a new and efficient congestion evaluation model in floorplanning wire density control with twin binary trees	2003	2003/03/03	10.1109/DATE.2003.1253713	design, automation, and test in europe	date		463BE6FF	19157
814D1422	Improved worst-case response-time calculations by upper-bound conditions	improved worst case response time calculations by upper bound conditions	2009	2009/04/20	10.1109/DATE.2009.5090641	design, automation, and test in europe	date		463BE6FF	19418
7DB859CC	Approximate logic circuits for low overhead, non-intrusive concurrent error detection	approximate logic circuits for low overhead non intrusive concurrent error detection	2008	2008/03/10	10.1109/DATE.2008.4484789	design, automation, and test in europe	date		463BE6FF	18920
80D15F4E	Thermal and power integrity based power/ground networks optimization	thermal and power integrity based power ground networks optimization	2004	2004/02/16	10.1109/DATE.2004.1268986	design, automation, and test in europe	date		463BE6FF	18581
8076DD28	Power/Performance Hardware Optimization for Synchronization Intensive Applications in MPSoCs	power performance hardware optimization for synchronization intensive applications in mpsocs	2006	2006	10.1109/DATE.2006.243994	design, automation, and test in europe	date		463BE6FF	18804
8018B490	A scalable implementation of a reconfigurable WCDMA RAKE receiver	a scalable implementation of a reconfigurable wcdma rake receiver	2004	2004/02/16	10.1109/DATE.2004.1269235	design, automation, and test in europe	date		463BE6FF	18977
8126944B	Wrapper design for testing IP cores with multiple clock domains	wrapper design for testing ip cores with multiple clock domains	2004	2004/02/16	10.1109/DATE.2004.1268882	design, automation, and test in europe	date		463BE6FF	18699
7C1D7C4A	Keynote address: Was Darwin wrong? Has design evolution stopped at the RTL level... or will software and custom processors (or system-level design) extend Moore's law?	keynote address was darwin wrong has design evolution stopped at the rtl level or will software and custom processors or system level design extend moore s law	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19555
7A32D5E3	Formal consistency checking over specifications in natural languages	formal consistency checking over specifications in natural languages	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F633F2C	Analog IP Testing: Diagnosis and Optimization	analog ip testing diagnosis and optimization	2002	2002/03/04	10.1109/DATE.2002.998269	design, automation, and test in europe	date		463BE6FF	19483
7E07D555	An accurate and efficient yield optimization method for analog circuits based on computing budget allocation and memetic search technique	an accurate and efficient yield optimization method for analog circuits based on computing budget allocation and memetic search technique	2010	2010/03/08	10.1109/DATE.2010.5456974	design, automation, and test in europe	date		463BE6FF	19435
816D0CEF	An efficient and scalable STA tool with direct path estimation and exhaustive sensitization vector exploration for optimal delay computation	an efficient and scalable sta tool with direct path estimation and exhaustive sensitization vector exploration for optimal delay computation	2011	2011/03	10.1109/DATE.2011.5763254	design, automation, and test in europe	date		463BE6FF	19555
7C5B0838	Towards an accurate reliability, availability and maintainability analysis approach for satellite systems based on probabilistic model checking	towards an accurate reliability availability and maintainability analysis approach for satellite systems based on probabilistic model checking	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7B5F3451	On analog signature analysis	on analog signature analysis	1999	1999/01/01	10.1109/DATE.1999.761130	design, automation, and test in europe	date		463BE6FF	18775
7E1B7D19	Specification of Non-Functional Intellectual Property Components	specification of non functional intellectual property components	2003	2003/03/03	10.1109/DATE.2003.1253651	design, automation, and test in europe	date		463BE6FF	19260
7A475858	Addressing the healthcare cost dilemma by managing health instead of managing illness: an opportunity for wearable wireless sensors	addressing the healthcare cost dilemma by managing health instead of managing illness an opportunity for wearable wireless sensors	2013	2013/03/18	10.7873/DATE.2013.312	design, automation, and test in europe	date		463BE6FF	17626
80AD6328	Faster Exploration of High Level Design Alternatives using UML for Better Partitions	faster exploration of high level design alternatives using uml for better partitions	2006	2006	10.1109/DATE.2006.243971	design, automation, and test in europe	date		463BE6FF	19171
7A9C2C8E	Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip	technology design co optimization of resistive cross point array for accelerating learning algorithms on chip	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19458
7AC252AF	On-chip transient current monitor for testing of low-voltage CMOS IC	on chip transient current monitor for testing of low voltage cmos ic	1999	1999/01/01	10.1109/DATE.1999.761179	design, automation, and test in europe	date		463BE6FF	18360
8170D5CE	An automated flow for integrating hardware IP into the automotive systems engineering process	an automated flow for integrating hardware ip into the automotive systems engineering process	2009	2009/04/20	10.1109/DATE.2009.5090844	design, automation, and test in europe	date		463BE6FF	19224
80EEB88C	Extending lifetime of battery-powered coarse-grained reconfigurable computing platforms	extending lifetime of battery powered coarse grained reconfigurable computing platforms	2014	2014/03	10.7873/DATE.2014.350	design, automation, and test in europe	date		463BE6FF	17620
5C281462	I/sub DDT/ testing of embedded CMOS SRAMs	i sub ddt testing of embedded cmos srams	2002	2002		design, automation, and test in europe	date		463BE6FF	19555
7F586DB0	Performance Considerations for an Embedded Implementation of OMA DRM 2	performance considerations for an embedded implementation of oma drm 2	2005	2005/03/07	10.1109/DATE.2005.237	design, automation, and test in europe	date		463BE6FF	18244
805D2BD1	Network processors: a perspective on market requirements, processor architectures and embedded S/W tools	network processors a perspective on market requirements processor architectures and embedded s w tools	2001	2001/03/13	10.1109/DATE.2001.915058	design, automation, and test in europe	date		463BE6FF	17488
81725B4D	An interconnect channel design methodology for high performance integrated circuits	an interconnect channel design methodology for high performance integrated circuits	2004	2004/02/16	10.1109/DATE.2004.1269045	design, automation, and test in europe	date		463BE6FF	18079
7FB0B1A6	Front end device for content networking	front end device for content networking	2008	2008/03/10	10.1145/1403375.1403726	design, automation, and test in europe	date		463BE6FF	19382
80B217DB	A multi-level Monte Carlo FPGA accelerator for option pricing in the Heston model	a multi level monte carlo fpga accelerator for option pricing in the heston model	2013	2013/03/18	10.7873/DATE.2013.063	design, automation, and test in europe	date		463BE6FF	19498
7F49EC06	Gate Level Fault Diagnosis in Scan-Based BIST	gate level fault diagnosis in scan based bist	2002	2002/03/04	10.1109/DATE.2002.998301	design, automation, and test in europe	date		463BE6FF	18381
7FC750A4	Integrated Electronics in the Car and the Design Chain Evolution or Revolution?	integrated electronics in the car and the design chain evolution or revolution	2005	2005/03/07	10.1109/DATE.2005.185	design, automation, and test in europe	date		463BE6FF	19003
815A469B	Procrastinating voltage scheduling with discrete frequency sets	procrastinating voltage scheduling with discrete frequency sets	2006	2006	10.1109/DATE.2006.243828	design, automation, and test in europe	date		463BE6FF	19135
7A939855	Polynomial methods for allocating complex components	polynomial methods for allocating complex components	1999	1999/01/01	10.1145/307418.307492	design, automation, and test in europe	date		463BE6FF	18453
7FC2CE80	Finding reset nondeterminism in RTL designs: scalable X-analysis methodology and case study	finding reset nondeterminism in rtl designs scalable x analysis methodology and case study	2010	2010/03/08	10.1109/DATE.2010.5457048	design, automation, and test in europe	date		463BE6FF	17225
7E09D800	Quantifier structure in search based procedures for QBFs	quantifier structure in search based procedures for qbfs	2006	2006	10.1109/DATE.2006.244148	design, automation, and test in europe	date		463BE6FF	19442
80CDFDFF	Using Mobilize Power Management IP for Dynamic & Static Power Reduction in SoC at 130 nm	using mobilize power management ip for dynamic static power reduction in soc at 130 nm	2005	2005/03/07	10.1109/DATE.2005.324	design, automation, and test in europe	date		463BE6FF	17488
7C4E9B59	Complexity, quality and robustness - the challenges of tomorrow's automotive electronics	complexity quality and robustness the challenges of tomorrow s automotive electronics	2012	2012/03/12	10.1109/DATE.2012.6176573	design, automation, and test in europe	date		463BE6FF	17371
80C11015	BB-GC: Basic-Block Level Garbage Collection	bb gc basic block level garbage collection	2005	2005/03/07	10.1109/DATE.2005.80	design, automation, and test in europe	date		463BE6FF	19413
79F6347E	Connecting different worlds â€” Technology abstraction for reliability-aware design and Test	connecting different worlds technology abstraction for reliability aware design and test	2014	2014/03	10.7873/DATE.2014.265	design, automation, and test in europe	date		463BE6FF	17634
81450C4B	PM-COSYN: PE and memory co-synthesis for MPSoCs	pm cosyn pe and memory co synthesis for mpsocs	2010	2010/03/08	10.1109/DATE.2010.5457064	design, automation, and test in europe	date		463BE6FF	19494
80EBEC98	Using counter example guided abstraction refinement to find complex bugs	using counter example guided abstraction refinement to find complex bugs	2004	2004/02/16	10.1109/DATE.2004.1268842	design, automation, and test in europe	date		463BE6FF	18646
7FC7129A	High-level test synthesis for delay fault testability	high level test synthesis for delay fault testability	2007	2007/04/16	10.1109/DATE.2007.364565	design, automation, and test in europe	date		463BE6FF	19489
7F689497	Process variation aware thread mapping for chip multiprocessors	process variation aware thread mapping for chip multiprocessors	2009	2009/04/20	10.1109/DATE.2009.5090776	design, automation, and test in europe	date		463BE6FF	18773
7C0A5BC0	Analog neuromorphic computing enabled by multi-gate programmable resistive devices	analog neuromorphic computing enabled by multi gate programmable resistive devices	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
807F0F0E	Joint logic restructuring and pin reordering against NBTI-induced performance degradation	joint logic restructuring and pin reordering against nbti induced performance degradation	2009	2009/04/20	10.1109/DATE.2009.5090636	design, automation, and test in europe	date		463BE6FF	18971
8124FF30	A formal approach to the protocol converter problem	a formal approach to the protocol converter problem	2008	2008/03/10	10.1109/DATE.2008.4484695	design, automation, and test in europe	date		463BE6FF	18902
7F247D9E	Compact model of memristors and its application in computing systems	compact model of memristors and its application in computing systems	2010	2010/03/08	10.1109/DATE.2010.5457115	design, automation, and test in europe	date		463BE6FF	17549
80058481	On the verification of high-order constraint compliance in IC design	on the verification of high order constraint compliance in ic design	2008	2008/03/10	10.1109/DATE.2008.4484655	design, automation, and test in europe	date		463BE6FF	19170
7FB07BE0	A new method for automated generation of compensation networks â€” The EDA Designer Finger	a new method for automated generation of compensation networks the eda designer finger	2011	2011/03	10.1109/DATE.2011.5763265	design, automation, and test in europe	date		463BE6FF	19427
8045BC63	Expert system perimeter block placement floorplanning	expert system perimeter block placement floorplanning	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19297
7BB85EE0	A low-cost radiation hardened flip-flop	a low cost radiation hardened flip flop	2014	2014/03	10.7873/DATE.2014.176	design, automation, and test in europe	date		463BE6FF	19555
7869B140	A scan partitioning algorithm for reducing capture power of delay-fault LBIST	a scan partitioning algorithm for reducing capture power of delay fault lbist	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
810F4ECB	Model-Based Testing of Automotive Electronics	model based testing of automotive electronics	2006	2006	10.1109/DATE.2006.243990	design, automation, and test in europe	date		463BE6FF	19003
73DD61E2	A hardware platform for VLIW based emulation of digital designs	a hardware platform for vliw based emulation of digital designs	2000	2000	10.1109/DATE.2000.840880	design automation and test in europe	date		463BE6FF	17440
80CD7AFC	Local decisions and triggering mechanisms for adaptive fault-tolerance	local decisions and triggering mechanisms for adaptive fault tolerance	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19425
7FED62BA	Hardware/software partitioning with integrated hardware design space exploration	hardware software partitioning with integrated hardware design space exploration	1998	1998/02/23	10.1109/DATE.1998.655833	design, automation, and test in europe	date		463BE6FF	17680
7EC7952E	The Challenges of Hardware Synthesis from C-Like Languages	the challenges of hardware synthesis from c like languages	2005	2005/03/07	10.1109/DATE.2005.307	design, automation, and test in europe	date		463BE6FF	17589
80D96C0E	Evaluation of interconnects with TDR (poster paper)	evaluation of interconnects with tdr poster paper	2000	2000/01/01	10.1145/343647.344121	design, automation, and test in europe	date		463BE6FF	19224
7BD7E156	A hybrid approach for fast and accurate trace signal selection for post-silicon debug	a hybrid approach for fast and accurate trace signal selection for post silicon debug	2013	2013/03/18	10.7873/DATE.2013.111	design, automation, and test in europe	date		463BE6FF	19384
7AC4B939	Efficient and scalable OpenMP-based system-level design	efficient and scalable openmp based system level design	2013	2013/03/18	10.7873/DATE.2013.206	design, automation, and test in europe	date		463BE6FF	19229
80D115D8	Single ended 6T SRAM with isolated read-port for low-power embedded systems	single ended 6t sram with isolated read port for low power embedded systems	2009	2009/04/20	10.1109/DATE.2009.5090796	design, automation, and test in europe	date		463BE6FF	19279
803AABF1	A Flexible Virtual Platform for Computational and Communication Architecture Exploration of DMT VDSL Modems	a flexible virtual platform for computational and communication architecture exploration of dmt vdsl modems	2003	2003/03/03	10.1109/DATE.2003.1186689	design, automation, and test in europe	date		463BE6FF	18993
814BACC1	A proposal for real-time interfaces in SPEEDS	a proposal for real time interfaces in speeds	2010	2010/03/08	10.1109/DATE.2010.5457163	design, automation, and test in europe	date		463BE6FF	17493
7525DC6B	Agglomerative-based flip-flop merging with signal wirelength optimization	agglomerative based flip flop merging with signal wirelength optimization	2012	2012/03/12	10.1109/DATE.2012.6176580	design, automation, and test in europe	date		463BE6FF	17592
7F783E0D	Microarchitectural support for program code integrity monitoring in application-specific instruction set processors	microarchitectural support for program code integrity monitoring in application specific instruction set processors	2007	2007/04/16	10.1109/DATE.2007.364391	design, automation, and test in europe	date		463BE6FF	19004
784B6E4E	Security challenges in automotive hardware/software architecture design	security challenges in automotive hardware software architecture design	2013	2013/03/18	10.7873/DATE.2013.102	design, automation, and test in europe	date		463BE6FF	17387
789C1644	Moore meets Maxwell	moore meets maxwell	2012	2012/03/12		design, automation, and test in europe	date		463BE6FF	19555
7A4E0A1F	Energy-modulated computing	energy modulated computing	2011	2011/03	10.1109/DATE.2011.5763216	design, automation, and test in europe	date		463BE6FF	16840
7ECF0855	Versatile High-Level Synthesis of Self-Checking Datapaths Using an On-Line Testability Metric	versatile high level synthesis of self checking datapaths using an on line testability metric	2003	2003/03/03	10.1109/DATE.2003.1253673	design, automation, and test in europe	date		463BE6FF	19208
797901F3	Pathways to servers of the future: highly adaptive energy efficient computing (HAEC)	pathways to servers of the future highly adaptive energy efficient computing haec	2012	2012/03/12		design, automation, and test in europe	date		463BE6FF	19007
8039C0C1	Efficient testbench code synthesis for a hardware emulator system	efficient testbench code synthesis for a hardware emulator system	2007	2007/04/16	10.1109/DATE.2007.364405	design, automation, and test in europe	date		463BE6FF	18515
7CF0BABB	Resilient dynamic power management under uncertainty	resilient dynamic power management under uncertainty	2008	2008/03/10	10.1109/DATE.2008.4484690	design, automation, and test in europe	date		463BE6FF	19389
805E47AD	Design methods for security and trust	design methods for security and trust	2007	2007/04/16	10.1109/DATE.2007.364671	design, automation, and test in europe	date		463BE6FF	18753
79B0FB62	Memcomputing: The cape of good hope: [Extended special session description]	memcomputing the cape of good hope extended special session description	2014	2014/03	10.7873/DATE.2014.277	design, automation, and test in europe	date		463BE6FF	19555
78E27849	Adaptable, high performance energy harvesters	adaptable high performance energy harvesters	2013	2013/03	10.7873/DATE.2013.108	design, automation, and test in europe	date		463BE6FF	19555
7AF29AAC	Startup error detection and containment to improve the robustness of hybrid FlexRay networks	startup error detection and containment to improve the robustness of hybrid flexray networks	2014	2014/03	10.7873/DATE.2014.018	design, automation, and test in europe	date		463BE6FF	19555
801A53F5	Efficient Incremental Clock Latency Scheduling for Large Circuits	efficient incremental clock latency scheduling for large circuits	2006	2006	10.1109/DATE.2006.243961	design, automation, and test in europe	date		463BE6FF	19389
7C43067B	A cycle-approximate, mixed-ISA simulator for the KAHRISMA architecture	a cycle approximate mixed isa simulator for the kahrisma architecture	2012	2012/03/12	10.1109/DATE.2012.6176426	design, automation, and test in europe	date		463BE6FF	17462
81676044	Modeling and Evaluation of Substrate Noise Induced by Interconnects	modeling and evaluation of substrate noise induced by interconnects	2003	2003/03/03	10.1109/DATE.2003.1253662	design, automation, and test in europe	date		463BE6FF	18582
8028E168	A symbolic technique for automated characterization of the uniqueness and similarity of analog circuit design features	a symbolic technique for automated characterization of the uniqueness and similarity of analog circuit design features	2011	2011/03	10.1109/DATE.2011.5763316	design, automation, and test in europe	date		463BE6FF	19356
7FE81F02	Clock gating optimization with delay-matching	clock gating optimization with delay matching	2011	2011/03	10.1109/DATE.2011.5763106	design, automation, and test in europe	date		463BE6FF	19476
7E07ABEA	Industrial IP integration flows based on IP-XACT#8482; standards	industrial ip integration flows based on ip xact 8482 standards	2008	2008/03/10	10.1109/DATE.2008.4484656	design, automation, and test in europe	date		463BE6FF	18518
7FEFFD48	High-speed clock recovery for low-cost FPGAs	high speed clock recovery for low cost fpgas	2010	2010/03/08	10.1109/DATE.2010.5457133	design, automation, and test in europe	date		463BE6FF	19555
7D894F02	Software components for reliable automotive systems	software components for reliable automotive systems	2008	2008/03/10	10.1109/DATE.2008.4484733	design, automation, and test in europe	date		463BE6FF	18261
7E9BB5AF	Non-Enumerative Path Delay Fault Diagnosis	non enumerative path delay fault diagnosis	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19102
7D08A1CD	Online energy-aware I/O device scheduling for hard real-time systems	online energy aware i o device scheduling for hard real time systems	2006	2006	10.1109/DATE.2006.243931	design, automation, and test in europe	date		463BE6FF	18476
7E54984E	MLP aware heterogeneous memory system	mlp aware heterogeneous memory system	2011	2011/03	10.1109/DATE.2011.5763155	design, automation, and test in europe	date		463BE6FF	19075
75AD5523	Quality configurable reduce-and-rank for energy efficient approximate computing	quality configurable reduce and rank for energy efficient approximate computing	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17633
7FA1DEB3	Using Dynamic Voltage Scaling to Reduce the Configuration Energy of Run Time Reconfigurable Devices	using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices	2007	2007/04	10.1109/DATE.2007.364582	design, automation, and test in europe	date		463BE6FF	19362
7751E1A3	An efficient heuristic approach to solve the unate covering problem	an efficient heuristic approach to solve the unate covering problem	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19199
772ACC3E	Approximate associative memristive memory for energy-efficient GPUs	approximate associative memristive memory for energy efficient gpus	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19485
76C606C5	Integrated microfluidic power generation and cooling for bright silicon MPSoCs	integrated microfluidic power generation and cooling for bright silicon mpsocs	2014	2014/03	10.7873/DATE.2014.147	design, automation, and test in europe	date		463BE6FF	19464
5C73C531	A flexible specification framework for hardware-software codesign	a flexible specification framework for hardware software codesign	2000	2000	10.1109/DATE.2000.840886	design automation and test in europe	date		463BE6FF	19555
7FA94225	Battery-powered digital CMOS design	battery powered digital cmos design	1999	1999/01/01	10.1109/DATE.1999.761099	design, automation, and test in europe	date		463BE6FF	18020
75746A5F	Scenario-aware data placement and memory area allocation for Multi-Processor System-on-Chips with reconfigurable 3D-stacked SRAMs	scenario aware data placement and memory area allocation for multi processor system on chips with reconfigurable 3d stacked srams	2014	2014/03	10.7873/DATE.2014.336	design, automation, and test in europe	date		463BE6FF	17579
7806EC80	Joint communication scheduling and interconnect synthesis for FPGA-based many-core systems	joint communication scheduling and interconnect synthesis for fpga based many core systems	2014	2014/03	10.7873/DATE.2014.352	design, automation, and test in europe	date		463BE6FF	17576
75343DBA	A fast and accurate methodology for power estimation and reduction of programmable architectures	a fast and accurate methodology for power estimation and reduction of programmable architectures	2013	2013/03/18	10.7873/DATE.2013.220	design, automation, and test in europe	date		463BE6FF	19370
7AA76EAE	Application of Mission Profiles to enable cross-domain constraint-driven design	application of mission profiles to enable cross domain constraint driven design	2014	2014/03		design, automation, and test in europe	date		463BE6FF	17608
800C1C0B	Dynamic learning based scan chain diagnosis	dynamic learning based scan chain diagnosis	2007	2007/04/16	10.1109/DATE.2007.364644	design, automation, and test in europe	date		463BE6FF	18985
7607296A	A digital partial built-in self-test structure for a high performance automatic gain control circuit	a digital partial built in self test structure for a high performance automatic gain control circuit	1999	1999/01/01	10.1109/DATE.1999.761127	design, automation, and test in europe	date		463BE6FF	19153
80093485	A reconfigurable hardware for one bit transform based multiple reference frame motion estimation	a reconfigurable hardware for one bit transform based multiple reference frame motion estimation	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	17503
816F5481	Correlation controlled sampling for efficient variability analysis of analog circuits	correlation controlled sampling for efficient variability analysis of analog circuits	2010	2010/03/08	10.1109/DATE.2010.5457008	design, automation, and test in europe	date		463BE6FF	19515
80D07E13	Timing simulation of interconnected AUTOSAR software-components	timing simulation of interconnected autosar software components	2007	2007/04/16	10.1109/DATE.2007.364638	design, automation, and test in europe	date		463BE6FF	19101
7E8634BA	Quality-Driven Proactive Computation Elimination for Power-Aware Multimedia Processing	quality driven proactive computation elimination for power aware multimedia processing	2005	2005/03/07	10.1109/DATE.2005.248	design, automation, and test in europe	date		463BE6FF	19460
7CAA3E10	Ultra-wide voltage range designs in fully-depleted silicon-on-insulator FETs	ultra wide voltage range designs in fully depleted silicon on insulator fets	2013	2013/03/18	10.7873/DATE.2013.135	design, automation, and test in europe	date		463BE6FF	19298
75FA6BAB	Automatic extraction of assertions from execution traces of behavioural models	automatic extraction of assertions from execution traces of behavioural models	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19443
7E7CF6FE	From C Programs to the Configure-Execute Model	from c programs to the configure execute model	2003	2003/03/03	10.1109/DATE.2003.1253670	design, automation, and test in europe	date		463BE6FF	18512
77A9B1D9	Privacy-preserving functional IP verification utilizing fully homomorphic encryption	privacy preserving functional ip verification utilizing fully homomorphic encryption	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
5E97F69B	A 6bit, 1.2GSps low-power flash-ADC in 0.13 /spl mu/m digital CMOS	a 6bit 1 2gsps low power flash adc in 0 13 spl mu m digital cmos	2005	2005		design, automation, and test in europe	date		463BE6FF	19555
7D1ED57A	A Digital Test for First-Order [Sigma-Delta] Modulators	a digital test for first order sigma delta modulators	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19003
7FE5EA2E	Efficient reliability simulation of analog ICs including variability and time-varying stress	efficient reliability simulation of analog ics including variability and time varying stress	2009	2009/04/20	10.1109/DATE.2009.5090853	design, automation, and test in europe	date		463BE6FF	19118
7D0D03F2	CASPAR: hardware patching for multi-core processors	caspar hardware patching for multi core processors	2009	2009/04/20	10.1109/DATE.2009.5090748	design, automation, and test in europe	date		463BE6FF	19306
7E6293C7	CATCH: a mechanism for dynamically detecting Cache-Content-Duplication and its application to instruction caches	catch a mechanism for dynamically detecting cache content duplication and its application to instruction caches	2008	2008/03/10	10.1109/DATE.2008.4484874	design, automation, and test in europe	date		463BE6FF	19371
75208F4E	Design Variability: Challenges and Solutions at Microarchitecture-Architecture Level	design variability challenges and solutions at microarchitecture architecture level	2008	2008/03	10.1109/DATE.2008.4484639	design, automation, and test in europe	date		463BE6FF	17638
7A048AC4	On reconfigurable single-electron transistor arrays synthesis using reordering techniques	on reconfigurable single electron transistor arrays synthesis using reordering techniques	2013	2013/03/18	10.7873/DATE.2013.362	design, automation, and test in europe	date		463BE6FF	17422
860585DD	Automated Exploration of Pareto-optimal Configurations in Parameterized Dynamic Memory Allocation for Embedded Systems	automated exploration of pareto optimal configurations in parameterized dynamic memory allocation for embedded systems	2006	2006		design automation and test in europe	date		463BE6FF	19555
7A4C4FA3	On-the-fly verification of memory consistency with concurrent relaxed scoreboards	on the fly verification of memory consistency with concurrent relaxed scoreboards	2013	2013/03/18	10.7873/DATE.2013.138	design, automation, and test in europe	date		463BE6FF	17637
794861B0	Kernel scheduling in reconfigurable computing	kernel scheduling in reconfigurable computing	1999	1999/01/01	10.1109/DATE.1999.761102	design, automation, and test in europe	date		463BE6FF	17653
7CFCF599	An analytical technique for characterization of transceiver IQ imbalances in the loop-back mode	an analytical technique for characterization of transceiver iq imbalances in the loop back mode	2012	2012/03/12	10.1109/DATE.2012.6176656	design, automation, and test in europe	date		463BE6FF	17592
7DC2A3D5	Mapping multi-million gate SoCs on FPGAs: industrial methodology and experience	mapping multi million gate socs on fpgas industrial methodology and experience	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18697
762BFB07	Illegal state space identification for sequential circuit test generation	illegal state space identification for sequential circuit test generation	1999	1999/01/01	10.1109/DATE.1999.761213	design, automation, and test in europe	date		463BE6FF	19247
7BE4CBFF	The design of sustainable wireless sensor network node using solar energy and phase change memory	the design of sustainable wireless sensor network node using solar energy and phase change memory	2013	2013/03/18	10.7873/DATE.2013.183	design, automation, and test in europe	date		463BE6FF	17553
7FD02906	Mixed-level cosimulation for fine gradual refinement of communication in SoC design	mixed level cosimulation for fine gradual refinement of communication in soc design	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	17686
79557525	Minimizing the latency of quantum circuits during mapping to the ion-trap circuit fabric	minimizing the latency of quantum circuits during mapping to the ion trap circuit fabric	2012	2012/03/12	10.1109/DATE.2012.6176612	design, automation, and test in europe	date		463BE6FF	19044
7FA772DD	Worst-case temperature analysis for real-time systems	worst case temperature analysis for real time systems	2011	2011/03	10.1109/DATE.2011.5763104	design, automation, and test in europe	date		463BE6FF	18869
7E2F066B	Design and Test of Fixed-point Multimedia Co-processor for Mobile Applications	design and test of fixed point multimedia co processor for mobile applications	2006	2006	10.1109/DATE.2006.243934	design, automation, and test in europe	date		463BE6FF	17361
7544E82C	Online binding of applications to multiple clock domains in shared FPGA-based systems	online binding of applications to multiple clock domains in shared fpga based systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7DA033D8	Hardware/Software Design Space Exploration for a Reconfigurable Processor	hardware software design space exploration for a reconfigurable processor	2003	2003/03/03	10.1109/DATE.2003.1253669	design, automation, and test in europe	date		463BE6FF	17923
80E680D1	The Selective Pull-Up (SP) Noise Immunity Scheme for Dynamic Circuits	the selective pull up sp noise immunity scheme for dynamic circuits	2002	2002/03/04	10.1109/DATE.2002.998462	design, automation, and test in europe	date		463BE6FF	19555
79CDBCE9	A single-package solution for wireless transceivers	a single package solution for wireless transceivers	1999	1999/01/01	10.1109/DATE.1999.761160	design, automation, and test in europe	date		463BE6FF	19238
7D7B0F1E	Adaptive voltage over-scaling for resilient applications	adaptive voltage over scaling for resilient applications	2011	2011/03	10.1109/DATE.2011.5763153	design, automation, and test in europe	date		463BE6FF	19194
7DC446B7	A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware	a hybrid prefetch scheduling heuristic to minimize at run time the reconfiguration overhead of dynamically reconfigurable hardware	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	18910
7F900B9B	Reducing the energy cost of computing through efficient co-scheduling of parallel workloads	reducing the energy cost of computing through efficient co scheduling of parallel workloads	2012	2012/03/12	10.1109/DATE.2012.6176641	design, automation, and test in europe	date		463BE6FF	19555
7D6A01CE	Improving design and verification productivity with VHDL-200x	improving design and verification productivity with vhdl 200x	2004	2004/02/16	10.1109/DATE.2004.1269266	design, automation, and test in europe	date		463BE6FF	17480
7A005BAC	Benefits of green energy and proportionality in high speed wide area networks connecting data centers	benefits of green energy and proportionality in high speed wide area networks connecting data centers	2012	2012/03/12	10.1109/DATE.2012.6176458	design, automation, and test in europe	date		463BE6FF	17505
7E6C946C	Static analysis to mitigate soft errors in register files	static analysis to mitigate soft errors in register files	2009	2009/04/20	10.1109/DATE.2009.5090877	design, automation, and test in europe	date		463BE6FF	18971
7F744FD0	Efficient switching activity simulation under a real delay model using a bitparallel approach	efficient switching activity simulation under a real delay model using a bitparallel approach	1999	1999/01/01	10.1109/DATE.1999.761166	design, automation, and test in europe	date		463BE6FF	18889
7F88852A	A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms	a system level processor communication co exploration methodology for multi processor system on chip platforms	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18227
7D76B295	PASTEL: a parameterized memory characterization system	pastel a parameterized memory characterization system	1998	1998/02/23	10.1109/DATE.1998.655831	design, automation, and test in europe	date		463BE6FF	18169
7F67E701	Virtual Compression through Test Vector Stitching for Scan Based Designs	virtual compression through test vector stitching for scan based designs	2003	2003/03/03	10.1109/DATE.2003.1253594	design, automation, and test in europe	date		463BE6FF	19276
7DBC2AE5	Combining optimizations in automated low power design	combining optimizations in automated low power design	2010	2010/03/08	10.1109/DATE.2010.5457104	design, automation, and test in europe	date		463BE6FF	16981
7B88AEF1	Full scan fault coverage with partial scan	full scan fault coverage with partial scan	1999	1999/01/01	10.1109/DATE.1999.761167	design, automation, and test in europe	date		463BE6FF	19101
778BE378	A dual grain hit-miss detector for large die-stacked DRAM caches	a dual grain hit miss detector for large die stacked dram caches	2013	2013/03/18	10.7873/DATE.2013.032	design, automation, and test in europe	date		463BE6FF	17477
75BEA065	A multiple fault injection methodology based on cone partitioning towards RTL modeling of laser attacks	a multiple fault injection methodology based on cone partitioning towards rtl modeling of laser attacks	2014	2014/03	10.7873/DATE.2014.219	design, automation, and test in europe	date		463BE6FF	19555
7E5E71DE	System performance optimization methodology for Infineon's 32-bit automotive microcontroller architecture	system performance optimization methodology for infineon s 32 bit automotive microcontroller architecture	2008	2008/03/10	10.1109/DATE.2008.4484805	design, automation, and test in europe	date		463BE6FF	18809
75B21CF3	DRAM or no-DRAM?: exploring linear solver architectures for image domain warping in 28 nm CMOS	dram or no dram exploring linear solver architectures for image domain warping in 28 nm cmos	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E6AF5B5	A parallel Hamiltonian eigensolver for passivity characterization and enforcement of large interconnect macromodels	a parallel hamiltonian eigensolver for passivity characterization and enforcement of large interconnect macromodels	2011	2011/03	10.1109/DATE.2011.5763011	design, automation, and test in europe	date		463BE6FF	19211
7DF3C7F1	Exploiting clock skew scheduling for FPGA	exploiting clock skew scheduling for fpga	2009	2009/04/20	10.1109/DATE.2009.5090904	design, automation, and test in europe	date		463BE6FF	19327
7E9B564A	Visualization and Resolution of Coding Conflicts in Asynchronous Circuit Design	visualization and resolution of coding conflicts in asynchronous circuit design	2003	2003/03/03	10.1109/DATE.2003.1253724	design, automation, and test in europe	date		463BE6FF	19036
7D0D92A1	A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips	a quality of service mechanism for interconnection networks in system on chips	2005	2005/03/07	10.1109/DATE.2005.33	design, automation, and test in europe	date		463BE6FF	18393
7FDFDCDD	Evaluation on FPGA of triple rail logic robustness against DPA and DEMA	evaluation on fpga of triple rail logic robustness against dpa and dema	2009	2009/04/20	10.1109/DATE.2009.5090744	design, automation, and test in europe	date		463BE6FF	18766
79F7D60F	The heterogeneous structure problem in hardware/software codesign: a macroscopic approach	the heterogeneous structure problem in hardware software codesign a macroscopic approach	1999	1999/01/01	10.1109/DATE.1999.761221	design, automation, and test in europe	date		463BE6FF	19173
7D5B2760	Task scheduling for reliable cache architectures of multiprocessor systems	task scheduling for reliable cache architectures of multiprocessor systems	2007	2007/04/16	10.1109/DATE.2007.364511	design, automation, and test in europe	date		463BE6FF	19238
76BFA6B5	Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors	hardware assisted data compression for energy minimization in systems with embedded processors	2002	2002/03/04		design, automation, and test in europe	date		463BE6FF	16366
77426BA6	HReRAM: a hybrid reconfigurable resistive random-access memory	hreram a hybrid reconfigurable resistive random access memory	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
807D81D5	Software Thread Integration and Synthesis for Real-Time Applications	software thread integration and synthesis for real time applications	2005	2005/03/07	10.1109/DATE.2005.275	design, automation, and test in europe	date		463BE6FF	19358
785388FC	Magnetic memories: From DRAM replacement to ultra low power logic chips	magnetic memories from dram replacement to ultra low power logic chips	2014	2014/03	10.7873/DATE.2014.281	design, automation, and test in europe	date		463BE6FF	19555
75EE896B	Hybrid side-channel/machine-learning attacks on PUFs: A new threat?	hybrid side channel machine learning attacks on pufs a new threat	2014	2014/03	10.7873/DATE.2014.362	design, automation, and test in europe	date		463BE6FF	17551
79888822	Stochastic analysis of Bubble Razor	stochastic analysis of bubble razor	2014	2014/03	10.7873/DATE.2014.122	design, automation, and test in europe	date		463BE6FF	17531
7745E6A0	Towards parallel execution of IEC 61131 industrial cyber-physical systems applications	towards parallel execution of iec 61131 industrial cyber physical systems applications	2012	2012/03/12	10.1109/DATE.2012.6176530	design, automation, and test in europe	date		463BE6FF	19230
7FAB2F80	Mapping semantics of CORBA IDL and GIOP to open core protocol for portability and interoperability of SDR waveform components	mapping semantics of corba idl and giop to open core protocol for portability and interoperability of sdr waveform components	2008	2008/03/10	10.1109/DATE.2008.4484701	design, automation, and test in europe	date		463BE6FF	19107
778005D0	Lightweight code-based cryptography: QC-MDPC McEliece encryption on reconfigurable devices	lightweight code based cryptography qc mdpc mceliece encryption on reconfigurable devices	2014	2014/03	10.7873/DATE.2014.051	design, automation, and test in europe	date		463BE6FF	17576
5A939E94	A hybrid prefetch scheduling heuristic to minimize at run-time the reconfiguration overhead of dynamically reconfigurable hardware [multimedia applications]	a hybrid prefetch scheduling heuristic to minimize at run time the reconfiguration overhead of dynamically reconfigurable hardware multimedia applications	2005	2005	10.1109/DATE.2005.18	design, automation, and test in europe	date		463BE6FF	17567
774F4299	D-MRAM cache: enhancing energy efficiency with 3T-1MTJ DRAM/MRAM hybrid memory	d mram cache enhancing energy efficiency with 3t 1mtj dram mram hybrid memory	2013	2013/03/18	10.7873/DATE.2013.363	design, automation, and test in europe	date		463BE6FF	17624
807F78B4	Diagnosis of scan-chains by use of a configurable signature register and error-correcting codes	diagnosis of scan chains by use of a configurable signature register and error correcting codes	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18953
7E4ABF36	System safety through automatic high-level code transformations: an experimental evaluation	system safety through automatic high level code transformations an experimental evaluation	2001	2001/03/13	10.1109/DATE.2001.915040	design, automation, and test in europe	date		463BE6FF	18946
7D722C6A	A Top-Down Microsystems Design Methodology and Associated Challenges	a top down microsystems design methodology and associated challenges	2003	2003/03/03	10.1109/DATE.2003.1253844	design, automation, and test in europe	date		463BE6FF	17993
7A579ACC	Big-data streaming applications scheduling with online learning and concept drift detection	big data streaming applications scheduling with online learning and concept drift detection	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19468
7EA116F2	Multicore soft error rate stabilization using adaptive dual modular redundancy	multicore soft error rate stabilization using adaptive dual modular redundancy	2010	2010/03/08	10.1109/DATE.2010.5457242	design, automation, and test in europe	date		463BE6FF	17033
7B19CDD4	An MILP-based aging-aware routing algorithm for NoCs	an milp based aging aware routing algorithm for nocs	2012	2012/03/12	10.1109/DATE.2012.6176489	design, automation, and test in europe	date		463BE6FF	17575
7D5C83C3	A semi-canonical form for sequential AIGs	a semi canonical form for sequential aigs	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19395
7A3E0C10	Formal analysis of the startup delay of SOME/IP service discovery	formal analysis of the startup delay of some ip service discovery	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80995F97	Panel session - great challenges in nanoelectronics and impact on academic research: More than Moore or Beyond CMOS?	panel session great challenges in nanoelectronics and impact on academic research more than moore or beyond cmos	2010	2010/03	10.1109/DATE.2010.5457084	design, automation, and test in europe	date		463BE6FF	19555
7EC4818E	A real-time application design methodology for MPSoCs	a real time application design methodology for mpsocs	2009	2009/04/20	10.1109/DATE.2009.5090767	design, automation, and test in europe	date		463BE6FF	19428
77BB560F	A small non-volatile write buffer to reduce storage writes in smartphones	a small non volatile write buffer to reduce storage writes in smartphones	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7FCEFC44	EAC: A Compiler Framework for High-Level Energy Estimation and Optimization	eac a compiler framework for high level energy estimation and optimization	2002	2002/03/04	10.1109/DATE.2002.998310	design, automation, and test in europe	date		463BE6FF	18875
7D8B4B76	Optimizing sequential cycles through Shannon decomposition and retiming	optimizing sequential cycles through shannon decomposition and retiming	2006	2006	10.1109/DATE.2006.243960	design, automation, and test in europe	date		463BE6FF	18920
806B62CF	Smaller two-qubit circuits for quantum communication and computation	smaller two qubit circuits for quantum communication and computation	2004	2004/02/16	10.1109/DATE.2004.1269020	design, automation, and test in europe	date		463BE6FF	19169
78096270	Extending the lifetime of NAND flash memory by salvaging bad blocks	extending the lifetime of nand flash memory by salvaging bad blocks	2012	2012/03/12	10.1109/DATE.2012.6176473	design, automation, and test in europe	date		463BE6FF	18910
7DB11E3A	A novel self-healing methodology for RF amplifier circuits based on oscillation principles	a novel self healing methodology for rf amplifier circuits based on oscillation principles	2009	2009/04/20	10.1109/DATE.2009.5090929	design, automation, and test in europe	date		463BE6FF	17167
7F07E93B	Gemma in April: A matrix-like parallel programming architecture on OpenCL	gemma in april a matrix like parallel programming architecture on opencl	2011	2011/03	10.1109/DATE.2011.5763119	design, automation, and test in europe	date		463BE6FF	19458
776DE389	Improving SIMD code generation in QEMU	improving simd code generation in qemu	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19444
77EE7035	On-device objective-C application optimization framework for high-performance mobile processors	on device objective c application optimization framework for high performance mobile processors	2014	2014/03	10.7873/DATE.2014.098	design, automation, and test in europe	date		463BE6FF	17586
7D9280AE	On Statistical Timing Analysis with Inter- and Intra-Die Variations	on statistical timing analysis with inter and intra die variations	2005	2005/03/07	10.1109/DATE.2005.226	design, automation, and test in europe	date		463BE6FF	19301
7F076C6E	A compact propagation delay model for deep-submicron CMOS gates including crosstalk	a compact propagation delay model for deep submicron cmos gates including crosstalk	2004	2004/02/16	10.1109/DATE.2004.1269016	design, automation, and test in europe	date		463BE6FF	19256
7110EBA8	Reconfigurable signal processing in wireless terminals [mobile applications]	reconfigurable signal processing in wireless terminals mobile applications	2003	2003	10.1109/DATE.2003.1253836	design, automation, and test in europe	date		463BE6FF	17547
79815C51	Cache coherence enabled adaptive refresh for volatile STT-RAM	cache coherence enabled adaptive refresh for volatile stt ram	2013	2013/03/18	10.7873/DATE.2013.258	design, automation, and test in europe	date		463BE6FF	17561
7F77BE6B	Panel: Emerging vs. established technologies, a two sphinxes' riddle at the crossroads?	panel emerging vs established technologies a two sphinxes riddle at the crossroads	2014	2014/03	10.7873/DATE.2014.016	design, automation, and test in europe	date		463BE6FF	19555
7EA55F54	40Gbps De-Layered Silicon Protocol Engine for TCP Record	40gbps de layered silicon protocol engine for tcp record	2006	2006	10.1109/DATE.2006.244064	design, automation, and test in europe	date		463BE6FF	19204
759A2C09	MTTF-balanced pipeline design	mttf balanced pipeline design	2013	2013/03/18	10.7873/DATE.2013.068	design, automation, and test in europe	date		463BE6FF	17500
7E587FF5	A flexible UWB transmitter for breast cancer detection imaging systems	a flexible uwb transmitter for breast cancer detection imaging systems	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19318
7E86043A	Hardware synthesis from C/C++ models	hardware synthesis from c c models	1999	1999/01/01	10.1109/DATE.1999.761150	design, automation, and test in europe	date		463BE6FF	17277
7D7A7DAE	In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem	in network reorder buffer to improve overall noc performance while resolving the in order requirement problem	2009	2009/04/20	10.1109/DATE.2009.5090821	design, automation, and test in europe	date		463BE6FF	19244
7ED850BF	Memory System Connectivity Exploration	memory system connectivity exploration	2002	2002/03/04	10.1109/DATE.2002.998406	design, automation, and test in europe	date		463BE6FF	19066
7E413689	A knowledge-based system for hardware-software partitioning	a knowledge based system for hardware software partitioning	1998	1998/02/23	10.1109/DATE.1998.655967	design, automation, and test in europe	date		463BE6FF	19045
7DA3BB92	Microarchitecture development via metropolis successive platform refinement	microarchitecture development via metropolis successive platform refinement	2004	2004/02/16	10.1109/DATE.2004.1268871	design, automation, and test in europe	date		463BE6FF	19283
7E659A4A	FIFO cache analysis for WCET estimation: a quantitative approach	fifo cache analysis for wcet estimation a quantitative approach	2013	2013/03/18	10.7873/DATE.2013.073	design, automation, and test in europe	date		463BE6FF	19454
7D898952	Energy efficiency vs. programmability trade-off: architectures and design principles	energy efficiency vs programmability trade off architectures and design principles	2006	2006	10.1109/DATE.2006.243973	design, automation, and test in europe	date		463BE6FF	19370
7AF6D6FC	NBTI mitigation by optimized NOP assignment and insertion	nbti mitigation by optimized nop assignment and insertion	2012	2012/03/12	10.1109/DATE.2012.6176465	design, automation, and test in europe	date		463BE6FF	17199
800B80F8	Accurate and scalable reliability analysis of logic circuits	accurate and scalable reliability analysis of logic circuits	2007	2007/04/16	10.1109/DATE.2007.364503	design, automation, and test in europe	date		463BE6FF	18329
7D3C5260	An accurate interconnect thermal model using equivalent transmission line circuit	an accurate interconnect thermal model using equivalent transmission line circuit	2009	2009/04/20	10.1109/DATE.2009.5090671	design, automation, and test in europe	date		463BE6FF	19403
7B174B00	Holistic design parameter optimization of multiple periodic resources in hierarchical scheduling	holistic design parameter optimization of multiple periodic resources in hierarchical scheduling	2013	2013/03/18	10.7873/DATE.2013.271	design, automation, and test in europe	date		463BE6FF	17555
7E39A723	Islands of synchronicity, a design methodology for SoC design	islands of synchronicity a design methodology for soc design	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18953
7DCCB7A8	GMDS: hardware implementation of novel real output queuing architecture	gmds hardware implementation of novel real output queuing architecture	2008	2008/03/10	10.1109/DATE.2008.4484878	design, automation, and test in europe	date		463BE6FF	19346
7F674778	RTOS-aware refinement for TLM2.0-based HW/SW designs	rtos aware refinement for tlm2 0 based hw sw designs	2010	2010/03/08	10.1109/DATE.2010.5456965	design, automation, and test in europe	date		463BE6FF	19398
809600C8	A fully-asynchronous low-power framework for GALS NoC integration	a fully asynchronous low power framework for gals noc integration	2010	2010/03/08	10.1109/DATE.2010.5457239	design, automation, and test in europe	date		463BE6FF	17030
5D84E7A7	Advanced domino circuit design [Tutorial]	advanced domino circuit design tutorial	2004	2004	10.1109/DATE.2004.1268814	design, automation, and test in europe	date		463BE6FF	19555
8039B741	Error rate reduction in DNA self-assembly by non-constant monomer concentrations and profiling	error rate reduction in dna self assembly by non constant monomer concentrations and profiling	2007	2007/04/16	10.1109/DATE.2007.364398	design, automation, and test in europe	date		463BE6FF	19266
7E2E7430	A Hierarchical Test Scheme for System-On-Chip Designs	a hierarchical test scheme for system on chip designs	2002	2002/03/04	10.1109/DATE.2002.998317	design, automation, and test in europe	date		463BE6FF	19042
7FD7CB63	Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors	algorithm architecture co design of soft output ml mimo detector for parallel application specific instruction set processors	2009	2009/04/20	10.1109/DATE.2009.5090921	design, automation, and test in europe	date		463BE6FF	19375
80081DC4	Stimuli generation with late binding of values	stimuli generation with late binding of values	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19476
75875035	Dictionary-based sparse representation for resolution improvement in laser voltage imaging of CMOS integrated circuits	dictionary based sparse representation for resolution improvement in laser voltage imaging of cmos integrated circuits	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17622
7B141D10	Cycle-true simulation of the ST10 microcontroller (poster paper)	cycle true simulation of the st10 microcontroller poster paper	2000	2000/01/01	10.1145/343647.344125	design, automation, and test in europe	date		463BE6FF	19555
78AC7ABB	Giant spin hall effect (GSHE) logic design for low power application	giant spin hall effect gshe logic design for low power application	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19450
7D3EB4FE	A study of the single event effects impact on functional mapping within flash-based FPGAs	a study of the single event effects impact on functional mapping within flash based fpgas	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19444
809B2C76	AVGS-Mux style: a novel technology and device independent technique for reducing power and compensating process variations in FPGA fabrics	avgs mux style a novel technology and device independent technique for reducing power and compensating process variations in fpga fabrics	2010	2010/03/08	10.1109/DATE.2010.5457182	design, automation, and test in europe	date		463BE6FF	19468
7D62E9D6	Communication analysis for system-on-chip design	communication analysis for system on chip design	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18756
7DF87B28	RON: An on-chip ring oscillator network for hardware Trojan detection	ron an on chip ring oscillator network for hardware trojan detection	2011	2011/03	10.1109/DATE.2011.5763260	design, automation, and test in europe	date		463BE6FF	18997
7D744551	A new paradigm for dichotomy-based constrained encoding	a new paradigm for dichotomy based constrained encoding	1998	1998/02/23	10.1109/DATE.1998.655954	design, automation, and test in europe	date		463BE6FF	19190
75C0F427	FLINT: layout-oriented FPGA-based methodology for fault tolerant ASIC design	flint layout oriented fpga based methodology for fault tolerant asic design	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19444
7F0BDA1A	Seed selection in LFSR-reseeding-based test compression for the detection of small-delay defects	seed selection in lfsr reseeding based test compression for the detection of small delay defects	2009	2009/04/20	10.1109/DATE.2009.5090898	design, automation, and test in europe	date		463BE6FF	17215
7E0319B3	Analytical router modeling for networks-on-chip performance analysis	analytical router modeling for networks on chip performance analysis	2007	2007/04/16	10.1109/DATE.2007.364440	design, automation, and test in europe	date		463BE6FF	18311
7B818351	SmartCap: user experience-oriented power adaptation for smartphone's application processor	smartcap user experience oriented power adaptation for smartphone s application processor	2013	2013/03/18	10.7873/DATE.2013.026	design, automation, and test in europe	date		463BE6FF	17510
7601EDE3	A one-bit-signature BIST for embedded operational amplifiers in mixed-signal circuits based on the slew-rate detection	a one bit signature bist for embedded operational amplifiers in mixed signal circuits based on the slew rate detection	1999	1999/01/01	10.1145/307418.307526	design, automation, and test in europe	date		463BE6FF	19318
7F38ABD7	SystemC Analysis of a New Dynamic Power Management Architecture	systemc analysis of a new dynamic power management architecture	2005	2005/03/07	10.1109/DATE.2005.294	design, automation, and test in europe	date		463BE6FF	19555
7F721A6E	Generic multi-phase software-pipelined Partial-FFT on instruction-level-parallel architectures and SDR baseband applications	generic multi phase software pipelined partial fft on instruction level parallel architectures and sdr baseband applications	2008	2008/03/10	10.1109/DATE.2008.4484742	design, automation, and test in europe	date		463BE6FF	19440
0C81B566	Lookup Table Power Macro-models for Behavioral Library Components	lookup table power macro models for behavioral library components	1998			design, automation, and test in europe	date		463BE6FF	16588
7DDFBDA8	A Formal Model and Efficient Traversal Algorithm for Generating Testbenches for Verification of IEEE Standard Floating Point Division	a formal model and efficient traversal algorithm for generating testbenches for verification of ieee standard floating point division	2006	2006	10.1109/DATE.2006.243998	design, automation, and test in europe	date		463BE6FF	19476
80C540EE	Simple and Efficient Approach for Shunt Admittance Parameters Calculations of VLSI On-Chip Interconnects on Semiconducting Substrate	simple and efficient approach for shunt admittance parameters calculations of vlsi on chip interconnects on semiconducting substrate	2002	2002/03/04	10.1109/DATE.2002.998468	design, automation, and test in europe	date		463BE6FF	19003
765937D3	Modeling and design exploration of FBDRAM as on-chip memory	modeling and design exploration of fbdram as on chip memory	2012	2012/03/12	10.1109/DATE.2012.6176712	design, automation, and test in europe	date		463BE6FF	19327
76C2D681	Implementation of the ATI flipper chip	implementation of the ati flipper chip	2001	2001/03/13	10.1109/DATE.2001.915102	design, automation, and test in europe	date		463BE6FF	19555
7D6191F1	Gate replacement techniques for simultaneous leakage and aging optimization	gate replacement techniques for simultaneous leakage and aging optimization	2009	2009/04/20	10.1109/DATE.2009.5090683	design, automation, and test in europe	date		463BE6FF	19294
7EB03ED7	Optimization of FIR filter to improve eye diagram for general transmission line systems	optimization of fir filter to improve eye diagram for general transmission line systems	2010	2010/03/08	10.1109/DATE.2010.5457012	design, automation, and test in europe	date		463BE6FF	17596
76010E04	Efficient and Effective Redundancy Removal for Million-Gate Circuits	efficient and effective redundancy removal for million gate circuits	2002	2002/03/04	10.1109/DATE.2002.998445	design, automation, and test in europe	date		463BE6FF	17300
756118A3	Energy-efficient memory hierarchy for motion and disparity estimation in multiview video coding	energy efficient memory hierarchy for motion and disparity estimation in multiview video coding	2013	2013/03/18	10.7873/DATE.2013.144	design, automation, and test in europe	date		463BE6FF	19384
7BE0308D	Optimized out-of-order parallel discrete event simulation using predictions	optimized out of order parallel discrete event simulation using predictions	2013	2013/03/18	10.7873/DATE.2013.016	design, automation, and test in europe	date		463BE6FF	19370
5F477AD4	FPGA Prototype of Flexible Heterogeneous multi-ASIP NoC-based Unified Turbo Receiver	fpga prototype of flexible heterogeneous multi asip noc based unified turbo receiver	2011	2011/03/14		design automation and test in europe	date		463BE6FF	19555
77787128	Maze Routing with Buffer Insertion under Transition Time Constraints	maze routing with buffer insertion under transition time constraints	2002	2002/03/04	10.1109/DATE.2002.998376	design, automation, and test in europe	date		463BE6FF	17560
7E4E2795	Fuzzy-logic digital-analogue interfaces for accurate mixed-signal simulation	fuzzy logic digital analogue interfaces for accurate mixed signal simulation	1998	1998/02/23	10.1109/DATE.1998.655980	design, automation, and test in europe	date		463BE6FF	17547
7F379892	Property analysis and design understanding	property analysis and design understanding	2009	2009/04/20	10.1109/DATE.2009.5090855	design, automation, and test in europe	date		463BE6FF	19378
7D0A2E71	Analyzing the impact of process variations on parametric measurements: novel models and applications	analyzing the impact of process variations on parametric measurements novel models and applications	2009	2009/04/20	10.1109/DATE.2009.5090692	design, automation, and test in europe	date		463BE6FF	18774
76715FB0	Configurability in IP subystems: baseband examples	configurability in ip subystems baseband examples	2013	2013/03/18	10.7873/DATE.2013.046	design, automation, and test in europe	date		463BE6FF	19555
7C26B23E	A landscape of the new dark silicon design regime	a landscape of the new dark silicon design regime	2014	2014/03	10.7873/DATE.2014.146	design, automation, and test in europe	date		463BE6FF	19555
7BAA0C1D	Quick error detection tests with fast runtimes for effective post-silicon validation and debug	quick error detection tests with fast runtimes for effective post silicon validation and debug	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19465
7838FCC8	A neural machine interface architecture for real-time artificial lower limb control	a neural machine interface architecture for real time artificial lower limb control	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E63C1F6	Investigating the impact of NBTI on different power saving cache strategies	investigating the impact of nbti on different power saving cache strategies	2010	2010/03/08	10.1109/DATE.2010.5457137	design, automation, and test in europe	date		463BE6FF	17201
7D70CA72	Co-design of signal, power, and thermal distribution networks for 3D ICs	co design of signal power and thermal distribution networks for 3d ics	2009	2009/04/20	10.1109/DATE.2009.5090740	design, automation, and test in europe	date		463BE6FF	18980
7E556B35	Light NUCA: a proposal for bridging the inter-cache latency gap	light nuca a proposal for bridging the inter cache latency gap	2009	2009/04/20	10.1109/DATE.2009.5090721	design, automation, and test in europe	date		463BE6FF	19555
80FCED6B	G-MAC: An Application-Specific MAC/Co-Processor Synthesizer	g mac an application specific mac co processor synthesizer	2003	2003/03/03	10.1109/DATE.2003.1253769	design, automation, and test in europe	date		463BE6FF	19555
7E9FAD74	Overcoming post-silicon validation challenges through quick error detection (QED)	overcoming post silicon validation challenges through quick error detection qed	2013	2013/03/18	10.7873/DATE.2013.077	design, automation, and test in europe	date		463BE6FF	19555
7DD82A95	Leakage aware energy minimization for real-time systems under the maximum temperature constraint	leakage aware energy minimization for real time systems under the maximum temperature constraint	2011	2011/03	10.1109/DATE.2011.5763083	design, automation, and test in europe	date		463BE6FF	19203
7C4DE6CF	The connected car and its implication to the automotive chip roadmap	the connected car and its implication to the automotive chip roadmap	2014	2014/03	10.7873/DATE.2014.179	design, automation, and test in europe	date		463BE6FF	19555
756CDC14	Subpage programming for extending the lifetime of NAND flash memory	subpage programming for extending the lifetime of nand flash memory	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19494
7D3903EF	A delay-efficient radiation-hard digital design approach using CWSP elements	a delay efficient radiation hard digital design approach using cwsp elements	2008	2008/03/10	10.1109/DATE.2008.4484705	design, automation, and test in europe	date		463BE6FF	18878
75CC40F3	Hypervised transient SPICE simulations of large netlists & workloads on multi-processor systems	hypervised transient spice simulations of large netlists workloads on multi processor systems	2013	2013/03/18	10.7873/DATE.2013.142	design, automation, and test in europe	date		463BE6FF	19555
7E184C54	March tests for word-oriented memories	march tests for word oriented memories	1998	1998/02/23	10.1109/DATE.1998.655905	design, automation, and test in europe	date		463BE6FF	15575
777C6644	System-Level Design and Application Mapping for Wireless and Multimedia MPSoC Architectures	system level design and application mapping for wireless and multimedia mpsoc architectures	2008	2008/03	10.1109/DATE.2008.4484638	design, automation, and test in europe	date		463BE6FF	19555
7CEB7857	Meeting delay constraints in DSM by minimal repeater insertion	meeting delay constraints in dsm by minimal repeater insertion	2000	2000/01/01	10.1109/DATE.2000.840307	design, automation, and test in europe	date		463BE6FF	18585
7B866D6B	Customization of OpenCL applications for efficient task mapping under heterogeneous platform constraints	customization of opencl applications for efficient task mapping under heterogeneous platform constraints	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7C4B8C40	Time constrained modulo scheduling with global resource sharing	time constrained modulo scheduling with global resource sharing	1999	1999/01/01	10.1109/DATE.1999.761124	design, automation, and test in europe	date		463BE6FF	19417
7922F49F	Tightening BDD-based approximate reachability with SAT-based clause generalization âˆ—	tightening bdd based approximate reachability with sat based clause generalization	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19427
75530F22	Reducing set-associative L1 data cache energy by early load data dependence detection (ELD 3 )	reducing set associative l1 data cache energy by early load data dependence detection eld 3	2014	2014/03	10.7873/DATE.2014.095	design, automation, and test in europe	date		463BE6FF	17606
7F577C72	Mapping Applications to an FPFA Tile	mapping applications to an fpfa tile	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18958
7723709E	A fault detection mechanism in a Data-flow scheduled Multithreaded processor	a fault detection mechanism in a data flow scheduled multithreaded processor	2014	2014/03	10.7873/DATE.2014.076	design, automation, and test in europe	date		463BE6FF	19555
7DD835E7	Automatic generation of validation stimuli for application-specific processors	automatic generation of validation stimuli for application specific processors	2004	2004/02/16	10.1109/DATE.2004.1268847	design, automation, and test in europe	date		463BE6FF	19219
7F36AA19	An Assembler Driven Verification Methodology (ADVM)	an assembler driven verification methodology advm	2005	2005/03/07	10.1109/DATE.2005.52	design, automation, and test in europe	date		463BE6FF	19150
798879C5	FreezeFrame: compact test generation using a frozen clock strategy	freezeframe compact test generation using a frozen clock strategy	1999	1999/01/01	10.1109/DATE.1999.761214	design, automation, and test in europe	date		463BE6FF	19467
7BCD0D65	Towards new applications of multi-function logic: image multi-filtering	towards new applications of multi function logic image multi filtering	2012	2012/03/12	10.1109/DATE.2012.6176608	design, automation, and test in europe	date		463BE6FF	19555
75B93445	Interactive presentation: Novel test infrastructure and methodology used for accelerated bring-up and in-system characterization of the multi-gigahertz interfaces on the cell processor	interactive presentation novel test infrastructure and methodology used for accelerated bring up and in system characterization of the multi gigahertz interfaces on the cell processor	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19555
815E9CCD	Optimization of design complexity in time-multiplexed constant multiplications	optimization of design complexity in time multiplexed constant multiplications	2014	2014/03	10.7873/DATE.2014.313	design, automation, and test in europe	date		463BE6FF	17639
7F50C6EF	A model for system-level timed analysis and profiling	a model for system level timed analysis and profiling	1998	1998/02/23	10.1109/DATE.1998.655858	design, automation, and test in europe	date		463BE6FF	19112
772FA793	PCASA: probabilistic control-adjusted selective allocation for shared caches	pcasa probabilistic control adjusted selective allocation for shared caches	2012	2012/03/12	10.1109/DATE.2012.6176517	design, automation, and test in europe	date		463BE6FF	19318
75C07E22	Development and industrialisation	development and industrialisation	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19555
7F9F0C69	XBM2PLA: A Flexible Synthesis Tool for Extended Burst Mode Machines	xbm2pla a flexible synthesis tool for extended burst mode machines	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19468
7BFE3A29	Minimizing the number of floating bias voltage sources with integer linear programming	minimizing the number of floating bias voltage sources with integer linear programming	2001	2001/03/13	10.1109/DATE.2001.915163	design, automation, and test in europe	date		463BE6FF	19003
80D01B70	Time Domain Model Order Reduction by Wavelet Collocation Method	time domain model order reduction by wavelet collocation method	2006	2006	10.1109/DATE.2006.243963	design, automation, and test in europe	date		463BE6FF	19398
7B88DCC7	Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring	interconnect fault resilient delay insensitive asynchronous communication link based on current flow monitoring	2011	2011/03	10.1109/DATE.2011.5763132	design, automation, and test in europe	date		463BE6FF	17597
7D171168	Temperature-aware dynamic resource provisioning in a power-optimized datacenter	temperature aware dynamic resource provisioning in a power optimized datacenter	2010	2010/03/08	10.1109/DATE.2010.5457223	design, automation, and test in europe	date		463BE6FF	16735
7CEB876E	Time Domain Multiplexed TAM: Implementation and Comparison	time domain multiplexed tam implementation and comparison	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18958
7E00F754	Statistical Dual-Vdd Assignment for FPGA Interconnect Power Reduction	statistical dual vdd assignment for fpga interconnect power reduction	2007	2007/04	10.1109/DATE.2007.364665	design, automation, and test in europe	date		463BE6FF	19426
7CFE24D4	Test compression and hardware decompression for scan-based SoCs	test compression and hardware decompression for scan based socs	2004	2004/02/16	10.1109/DATE.2004.1268945	design, automation, and test in europe	date		463BE6FF	19279
7EA2E402	PSCP: a scalable parallel ASIP architecture for reactive systems	pscp a scalable parallel asip architecture for reactive systems	1998	1998/02/23	10.1109/DATE.1998.655884	design, automation, and test in europe	date		463BE6FF	19108
7C2F33C4	Statistical library characterization using belief propagation across multiple technology nodes	statistical library characterization using belief propagation across multiple technology nodes	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D3D7D85	Assertion-based verification of RTOS properties	assertion based verification of rtos properties	2010	2010/03/08	10.1109/DATE.2010.5457130	design, automation, and test in europe	date		463BE6FF	19476
782ECFE8	Space sensitive cache dumping for post-silicon validation	space sensitive cache dumping for post silicon validation	2013	2013/03/18	10.7873/DATE.2013.113	design, automation, and test in europe	date		463BE6FF	19555
76E2AD96	Novel circuit topology synthesis method using circuit feature mining and symbolic comparison	novel circuit topology synthesis method using circuit feature mining and symbolic comparison	2014	2014/03	10.7873/DATE.2014.030	design, automation, and test in europe	date		463BE6FF	19555
7D0D22AC	Optimized self-tuning for circuit aging	optimized self tuning for circuit aging	2010	2010/03/08	10.1109/DATE.2010.5457140	design, automation, and test in europe	date		463BE6FF	19053
7685BBC2	Interactive presentation: Image computation and predicate refinement for RTL verilog using word level proofs	interactive presentation image computation and predicate refinement for rtl verilog using word level proofs	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19449
8165CA4B	picoArray Technology: The Tool's Story	picoarray technology the tool s story	2005	2005/03/07	10.1109/DATE.2005.239	design, automation, and test in europe	date		463BE6FF	19238
77D589F7	A low power and robust carbon nanotube 6T SRAM design with metallic tolerance	a low power and robust carbon nanotube 6t sram design with metallic tolerance	2014	2014/03	10.7873/DATE.2014.125	design, automation, and test in europe	date		463BE6FF	19555
8113B6A1	Application-Specific Reconfigurable XOR-Indexing to Eliminate Cache Conflict Misses	application specific reconfigurable xor indexing to eliminate cache conflict misses	2006	2006	10.1109/DATE.2006.243736	design, automation, and test in europe	date		463BE6FF	18850
7EBAD542	SystemC-AMS Requirements, Design Objectives and Rationale	systemc ams requirements design objectives and rationale	2003	2003/03/03	10.1109/DATE.2003.1253639	design, automation, and test in europe	date		463BE6FF	17894
774FCD40	SCOC3: a space computer on a chip: an example of successful development of a highly integrated innovative ASIC	scoc3 a space computer on a chip an example of successful development of a highly integrated innovative asic	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	17614
7BA95114	Projective convolution: RLC model-order reduction using the impulse response	projective convolution rlc model order reduction using the impulse response	1999	1999/01/01	10.1109/DATE.1999.761201	design, automation, and test in europe	date		463BE6FF	16885
7828FE75	A comprehensive study of monolithic 3D cell on cell design using commercial 2D tool	a comprehensive study of monolithic 3d cell on cell design using commercial 2d tool	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17601
7E0E6E85	Physical architectures of automotive systems	physical architectures of automotive systems	2008	2008/03/10	10.1109/DATE.2008.4484712	design, automation, and test in europe	date		463BE6FF	19089
768686D7	Constraint-driven system partitioning	constraint driven system partitioning	2000	2000/01/01	10.1109/DATE.2000.840304	design, automation, and test in europe	date		463BE6FF	18936
813FBEC1	On the impact of on-chip inductance on signal nets under the influence of power grid noise	on the impact of on chip inductance on signal nets under the influence of power grid noise	2001	2001/03/13	10.1109/DATE.2001.915062	design, automation, and test in europe	date		463BE6FF	19489
7D98165C	Re-engineering cyber-physical control applications for hybrid communication protocols	re engineering cyber physical control applications for hybrid communication protocols	2011	2011/03	10.1109/DATE.2011.5763148	design, automation, and test in europe	date		463BE6FF	19186
7E5C4160	Generalized reasoning scheme for redundancy addition and removal logic optimization	generalized reasoning scheme for redundancy addition and removal logic optimization	2001	2001/03/13	10.1109/DATE.2001.915054	design, automation, and test in europe	date		463BE6FF	19062
7DAE48CB	Thermal-Aware Task Allocation and Scheduling for Embedded Systems	thermal aware task allocation and scheduling for embedded systems	2005	2005/03/07	10.1109/DATE.2005.310	design, automation, and test in europe	date		463BE6FF	17874
2D381F06	Evaluation of a complete NoC platform exploiting Spatial Division Multiplexing	evaluation of a complete noc platform exploiting spatial division multiplexing	2006	2006		design automation and test in europe	date		463BE6FF	19555
7BDDD85A	M-DTM: migration-based dynamic thermal management for heterogeneous mobile multi-core processors	m dtm migration based dynamic thermal management for heterogeneous mobile multi core processors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19502
7D7E33A1	Scoped identifiers for efficient bit aligned logging	scoped identifiers for efficient bit aligned logging	2010	2010/03/08	10.1109/DATE.2010.5457040	design, automation, and test in europe	date		463BE6FF	19264
770C0956	An object-based executable model for simulation of real-time Hw/Sw systems	an object based executable model for simulation of real time hw sw systems	1999	1999/01/01	10.1109/DATE.1999.761229	design, automation, and test in europe	date		463BE6FF	17104
7BE73F00	Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection	scan design with shadow flip flops for low performance overhead and concurrent delay fault detection	2013	2013/03/18	10.7873/DATE.2013.227	design, automation, and test in europe	date		463BE6FF	19502
80D5DD75	Performance Evaluation for System-on-Chip Architectures using Trace-based Transaction Level Simulation	performance evaluation for system on chip architectures using trace based transaction level simulation	2006	2006	10.1109/DATE.2006.244111	design, automation, and test in europe	date		463BE6FF	18771
7CD5207E	Panel: Future SoC verification methodology: UVM evolution or revolution?	panel future soc verification methodology uvm evolution or revolution	2014	2014/03	10.7873/DATE.2014.385	design, automation, and test in europe	date		463BE6FF	17479
7B03F1F4	Self-aware cyber-physical systems and applications in smart buildings and cities	self aware cyber physical systems and applications in smart buildings and cities	2013	2013/03/18	10.7873/DATE.2013.240	design, automation, and test in europe	date		463BE6FF	18672
7F584266	CARbridge , reduction of system complexity by standardisation of the system-basis-chips for automotive applications	carbridge reduction of system complexity by standardisation of the system basis chips for automotive applications	2008	2008/03/10	10.1109/DATE.2008.4484926	design, automation, and test in europe	date		463BE6FF	19555
7DCEB810	Modularity vs. reusability: code generation from synchronous block diagrams	modularity vs reusability code generation from synchronous block diagrams	2008	2008/03/10	10.1109/DATE.2008.4484887	design, automation, and test in europe	date		463BE6FF	18877
80272A3C	Distributed Object Models for Multi-Processor SoC&#8217;s, with Application to Low-power Multimedia Wireless Systems	distributed object models for multi processor soc s with application to low power multimedia wireless systems	2006	2006	10.1109/DATE.2006.243833	design, automation, and test in europe	date		463BE6FF	18633
7B7CEE35	Contention aware frequency scaling on CMPs with guaranteed quality of service	contention aware frequency scaling on cmps with guaranteed quality of service	2014	2014/03	10.7873/DATE.2014.291	design, automation, and test in europe	date		463BE6FF	19458
80F2F2A7	Error correcting code analysis for cache memory high reliability and performance	error correcting code analysis for cache memory high reliability and performance	2011	2011/03	10.1109/DATE.2011.5763257	design, automation, and test in europe	date		463BE6FF	19108
7ED6C6E2	Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses	window based susceptance models for large scale rlc circuit analyses	2002	2002/03/04	10.1109/DATE.2002.998366	design, automation, and test in europe	date		463BE6FF	18148
7735D72E	Impact of adaptive voltage scaling on aging-aware signoff	impact of adaptive voltage scaling on aging aware signoff	2013	2013/03/18	10.7873/DATE.2013.340	design, automation, and test in europe	date		463BE6FF	19555
80CD3023	Vectorization of Reed solomon decoding and mapping on the EVP	vectorization of reed solomon decoding and mapping on the evp	2008	2008/03/10	10.1109/DATE.2008.4484722	design, automation, and test in europe	date		463BE6FF	19284
78F35167	Dynamic construction of circuits for reactive traffic in homogeneous CMPs	dynamic construction of circuits for reactive traffic in homogeneous cmps	2014	2014/03	10.7873/DATE.2014.254	design, automation, and test in europe	date		463BE6FF	19458
8090AD5C	Behavioral synthesis with systemC	behavioral synthesis with systemc	2001	2001/03/13	10.1109/DATE.2001.914995	design, automation, and test in europe	date		463BE6FF	18769
78D8A0D0	Efficiency of a glitch detector against electromagnetic fault injection	efficiency of a glitch detector against electromagnetic fault injection	2014	2014/03	10.7873/DATE.2014.216	design, automation, and test in europe	date		463BE6FF	17497
7B49B166	Timing modeling with AUTOSAR: current state and future directions	timing modeling with autosar current state and future directions	2012	2012/03/12	10.1109/DATE.2012.6176604	design, automation, and test in europe	date		463BE6FF	17487
7DD75B9F	Efficient Preimage Computation Using A Novel Success-Driven ATPG	efficient preimage computation using a novel success driven atpg	2003	2003/03/03	10.1109/DATE.2003.1253708	design, automation, and test in europe	date		463BE6FF	18525
802B0B9C	A run-time reconfigurable datapath architecture for image processing applications	a run time reconfigurable datapath architecture for image processing applications	2004	2004/02/16	10.1109/DATE.2004.1269237	design, automation, and test in europe	date		463BE6FF	19412
7A91D96D	ARO-PUF: An aging-resistant ring oscillator PUF design	aro puf an aging resistant ring oscillator puf design	2014	2014/03	10.7873/DATE.2014.082	design, automation, and test in europe	date		463BE6FF	17574
7EE1CBC4	A BIST scheme for on-chip ADC and DAC testing	a bist scheme for on chip adc and dac testing	2000	2000/01/01	10.1109/DATE.2000.840041	design, automation, and test in europe	date		463BE6FF	17034
85EEA353	Synthesis of Fault-Tolerant Schedules with Transparency/Performance Trade-offs for Distributed Embedded Systems	synthesis of fault tolerant schedules with transparency performance trade offs for distributed embedded systems	2006	2006	10.1109/DATE.2006.244067	design automation and test in europe	date		463BE6FF	19555
7F1B3B36	Defining Cost Functions for Robust IC Design and Optimization	defining cost functions for robust ic design and optimization	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19440
7F414776	Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture	systematic comparison between the asynchronous and the multi synchronous implementations of a network on chip architecture	2007	2007/04/16	10.1109/DATE.2007.364439	design, automation, and test in europe	date		463BE6FF	18780
7F277E17	Experimental validation of a tuning algorithm for high-speed filters	experimental validation of a tuning algorithm for high speed filters	2007	2007/04/16	10.1109/DATE.2007.364628	design, automation, and test in europe	date		463BE6FF	19476
7ED34B62	Optimizing data-flow graphs with min/max, adding and relational operations	optimizing data flow graphs with min max adding and relational operations	2010	2010/03/08	10.1109/DATE.2010.5457022	design, automation, and test in europe	date		463BE6FF	19555
78867C48	EDT: A specification notation for reactive systems	edt a specification notation for reactive systems	2014	2014/03	10.7873/DATE.2014.228	design, automation, and test in europe	date		463BE6FF	17592
81620059	Nano-Sim: A Step Wise Equivalent Conductance based Statistical Simulator for Nanotechnology Circuit Design	nano sim a step wise equivalent conductance based statistical simulator for nanotechnology circuit design	2005	2005/03/07	10.1109/DATE.2005.221	design, automation, and test in europe	date		463BE6FF	19414
5FB838B6	Analysis of High-level Address Code Transformations	analysis of high level address code transformations	2000			design, automation, and test in europe	date		463BE6FF	17500
7CA53F88	A physical design tool for built-in self-repairable static RAMs	a physical design tool for built in self repairable static rams	1999	1999/01/01	10.1109/DATE.1999.761208	design, automation, and test in europe	date		463BE6FF	19171
7A45166E	Hardware trojan detection by delay and electromagnetic measurements	hardware trojan detection by delay and electromagnetic measurements	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
76DE92B6	Automating RT-level operand isolation to minimize power consumption in datapaths	automating rt level operand isolation to minimize power consumption in datapaths	2000	2000/01/01	10.1109/DATE.2000.840850	design, automation, and test in europe	date		463BE6FF	17827
8074F249	An area-efficient multi-level single-track pipeline template	an area efficient multi level single track pipeline template	2011	2011/03	10.1109/DATE.2011.5763322	design, automation, and test in europe	date		463BE6FF	19079
766711AD	Energy-efficient cache design in emerging mobile platforms: the implications and optimizations	energy efficient cache design in emerging mobile platforms the implications and optimizations	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
812E5796	Modeling and Refining Heterogeneous Systems With SystemC-AMS: Application to WSN	modeling and refining heterogeneous systems with systemc ams application to wsn	2008	2008/03/10	10.1109/DATE.2008.4484675	design, automation, and test in europe	date		463BE6FF	19177
7B20CD1C	Self-adaptive hybrid dynamic power management for many-core systems	self adaptive hybrid dynamic power management for many core systems	2013	2013/03/18	10.7873/DATE.2013.025	design, automation, and test in europe	date		463BE6FF	17624
7D9BE6BA	Multi-domain clock skew scheduling-aware register placement to optimize clock distribution network	multi domain clock skew scheduling aware register placement to optimize clock distribution network	2009	2009/04/20	10.1109/DATE.2009.5090778	design, automation, and test in europe	date		463BE6FF	19463
7FF0AC67	Non-invasive blood oxygen saturation monitoring for neonates using reflectance pulse oximeter	non invasive blood oxygen saturation monitoring for neonates using reflectance pulse oximeter	2010	2010/03/08	10.1109/DATE.2010.5457054	design, automation, and test in europe	date		463BE6FF	18803
76B9D12A	Cyberphysical-system-on-chip (CPSoC): a self-aware MPSoC paradigm with cross-layer virtual sensing and actuation	cyberphysical system on chip cpsoc a self aware mpsoc paradigm with cross layer virtual sensing and actuation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19318
7DB6BE40	Automatic datapath tile placement and routing	automatic datapath tile placement and routing	2001	2001/03/13	10.1109/DATE.2001.915078	design, automation, and test in europe	date		463BE6FF	19421
78B474D2	Automatically Realising Embedded Systems from High-Level Functional Models	automatically realising embedded systems from high level functional models	2008	2008/03	10.1109/DATE.2008.4484636	design, automation, and test in europe	date		463BE6FF	19555
81514FD5	A domain-specific cell based ASIC design methodology for digital signal processing applications	a domain specific cell based asic design methodology for digital signal processing applications	2004	2004/02/16	10.1109/DATE.2004.1269251	design, automation, and test in europe	date		463BE6FF	19383
7F3F4EFB	A framework for fast hardware-software co-simulation	a framework for fast hardware software co simulation	2001	2001/03/13	10.1109/DATE.2001.915114	design, automation, and test in europe	date		463BE6FF	17620
7AAB84C0	Interactive presentation: BIST method for die-level process parameter variation monitoring in analog/mixed-signal integrated circuits	interactive presentation bist method for die level process parameter variation monitoring in analog mixed signal integrated circuits	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19427
594C0FA1	An Efficient And Flexible Methodology For Modelling And Simulation Of Heterogeneous Mechatronic Systems	an efficient and flexible methodology for modelling and simulation of heterogeneous mechatronic systems	1999	1999/03/09	10.1109/DATE.1999.761227	design, automation, and test in europe	date		463BE6FF	19555
7CAF58A7	Fast and accurate cache modeling in source-level simulation of embedded software	fast and accurate cache modeling in source level simulation of embedded software	2013	2013/03/18	10.7873/DATE.2013.129	design, automation, and test in europe	date		463BE6FF	19476
768ACC1B	Reachability analysis of nonlinear analog circuits through iterative reachable set reduction	reachability analysis of nonlinear analog circuits through iterative reachable set reduction	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19555
7A966592	Yield optimization for radio frequency receiver at system level	yield optimization for radio frequency receiver at system level	2012	2012/03/12	10.1109/DATE.2012.6176614	design, automation, and test in europe	date		463BE6FF	17547
80E5880B	Modeling and simulation to the design of SigmaDelta fractional-N frequency synthesizer	modeling and simulation to the design of sigmadelta fractional n frequency synthesizer	2007			design, automation, and test in europe	date		463BE6FF	19555
7C854807	DATE 2007 "Best Industrial Designs" Session: From Algorithm to First 3.5G Call in Record Time - A Novel System Design Approach Based on Virtual Prototyping and its Consequences for Interdisciplinary System Design Teams	date 2007 best industrial designs session from algorithm to first 3 5g call in record time a novel system design approach based on virtual prototyping and its consequences for interdisciplinary system design teams	2007	2007/04	10.1109/DATE.2007.364394	design, automation, and test in europe	date		463BE6FF	19555
7AA54E05	FSMD functional partitioning for low power	fsmd functional partitioning for low power	1999	1999/01/01		design, automation, and test in europe	date		463BE6FF	17850
7C18483B	A hardware platform for VLIW based emulation of digital design (poster paper)	a hardware platform for vliw based emulation of digital design poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	18784
7A65686D	Statically-scheduled application-specific processor design: a case-study on MMSE MIMO equalization	statically scheduled application specific processor design a case study on mmse mimo equalization	2013	2013/03/18	10.7873/DATE.2013.146	design, automation, and test in europe	date		463BE6FF	19555
7FC4AC5C	A portable multi-pitch e-drum based on printed flexible pressure sensors	a portable multi pitch e drum based on printed flexible pressure sensors	2010	2010/03/08	10.1109/DATE.2010.5456970	design, automation, and test in europe	date		463BE6FF	19555
7A629CBD	High-resolution online power monitoring for modern microprocessors	high resolution online power monitoring for modern microprocessors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80E4EC0E	Testing in the year 2020	testing in the year 2020	2007	2007/04/16	10.1109/DATE.2007.364417	design, automation, and test in europe	date		463BE6FF	19224
80ADFEC7	Performance optimal speed control of multi-core processors under thermal constraints	performance optimal speed control of multi core processors under thermal constraints	2009	2009/04/20	10.1109/DATE.2009.5090908	design, automation, and test in europe	date		463BE6FF	19266
80B2ECBF	IP Day: How to Choose Semiconductor IP?	ip day how to choose semiconductor ip	2002	2002/03/04	10.1109/DATE.2002.998244	design, automation, and test in europe	date		463BE6FF	19555
762059E1	High-sensitivity hardware trojan detection using multimodal characterization	high sensitivity hardware trojan detection using multimodal characterization	2013	2013/03/18	10.7873/DATE.2013.263	design, automation, and test in europe	date		463BE6FF	19298
7F5BA323	A General Framework for Analysing System Properties in Platform-Based Embedded System Designs	a general framework for analysing system properties in platform based embedded system designs	2003	2003/03/03	10.1109/DATE.2003.1253607	design, automation, and test in europe	date		463BE6FF	16973
7AD3CEF6	A cyber-physical systems approach to personalized medicine: challenges and opportunities for noc-based multicore platforms	a cyber physical systems approach to personalized medicine challenges and opportunities for noc based multicore platforms	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19422
7F3E8C51	An open-loop flow control scheme based on the accurate global information of on-chip communication	an open loop flow control scheme based on the accurate global information of on chip communication	2008	2008/03/10	10.1109/DATE.2008.4484849	design, automation, and test in europe	date		463BE6FF	19347
8084EB99	An efficient filter-based approach for combinational verification	an efficient filter based approach for combinational verification	1999	1999/01/01	10.1109/DATE.1999.761108	design, automation, and test in europe	date		463BE6FF	19262
8081D402	A compact model to identify delay faults due to crosstalk	a compact model to identify delay faults due to crosstalk	2006	2006	10.1109/DATE.2006.243805	design, automation, and test in europe	date		463BE6FF	19307
7FD7FB2F	An improved hierarchical classification algorithm for structural analysis of integrated circuits	an improved hierarchical classification algorithm for structural analysis of integrated circuits	2001	2001/03/13	10.1109/DATE.2001.915134	design, automation, and test in europe	date		463BE6FF	19003
7FB47EA1	A new approach for computation of timing jitter in phase locked loops	a new approach for computation of timing jitter in phase locked loops	2000	2000/01/01	10.1109/DATE.2000.840294	design, automation, and test in europe	date		463BE6FF	19312
7E4C24AE	A two-tone test method for continuous-time adaptive equalizers	a two tone test method for continuous time adaptive equalizers	2007	2007/04/16	10.1109/DATE.2007.364474	design, automation, and test in europe	date		463BE6FF	19381
7569DE8F	An integrated temporal partioning and partial reconfiguration technique for design latency improvement	an integrated temporal partioning and partial reconfiguration technique for design latency improvement	2000	2000/01/01	10.1145/343647.343789	design, automation, and test in europe	date		463BE6FF	17443
7E8824D8	Implementation of a UMTS turbo-decoder on a dynamically reconfigurable platform	implementation of a umts turbo decoder on a dynamically reconfigurable platform	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19099
7932A46E	Recovery-based resilient latency-insensitive systems	recovery based resilient latency insensitive systems	2014	2014/03	10.7873/DATE.2014.116	design, automation, and test in europe	date		463BE6FF	19555
78A4C53E	ECRIPSE: an efficient method for calculating RTN-induced failure probability of an SRAM cell	ecripse an efficient method for calculating rtn induced failure probability of an sram cell	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D4CFFC3	Integration, Verification and Layout of a Complex Multimedia SOC	integration verification and layout of a complex multimedia soc	2005	2005/03/07	10.1109/DATE.2005.188	design, automation, and test in europe	date		463BE6FF	18258
7D5C7B8D	Flexible energy-aware simulation of heterogeneous wireless sensor networks	flexible energy aware simulation of heterogeneous wireless sensor networks	2009	2009/04/20	10.1109/DATE.2009.5090926	design, automation, and test in europe	date		463BE6FF	17403
7F6C137F	Bus designs for time-probabilistic multicore processors	bus designs for time probabilistic multicore processors	2014	2014/03	10.7873/DATE.2014.063	design, automation, and test in europe	date		463BE6FF	17501
78F76638	Stochastic modeling and performance evaluation for digital clock and data recovery circuits	stochastic modeling and performance evaluation for digital clock and data recovery circuits	2000	2000/01/01	10.1109/DATE.2000.840293	design, automation, and test in europe	date		463BE6FF	19264
75DB72EE	TAPP: temperature-aware application mapping for NoC-based many-core processors	tapp temperature aware application mapping for noc based many core processors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19494
7FCEE2AE	Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage	optimizing the hw sw boundary of an ecc soc design using control hierarchy and distributed storage	2009	2009/04/20	10.1109/DATE.2009.5090708	design, automation, and test in europe	date		463BE6FF	19384
7F5FC510	A Hardware-Engine for Layer-2 classification in low-storage, ultra high bandwidth environments	a hardware engine for layer 2 classification in low storage ultra high bandwidth environments	2006	2006	10.1109/DATE.2006.243813	design, automation, and test in europe	date		463BE6FF	19184
7EE3F94A	User-aware dynamic task allocation in networks-on-chip	user aware dynamic task allocation in networks on chip	2008	2008/03/10	10.1109/DATE.2008.4484847	design, automation, and test in europe	date		463BE6FF	18286
7D0CE8CB	Activity Clustering for Leakage Management in SPMs	activity clustering for leakage management in spms	2006	2006	10.1109/DATE.2006.244045	design, automation, and test in europe	date		463BE6FF	19224
75330C83	Towards the formal analysis of microresonators based photonic systems	towards the formal analysis of microresonators based photonic systems	2014	2014/03	10.7873/DATE.2014.164	design, automation, and test in europe	date		463BE6FF	17510
7F50D731	Non-Rectangular Shaping and Sizing of Soft Modules in Floorplan Design	non rectangular shaping and sizing of soft modules in floorplan design	2002	2002/03/04	10.1109/DATE.2002.998457	design, automation, and test in europe	date		463BE6FF	19224
7EFC8F90	Higher product complexity and shorter development timeâ€”continuous challenge to design and test environment	higher product complexity and shorter development time continuous challenge to design and test environment	1999	1999/01/01	10.1109/DATE.1999.761087	design, automation, and test in europe	date		463BE6FF	17254
7F2E3B98	Trigonometric method to handle realistic error probabilities in logic circuits	trigonometric method to handle realistic error probabilities in logic circuits	2011	2011/03	10.1109/DATE.2011.5763019	design, automation, and test in europe	date		463BE6FF	19422
803B1F96	Automatic Generation of Functional Coverage Models from Behavioral Verilog Descriptions	automatic generation of functional coverage models from behavioral verilog descriptions	2007	2007/04	10.1109/DATE.2007.364407	design, automation, and test in europe	date		463BE6FF	19555
7C23726B	An FPGA-based parallel processor for black-scholes option pricing using finite differences schemes	an fpga based parallel processor for black scholes option pricing using finite differences schemes	2012	2012/03/12	10.1109/DATE.2012.6176562	design, automation, and test in europe	date		463BE6FF	17631
8083E527	Finding a Common Fault Response for Diagnosis during Silicon Debug	finding a common fault response for diagnosis during silicon debug	2002	2002/03/04	10.1109/DATE.2002.998471	design, automation, and test in europe	date		463BE6FF	17620
7B2FF882	Exploring the combination of I DDQ and i DDt testing: energy testing	exploring the combination of i ddq and i ddt testing energy testing	1999	1999/01/01	10.1145/307418.307561	design, automation, and test in europe	date		463BE6FF	19414
7F529B93	Robust design of embedded systems	robust design of embedded systems	2010	2010/03/08	10.1109/DATE.2010.5457062	design, automation, and test in europe	date		463BE6FF	17577
7F667889	Proactive recovery for BTI in high-k SRAM cells	proactive recovery for bti in high k sram cells	2011	2011/03	10.1109/DATE.2011.5763161	design, automation, and test in europe	date		463BE6FF	19472
803C3267	Multi-vector tests: a path to perfect error-rate testing	multi vector tests a path to perfect error rate testing	2008	2008/03/10	10.1109/DATE.2008.4484838	design, automation, and test in europe	date		463BE6FF	19225
8007F696	An efficient architecture model for systematic design of application-specific multiprocessor SoC	an efficient architecture model for systematic design of application specific multiprocessor soc	2001	2001/03/13	10.1109/DATE.2001.915001	design, automation, and test in europe	date		463BE6FF	17864
77E637E4	Towards binary circuit models that faithfully capture physical solvability	towards binary circuit models that faithfully capture physical solvability	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7CF1559D	A true power detector for RF PA built-in calibration and testing	a true power detector for rf pa built in calibration and testing	2011	2011/03		design, automation, and test in europe	date		463BE6FF	19440
79969F57	An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs	an adaptive transmitting power technique for energy efficient mm wave wireless nocs	2014	2014/03	10.7873/DATE.2014.284	design, automation, and test in europe	date		463BE6FF	17372
75271205	RTL analysis and modifications for improving at-speed test	rtl analysis and modifications for improving at speed test	2012	2012/03/12	10.1109/DATE.2012.6176504	design, automation, and test in europe	date		463BE6FF	17597
77EB5E82	Uncertainty-aware reliability analysis and optimization	uncertainty aware reliability analysis and optimization	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17579
80EE55DB	Generation of Broadside Transition Fault Test Sets that Detect Four-Way Bridging Faults	generation of broadside transition fault test sets that detect four way bridging faults	2006	2006	10.1109/DATE.2006.243806	design, automation, and test in europe	date		463BE6FF	19555
5C454AEF	Design Space Exploration for Resource Efficient VLIW-Processors	design space exploration for resource efficient vliw processors	2008	2008		design automation and test in europe	date		463BE6FF	17488
803A7F30	Hardware Support for QoS-based Function Allocation in Reconfigurable Systems	hardware support for qos based function allocation in reconfigurable systems	2005	2005/03/07	10.1109/DATE.2005.172	design, automation, and test in europe	date		463BE6FF	19411
80ED84D3	A method for fast jitter tolerance analysis of high-speed PLLs	a method for fast jitter tolerance analysis of high speed plls	2011	2011/03	10.1109/DATE.2011.5763182	design, automation, and test in europe	date		463BE6FF	19476
80093412	Hybrid BIST Based on Repeating Sequences and Cluster Analysis	hybrid bist based on repeating sequences and cluster analysis	2005	2005/03/07	10.1109/DATE.2005.177	design, automation, and test in europe	date		463BE6FF	19242
7F39584F	Architectural power optimization by bus splitting	architectural power optimization by bus splitting	2000	2000/01/01	10.1145/343647.343869	design, automation, and test in europe	date		463BE6FF	18875
7BF0746F	A low-power and low-voltage BBPLL-based sensor interface in 130nm CMOS for wireless sensor networks	a low power and low voltage bbpll based sensor interface in 130nm cmos for wireless sensor networks	2013	2013/03/18	10.7873/DATE.2013.292	design, automation, and test in europe	date		463BE6FF	19555
7F2D59BB	On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications	on the design of tunable fault tolerant circuits on sram based fpgas for safety critical applications	2008	2008/03/10	10.1109/DATE.2008.4484702	design, automation, and test in europe	date		463BE6FF	18937
7FC51142	Contactless testing: possibility or pipe-dream?	contactless testing possibility or pipe dream	2009	2009/04/20	10.1109/DATE.2009.5090751	design, automation, and test in europe	date		463BE6FF	18930
7EC3231F	Verification of a Complex SoC: The PRO3 Case-Study	verification of a complex soc the pro3 case study	2003	2003/03/03	10.1109/DATE.2003.1253833	design, automation, and test in europe	date		463BE6FF	19367
782C2BA5	Occupancy detection via iBeacon on Android devices for smart building management	occupancy detection via ibeacon on android devices for smart building management	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F2B370E	Improved approximation bounds for the group Steiner problem	improved approximation bounds for the group steiner problem	1998	1998/02/23	10.1109/DATE.1998.655889	design, automation, and test in europe	date		463BE6FF	19123
7AE37F97	Analyzing and eliminating the causes of fault sensitivity analysis	analyzing and eliminating the causes of fault sensitivity analysis	2014	2014/03	10.7873/DATE.2014.217	design, automation, and test in europe	date		463BE6FF	19555
62CDF8F4	Defining cost functions for robust IC design and optimization [analog ICs]	defining cost functions for robust ic design and optimization analog ics	2003	2003	10.1109/DATE.2003.1253828	design, automation, and test in europe	date		463BE6FF	19555
8008693F	Power management verification experiences in Wireless SoCs	power management verification experiences in wireless socs	2011	2011/03	10.1109/DATE.2011.5763089	design, automation, and test in europe	date		463BE6FF	19555
7E632506	Propagation of last-transition-time constraints in gate-level timing analysis	propagation of last transition time constraints in gate level timing analysis	1998	1998/02/23	10.1109/DATE.1998.655949	design, automation, and test in europe	date		463BE6FF	19406
7F3B8154	Skewed pipelining for parallel simulink simulations	skewed pipelining for parallel simulink simulations	2010	2010/03/08	10.1109/DATE.2010.5456927	design, automation, and test in europe	date		463BE6FF	19132
7A27B749	Fault simulation with parallel exact critical path tracing in multiple core environment	fault simulation with parallel exact critical path tracing in multiple core environment	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17624
7B38F459	Profit maximization through process variation aware high level synthesis with speed binning	profit maximization through process variation aware high level synthesis with speed binning	2013	2013/03	10.7873/DATE.2013.050	design, automation, and test in europe	date		463BE6FF	17634
8040FC0A	Bounding SDRAM interference: detailed analysis vs. latency-rate analysis	bounding sdram interference detailed analysis vs latency rate analysis	2013	2013/03/18	10.7873/DATE.2013.075	design, automation, and test in europe	date		463BE6FF	19217
7F1F7C08	Dynamic Bit-width Adaptation in DCT: Image Quality versus Computation Energy Trade-off	dynamic bit width adaptation in dct image quality versus computation energy trade off	2006	2006	10.1109/DATE.2006.243862	design, automation, and test in europe	date		463BE6FF	18709
7D5CE042	Leakage and temperature aware server control for improving energy efficiency in data centers	leakage and temperature aware server control for improving energy efficiency in data centers	2013	2013/03/18	10.7873/DATE.2013.067	design, automation, and test in europe	date		463BE6FF	19060
7FAADFCC	Automatic nonlinear memory power modelling	automatic nonlinear memory power modelling	2001	2001/03/13	10.1109/DATE.2001.915135	design, automation, and test in europe	date		463BE6FF	18703
808DBF30	Joint Power Management of Memory and Disk	joint power management of memory and disk	2005	2005/03/07	10.1109/DATE.2005.192	design, automation, and test in europe	date		463BE6FF	18918
7CF05976	A unified design space for regular parallel prefix adders	a unified design space for regular parallel prefix adders	2004	2004/02/16	10.1109/DATE.2004.1269100	design, automation, and test in europe	date		463BE6FF	18432
7EB2B788	Light NUCA: A proposal for bridging the inter-cache latency gap	light nuca a proposal for bridging the inter cache latency gap	2009		10.1109/DATE.2009.5090721	design, automation, and test in europe	date		463BE6FF	19555
7F9CBCB5	A static power estimation methodolodgy for IP-based design	a static power estimation methodolodgy for ip based design	2001	2001/03/13	10.1109/DATE.2001.915038	design, automation, and test in europe	date		463BE6FF	18873
79C8C052	Fast deployment of alternate analog test using Bayesian model fusion	fast deployment of alternate analog test using bayesian model fusion	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17622
7D5B8539	Eliminating false positives in crosstalk noise analysis	eliminating false positives in crosstalk noise analysis	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19431
7E9835FD	On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits	on chip multi channel waveform monitoring for diagnostics of mixed signal vlsi circuits	2005	2005/03/07	10.1109/DATE.2005.230	design, automation, and test in europe	date		463BE6FF	19081
797F02AB	CrashTest'ing SWAT: accurate, gate-level evaluation of symptom-based resiliency solutions	crashtest ing swat accurate gate level evaluation of symptom based resiliency solutions	2012	2012/03/12	10.1109/DATE.2012.6176660	design, automation, and test in europe	date		463BE6FF	17330
7D62044C	40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS	40 4fj bit mm low swing on chip signaling with self resetting logic repeaters embedded within a mesh noc in 45nm soi cmos	2013	2013/03/18	10.7873/DATE.2013.332	design, automation, and test in europe	date		463BE6FF	17634
798CBF3C	Test time reduction in analogue/mixed-signal devices by defect oriented testing: An industrial example	test time reduction in analogue mixed signal devices by defect oriented testing an industrial example	2011	2011/03	10.1109/DATE.2011.5763065	design, automation, and test in europe	date		463BE6FF	17529
79878D1F	Reliability challenges of real-time systems in forthcoming technology nodes	reliability challenges of real time systems in forthcoming technology nodes	2013	2013/03/18	10.7873/DATE.2013.040	design, automation, and test in europe	date		463BE6FF	17328
7E54D3B8	From transistors to MEMS: throughput-aware power gating in CMOS circuits	from transistors to mems throughput aware power gating in cmos circuits	2010	2010/03/08	10.1109/DATE.2010.5457224	design, automation, and test in europe	date		463BE6FF	19094
7845C6D2	System level exploration of a STT-MRAM based level 1 data-cache	system level exploration of a stt mram based level 1 data cache	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19483
754A4DC0	Accurate electrothermal modeling of thermoelectric generators	accurate electrothermal modeling of thermoelectric generators	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
81766593	A high-performance parallel implementation of the Chambolle algorithm	a high performance parallel implementation of the chambolle algorithm	2011	2011/03	10.1109/DATE.2011.5763232	design, automation, and test in europe	date		463BE6FF	19463
7CA3DE1A	Interactive presentation: Improving the fault tolerance of nanometric PLA designs	interactive presentation improving the fault tolerance of nanometric pla designs	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19481
7B862729	Fast and accurate branch predictor simulation	fast and accurate branch predictor simulation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19404
77383F6B	Adaptive reduction of the frequency search space for multi-vdd digital circuits	adaptive reduction of the frequency search space for multi vdd digital circuits	2013	2013/03/18	10.7873/DATE.2013.072	design, automation, and test in europe	date		463BE6FF	19555
7D1CD155	Logic transformation for low power synthesis	logic transformation for low power synthesis	1999	1999/01/01	10.1109/DATE.1999.761112	design, automation, and test in europe	date		463BE6FF	19153
79D22AE5	Digital statistical analysis using VHDL	digital statistical analysis using vhdl	2010	2010/03	10.1109/DATE.2010.5456899	design, automation, and test in europe	date		463BE6FF	17648
7DABA605	Power Savings in Embedded Processors through Decode Filer Cache	power savings in embedded processors through decode filer cache	2002	2002/03/04	10.1109/DATE.2002.998311	design, automation, and test in europe	date		463BE6FF	18658
7D1CD8B1	High performance reliable variable latency carry select addition	high performance reliable variable latency carry select addition	2012	2012/03/12	10.1109/DATE.2012.6176685	design, automation, and test in europe	date		463BE6FF	17050
7E28E371	Functional Equivalence Checking for Verification of Algebraic Transformations on Array-Intensive Source Code	functional equivalence checking for verification of algebraic transformations on array intensive source code	2005	2005/03/07	10.1109/DATE.2005.163	design, automation, and test in europe	date		463BE6FF	19208
7EBF88A8	Profile-driven selective code compression [embedded systems]	profile driven selective code compression embedded systems	2003	2003	10.1109/DATE.2003.1253652	design, automation, and test in europe	date		463BE6FF	19555
7D155F26	Abstraction and refinement techniques in automated design debugging	abstraction and refinement techniques in automated design debugging	2007	2007/04/16	10.1109/DATE.2007.364455	design, automation, and test in europe	date		463BE6FF	19196
7E820B73	A Complete Data Scheduler for Multi-Context Reconfigurable Architectures	a complete data scheduler for multi context reconfigurable architectures	2002	2002/03/04	10.1109/DATE.2002.998354	design, automation, and test in europe	date		463BE6FF	18696
815338D4	MINLP Based Topology Synthesis for Delta Sigma Modulators Optimized for Signal Path Complexity, Sensitivity and Power Consumption	minlp based topology synthesis for delta sigma modulators optimized for signal path complexity sensitivity and power consumption	2005	2005/03/07	10.1109/DATE.2005.207	design, automation, and test in europe	date		463BE6FF	18806
7FE5E1DA	Masking the energy behavior of DES encryption [smart cards]	masking the energy behavior of des encryption smart cards	2003	2003	10.1109/DATE.2003.1253591	design, automation, and test in europe	date		463BE6FF	17040
7CDCFEF2	Tailored Solutions for Safety-Installations in the Loetschberg Tunnel - A Project with Importance for the Trans-European Rail Traffic	tailored solutions for safety installations in the loetschberg tunnel a project with importance for the trans european rail traffic	2008	2008	10.1109/DATE.2008.4484654	design, automation, and test in europe	date		463BE6FF	19555
7E1EC686	Dynamic thermal management in 3D multicore architectures	dynamic thermal management in 3d multicore architectures	2009	2009/04/20	10.1109/DATE.2009.5090885	design, automation, and test in europe	date		463BE6FF	18125
7D737A0D	Test quality and fault risk in digital filter datagraph BIST	test quality and fault risk in digital filter datagraph bist	2000	2000/01/01	10.1109/DATE.2000.840827	design, automation, and test in europe	date		463BE6FF	19003
774787F7	NFRs early estimation through software metrics	nfrs early estimation through software metrics	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7A3DC193	Simulation of the steady state of oscillators in the time domain	simulation of the steady state of oscillators in the time domain	2012	2012/03/12	10.1109/DATE.2012.6176702	design, automation, and test in europe	date		463BE6FF	19555
7F63E6FF	Quality estimation of test vectors and functional validation procedures based on fault and error models	quality estimation of test vectors and functional validation procedures based on fault and error models	1998	1998/02/23	10.1109/DATE.1998.655986	design, automation, and test in europe	date		463BE6FF	18941
7DA08692	Evaluating Coverage of Error Detection Logic for Soft Errors using Formal Methods	evaluating coverage of error detection logic for soft errors using formal methods	2006	2006	10.1109/DATE.2006.244062	design, automation, and test in europe	date		463BE6FF	18639
7FAFF6BD	On the correctness, optimality and precision of Static Probabilistic Timing Analysis	on the correctness optimality and precision of static probabilistic timing analysis	2014	2014/03	10.7873/DATE.2014.039	design, automation, and test in europe	date		463BE6FF	19073
7531293A	Interactive presentation: RECOPS: reconfiguring programmable devices for military hardware electronics	interactive presentation recops reconfiguring programmable devices for military hardware electronics	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19003
7F8FC065	Multi-output functional decomposition with exploitation of don't cares	multi output functional decomposition with exploitation of don t cares	1998	1998/02/23	10.1109/DATE.1998.655941	design, automation, and test in europe	date		463BE6FF	18758
7DFC3E26	Power gating design for standard-cell-like structured ASICs	power gating design for standard cell like structured asics	2010	2010/03/08	10.1109/DATE.2010.5457152	design, automation, and test in europe	date		463BE6FF	19486
7CFBA7C2	Dynamically reconfigurable hybrid cache: an energy-efficient last-level cache design	dynamically reconfigurable hybrid cache an energy efficient last level cache design	2012	2012/03/12	10.1109/DATE.2012.6176431	design, automation, and test in europe	date		463BE6FF	19174
7D47B071	Dynamic Runtime Re-Scheduling Allowing Multiple Implementations of a Task for Platform-Based Designs	dynamic runtime re scheduling allowing multiple implementations of a task for platform based designs	2002	2002/03/04	10.1109/DATE.2002.998288	design, automation, and test in europe	date		463BE6FF	18720
7DCBED8F	A novel tag access scheme for low power L2 cache	a novel tag access scheme for low power l2 cache	2011	2011/03	10.1109/DATE.2011.5763108	design, automation, and test in europe	date		463BE6FF	19313
7D927BAC	Working with process variation aware caches	working with process variation aware caches	2007	2007/04/16	10.1109/DATE.2007.364450	design, automation, and test in europe	date		463BE6FF	19010
7F6E7ECB	Dual transitions petri net based modelling technique for embedded systems specification	dual transitions petri net based modelling technique for embedded systems specification	2001	2001/03/13	10.1109/DATE.2001.915080	design, automation, and test in europe	date		463BE6FF	18786
7FD4CF81	Synthesis of low-overhead configurable source routing tables for network interfaces	synthesis of low overhead configurable source routing tables for network interfaces	2009	2009/04/20	10.1109/DATE.2009.5090668	design, automation, and test in europe	date		463BE6FF	18995
7DFC64E8	A reconfigurable, pipelined, conflict directed jumping search SAT solver	a reconfigurable pipelined conflict directed jumping search sat solver	2011	2011/03	10.1109/DATE.2011.5763199	design, automation, and test in europe	date		463BE6FF	19421
7D3F4BD0	The impact of loop unrolling on controller delay in high level synthesis	the impact of loop unrolling on controller delay in high level synthesis	2007	2007/04/16	10.1109/DATE.2007.364623	design, automation, and test in europe	date		463BE6FF	19235
7D3F6E1F	System-level modeling of a mixed-signal System on Chip for Wireless Sensor Networks	system level modeling of a mixed signal system on chip for wireless sensor networks	2011	2011/03	10.1109/DATE.2011.5763320	design, automation, and test in europe	date		463BE6FF	19458
7BB38AE2	Hot topic: 3D integration or how to scale in the 21st century	hot topic 3d integration or how to scale in the 21st century	2008	2008/03/10	10.1109/DATE.2008.4484889	design, automation, and test in europe	date		463BE6FF	19555
7D8C82BC	Approximate logic synthesis for error tolerant applications	approximate logic synthesis for error tolerant applications	2010	2010/03/08	10.1109/DATE.2010.5456913	design, automation, and test in europe	date		463BE6FF	16645
7F90060C	ABACUS: A technique for automated behavioral synthesis of approximate computing circuits	abacus a technique for automated behavioral synthesis of approximate computing circuits	2014	2014/03	10.7873/DATE.2014.374	design, automation, and test in europe	date		463BE6FF	19237
780BC87E	Operational fault detection and monitoring of a memristor-based LUT	operational fault detection and monitoring of a memristor based lut	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7C74212B	On GPU bus power reduction with 3D IC technologies	on gpu bus power reduction with 3d ic technologies	2014	2014/03	10.7873/DATE.2014.188	design, automation, and test in europe	date		463BE6FF	19555
7D093653	SoC Design and Test Considerations	soc design and test considerations	2003	2003/03/03	10.1109/DATE.2003.1253829	design, automation, and test in europe	date		463BE6FF	19199
7E849E12	Automatic Hardware Synthesis from Specifications: A Case Study	automatic hardware synthesis from specifications a case study	2007	2007/04	10.1109/DATE.2007.364456	design, automation, and test in europe	date		463BE6FF	18265
7DAE8FFE	Reduced-order modeling of large linear passive multi-terminal circuits using matrix-padÃ© approximation	reduced order modeling of large linear passive multi terminal circuits using matrix pade approximation	1998	1998/02/23	10.1109/DATE.1998.655909	design, automation, and test in europe	date		463BE6FF	18427
7DD0B151	Design challenges and emerging EDA solutions in mixed-signal IC design	design challenges and emerging eda solutions in mixed signal ic design	2001	2001/03/13	10.1109/DATE.2001.915100	design, automation, and test in europe	date		463BE6FF	17614
80A8FAC0	The road to energy-efficient systems: from hardware-driven to software-defined	the road to energy efficient systems from hardware driven to software defined	2010	2010/03/08	10.1109/DATE.2010.5457157	design, automation, and test in europe	date		463BE6FF	19555
7D31A59A	Impact of Bit-Width Specification on the Memory Hierarchy for a Real-Time Video Processing System	impact of bit width specification on the memory hierarchy for a real time video processing system	2006	2006	10.1109/DATE.2006.244095	design, automation, and test in europe	date		463BE6FF	18955
811EC5CA	SystemC and SystemVerilog: Where do they fit? Where are they going?	systemc and systemverilog where do they fit where are they going	2004	2004/02/16	10.1109/DATE.2004.1268837	design, automation, and test in europe	date		463BE6FF	19214
8179D783	Dynamic and distributed frequency assignment for energy and latency constrained MP-SoC	dynamic and distributed frequency assignment for energy and latency constrained mp soc	2009	2009/04/20	10.1109/DATE.2009.5090912	design, automation, and test in europe	date		463BE6FF	19130
75500857	Implicit index-aware model order reduction for RLC/RC networks	implicit index aware model order reduction for rlc rc networks	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19555
7C49C3E0	AnalogRouter: a new approach of current-driven routing for analog circuits	analogrouter a new approach of current driven routing for analog circuits	2001	2001/03/13	10.1109/DATE.2001.915167	design, automation, and test in europe	date		463BE6FF	17524
7DBC40A3	Energy parsimonious circuit design through probabilistic pruning	energy parsimonious circuit design through probabilistic pruning	2011	2011/03	10.1109/DATE.2011.5763130	design, automation, and test in europe	date		463BE6FF	18702
7E4DC98F	Supporting cache coherence in heterogeneous multiprocessor systems	supporting cache coherence in heterogeneous multiprocessor systems	2004	2004/02/16	10.1109/DATE.2004.1269047	design, automation, and test in europe	date		463BE6FF	18683
754D2A26	Keynote address: Challenges of digital consumer and mobile SoC's: more Moore possible?	keynote address challenges of digital consumer and mobile soc s more moore possible	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	17507
81788F95	FPGA-based networking systems for high data-rate and reliable in-vehicle communications	fpga based networking systems for high data rate and reliable in vehicle communications	2007	2007/04/16	10.1109/DATE.2007.364639	design, automation, and test in europe	date		463BE6FF	19093
7D9F6ED6	Worst-Case and Average-Case Analysis of n-Detection Test Sets	worst case and average case analysis of n detection test sets	2005	2005/03/07	10.1109/DATE.2005.330	design, automation, and test in europe	date		463BE6FF	19207
7D82D78B	An FPGA-based accelerator for cortical object classification	an fpga based accelerator for cortical object classification	2012	2012/03/12	10.1109/DATE.2012.6176559	design, automation, and test in europe	date		463BE6FF	19384
7F9995F4	A file-system-aware FTL design for flash-memory storage systems	a file system aware ftl design for flash memory storage systems	2009	2009/04/20	10.1109/DATE.2009.5090695	design, automation, and test in europe	date		463BE6FF	18809
76735DC2	Orchestrator: a low-cost solution to reduce voltage emergencies for multi-threaded applications	orchestrator a low cost solution to reduce voltage emergencies for multi threaded applications	2013	2013/03/18	10.7873/DATE.2013.056	design, automation, and test in europe	date		463BE6FF	19517
76EFE591	Fast and lightweight support for nested parallelism on cluster-based embedded many-cores	fast and lightweight support for nested parallelism on cluster based embedded many cores	2012	2012/03/12	10.1109/DATE.2012.6176441	design, automation, and test in europe	date		463BE6FF	17196
7DECEFF6	Efficiency evaluation of parametric failure mitigation techniques for reliable SRAM operation	efficiency evaluation of parametric failure mitigation techniques for reliable sram operation	2012	2012/03/12	10.1109/DATE.2012.6176700	design, automation, and test in europe	date		463BE6FF	19555
7D55EDBE	Pipelined implementation of a real time programmable encoder for low density parity check code on a reconfigurable instruction cell architecture	pipelined implementation of a real time programmable encoder for low density parity check code on a reconfigurable instruction cell architecture	2007	2007/04/16	10.1109/DATE.2007.364616	design, automation, and test in europe	date		463BE6FF	19223
817732DB	A Two-Tier Distributed Electronic Design Framework	a two tier distributed electronic design framework	2002	2002/03/04	10.1109/DATE.2002.998274	design, automation, and test in europe	date		463BE6FF	19000
75B8231C	Maximizing common idle time on multi-core processors with shared memory	maximizing common idle time on multi core processors with shared memory	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19003
7F5EF82B	Synthesis of Fault-Tolerant Schedules with Transparency/Performance Trade-offs for Distributed Embedded Systems	synthesis of fault tolerant schedules with transparency performance trade offs for distributed embedded systems	2006	2006	10.1109/DATE.2006.244067	design, automation, and test in europe	date		463BE6FF	19280
77D4A5E4	Global Responsibilities in SOC Design	global responsibilities in soc design	2002	2002/03/04	10.1109/DATE.2002.998240	design, automation, and test in europe	date		463BE6FF	19555
7E197005	BARP-a dynamic routing protocol for balanced distribution of traffic in NoCs	barp a dynamic routing protocol for balanced distribution of traffic in nocs	2008	2008/03/10	10.1109/DATE.2008.4484871	design, automation, and test in europe	date		463BE6FF	19030
7CB36064	System level online power management algorithms	system level online power management algorithms	2000	2000/01/01	10.1145/343647.343867	design, automation, and test in europe	date		463BE6FF	16083
7DB4C661	A cost-effective substantial-impact-filter based method to tolerate voltage emergencies	a cost effective substantial impact filter based method to tolerate voltage emergencies	2011	2011/03	10.1109/DATE.2011.5763055	design, automation, and test in europe	date		463BE6FF	19472
7E66DC02	Strategies for initial sizing and operating point analysis of analog circuits	strategies for initial sizing and operating point analysis of analog circuits	2011	2011/03	10.1109/DATE.2011.5763266	design, automation, and test in europe	date		463BE6FF	19299
7E059C2E	MODD: a new decision diagram and representation for multiple output binary functions	modd a new decision diagram and representation for multiple output binary functions	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19201
79F0B166	The mobile society: chances and challenges for micro- and power electronics	the mobile society chances and challenges for micro and power electronics	2012	2012/03/12	10.1109/DATE.2012.6176421	design, automation, and test in europe	date		463BE6FF	19555
764880CA	Threshold voltage distribution in MLC NAND flash memory: characterization, analysis, and modeling	threshold voltage distribution in mlc nand flash memory characterization analysis and modeling	2013	2013/03/18	10.7873/DATE.2013.266	design, automation, and test in europe	date		463BE6FF	18675
7C5A5BA1	WCET-Centric dynamic instruction cache locking	wcet centric dynamic instruction cache locking	2014	2014/03	10.7873/DATE.2014.040	design, automation, and test in europe	date		463BE6FF	17566
8000197D	Queue Management in Network Processors	queue management in network processors	2005	2005/03/07	10.1109/DATE.2005.251	design, automation, and test in europe	date		463BE6FF	19308
7E4FB818	Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits	modeling and analysis of loading effect in leakage of nano scaled bulk cmos logic circuits	2005	2005/03/07	10.1109/DATE.2005.210	design, automation, and test in europe	date		463BE6FF	19033
7E0DE840	A macromodelling methodology for efficient high-level simulation of substrate noise generation	a macromodelling methodology for efficient high level simulation of substrate noise generation	2004	2004/02/16	10.1109/DATE.2004.1269089	design, automation, and test in europe	date		463BE6FF	18970
766C3915	Dynamic configuration prefetching based on piecewise linear prediction	dynamic configuration prefetching based on piecewise linear prediction	2013	2013/03/18	10.7873/DATE.2013.173	design, automation, and test in europe	date		463BE6FF	17631
7D9F49A9	Distributed multimedia system design: a holistic perspective	distributed multimedia system design a holistic perspective	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19082
7DC5EDE6	Minimizing stand-by leakage power in static CMOS circuits	minimizing stand by leakage power in static cmos circuits	2001	2001/03/13	10.1109/DATE.2001.915051	design, automation, and test in europe	date		463BE6FF	18921
7E39955E	Abstract state machines as an intermediate representation for high-level synthesis	abstract state machines as an intermediate representation for high level synthesis	2011	2011/03	10.1109/DATE.2011.5763227	design, automation, and test in europe	date		463BE6FF	19310
75633952	Towards a meta-language for the concurrency concern in DSLs	towards a meta language for the concurrency concern in dsls	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
79629526	Carbon nanotube circuits: opportunities and challenges	carbon nanotube circuits opportunities and challenges	2013	2013/03/18	10.7873/DATE.2013.136	design, automation, and test in europe	date		463BE6FF	17586
7F8607EB	Methods and tools for component-based system design	methods and tools for component based system design	2011	2011/03	10.1109/DATE.2011.5763166	design, automation, and test in europe	date		463BE6FF	19352
7B8C7CBF	Complementary resistive switch based stateful logic operations using material implication	complementary resistive switch based stateful logic operations using material implication	2014	2014/03	10.7873/DATE.2014.198	design, automation, and test in europe	date		463BE6FF	19555
7E20B315	CUFFS: an instruction count based architectural framework for security of MPSoCs	cuffs an instruction count based architectural framework for security of mpsocs	2009	2009/04/20	10.1109/DATE.2009.5090769	design, automation, and test in europe	date		463BE6FF	19522
7FDC9ADC	Hardware evaluation of the stream cipher-based hash functions RadioGatÃºn and irRUPT	hardware evaluation of the stream cipher based hash functions radiogatun and irrupt	2009	2009/04/20	10.1109/DATE.2009.5090746	design, automation, and test in europe	date		463BE6FF	19476
7E9544DA	Extending Synchronous Languages for Generating Abstract Real-Time Models	extending synchronous languages for generating abstract real time models	2002	2002/03/04	10.1109/DATE.2002.998390	design, automation, and test in europe	date		463BE6FF	19291
7D919E78	INFORMER: An integrated framework for early-stage memory robustness analysis	informer an integrated framework for early stage memory robustness analysis	2014	2014/03	10.7873/DATE.2014.046	design, automation, and test in europe	date		463BE6FF	19555
8100C392	A compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states	a compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states	2007	2007/04/16	10.1109/DATE.2007.364453	design, automation, and test in europe	date		463BE6FF	19234
7B373AB2	Interactive presentation: A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA	interactive presentation a new asymmetric sram cell to reduce soft errors and leakage power in fpga	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19502
7E3E3BCF	A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures	a spatial mapping algorithm for heterogeneous coarse grained reconfigurable architectures	2006	2006	10.1109/DATE.2006.243737	design, automation, and test in europe	date		463BE6FF	18431
7ECC0284	On the automatic generation of SBST test programs for in-field test	on the automatic generation of sbst test programs for in field test	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19489
80F90B94	An Interval-Based Diagnosis Scheme for Identifying Failing Vectors in a Scan-BIST Environment	an interval based diagnosis scheme for identifying failing vectors in a scan bist environment	2002	2002/03/04	10.1109/DATE.2002.998302	design, automation, and test in europe	date		463BE6FF	18956
8015ACF4	Schedulability Analysis and Optimization for the Synthesis of Multi-Cluster Distributed Embedded Systems	schedulability analysis and optimization for the synthesis of multi cluster distributed embedded systems	2003	2003/03/03	10.1109/DATE.2003.1253606	design, automation, and test in europe	date		463BE6FF	18544
816F9649	Signal probability based statistical timing analysis	signal probability based statistical timing analysis	2008	2008/03/10	10.1109/DATE.2008.4484736	design, automation, and test in europe	date		463BE6FF	19355
7CDF8610	Interactive presentation: Task scheduling under performance constraints for reducing the energy consumption of the GALS multi-processor SoC	interactive presentation task scheduling under performance constraints for reducing the energy consumption of the gals multi processor soc	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19422
80132B70	Industrially Proving the SPIRIT Consortium Specifications for Design Chain Integration	industrially proving the spirit consortium specifications for design chain integration	2006	2006	10.1109/DATE.2006.243839	design, automation, and test in europe	date		463BE6FF	18360
80C755D0	Efficient variation-aware statistical dynamic timing analysis for delay test applications	efficient variation aware statistical dynamic timing analysis for delay test applications	2013	2013/03/18	10.7873/DATE.2013.069	design, automation, and test in europe	date		463BE6FF	19498
7E59D3B9	Novel physical unclonable function with process and environmental variations	novel physical unclonable function with process and environmental variations	2010	2010/03/08	10.1109/DATE.2010.5456967	design, automation, and test in europe	date		463BE6FF	17192
663C08C7	Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach	towards a time predictable dual issue microprocessor the patmos approach	2011	2011		design, automation, and test in europe	date		463BE6FF	17165
78B4A721	Assisted generation of frame conditions for formal models	assisted generation of frame conditions for formal models	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19415
7A78434F	Solving DQBF through quantifier elimination	solving dqbf through quantifier elimination	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19506
7F34B586	ezRealtime: a domain-specific modeling tool for embedded hard real-time software synthesis	ezrealtime a domain specific modeling tool for embedded hard real time software synthesis	2008	2008/03/10	10.1109/DATE.2008.4484888	design, automation, and test in europe	date		463BE6FF	19468
7E1E01DD	Transition-Time-Relation based capture-safety checking for at-speed scan test generation	transition time relation based capture safety checking for at speed scan test generation	2011	2011/03	10.1109/DATE.2011.5763300	design, automation, and test in europe	date		463BE6FF	19483
80D6C7B8	A fault list reduction approach for efficient bridge fault diagnosis	a fault list reduction approach for efficient bridge fault diagnosis	1999	1999/01/01	10.1109/DATE.1999.761228	design, automation, and test in europe	date		463BE6FF	19329
80A76A1F	CAN+: a new backward-compatible controller area network (CAN) protocol with up to 16x higher data rates	can a new backward compatible controller area network can protocol with up to 16x higher data rates	2009	2009/04/20	10.1109/DATE.2009.5090826	design, automation, and test in europe	date		463BE6FF	18928
7D9C0CB9	A systems theoretic approach to behavioural modeling and simulation of analog functional blocks	a systems theoretic approach to behavioural modeling and simulation of analog functional blocks	1998	1998/02/23		design, automation, and test in europe	date		463BE6FF	19249
811B6294	High speed neural network chip for trigger purposes in high energy physics	high speed neural network chip for trigger purposes in high energy physics	1998	1998/02/23	10.1109/DATE.1998.655844	design, automation, and test in europe	date		463BE6FF	19003
7EF90FD4	Functional Verification Methodology Based on Formal Interface Specification and Transactor Generation	functional verification methodology based on formal interface specification and transactor generation	2006	2006	10.1109/DATE.2006.243899	design, automation, and test in europe	date		463BE6FF	18363
78B798C5	Transparent linking of compiled software and synthesized hardware	transparent linking of compiled software and synthesized hardware	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7ED0638C	EASY - a system for computer-aided examination of analog circuits	easy a system for computer aided examination of analog circuits	1998	1998/02/23	10.1109/DATE.1998.655926	design, automation, and test in europe	date		463BE6FF	19404
816D5A1E	Techniques to Evolve a C++ Based System Design Language	techniques to evolve a c based system design language	2002	2002/03/04	10.1109/DATE.2002.998289	design, automation, and test in europe	date		463BE6FF	16606
7C334E80	The future of flexible HW platform architectures (panel session)	the future of flexible hw platform architectures panel session	2000	2000/01/01	10.1145/343647.343874	design, automation, and test in europe	date		463BE6FF	19555
7ED6F3D7	Systematic Figure of Merit Computation for the Design of Pipeline ADC	systematic figure of merit computation for the design of pipeline adc	2005	2005/03/07	10.1109/DATE.2005.292	design, automation, and test in europe	date		463BE6FF	19555
5EAC6BC5	An Automatic C code Instrumentation Framework for High Level Algorithmic Complexity Analysis and System Design	an automatic c code instrumentation framework for high level algorithmic complexity analysis and system design	2004	2004	10.5075/epfl-thesis-2839	design automation and test in europe	date		463BE6FF	17603
7C3B55E2	STT MRAM-Based PUFs	stt mram based pufs	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17654
7F22A9E4	On multiplexed signal tracing for post-silicon debug	on multiplexed signal tracing for post silicon debug	2011	2011/03	10.1109/DATE.2011.5763116	design, automation, and test in europe	date		463BE6FF	19346
801734E9	Test resource partitioning: a design and test issue	test resource partitioning a design and test issue	2001	2001	10.1109/DATE.2001.914997	design, automation, and test in europe	date		463BE6FF	19064
7922DB55	User-aware energy efficient streaming strategy for smartphone based video playback applications	user aware energy efficient streaming strategy for smartphone based video playback applications	2013	2013/03/18	10.7873/DATE.2013.065	design, automation, and test in europe	date		463BE6FF	19274
8042EE59	An HVS-based adaptive computational complexity reduction scheme for H.264/AVC video encoder using prognostic early mode exclusion	an hvs based adaptive computational complexity reduction scheme for h 264 avc video encoder using prognostic early mode exclusion	2010	2010/03/08	10.1109/DATE.2010.5457091	design, automation, and test in europe	date		463BE6FF	17009
7E6EF46B	Global optimization of integrated transformers for high frequency microwave circuits using a Gaussian process based surrogate model	global optimization of integrated transformers for high frequency microwave circuits using a gaussian process based surrogate model	2011	2011/03	10.1109/DATE.2011.5763181	design, automation, and test in europe	date		463BE6FF	19417
80734F95	Data management: limiter or accelerator for electronic design creativity	data management limiter or accelerator for electronic design creativity	2001	2001/03/13	10.1109/DATE.2001.915018	design, automation, and test in europe	date		463BE6FF	19555
802FF83C	Computation of buffer capacities for throughput constrained and data dependent inter-task communication	computation of buffer capacities for throughput constrained and data dependent inter task communication	2008	2008/03/10	10.1145/1403375.1403530	design, automation, and test in europe	date		463BE6FF	19128
7ED76412	Scheduling of outputs in grammar-based hardware synthesis of data communication protocols	scheduling of outputs in grammar based hardware synthesis of data communication protocols	1998	1998/02/23	10.1109/DATE.1998.655919	design, automation, and test in europe	date		463BE6FF	19095
816D7678	Automatic Generation of Simulation Monitors from Quantitative Constraint Formula	automatic generation of simulation monitors from quantitative constraint formula	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18312
80C9B773	False Path Elimination in Quasi-Static Scheduling	false path elimination in quasi static scheduling	2002	2002/03/04		design, automation, and test in europe	date		463BE6FF	19256
803C7284	Powering and communicating with mm-size implants	powering and communicating with mm size implants	2011	2011/03	10.1109/DATE.2011.5763123	design, automation, and test in europe	date		463BE6FF	19222
32C9E3C1	Repeater Insertion Techniques for 3D Interconnects	repeater insertion techniques for 3d interconnects	2010	2010		design, automation, and test in europe	date		463BE6FF	19555
8162D537	A Middleware-centric Design Flow for Networked Embedded Systems	a middleware centric design flow for networked embedded systems	2007	2007/04	10.1109/DATE.2007.364432	design, automation, and test in europe	date		463BE6FF	19382
809D3F11	Resolution of dynamic memory allocation and pointers for the behavioral synthesis form C	resolution of dynamic memory allocation and pointers for the behavioral synthesis form c	2000	2000/01/01	10.1145/343647.343788	design, automation, and test in europe	date		463BE6FF	18368
7E9348AE	Fast and accurate protocol specific bus modeling using TLM 2.0	fast and accurate protocol specific bus modeling using tlm 2 0	2009	2009/04/20	10.1109/DATE.2009.5090680	design, automation, and test in europe	date		463BE6FF	17579
80669E5D	A Process Splitting Transformation For Kahn Process Networks	a process splitting transformation for kahn process networks	2007	2007/04	10.1109/DATE.2007.364486	design, automation, and test in europe	date		463BE6FF	19407
7C56E4E8	Reliability-aware mapping optimization of multi-core systems with mixed-criticality	reliability aware mapping optimization of multi core systems with mixed criticality	2014	2014/03	10.7873/DATE.2014.340	design, automation, and test in europe	date		463BE6FF	17592
7AE23680	A coupling area reduction technique applying ODC shifting	a coupling area reduction technique applying odc shifting	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
33237469	Using file system virtualization to avoid metadata bottlenecks	using file system virtualization to avoid metadata bottlenecks	2010	2010/03		design, automation, and test in europe	date		463BE6FF	19555
763E8C3C	Iterative improvement based multi-way netlist partitioning for FPGAs	iterative improvement based multi way netlist partitioning for fpgas	1999	1999/01/01	10.1109/DATE.1999.761187	design, automation, and test in europe	date		463BE6FF	19160
77E3BBE7	PhÅ“nix: reviving MLC blocks as SLC to extend NAND flash devices lifetime	phÅ“nix reviving mlc blocks as slc to extend nand flash devices lifetime	2013	2013/03/18	10.7873/DATE.2013.059	design, automation, and test in europe	date		463BE6FF	17478
7E02A2C0	An MDE methodology for the development of high-integrity real-time systems	an mde methodology for the development of high integrity real time systems	2009	2009/04/20	10.1109/DATE.2009.5090837	design, automation, and test in europe	date		463BE6FF	18831
80E088A0	The Role of Model-Level Transactors and UML in Functional Prototyping of Systems-on-Chip: A Software-Radio Application	the role of model level transactors and uml in functional prototyping of systems on chip a software radio application	2005	2005/03/07	10.1109/DATE.2005.309	design, automation, and test in europe	date		463BE6FF	19133
7F447AC0	A Burst-Mode Oriented Back-End for the Balsa Synthesis System	a burst mode oriented back end for the balsa synthesis system	2002	2002/03/04	10.1109/DATE.2002.998294	design, automation, and test in europe	date		463BE6FF	18598
7EFE879C	Efficient Link Capacity and QoS Design for Network-on-Chip	efficient link capacity and qos design for network on chip	2006	2006	10.1109/DATE.2006.243951	design, automation, and test in europe	date		463BE6FF	18535
807AB0EE	Bound Set Selection and Circuit Re-Synthesis for Area/Delay Driven Decomposition	bound set selection and circuit re synthesis for area delay driven decomposition	2005	2005/03/07	10.1109/DATE.2005.83	design, automation, and test in europe	date		463BE6FF	18869
80656A4A	Test front loading in early stages of automotive software development based on AUTOSAR	test front loading in early stages of automotive software development based on autosar	2010	2010/03/08	10.1109/DATE.2010.5457166	design, automation, and test in europe	date		463BE6FF	17401
761D9A01	The rugby model: a conceptual frame for the study of modelling, analysis and synthesis concepts of electronic systems	the rugby model a conceptual frame for the study of modelling analysis and synthesis concepts of electronic systems	1999	1999/01/01	10.1109/DATE.1999.761131	design, automation, and test in europe	date		463BE6FF	18805
7DCAB416	Optimization of standard cell based detailed placement for 16 nm FinFET process	optimization of standard cell based detailed placement for 16 nm finfet process	2014	2014/03	10.7873/DATE.2014.370	design, automation, and test in europe	date		463BE6FF	17547
8088B02A	VHDL-AMS: the missing link in system design - experiments with unified modelling in automative engineering	vhdl ams the missing link in system design experiments with unified modelling in automative engineering	1998	1998/02/23	10.1109/DATE.1998.655837	design, automation, and test in europe	date		463BE6FF	18898
80C92B08	Improving SAT-Based Bounded Model Checking by Means of BDD-Based Approximate Traversals	improving sat based bounded model checking by means of bdd based approximate traversals	2003	2003/03/03	10.1109/DATE.2003.1253720	design, automation, and test in europe	date		463BE6FF	19235
800FA0FE	Efficient computation of the worst-delay corner	efficient computation of the worst delay corner	2007	2007/04/16	10.1109/DATE.2007.364533	design, automation, and test in europe	date		463BE6FF	18605
7DE00200	Advanced system on a chip design based on controllable-polarity FETs	advanced system on a chip design based on controllable polarity fets	2014	2014/03	10.7873/DATE.2014.248	design, automation, and test in europe	date		463BE6FF	17603
7E9616DE	Interconnection framework for high-throughput, flexible LDPC decoders	interconnection framework for high throughput flexible ldpc decoders	2006	2006	10.1109/DATE.2006.243815	design, automation, and test in europe	date		463BE6FF	18559
7C8BD23F	A generic, scalable and globally arbitrated memory tree for shared DRAM access in real-time systems	a generic scalable and globally arbitrated memory tree for shared dram access in real time systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17613
8096214F	Coverage Loss By Using Space Compactors in Presence of Unknown Values	coverage loss by using space compactors in presence of unknown values	2006	2006	10.1109/DATE.2006.243930	design, automation, and test in europe	date		463BE6FF	19318
7F970E75	An automated data structure migration concept â€” From CAN to Ethernet/IP in automotive embedded systems (CANoverIP)	an automated data structure migration concept from can to ethernet ip in automotive embedded systems canoverip	2011	2011/03	10.1109/DATE.2011.5763027	design, automation, and test in europe	date		463BE6FF	19003
7B1E8BCD	Malleable NoC: dark silicon inspired adaptable Network-on-Chip	malleable noc dark silicon inspired adaptable network on chip	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7FCF05AB	Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels	effectiveness of adaptive supply voltage and body bias as post silicon variability compensation techniques for full swing and low swing on chip communication channels	2009	2009/04/20	10.1109/DATE.2009.5090884	design, automation, and test in europe	date		463BE6FF	19418
7A1738C8	A 3D reconfigurable platform for 4G telecom applications	a 3d reconfigurable platform for 4g telecom applications	2011	2011/03	10.1109/DATE.2011.5763282	design, automation, and test in europe	date		463BE6FF	19555
75CCF3F7	Middleware services for network interoperability in smart energy efficient buildings	middleware services for network interoperability in smart energy efficient buildings	2012	2012/03/12	10.1109/DATE.2012.6176491	design, automation, and test in europe	date		463BE6FF	19555
75974951	An energy efficient backup scheme with low inrush current for nonvolatile SRAM in energy harvesting sensor nodes	an energy efficient backup scheme with low inrush current for nonvolatile sram in energy harvesting sensor nodes	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19451
8035F8DD	Model Reuse through Hardware Design Patterns	model reuse through hardware design patterns	2005	2005/03/07	10.1109/DATE.2005.209	design, automation, and test in europe	date		463BE6FF	18999
802D1FDD	Program phase and runtime distribution-aware online DVFS for combined Vdd/Vbb scaling	program phase and runtime distribution aware online dvfs for combined vdd vbb scaling	2009	2009/04/20	10.1109/DATE.2009.5090699	design, automation, and test in europe	date		463BE6FF	19283
788F7C8C	SAFE: Security-Aware FlexRay Scheduling Engine	safe security aware flexray scheduling engine	2014	2014/03	10.7873/DATE.2014.021	design, automation, and test in europe	date		463BE6FF	19555
8055C513	System-level process variability analysis and mitigation for 3D MPSoCs	system level process variability analysis and mitigation for 3d mpsocs	2009	2009/04/20	10.1109/DATE.2009.5090739	design, automation, and test in europe	date		463BE6FF	19145
7F4F3629	Power-Manageable Scheduling Technique for Control Dominated High-Level Synthesis	power manageable scheduling technique for control dominated high level synthesis	2002	2002/03/04	10.1109/DATE.2002.998424	design, automation, and test in europe	date		463BE6FF	18667
791BB3ED	Analog design for reuse - case study: very low-voltage sigma-delta modulator	analog design for reuse case study very low voltage sigma delta modulator	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	18973
78965B8F	Formulation of Low-Order Dominant Poles for Y-Matrix of Interconnects	formulation of low order dominant poles for y matrix of interconnects	2002	2002/03/04	10.1109/DATE.2002.998393	design, automation, and test in europe	date		463BE6FF	19003
7D706600	On the Analysis of Reed Solomon Coding for Resilience to Transient/Permanent Faults in Highly Reliable Memories	on the analysis of reed solomon coding for resilience to transient permanent faults in highly reliable memories	2005	2005/03/07	10.1109/DATE.2005.227	design, automation, and test in europe	date		463BE6FF	19444
7F3448A7	Aging-resilient design of pipelined architectures using novel detection and correction circuits	aging resilient design of pipelined architectures using novel detection and correction circuits	2010	2010/03/08	10.1109/DATE.2010.5457203	design, automation, and test in europe	date		463BE6FF	19136
05846ABD	Automatic Generation of Fast Ti med Simulation Models for OS in SoC Design	automatic generation of fast ti med simulation models for os in soc design	2002			design, automation, and test in europe	date		463BE6FF	19555
7EEE6E67	An abstraction-guided simulation approach using Markov models for microprocessor verification	an abstraction guided simulation approach using markov models for microprocessor verification	2010	2010/03/08	10.1109/DATE.2010.5457155	design, automation, and test in europe	date		463BE6FF	19317
7F721B01	Embedded Tutorial - ARTEMIS and ENIAC Joint Undertakings: A New Approach to Conduct Research in Europe	embedded tutorial artemis and eniac joint undertakings a new approach to conduct research in europe	2008	2008/03	10.1109/DATE.2008.4484752	design, automation, and test in europe	date		463BE6FF	19555
806DD29A	Extraction of schematic array models for memory circuits	extraction of schematic array models for memory circuits	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19418
7EAFE0E0	Trim bit setting of analog filters using wavelet-based supply current analysis	trim bit setting of analog filters using wavelet based supply current analysis	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19318
8116C0B8	Partially redundant logic detection using symbolic equivalence checking in reversible and irreversible logic circuits	partially redundant logic detection using symbolic equivalence checking in reversible and irreversible logic circuits	2008	2008/03/10	10.1109/DATE.2008.4484932	design, automation, and test in europe	date		463BE6FF	18938
7D6F3130	Verifying analog oscillator circuits using forward/backward abstraction refinement	verifying analog oscillator circuits using forward backward abstraction refinement	2006	2006	10.1109/DATE.2006.244113	design, automation, and test in europe	date		463BE6FF	18165
75096DB7	Minimizing state-of-health degradation in hybrid electrical energy storage systems with arbitrary source and load profiles	minimizing state of health degradation in hybrid electrical energy storage systems with arbitrary source and load profiles	2014	2014/03	10.7873/DATE.2014.123	design, automation, and test in europe	date		463BE6FF	17560
7CA9855F	An efficient solar energy harvester for wireless sensor nodes	an efficient solar energy harvester for wireless sensor nodes	2008	2008/03/10	10.1109/DATE.2008.4484670	design, automation, and test in europe	date		463BE6FF	18509
7C822FCE	MALEC: a multiple access low energy cache	malec a multiple access low energy cache	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19274
78A62E61	ElastiStore: An elastic buffer architecture for Network-on-Chip routers	elastistore an elastic buffer architecture for network on chip routers	2014	2014/03	10.7873/DATE.2014.253	design, automation, and test in europe	date		463BE6FF	19395
7D4B9F46	LIT - An Automatic Layout Generation Tool for Trapezoidal Association of Transistors for Basic Analog Building Blocks	lit an automatic layout generation tool for trapezoidal association of transistors for basic analog building blocks	2003	2003/03/03	10.1109/DATE.2003.1253756	design, automation, and test in europe	date		463BE6FF	18183
7CBE7B3C	A novel modeling attack resistant PUF design based on non-linear voltage transfer characteristics	a novel modeling attack resistant puf design based on non linear voltage transfer characteristics	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D05A1A5	Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect	lightweight implementation of the posix threads api for an on chip mips multiprocessor with vci interconnect	2003	2003/03/03	10.1109/DATE.2003.1253805	design, automation, and test in europe	date		463BE6FF	18298
7F15028D	A flexible high throughput multi-ASIP architecture for LDPC and turbo decoding	a flexible high throughput multi asip architecture for ldpc and turbo decoding	2011	2011/03	10.1109/DATE.2011.5763047	design, automation, and test in europe	date		463BE6FF	19224
7D2A767A	Optimized timed hardware software cosimulation without roll-back	optimized timed hardware software cosimulation without roll back	1998	1998/02/23	10.1109/DATE.1998.655981	design, automation, and test in europe	date		463BE6FF	16398
81536CED	Memory-aware NoC exploration and design	memory aware noc exploration and design	2008	2008/03/10	10.1109/DATE.2008.4484829	design, automation, and test in europe	date		463BE6FF	19002
7A7914D3	Thermal management of batteries using a hybrid supercapacitor architecture	thermal management of batteries using a hybrid supercapacitor architecture	2014	2014/03	10.7873/DATE.2014.344	design, automation, and test in europe	date		463BE6FF	19555
7A5A5AC6	Knowledge-intensive, causal reasoning for analog circuit topology synthesis in emergent and innovative applications	knowledge intensive causal reasoning for analog circuit topology synthesis in emergent and innovative applications	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
800D2F77	Zero-efficient buffer design for reliable network-on-chip in tiled chip-multi-processor	zero efficient buffer design for reliable network on chip in tiled chip multi processor	2008	2008/03/10	10.1109/DATE.2008.4484913	design, automation, and test in europe	date		463BE6FF	19206
7EF27DF3	Error patterns in MLC NAND flash memory: measurement, characterization, and analysis	error patterns in mlc nand flash memory measurement characterization and analysis	2012	2012/03/12	10.1109/DATE.2012.6176524	design, automation, and test in europe	date		463BE6FF	16312
7FB87CB8	Control Circuit Templates for Asynchronous Bundled-Data Pipelines	control circuit templates for asynchronous bundled data pipelines	2002	2002/03/04	10.1109/DATE.2002.998454	design, automation, and test in europe	date		463BE6FF	18898
803032F4	A Shift Register based Clause Evaluator for Reconfigurable SAT Solver	a shift register based clause evaluator for reconfigurable sat solver	2007	2007/04	10.1109/DATE.2007.364583	design, automation, and test in europe	date		463BE6FF	19281
6338E815	Exploiting hierarchy for multiple error correction in combinational circuits	exploiting hierarchy for multiple error correction in combinational circuits	2000	2000	10.1109/DATE.2000.840891	design automation and test in europe	date		463BE6FF	19555
7F8E724D	An efficient algorithm to integrated scheduling and allocation in high-level test synthesis	an efficient algorithm to integrated scheduling and allocation in high level test synthesis	1998	1998/02/23	10.1109/DATE.1998.655839	design, automation, and test in europe	date		463BE6FF	19287
753A2AA9	PT-AMC: integrating preemption thresholds into mixed-criticality scheduling	pt amc integrating preemption thresholds into mixed criticality scheduling	2013	2013/03/18	10.7873/DATE.2013.042	design, automation, and test in europe	date		463BE6FF	17412
7FBA3AA5	Avoiding False Negatives in Formal Verification for Protocol-Driven Blocks	avoiding false negatives in formal verification for protocol driven blocks	2006	2006	10.1109/DATE.2006.244074	design, automation, and test in europe	date		463BE6FF	19205
7B377475	A fast spatial variation modeling algorithm for efficient test cost reduction of analog/RF circuits	a fast spatial variation modeling algorithm for efficient test cost reduction of analog rf circuits	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
806CB123	Scan power minimization through stimulus and response transformations	scan power minimization through stimulus and response transformations	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18723
816395D6	Logical reliability of interacting real-time tasks	logical reliability of interacting real time tasks	2008	2008/03/10	10.1109/DATE.2008.4484790	design, automation, and test in europe	date		463BE6FF	19135
7583CAFF	A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems	a transition signaling bundled data noc switch architecture for cost effective gals multicore systems	2013	2013/03/18	10.7873/DATE.2013.079	design, automation, and test in europe	date		463BE6FF	19088
7B734639	A Linux-governor based Dynamic Reliability Manager for android mobile devices	a linux governor based dynamic reliability manager for android mobile devices	2014	2014/03	10.7873/DATE.2014.117	design, automation, and test in europe	date		463BE6FF	19161
804174B6	System-level power analysis methodology applied to the AMBA AHB bus [SoC applications]	system level power analysis methodology applied to the amba ahb bus soc applications	2003	2003	10.1109/DATE.2003.1253801	design, automation, and test in europe	date		463BE6FF	17553
753714BB	Post-synthesis leakage power minimization	post synthesis leakage power minimization	2012	2012/03/12	10.1109/DATE.2012.6176440	design, automation, and test in europe	date		463BE6FF	17591
796B8377	Code generation for embedded heterogeneous architectures on android	code generation for embedded heterogeneous architectures on android	2014	2014/03	10.7873/DATE.2014.099	design, automation, and test in europe	date		463BE6FF	17438
7B5FFE47	Process-variation-aware Iddq diagnosis for nano-scale CMOS designs - the first step	process variation aware iddq diagnosis for nano scale cmos designs the first step	2013	2013/03/18	10.7873/DATE.2013.101	design, automation, and test in europe	date		463BE6FF	19555
80A516C7	Instruction scheduling for power reduction in processor-based system design	instruction scheduling for power reduction in processor based system design	1998	1998/02/23	10.1109/DATE.1998.655958	design, automation, and test in europe	date		463BE6FF	17797
7EF5E58F	Intermittent scan chain fault diagnosis based on signal probability analysis	intermittent scan chain fault diagnosis based on signal probability analysis	2004	2004/02/16	10.1109/DATE.2004.1269035	design, automation, and test in europe	date		463BE6FF	18883
8004C196	Introduction to Hardware Abstraction Layers for SoC	introduction to hardware abstraction layers for soc	2003	2003/03/03	10.1109/DATE.2003.1253629	design, automation, and test in europe	date		463BE6FF	17628
7C92D93D	Single chip or hybrid system integration	single chip or hybrid system integration	1999	1999/01/01	10.1109/DATE.1999.761192	design, automation, and test in europe	date		463BE6FF	19555
798C6025	Real-time optimization of the battery banks lifetime in Hybrid Residential Electrical Systems	real time optimization of the battery banks lifetime in hybrid residential electrical systems	2014	2014/03	10.7873/DATE.2014.152	design, automation, and test in europe	date		463BE6FF	17547
7D14CF3C	Loop shifting and compaction for the high-level synthesis of designs with complex control flow	loop shifting and compaction for the high level synthesis of designs with complex control flow	2004	2004/02/16	10.1109/DATE.2004.1268836	design, automation, and test in europe	date		463BE6FF	18508
58AA3DD3	The ProGram Compiler	the program compiler	2003	2003		design, automation, and test in europe	date		463BE6FF	19555
790E2AC9	Digital MOS circuit partitioning with symbolic modeling	digital mos circuit partitioning with symbolic modeling	1999	1999/01/01	10.1109/DATE.1999.761173	design, automation, and test in europe	date		463BE6FF	19555
78329CA2	Leveraging variable function resilience for selective software reliability on unreliable hardware	leveraging variable function resilience for selective software reliability on unreliable hardware	2013	2013/03/18	10.7873/DATE.2013.354	design, automation, and test in europe	date		463BE6FF	17387
7CFC50D0	Fast hardware-software coverification by optimistic execution of real processor	fast hardware software coverification by optimistic execution of real processor	2000	2000/01/01	10.1109/DATE.2000.840857	design, automation, and test in europe	date		463BE6FF	18754
7DD2BC1B	Integrated end-to-end timing analysis of networked AUTOSAR-compliant systems	integrated end to end timing analysis of networked autosar compliant systems	2010	2010/03/08	10.1109/DATE.2010.5457184	design, automation, and test in europe	date		463BE6FF	19070
7D86F61D	Time-critical computing on a single-chip massively parallel processor	time critical computing on a single chip massively parallel processor	2014	2014/03		design, automation, and test in europe	date		463BE6FF	17380
779A32A4	Hierarchical constraint transformation using directed interval search for analog system synthesis	hierarchical constraint transformation using directed interval search for analog system synthesis	1999	1999/01/01	10.1109/DATE.1999.761142	design, automation, and test in europe	date		463BE6FF	18966
809E641B	Testing DSP cores based on self-test programs	testing dsp cores based on self test programs	1998	1998/02/23	10.1109/DATE.1998.655852	design, automation, and test in europe	date		463BE6FF	17235
790DFE9F	Automated rectification methodologies to functional state-space unreachability	automated rectification methodologies to functional state space unreachability	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D1F04D9	Fast and accurate routing demand estimation for efficient routability-driven placement	fast and accurate routing demand estimation for efficient routability driven placement	2007	2007/04/16	10.1109/DATE.2007.364463	design, automation, and test in europe	date		463BE6FF	18426
7EE031DC	Low power interconnects for SIMD computers	low power interconnects for simd computers	2011	2011/03	10.1109/DATE.2011.5763098	design, automation, and test in europe	date		463BE6FF	19483
7D508B3F	X-SENSE: Sensing in extreme environments	x sense sensing in extreme environments	2011	2011/03	10.1109/DATE.2011.5763236	design, automation, and test in europe	date		463BE6FF	18972
7FFD73B1	Panel 6.8: The challenges of heterogeneous multicore debug	panel 6 8 the challenges of heterogeneous multicore debug	2010	2010/03	10.1109/DATE.2010.5456944	design, automation, and test in europe	date		463BE6FF	19555
7B5B884F	Testing for SoCs with advanced static and dynamic power-management capabilities	testing for socs with advanced static and dynamic power management capabilities	2013	2013/03/18	10.7873/DATE.2013.158	design, automation, and test in europe	date		463BE6FF	17563
7D2E0D64	Global Wire Bus Configuration with Minimum Delay Uncertainty	global wire bus configuration with minimum delay uncertainty	2003	2003/03/03	10.1109/DATE.2003.1253586	design, automation, and test in europe	date		463BE6FF	17162
7CEE57F6	An algorithm to minimize leakage through simultaneous input vector control and circuit modification	an algorithm to minimize leakage through simultaneous input vector control and circuit modification	2007	2007/04/16	10.1109/DATE.2007.364662	design, automation, and test in europe	date		463BE6FF	19075
779D4229	GTFUZZ: a novel algorithm for robust dynamic power optimization via gate sizing with fuzzy games	gtfuzz a novel algorithm for robust dynamic power optimization via gate sizing with fuzzy games	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19472
78FE83D2	An energy efficient DRAM subsystem for 3D integrated SoCs	an energy efficient dram subsystem for 3d integrated socs	2012	2012/03/12	10.1109/DATE.2012.6176668	design, automation, and test in europe	date		463BE6FF	17537
7F4248B3	A decade of reconfigurable computing: a visionary retrospective	a decade of reconfigurable computing a visionary retrospective	2001	2001/03/13	10.1109/DATE.2001.915091	design, automation, and test in europe	date		463BE6FF	15848
7B7930F2	Automated system testing using dynamic and resource restricted clients	automated system testing using dynamic and resource restricted clients	2014	2014/03	10.7873/DATE.2014.335	design, automation, and test in europe	date		463BE6FF	19555
7E922654	Scalable architecture for on-chip neural network training using swarm intelligence	scalable architecture for on chip neural network training using swarm intelligence	2008	2008/03/10	10.1109/DATE.2008.4484865	design, automation, and test in europe	date		463BE6FF	19168
807CAB5F	Denotational semantics of a behavioral subset of VHDL	denotational semantics of a behavioral subset of vhdl	1998	1998/02/23	10.1109/DATE.1998.655996	design, automation, and test in europe	date		463BE6FF	18965
7CF5B719	Exploiting correlation kernels for efficient handling of intra-die spatial correlation, with application to statistical timing	exploiting correlation kernels for efficient handling of intra die spatial correlation with application to statistical timing	2008	2008/03/10	10.1109/DATE.2008.4484781	design, automation, and test in europe	date		463BE6FF	19349
805E4AC4	An extension to SystemC-A to support mixed-technology systems with distributed components	an extension to systemc a to support mixed technology systems with distributed components	2011	2011/03	10.1109/DATE.2011.5763205	design, automation, and test in europe	date		463BE6FF	19404
75A17899	Model predictive control over delay-based differentiated services control networks	model predictive control over delay based differentiated services control networks	2013	2013/03/18	10.7873/DATE.2013.234	design, automation, and test in europe	date		463BE6FF	17579
7A2FD798	Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique	leakage power reduction for deeply scaled finfet circuits operating in multiple voltage regimes using fine grained gate length biasing technique	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
77B8B63D	High performance single supply CMOS inverter level up shifter for multi: supply voltages domains	high performance single supply cmos inverter level up shifter for multi supply voltages domains	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19318
80632774	GentleCool : cooling aware proactive workload scheduling in multi-machine systems	gentlecool cooling aware proactive workload scheduling in multi machine systems	2010	2010/03/08	10.1109/DATE.2010.5457191	design, automation, and test in europe	date		463BE6FF	17445
78BAD28B	A defect-aware reconfigurable cache architecture for low-vccmin DVFS-enabled systems	a defect aware reconfigurable cache architecture for low vccmin dvfs enabled systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19498
7E020731	Hierarchical characterization of analog integrated CMOS circuits	hierarchical characterization of analog integrated cmos circuits	1998	1998/02/23	10.1109/DATE.1998.655925	design, automation, and test in europe	date		463BE6FF	17483
8056CB8F	A Control Theoretic Approach to Run-Time Energy Optimization of Pipelined Processing in MPSoCs	a control theoretic approach to run time energy optimization of pipelined processing in mpsocs	2006	2006	10.1109/DATE.2006.243772	design, automation, and test in europe	date		463BE6FF	17232
85A3360F	A Ultra-Low-Power FPGA Based on Monolithically Integrated RRAMs (invited)	a ultra low power fpga based on monolithically integrated rrams invited	2015	2015		design, automation, and test in europe	date		463BE6FF	19555
7EB9D601	A unified technique for PCB/MCM design by combining electromagnetic field analysis with circuit simulator	a unified technique for pcb mcm design by combining electromagnetic field analysis with circuit simulator	1998	1998/02/23	10.1109/DATE.1998.655984	design, automation, and test in europe	date		463BE6FF	17397
78DE0DE7	Using timing analysis for the design of future switched based ethernet automotive networks	using timing analysis for the design of future switched based ethernet automotive networks	2012	2012/03/12	10.1109/DATE.2012.6176433	design, automation, and test in europe	date		463BE6FF	17462
805EF7B2	Finding the worst voltage violation in multi-domain clock gated power network	finding the worst voltage violation in multi domain clock gated power network	2008	2008/03/10	10.1109/DATE.2008.4484906	design, automation, and test in europe	date		463BE6FF	19209
7EFEC84B	A performance-driven MCM router with special consideration of crosstalk reduction	a performance driven mcm router with special consideration of crosstalk reduction	1998	1998/02/23	10.1109/DATE.1998.655899	design, automation, and test in europe	date		463BE6FF	19243
7D9E6CE6	A monitor interconnect and support subsystem for multicore processors	a monitor interconnect and support subsystem for multicore processors	2009	2009/04/20	10.1109/DATE.2009.5090766	design, automation, and test in europe	date		463BE6FF	19109
7A49A8CE	Optimal design and management of a smart residential PV and energy storage system	optimal design and management of a smart residential pv and energy storage system	2014	2014/03	10.7873/DATE.2014.154	design, automation, and test in europe	date		463BE6FF	19555
7E5FEDF0	Composition Trees in Finding Best Variable Orderings for ROBDDs	composition trees in finding best variable orderings for robdds	2002	2002/03/04	10.1109/DATE.2002.998440	design, automation, and test in europe	date		463BE6FF	19333
7DE7DFDA	A quantitative analysis of performance benefits of 3D die stacking on mobile and embedded SoC	a quantitative analysis of performance benefits of 3d die stacking on mobile and embedded soc	2011	2011/03	10.1109/DATE.2011.5763214	design, automation, and test in europe	date		463BE6FF	19478
77799B68	Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding	efficient test data compression and decompression for system on a chip using internal scan chains and golomb coding	2001	2001/03/13	10.1109/DATE.2001.915015	design, automation, and test in europe	date		463BE6FF	17884
809DC863	An operational matrix-based algorithm for simulating linear and fractional differential circuits	an operational matrix based algorithm for simulating linear and fractional differential circuits	2012	2012/03/12	10.1109/DATE.2012.6176597	design, automation, and test in europe	date		463BE6FF	19555
78F92AFB	Design of an intrinsically-linear double-VCO-based ADC with 2 nd -order noise shaping	design of an intrinsically linear double vco based adc with 2 nd order noise shaping	2012	2012/03/12	10.1109/DATE.2012.6176678	design, automation, and test in europe	date		463BE6FF	17577
7DCBBE7B	3D-integration of silicon devices: a key technology for sophisticated products	3d integration of silicon devices a key technology for sophisticated products	2010	2010/03/08	10.1109/DATE.2010.5457085	design, automation, and test in europe	date		463BE6FF	18648
75895804	An efficient reliable PUF-based cryptographic key generator in 65nm CMOS	an efficient reliable puf based cryptographic key generator in 65nm cmos	2014	2014/03	10.7873/DATE.2014.083	design, automation, and test in europe	date		463BE6FF	17551
7EA58BDE	Efficient Test-Data Compression for IP Cores Using Multilevel Huffman Coding	efficient test data compression for ip cores using multilevel huffman coding	2006	2006	10.1109/DATE.2006.243926	design, automation, and test in europe	date		463BE6FF	19149
80E7CC9D	Generation of optimum test stimuli for nonlinear analog circuits using nonlinear - programming and time-domain sensitivities	generation of optimum test stimuli for nonlinear analog circuits using nonlinear programming and time domain sensitivities	2001	2001/03/13	10.1109/DATE.2001.915085	design, automation, and test in europe	date		463BE6FF	19182
7F42E6BA	An effective BIST architecture for fast multiplier cores	an effective bist architecture for fast multiplier cores	1999	1999/01/01	10.1109/DATE.1999.761106	design, automation, and test in europe	date		463BE6FF	18431
7DBD5E22	Architectural leakage-aware management of partitioned scratchpad memories	architectural leakage aware management of partitioned scratchpad memories	2007	2007/04/16	10.1109/DATE.2007.364541	design, automation, and test in europe	date		463BE6FF	19087
7D6D1A7B	An integrated platform for advanced diagnostics	an integrated platform for advanced diagnostics	2011	2011/03	10.1109/DATE.2011.5763235	design, automation, and test in europe	date		463BE6FF	19329
7F15E5DC	Critical Comparison among Some Analog Fault Diagnosis Procedures Based on Symbolic Techniques	critical comparison among some analog fault diagnosis procedures based on symbolic techniques	2002	2002/03/04	10.1109/DATE.2002.998461	design, automation, and test in europe	date		463BE6FF	19173
75A6CA36	Time analysable synchronisation techniques for parallelised hard real-time applications	time analysable synchronisation techniques for parallelised hard real time applications	2012	2012/03/12	10.1109/DATE.2012.6176555	design, automation, and test in europe	date		463BE6FF	19374
0B027C95	Reconfigurable SoC - What Will it Look Like?	reconfigurable soc what will it look like	2002			design, automation, and test in europe	date		463BE6FF	17443
2F8E4C27	A Data Analysis Technique for Software Performance Prediction	a data analysis technique for software performance prediction	2002	2002		design automation and test in europe	date		463BE6FF	19555
7D586593	An Efficient Sequential SAT Solver With Improved Search Strategies	an efficient sequential sat solver with improved search strategies	2005	2005/03/07	10.1109/DATE.2005.55	design, automation, and test in europe	date		463BE6FF	18798
7F3D523B	FPGA-based adaptive computing for correlated multi-stream processing	fpga based adaptive computing for correlated multi stream processing	2010	2010/03/08	10.1109/DATE.2010.5456909	design, automation, and test in europe	date		463BE6FF	19483
7EE602DE	Design of a Virtual Component Neutral Network-on-Chip Transaction Layer	design of a virtual component neutral network on chip transaction layer	2005	2005/03/07	10.1109/DATE.2005.114	design, automation, and test in europe	date		463BE6FF	17391
790C0466	Deep submicron interconnect timing model with quadratic random variable analysis	deep submicron interconnect timing model with quadratic random variable analysis	2008	2008/03/10	10.1145/1403375.1403637	design, automation, and test in europe	date		463BE6FF	19476
7DBE2ED5	Quantitative evaluation in embedded system design: validation of multiprocessor multithreaded architectures	quantitative evaluation in embedded system design validation of multiprocessor multithreaded architectures	2008	2008/03/10		design, automation, and test in europe	date		463BE6FF	18957
80947A69	Composing heterogeneous components for system-wide performance analysis	composing heterogeneous components for system wide performance analysis	2011	2011/03	10.1109/DATE.2011.5763143	design, automation, and test in europe	date		463BE6FF	19217
806C8C30	Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints	assessing fat tree topologies for regular network on chip design under nanoscale technology constraints	2009	2009/04/20	10.1109/DATE.2009.5090727	design, automation, and test in europe	date		463BE6FF	19181
7F233961	A new parameterizable power macro-model for datapath components	a new parameterizable power macro model for datapath components	1999	1999/01/01	10.1109/DATE.1999.761093	design, automation, and test in europe	date		463BE6FF	18257
7E83F547	System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs	system and circuit level power modeling of energy efficient 3d stacked wide i o drams	2013	2013/03/18	10.7873/DATE.2013.061	design, automation, and test in europe	date		463BE6FF	17507
58AA4774	Synchro-tokens: eliminating nondeterminism to enable chip-level test of globally-asynchronous SoC's	synchro tokens eliminating nondeterminism to enable chip level test of globally asynchronous soc s	2004	2004	10.1109/DATE.2004.1268881	design, automation, and test in europe	date		463BE6FF	19555
7CF88A19	Leveraging application-level requirements in the design of a NoC for a 4G SoC: a case study	leveraging application level requirements in the design of a noc for a 4g soc a case study	2010	2010/03/08	10.1109/DATE.2010.5457033	design, automation, and test in europe	date		463BE6FF	19317
7E353648	An efficient method for chip-level statistical capacitance extraction considering process variations with spatial correlation	an efficient method for chip level statistical capacitance extraction considering process variations with spatial correlation	2008	2008/03/10	10.1145/1403375.1403517	design, automation, and test in europe	date		463BE6FF	18979
779949BA	Congestion-aware scheduling for NoC-based reconfigurable systems	congestion aware scheduling for noc based reconfigurable systems	2012	2012/03/12	10.1109/DATE.2012.6176721	design, automation, and test in europe	date		463BE6FF	19555
7D5B6EB1	System-Level Power Analysis Methodology Applied to the AMBA AHB Bus	system level power analysis methodology applied to the amba ahb bus	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18097
7D970F64	Low-Cost Multi-Gigahertz Test Systems Using CMOS FPGAs and PECL	low cost multi gigahertz test systems using cmos fpgas and pecl	2005	2005/03/07	10.1109/DATE.2005.203	design, automation, and test in europe	date		463BE6FF	19249
7EF5CFCB	Automated bottleneck-driven design-space exploration of media processing systems	automated bottleneck driven design space exploration of media processing systems	2010	2010/03/08	10.1109/DATE.2010.5456963	design, automation, and test in europe	date		463BE6FF	19248
7DCD229D	SCORE: SPICE compatible reluctance extraction	score spice compatible reluctance extraction	2004	2004/02/16	10.1109/DATE.2004.1269014	design, automation, and test in europe	date		463BE6FF	19464
781759BF	Interactive presentation: Statistical simulation of high-frequency bipolar circuits	interactive presentation statistical simulation of high frequency bipolar circuits	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19404
7F38B76F	Effective software-based self-test strategies for on-line periodic testing of embedded processors	effective software based self test strategies for on line periodic testing of embedded processors	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19099
7CF23A6E	Process oriented software quality assurance - an experience report in process improvement - OEM perspective [automotive applications]	process oriented software quality assurance an experience report in process improvement oem perspective automotive applications	2005	2005	10.1109/DATE.2005.245	design, automation, and test in europe	date		463BE6FF	19555
7FE7A325	A Complete Phase-Locked Loop Power Consumption Model	a complete phase locked loop power consumption model	2002	2002/03/04	10.1109/DATE.2002.998464	design, automation, and test in europe	date		463BE6FF	17250
7EDCB5E0	Model based design needs high level synthesis: a collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design	model based design needs high level synthesis a collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design	2009	2009/04/20	10.1109/DATE.2009.5090845	design, automation, and test in europe	date		463BE6FF	19283
7E59C807	Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture	test time reduction reusing multiple processors in a network on chip based architecture	2005	2005/03/07	10.1109/DATE.2005.304	design, automation, and test in europe	date		463BE6FF	19180
7FE8A136	Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling	accurate estimating simultaneous switching noises by using application specific device modeling	2002	2002/03/04	10.1109/DATE.2002.998428	design, automation, and test in europe	date		463BE6FF	19212
7DB0A17A	Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip	guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip	2004	2004/02/16	10.1109/DATE.2004.1269001	design, automation, and test in europe	date		463BE6FF	16562
7D4610F8	Functional units with conditional input/output behavior in VLIW processors	functional units with conditional input output behavior in vliw processors	2001	2001/03/13	10.1109/DATE.2001.915171	design, automation, and test in europe	date		463BE6FF	19003
7E09D1FA	Estimation of Power Consumption in Encoded Data Buses	estimation of power consumption in encoded data buses	2002	2002/03/04	10.1109/DATE.2002.998459	design, automation, and test in europe	date		463BE6FF	18984
7F9184E1	Cache-aware scratchpad allocation algorithm	cache aware scratchpad allocation algorithm	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17715
801789FC	User-centric design space exploration for heterogeneous network-on-chip platforms	user centric design space exploration for heterogeneous network on chip platforms	2009	2009/04/20	10.1109/DATE.2009.5090626	design, automation, and test in europe	date		463BE6FF	19325
7EA7EAA1	Automated debugging of SystemVerilog assertions	automated debugging of systemverilog assertions	2011	2011/03	10.1109/DATE.2011.5763057	design, automation, and test in europe	date		463BE6FF	19390
7EBC099C	The design of a high speed ASIC unit for the hash function SHA-256 (384, 512)	the design of a high speed asic unit for the hash function sha 256 384 512	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17811
761F253C	A ultra-low-energy convolution engine for fast brain-inspired vision in multicore clusters	a ultra low energy convolution engine for fast brain inspired vision in multicore clusters	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17597
77A4A25D	Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction	layout aware sizing of analog ics using floorplan routing estimates for parasitic extraction	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17501
810DE8E7	Multi-level attacks: An emerging security concern for cryptographic hardware	multi level attacks an emerging security concern for cryptographic hardware	2011	2011/03	10.1109/DATE.2011.5763307	design, automation, and test in europe	date		463BE6FF	19261
7E90A610	Clock skew optimization considering complicated power modes	clock skew optimization considering complicated power modes	2010	2010/03/08	10.1109/DATE.2010.5457044	design, automation, and test in europe	date		463BE6FF	17455
8151CCEB	Moving from co-simulation to simulation for effective smart systems design	moving from co simulation to simulation for effective smart systems design	2014	2014/03	10.7873/DATE.2014.299	design, automation, and test in europe	date		463BE6FF	17636
76E66C5A	A cross-level verification methodology for digital IPs augmented with embedded timing monitors	a cross level verification methodology for digital ips augmented with embedded timing monitors	2014	2014/03	10.7873/DATE.2014.262	design, automation, and test in europe	date		463BE6FF	19555
7E2959E0	A Methodology for FPGA to Structured-ASIC Synthesis and Verification	a methodology for fpga to structured asic synthesis and verification	2006	2006	10.1109/DATE.2006.243775	design, automation, and test in europe	date		463BE6FF	18544
7FCB853D	Predicting best design trade-offs: a case study in processor customization	predicting best design trade offs a case study in processor customization	2012	2012/03/12	10.1109/DATE.2012.6176647	design, automation, and test in europe	date		463BE6FF	17580
81704B7F	An integrated framework for joint design space exploration of microarchitecture and circuits	an integrated framework for joint design space exploration of microarchitecture and circuits	2010	2010/03/08	10.1109/DATE.2010.5457204	design, automation, and test in europe	date		463BE6FF	19191
7F8BEB21	A scalable architecture for LDPC decoding	a scalable architecture for ldpc decoding	2004	2004/02/16	10.1109/DATE.2004.1269212	design, automation, and test in europe	date		463BE6FF	17793
7D8839A5	Optimization of the "FOCUS" Inband-FEC architecture for 10-Gbps SDH/SONET optical communication channels	optimization of the focus inband fec architecture for 10 gbps sdh sonet optical communication channels	2007	2007/04/16	10.1109/DATE.2007.364526	design, automation, and test in europe	date		463BE6FF	19332
77429D2A	Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration	synergistic use of multiple on chip networks for ultra low latency and scalable distributed routing reconfiguration	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17624
7837DB12	An accurate single event effect digital design flow for reliable system level design	an accurate single event effect digital design flow for reliable system level design	2012	2012/03/12	10.1109/DATE.2012.6176466	design, automation, and test in europe	date		463BE6FF	17600
7E5672B2	Scan based methodology for reliable state retention power gating designs	scan based methodology for reliable state retention power gating designs	2010	2010/03/08	10.1109/DATE.2010.5457233	design, automation, and test in europe	date		463BE6FF	17615
7AA54D42	Detection of Defective Sensor Elements Using Sigma-Delta-Modulation and a Matched Filter	detection of defective sensor elements using sigma delta modulation and a matched filter	2000			design, automation, and test in europe	date		463BE6FF	19555
811DE20D	Top-Down System Level Design Methodology Using SpecC, VCC and SystemC	top down system level design methodology using specc vcc and systemc	2002	2002/03/04	10.1109/DATE.2002.998495	design, automation, and test in europe	date		463BE6FF	17539
7E5D89DD	From Transistor to PLL - Analogue Design and EDA Methods	from transistor to pll analogue design and eda methods	2008	2008/03	10.1109/DATE.2008.4484643	design, automation, and test in europe	date		463BE6FF	19555
7F98B272	IP routing processing with graphic processors	ip routing processing with graphic processors	2010	2010/03/08	10.1109/DATE.2010.5457229	design, automation, and test in europe	date		463BE6FF	16435
7F8AD7A9	A one-shot configurable-cache tuner for improved energy and performance	a one shot configurable cache tuner for improved energy and performance	2007	2007/04/16	10.1109/DATE.2007.364686	design, automation, and test in europe	date		463BE6FF	19057
7ECC549F	High-Speed Non-Linear Asynchronous Pipelines	high speed non linear asynchronous pipelines	2002	2002/03/04	10.1109/DATE.2002.998422	design, automation, and test in europe	date		463BE6FF	18951
7F6B6275	Control network generator for latency insensitive designs	control network generator for latency insensitive designs	2010	2010/03/08	10.1109/DATE.2010.5457101	design, automation, and test in europe	date		463BE6FF	19292
7DB8C945	A reconfigurable application specific instruction set processor for convolutional and turbo decoding in a SDR environment	a reconfigurable application specific instruction set processor for convolutional and turbo decoding in a sdr environment	2008	2008/03/10	10.1109/DATE.2008.4484657	design, automation, and test in europe	date		463BE6FF	18676
81351593	A new reconfigurable clock-gating technique for low power SRAM-based FPGAs	a new reconfigurable clock gating technique for low power sram based fpgas	2011	2011/03		design, automation, and test in europe	date		463BE6FF	19455
79453227	DynOAA â€” Dynamic offset adaptation algorithm for improving response times of CAN systems	dynoaa dynamic offset adaptation algorithm for improving response times of can systems	2011	2011/03	10.1109/DATE.2011.5763272	design, automation, and test in europe	date		463BE6FF	17409
5960D6C6	Panel: Reconfigurable SoC- What will it look like	panel reconfigurable soc what will it look like	2002	2002	10.1109/DATE.2002.998369	design, automation, and test in europe	date		463BE6FF	17557
79909AD0	Interactive presentation: Generating and executing multi-exit custom instructions for an adaptive extensible processor	interactive presentation generating and executing multi exit custom instructions for an adaptive extensible processor	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19483
7A7F75C4	Design and evaluation of fine-grained power-gating for embedded microprocessors	design and evaluation of fine grained power gating for embedded microprocessors	2014	2014/03	10.7873/DATE.2014.158	design, automation, and test in europe	date		463BE6FF	17536
7D8FE740	Embedded Software in Digital AM-FM Chipset	embedded software in digital am fm chipset	2003	2003/03/03	10.1109/DATE.2003.1253631	design, automation, and test in europe	date		463BE6FF	16908
7E7BCC50	FPGA latency optimization using system-level transformations and DFG restructuring	fpga latency optimization using system level transformations and dfg restructuring	2013	2013/03/18	10.7873/DATE.2013.316	design, automation, and test in europe	date		463BE6FF	19444
773CB809	Exploiting binary translation for fast ASIP design space exploration on fpgas	exploiting binary translation for fast asip design space exploration on fpgas	2012	2012/03/12	10.1109/DATE.2012.6176533	design, automation, and test in europe	date		463BE6FF	19555
7D9B3C30	Interrupt and low-level programming support for expanding the application domain of statically-scheduled horizontal-microcoded architectures in embedded systems	interrupt and low level programming support for expanding the application domain of statically scheduled horizontal microcoded architectures in embedded systems	2007	2007/04/16	10.1109/DATE.2007.364483	design, automation, and test in europe	date		463BE6FF	19383
7E7CE6EB	Efficient representation, stratification, and compression of variational CSM library waveforms using robust principle component analysis	efficient representation stratification and compression of variational csm library waveforms using robust principle component analysis	2010	2010/03/08	10.1109/DATE.2010.5457004	design, automation, and test in europe	date		463BE6FF	19483
5EDB91D1	A Regularity-based Hierarchical Symbolic Analysis Method for Large-scale	a regularity based hierarchical symbolic analysis method for large scale	2001			design, automation, and test in europe	date		463BE6FF	19555
7DF12FB8	Automatic Insertion of Low Power Annotations in RTL for Pipelined Microprocessors	automatic insertion of low power annotations in rtl for pipelined microprocessors	2006	2006	10.1109/DATE.2006.243858	design, automation, and test in europe	date		463BE6FF	19429
7BD52C1F	Automatic lighthouse generation for directed state space search	automatic lighthouse generation for directed state space search	2000	2000/01/01	10.1109/DATE.2000.840045	design, automation, and test in europe	date		463BE6FF	19084
7DEE3B87	Magellan: a search and machine learning-based framework for fast multi-core design space exploration and optimization	magellan a search and machine learning based framework for fast multi core design space exploration and optimization	2008	2008/03/10	10.1109/DATE.2008.4484875	design, automation, and test in europe	date		463BE6FF	19188
7DD8B7E3	An FPGA Implementation of Decision Tree Classification	an fpga implementation of decision tree classification	2007	2007/04	10.1109/DATE.2007.364589	design, automation, and test in europe	date		463BE6FF	18590
80FF1FED	Optimizing the power delivery network in dynamically voltage scaled systems with uncertain power mode transition times	optimizing the power delivery network in dynamically voltage scaled systems with uncertain power mode transition times	2010	2010/03/08	10.1109/DATE.2010.5457180	design, automation, and test in europe	date		463BE6FF	19491
7F8B3CCF	A Case Study for the Verification of Complex Timed Circuits: IPCMOS	a case study for the verification of complex timed circuits ipcmos	2002	2002/03/04	10.1109/DATE.2002.998248	design, automation, and test in europe	date		463BE6FF	19396
7B8D615A	Are we there yet? Has IP block assembly become as easy as LEGO?: Where are we going? Are HW/SW subsystems the future of IP?	are we there yet has ip block assembly become as easy as lego where are we going are hw sw subsystems the future of ip	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19555
816E0575	A novel SAT all-solutions solver for efficient preimage computation	a novel sat all solutions solver for efficient preimage computation	2004	2004/02/16	10.1109/DATE.2004.1268860	design, automation, and test in europe	date		463BE6FF	18607
8135E25B	Implicit Resolution of the Chapman-Kolmogorov Equations for Sequential Circuits: An Application in Power Estimation	implicit resolution of the chapman kolmogorov equations for sequential circuits an application in power estimation	2003	2003/03/03	10.1109/DATE.2003.1253699	design, automation, and test in europe	date		463BE6FF	18462
770460DD	Variation-tolerant OpenMP tasking on tightly-coupled processor clusters	variation tolerant openmp tasking on tightly coupled processor clusters	2013	2013/03/18	10.7873/DATE.2013.121	design, automation, and test in europe	date		463BE6FF	19334
7F7C60BF	Integrated Placement and Skew Optimization for Rotary Clocking	integrated placement and skew optimization for rotary clocking	2006	2006	10.1109/DATE.2006.244115	design, automation, and test in europe	date		463BE6FF	18786
80D6609C	Calibration of integrated CMOS hall sensors using coil-on-chip in ATE environment	calibration of integrated cmos hall sensors using coil on chip in ate environment	2008	2008/03/10	10.1109/DATE.2008.4484784	design, automation, and test in europe	date		463BE6FF	19271
812730C1	Towards adaptive test of multi-core RF SoCs	towards adaptive test of multi core rf socs	2013	2013/03/18	10.7873/DATE.2013.159	design, automation, and test in europe	date		463BE6FF	19444
774DF3B7	FEPMA: Fine-grained event-driven power meter for android smartphones based on device driver layer event monitoring	fepma fine grained event driven power meter for android smartphones based on device driver layer event monitoring	2014	2014/03	10.7873/DATE.2014.380	design, automation, and test in europe	date		463BE6FF	17549
7DB9CBAE	A Model-Based Approach for Executable Specifications on Reconfigurable Hardware	a model based approach for executable specifications on reconfigurable hardware	2005	2005/03/07	10.1109/DATE.2005.20	design, automation, and test in europe	date		463BE6FF	19103
815C5175	A framework of stochastic power management using hidden Markov model	a framework of stochastic power management using hidden markov model	2008	2008/03/10	10.1109/DATE.2008.4484668	design, automation, and test in europe	date		463BE6FF	18950
8171A9AD	Optimal margin computation for at-speed test	optimal margin computation for at speed test	2008	2008/03/10	10.1109/DATE.2008.4484746	design, automation, and test in europe	date		463BE6FF	19129
7C68746B	3D-FlashMap: a physical-location-aware block mapping strategy for 3D NAND flash memory	3d flashmap a physical location aware block mapping strategy for 3d nand flash memory	2012	2012/03/12	10.1109/DATE.2012.6176694	design, automation, and test in europe	date		463BE6FF	17317
804030A7	A new placement algorithm for the mitigation of multiple cell upsets in SRAM-based FPGAs	a new placement algorithm for the mitigation of multiple cell upsets in sram based fpgas	2010	2010/03/08	10.1109/DATE.2010.5456995	design, automation, and test in europe	date		463BE6FF	19313
7EC1403D	Single-ended Coding Techniques for Off-chip Interconnects to Commodity Memory	single ended coding techniques for off chip interconnects to commodity memory	2007	2007/04	10.1109/DATE.2007.364436	design, automation, and test in europe	date		463BE6FF	19527
7FA0243D	SAT-Based Techniques in System Synthesis	sat based techniques in system synthesis	2003	2003/03/03	10.1109/DATE.2003.1253784	design, automation, and test in europe	date		463BE6FF	19189
7E825FB2	System-level power/performance evaluation of 3D stacked DRAMs for mobile applications	system level power performance evaluation of 3d stacked drams for mobile applications	2009	2009/04/20	10.1109/DATE.2009.5090797	design, automation, and test in europe	date		463BE6FF	18315
7EAC2502	Hierarchy-Aware and Area-Efficient Test Infrastructure Design for Core-Based System Chips	hierarchy aware and area efficient test infrastructure design for core based system chips	2006	2006	10.1109/DATE.2006.244140	design, automation, and test in europe	date		463BE6FF	19352
780FC5EB	SubHunter: a high-performance and scalable sub-circuit recognition method with PrÃ¼fer-encoding	subhunter a high performance and scalable sub circuit recognition method with prufer encoding	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19370
7835AFD9	Timing variation-aware custom instruction extension technique	timing variation aware custom instruction extension technique	2011	2011/03	10.1109/DATE.2011.5763324	design, automation, and test in europe	date		463BE6FF	17598
80435BED	Automatic microarchitectural pipelining	automatic microarchitectural pipelining	2010	2010/03/08	10.1109/DATE.2010.5456910	design, automation, and test in europe	date		463BE6FF	17533
7F9615CF	Beyond UML to an End-of-Line Functional Test Engine	beyond uml to an end of line functional test engine	2002	2002/03/04	10.1109/DATE.2002.998347	design, automation, and test in europe	date		463BE6FF	19003
816D7A57	A probabilistic method for the computation of testability of RTL constructs	a probabilistic method for the computation of testability of rtl constructs	2004	2004/02/16	10.1109/DATE.2004.1268845	design, automation, and test in europe	date		463BE6FF	19347
7E510774	Optimal Reconfiguration Functions for Column or Data-bit Built-In Self-Repair	optimal reconfiguration functions for column or data bit built in self repair	2003	2003/03/03	10.1109/DATE.2003.1253672	design, automation, and test in europe	date		463BE6FF	18466
81321051	High-quality pattern selection for screening small-delay defects considering process variations and crosstalk	high quality pattern selection for screening small delay defects considering process variations and crosstalk	2010	2010/03/08	10.1109/DATE.2010.5457036	design, automation, and test in europe	date		463BE6FF	17389
812C3170	Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems	simultaneous dynamic voltage scaling of processors and communication links in real time distributed embedded systems	2003	2003/03/03	10.1109/DATE.2003.1253776	design, automation, and test in europe	date		463BE6FF	18587
7E7D8237	Synchronization Processor Synthesis for Latency Insensitive Systems	synchronization processor synthesis for latency insensitive systems	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	19001
75DFB0B6	Interconnect test for 3D stacked memory-on-logic	interconnect test for 3d stacked memory on logic	2014	2014/03	10.7873/DATE.2014.139	design, automation, and test in europe	date		463BE6FF	19555
7BFD5D31	A transparent and energy aware reconfigurable multiprocessor platform for simultaneous ILP and TLP exploitation	a transparent and energy aware reconfigurable multiprocessor platform for simultaneous ilp and tlp exploitation	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19370
6CBD7779	Transaction-level models for AMBA bus architecture using SystemC 2.0 [SOC applications]	transaction level models for amba bus architecture using systemc 2 0 soc applications	2003	2003	10.1109/DATE.2003.1186667	design, automation, and test in europe	date		463BE6FF	19555
8168F620	Automated Modeling of Custom Digital Circuits for Test	automated modeling of custom digital circuits for test	2002	2002/03/04	10.1109/DATE.2002.998415	design, automation, and test in europe	date		463BE6FF	19444
7C1C8039	A case study in reliability-aware design: a resilient LDPC code decoder	a case study in reliability aware design a resilient ldpc code decoder	2008	2008/03/10	10.1145/1403375.1403484	design, automation, and test in europe	date		463BE6FF	18836
8094EFE2	Instruction set extension exploration in multiple-issue architecture	instruction set extension exploration in multiple issue architecture	2008	2008/03/10	10.1109/DATE.2008.4484771	design, automation, and test in europe	date		463BE6FF	19389
8137C6C3	Integrating symbolic techniques in ATPG-based sequential logic optimization	integrating symbolic techniques in atpg based sequential logic optimization	1999	1999/01/01	10.1109/DATE.1999.761175	design, automation, and test in europe	date		463BE6FF	19184
80B2DFDF	Energy Efficiency of the IEEE 802.15.4 Standard in Dense Wireless Microsensor Networks: Modeling and Improvement Perspectives	energy efficiency of the ieee 802 15 4 standard in dense wireless microsensor networks modeling and improvement perspectives	2005	2005/03/07	10.1109/DATE.2005.136	design, automation, and test in europe	date		463BE6FF	16978
7F28C731	Circularscan: a scan architecture for test cost reduction	circularscan a scan architecture for test cost reduction	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18362
8162D492	Efficient 3D high-frequency impedance extraction for general interconnects and inductors above a layered substrate	efficient 3d high frequency impedance extraction for general interconnects and inductors above a layered substrate	2010	2010/03/08	10.1109/DATE.2010.5457162	design, automation, and test in europe	date		463BE6FF	17567
7D590475	Application Mapping to a Hardware Platform through Automated Code Generation Targeting a RTOS: A Design Case Study	application mapping to a hardware platform through automated code generation targeting a rtos a design case study	2003	2003/03/03	10.1109/DATE.2003.1186669	design, automation, and test in europe	date		463BE6FF	19271
7D7A0AA4	A new speculative addition architecture suitable for two's complement operations	a new speculative addition architecture suitable for two s complement operations	2009	2009/04/20	10.1109/DATE.2009.5090749	design, automation, and test in europe	date		463BE6FF	19012
7BC68935	An approximate voting scheme for reliable computing	an approximate voting scheme for reliable computing	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19476
805F252E	On diagnosis of multiple faults using compacted responses	on diagnosis of multiple faults using compacted responses	2011	2011/03	10.1109/DATE.2011.5763115	design, automation, and test in europe	date		463BE6FF	19503
81153D12	Adaptive prefetching for multimedia applications in embedded systems	adaptive prefetching for multimedia applications in embedded systems	2004	2004/02/16	10.1109/DATE.2004.1269082	design, automation, and test in europe	date		463BE6FF	18410
75FEF05E	Video analytics using beyond CMOS devices	video analytics using beyond cmos devices	2014	2014/03	10.7873/DATE.2014.357	design, automation, and test in europe	date		463BE6FF	19435
7EC8C673	Verification of partial designs using incremental QBF solving	verification of partial designs using incremental qbf solving	2012	2012/03/12	10.1109/DATE.2012.6176547	design, automation, and test in europe	date		463BE6FF	18862
80D5CB59	Using dynamic compilation for continuing execution under reduced memory availability	using dynamic compilation for continuing execution under reduced memory availability	2009	2009/04/20	10.1109/DATE.2009.5090878	design, automation, and test in europe	date		463BE6FF	19476
75A257E7	Automatic generation of functional models for embedded processor extensions	automatic generation of functional models for embedded processor extensions	2012	2012/03/12	10.1109/DATE.2012.6176484	design, automation, and test in europe	date		463BE6FF	19555
8142458C	pSHS: a scalable parallel software implementation of Montgomery multiplication for multicore systems	pshs a scalable parallel software implementation of montgomery multiplication for multicore systems	2010	2010/03/08	10.1109/DATE.2010.5456935	design, automation, and test in europe	date		463BE6FF	19430
81581737	A Novel FPGA-based Implementation of Time Adaptive Clustering for Logical Story Unit Segmentation	a novel fpga based implementation of time adaptive clustering for logical story unit segmentation	2006	2006	10.1109/DATE.2006.243907	design, automation, and test in europe	date		463BE6FF	19282
8098B46A	A method to diagnose faults in linear analog circuits using an adaptive tester	a method to diagnose faults in linear analog circuits using an adaptive tester	1999	1999/01/01	10.1109/DATE.1999.761119	design, automation, and test in europe	date		463BE6FF	19416
7D18AFCB	A fast algorithm for finding maximal empty rectangles for dynamic FPGA placement	a fast algorithm for finding maximal empty rectangles for dynamic fpga placement	2004	2004/02/16	10.1109/DATE.2004.1268958	design, automation, and test in europe	date		463BE6FF	18898
7AD0F228	UTBB FD-SOI: a process/design symbiosis for breakthrough energy-efficiency	utbb fd soi a process design symbiosis for breakthrough energy efficiency	2013	2013/03/18	10.7873/DATE.2013.200	design, automation, and test in europe	date		463BE6FF	18763
7FA39EFB	Exploring logic block granularity for regular fabrics	exploring logic block granularity for regular fabrics	2004	2004/02/16	10.1109/DATE.2004.1268890	design, automation, and test in europe	date		463BE6FF	17916
8120D15D	Towards fault tolerant parallel prefix adders in nanoelectronic systems	towards fault tolerant parallel prefix adders in nanoelectronic systems	2008	2008/03/10	10.1109/DATE.2008.4484706	design, automation, and test in europe	date		463BE6FF	19463
800A31CD	Hierarchical multi-dimensional table lookup for model compiler based circuit simulation	hierarchical multi dimensional table lookup for model compiler based circuit simulation	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19098
7D51A72E	RAS-NANO: A Reliability-Aware Synthesis Framework for Reconfigurable Nanofabrics	ras nano a reliability aware synthesis framework for reconfigurable nanofabrics	2006	2006	10.1109/DATE.2006.244020	design, automation, and test in europe	date		463BE6FF	19386
80D469BE	Extraction of Piecewise-Linear Analog Circuit Models from Trained Neural Networks Using Hidden Neuron Clustering	extraction of piecewise linear analog circuit models from trained neural networks using hidden neuron clustering	2003	2003/03/03	10.1109/DATE.2003.1253752	design, automation, and test in europe	date		463BE6FF	19371
7A38ED37	A probabilistic analysis method for functional qualification under mutation analysis	a probabilistic analysis method for functional qualification under mutation analysis	2012	2012/03/12	10.1109/DATE.2012.6176448	design, automation, and test in europe	date		463BE6FF	19486
78555D63	Scandalee: a side-channel-based disassembler using local electromagnetic emanations	scandalee a side channel based disassembler using local electromagnetic emanations	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19404
7D42D06A	Transport Protocol Optimization for Energy Efficient Wireless Embedded Systems	transport protocol optimization for energy efficient wireless embedded systems	2003	2003/03/03	10.1109/DATE.2003.1253690	design, automation, and test in europe	date		463BE6FF	18261
7CDECEFE	Metal layer planning for silicon interposers with consideration of routability and manufacturing cost	metal layer planning for silicon interposers with consideration of routability and manufacturing cost	2014	2014/03	10.7873/DATE.2014.372	design, automation, and test in europe	date		463BE6FF	17508
0110BE3E	An interconnect channel design for high performance integrated circuits	an interconnect channel design for high performance integrated circuits	2004			design, automation, and test in europe	date		463BE6FF	17242
7F4FC28E	A New Design Flow and Testability Measure for the Generation of a Structural Test and BIST for Analogue and Mixed-Signal Circuits	a new design flow and testability measure for the generation of a structural test and bist for analogue and mixed signal circuits	2002	2002/03/04		design, automation, and test in europe	date		463BE6FF	19505
7F725DEC	Dynamic partitioning of processing and memory resources in embedded MPSoC architectures	dynamic partitioning of processing and memory resources in embedded mpsoc architectures	2006	2006	10.1109/DATE.2006.244044	design, automation, and test in europe	date		463BE6FF	18910
7FD290C7	A block-diagonal structured model reduction scheme for power grid networks	a block diagonal structured model reduction scheme for power grid networks	2011	2011/03	10.1109/DATE.2011.5763014	design, automation, and test in europe	date		463BE6FF	19384
814E8059	FlashPower: a detailed power model for NAND flash memory	flashpower a detailed power model for nand flash memory	2010	2010/03/08	10.1109/DATE.2010.5457154	design, automation, and test in europe	date		463BE6FF	16491
80E30FFA	Analysis of the impact of bus implemented EDCs on on-chip SSN	analysis of the impact of bus implemented edcs on on chip ssn	2006	2006	10.1109/DATE.2006.243982	design, automation, and test in europe	date		463BE6FF	19341
6E6DFD1A	An Automated Flow to Map Throughput Constrained Applications to a MPSoC âˆ—	an automated flow to map throughput constrained applications to a mpsoc	2014	2014		design, automation, and test in europe	date		463BE6FF	17564
7D86CEC5	NIM: a noise index model to estimate delay discrepancies between silicon and simulation	nim a noise index model to estimate delay discrepancies between silicon and simulation	2010	2010/03/08	10.1109/DATE.2010.5457025	design, automation, and test in europe	date		463BE6FF	19421
7EF4C6DF	Designing System-Level Software Solutions for Open OS's on 3g Wireless Handsets	designing system level software solutions for open os s on 3g wireless handsets	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19555
78DE3E33	The next generation of virtual prototyping: ultra-fast yet accurate simulation of HW/SW systems	the next generation of virtual prototyping ultra fast yet accurate simulation of hw sw systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17624
7FE2696A	TRAM: a tool for temperature and reliability aware memory design	tram a tool for temperature and reliability aware memory design	2009	2009/04/20	10.1109/DATE.2009.5090685	design, automation, and test in europe	date		463BE6FF	19365
7D8E933C	Dynamic power management of laptop hard disk	dynamic power management of laptop hard disk	2000	2000	10.1109/DATE.2000.840869	design automation and test in europe	date		463BE6FF	18259
8098A44B	Automotive System Design - Challenges and Potential	automotive system design challenges and potential	2005	2005/03/07	10.1109/DATE.2005.79	design, automation, and test in europe	date		463BE6FF	16257
7ED3A644	Parallelization of while loops in nested loop programs for shared-memory multiprocessor systems	parallelization of while loops in nested loop programs for shared memory multiprocessor systems	2011	2011/03	10.1109/DATE.2011.5763118	design, automation, and test in europe	date		463BE6FF	17500
7919AC10	Towards improving simulation of analog circuits using model order reduction	towards improving simulation of analog circuits using model order reduction	2012	2012/03/12	10.1109/DATE.2012.6176699	design, automation, and test in europe	date		463BE6FF	19350
79253469	A ultra-low-power FPGA based on monolithically integrated RRAMs	a ultra low power fpga based on monolithically integrated rrams	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D613724	Satisfiability-based Framework for Enabling Side-channel Attacks on Cryptographic Software	satisfiability based framework for enabling side channel attacks on cryptographic software	2006	2006	10.1109/DATE.2006.244158	design, automation, and test in europe	date		463BE6FF	17437
808934C1	Ã—pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip	pipescompiler a tool for instantiating application specific networks on chip	2004	2004/02/16	10.1007/978-1-4020-6488-3_12	design, automation, and test in europe	date		463BE6FF	17266
80CABE78	Safe Automotive Software Development	safe automotive software development	2003	2003/03/03	10.1109/DATE.2003.1253676	design, automation, and test in europe	date		463BE6FF	18120
815EC841	Application specific instruction processor based implementation of a GNSS receiver on an FPGA	application specific instruction processor based implementation of a gnss receiver on an fpga	2006	2006	10.1109/DATE.2006.243749	design, automation, and test in europe	date		463BE6FF	17088
7F9D826D	Semiformal verification of temporal properties in automotive hardware dependent software	semiformal verification of temporal properties in automotive hardware dependent software	2009	2009/04/20	10.1109/DATE.2009.5090847	design, automation, and test in europe	date		463BE6FF	19272
7BBA20A5	Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks	embedded reconfigurable logic for asic design obfuscation against supply chain attacks	2014	2014/03	10.7873/DATE.2014.256	design, automation, and test in europe	date		463BE6FF	17552
7FC56D9B	Image Computation and Predicate Refinement for RTL Verilog using Word Level Proofs	image computation and predicate refinement for rtl verilog using word level proofs	2007	2007/04	10.1109/DATE.2007.364481	design, automation, and test in europe	date		463BE6FF	19466
7CC283CC	Opportunities for energy efficient computing: a study of inexact general purpose processors for high-performance and big-data applications	opportunities for energy efficient computing a study of inexact general purpose processors for high performance and big data applications	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17626
81779AFB	Reconfigurable system-on-chip data processing units for space imaging instruments	reconfigurable system on chip data processing units for space imaging instruments	2007	2007/04/16	10.1109/DATE.2007.364420	design, automation, and test in europe	date		463BE6FF	19208
7FE29DDA	High-performance QuIDD-based simulation of quantum circuits	high performance quidd based simulation of quantum circuits	2004	2004/02/16	10.1109/DATE.2004.1269084	design, automation, and test in europe	date		463BE6FF	19013
7F2E57A0	Building a Better Boolean Matcher and Symmetry Detector	building a better boolean matcher and symmetry detector	2006	2006	10.1109/DATE.2006.243959	design, automation, and test in europe	date		463BE6FF	18467
7AF7238E	Topology-agnostic fault-tolerant NoC routing method	topology agnostic fault tolerant noc routing method	2013	2013/03/18	10.7873/DATE.2013.324	design, automation, and test in europe	date		463BE6FF	19152
7D3B9245	Buffer Insertion Considering Process Variation	buffer insertion considering process variation	2005	2005/03/07	10.1109/DATE.2005.85	design, automation, and test in europe	date		463BE6FF	18931
7D2427B5	Inversed temperature dependence aware clock skew scheduling for sequential circuits	inversed temperature dependence aware clock skew scheduling for sequential circuits	2010	2010/03/08	10.1109/DATE.2010.5457079	design, automation, and test in europe	date		463BE6FF	17631
7D51C891	Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation	virtual hardware prototyping through timed hardware software co simulation	2005	2005/03/07	10.1109/DATE.2005.327	design, automation, and test in europe	date		463BE6FF	19209
80F2E6D6	An algorithm for face-constrained encoding of symbols using minimum code length	an algorithm for face constrained encoding of symbols using minimum code length	1999	1999/01/01	10.1109/DATE.1999.761176	design, automation, and test in europe	date		463BE6FF	19443
7B052803	Fast cone-of-influence computation and estimation in problems with multiple properties	fast cone of influence computation and estimation in problems with multiple properties	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19458
7F1F68E1	Area-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction	area efficient selective multi threshold cmos design methodology for standby leakage power reduction	2005	2005/03/07	10.1109/DATE.2005.68	design, automation, and test in europe	date		463BE6FF	18576
7F7DB737	Minimum-energy LDPC decoder for real-time mobile application	minimum energy ldpc decoder for real time mobile application	2007	2007/04/16	10.1109/DATE.2007.364615	design, automation, and test in europe	date		463BE6FF	19310
7FA1A0F6	Monolithically stackable hybrid FPGA	monolithically stackable hybrid fpga	2010	2010/03/08	10.1109/DATE.2010.5457117	design, automation, and test in europe	date		463BE6FF	19220
80FABE0D	Multi-granularity thermal evaluation of 3D MPSoC architectures	multi granularity thermal evaluation of 3d mpsoc architectures	2011	2011/03	10.1109/DATE.2011.5763287	design, automation, and test in europe	date		463BE6FF	19483
7D4E66A9	A Two-Level Modeling Approach to Analog Circuit Performance Macromodeling	a two level modeling approach to analog circuit performance macromodeling	2005	2005/03/07	10.1109/DATE.2005.43	design, automation, and test in europe	date		463BE6FF	19279
7ECD19FB	A fast word-level statistical estimator of intra-bus crosstalk	a fast word level statistical estimator of intra bus crosstalk	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19476
7AE6112D	Smart, connected and mobile: architecting future electric mobility ecosystems	smart connected and mobile architecting future electric mobility ecosystems	2013	2013/03/18	10.7873/DATE.2013.350	design, automation, and test in europe	date		463BE6FF	17342
860269CC	Dynamic Data Type Refinement Methodology for Systematic Performance-Energy Design Exploration of Network Applications	dynamic data type refinement methodology for systematic performance energy design exploration of network applications	2006	2006		design automation and test in europe	date		463BE6FF	19555
75C5E785	Comprehensive analysis of alpha and neutron particle-induced soft errors in an embedded processor at nanoscales	comprehensive analysis of alpha and neutron particle induced soft errors in an embedded processor at nanoscales	2014	2014/03	10.7873/DATE.2014.043	design, automation, and test in europe	date		463BE6FF	19290
7C011A4C	Reuse of IP and virtual components	reuse of ip and virtual components	1999	1999/01/01	10.1145/307418.307598	design, automation, and test in europe	date		463BE6FF	17175
4670BE5E	Memcomputing: the Cape of Good Hope	memcomputing the cape of good hope	2014	2014/01/01		design, automation, and test in europe	date		463BE6FF	19555
7F09190C	Multidimensional parametric test set optimization of wafer probe data for predicting in field failures and setting tighter test limits	multidimensional parametric test set optimization of wafer probe data for predicting in field failures and setting tighter test limits	2011	2011/03	10.1109/DATE.2011.5763135	design, automation, and test in europe	date		463BE6FF	19370
7FA20723	Is&#8220;Network&#8221; the Next &#8220;Big Idea&#8221; in Design?	is network the next big idea in design	2006	2006	10.1109/DATE.2006.244112	design, automation, and test in europe	date		463BE6FF	19208
7E727BC5	Efficient compilation of process-based concurrent programs without run-time scheduling	efficient compilation of process based concurrent programs without run time scheduling	1998	1998/02/23	10.1109/DATE.1998.655859	design, automation, and test in europe	date		463BE6FF	18277
7E331B69	Automatic topology optimization for analog module generators	automatic topology optimization for analog module generators	1998	1998/02/23	10.1109/DATE.1998.655989	design, automation, and test in europe	date		463BE6FF	19223
12519E1B	Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2006, Munich, Germany, March 6-10, 2006	proceedings of the conference on design automation and test in europe date 2006 munich germany march 6 10 2006	2006			design, automation, and test in europe	date		463BE6FF	19555
807AC818	Methods, tools and standards for the analysis, evaluation and design of modern automotive architectures	methods tools and standards for the analysis evaluation and design of modern automotive architectures	2008	2008/03/10	10.1145/1403375.1403536	design, automation, and test in europe	date		463BE6FF	19253
7D947D1A	Automated trace signals identification and state restoration for improving observability in post-silicon validation	automated trace signals identification and state restoration for improving observability in post silicon validation	2008	2008/03/10	10.1109/DATE.2008.4484858	design, automation, and test in europe	date		463BE6FF	18113
7FDDA174	Model checking of scenario-aware dataflow with CADP	model checking of scenario aware dataflow with cadp	2012	2012/03/12	10.1109/DATE.2012.6176552	design, automation, and test in europe	date		463BE6FF	19444
7FE038D0	Fast sequential circuit test generation using high-level and gate-level techniques	fast sequential circuit test generation using high level and gate level techniques	1998	1998/02/23	10.1109/DATE.1998.655915	design, automation, and test in europe	date		463BE6FF	18098
7F430B11	Process variation tolerant low power DCT architecture	process variation tolerant low power dct architecture	2007	2007/04/16	10.1109/DATE.2007.364664	design, automation, and test in europe	date		463BE6FF	18517
77E0226D	Interactive presentation: Implementation of AES/Rijndael on a dynamically reconfigurable architecture	interactive presentation implementation of aes rijndael on a dynamically reconfigurable architecture	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19187
7EAB15FC	Optimal high-resolution spectral analyzer	optimal high resolution spectral analyzer	2008	2008/03/10	10.1109/DATE.2008.4484661	design, automation, and test in europe	date		463BE6FF	19292
806BA66A	Supervisor synthesis for controller upgrades	supervisor synthesis for controller upgrades	2013	2013/03/18	10.7873/DATE.2013.232	design, automation, and test in europe	date		463BE6FF	19555
7E86686B	Integration, cooling and packaging issues for aerospace equipments	integration cooling and packaging issues for aerospace equipments	2010	2010/03/08	10.1109/DATE.2010.5456994	design, automation, and test in europe	date		463BE6FF	17588
7B388F55	Adaptable, high performance energy harvesters: can energy harvesting deliver enough power for automotive electronics?	adaptable high performance energy harvesters can energy harvesting deliver enough power for automotive electronics	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19555
80676295	Design of future systems	design of future systems	1998	1998/02/23	10.1109/DATE.1998.655880	design, automation, and test in europe	date		463BE6FF	19116
80063368	Thermally robust clocking schemes for 3D integrated circuits	thermally robust clocking schemes for 3d integrated circuits	2007	2007/04/16	10.1109/DATE.2007.364459	design, automation, and test in europe	date		463BE6FF	18921
77D6BF83	A resilient architecture for low latency communication in shared-L1 processor clusters	a resilient architecture for low latency communication in shared l1 processor clusters	2012	2012/03/12	10.1109/DATE.2012.6176623	design, automation, and test in europe	date		463BE6FF	17592
7F41AF4B	Embedded System Design Based On Webservices	embedded system design based on webservices	2002	2002/03/04	10.1109/DATE.2002.998275	design, automation, and test in europe	date		463BE6FF	19324
7DD75A04	Adapting to adaptive testing	adapting to adaptive testing	2010	2010/03/08	10.1109/DATE.2010.5457143	design, automation, and test in europe	date		463BE6FF	17605
7DA3B258	Studying Storage-Recomputation Tradeoffs in Memory-Constrained Embedded Processing	studying storage recomputation tradeoffs in memory constrained embedded processing	2005	2005/03/07	10.1109/DATE.2005.285	design, automation, and test in europe	date		463BE6FF	19216
7F353FC8	Automatic selection of application-specific reconfigurable processor extensions	automatic selection of application specific reconfigurable processor extensions	2008	2008/03/10	10.1109/DATE.2008.4484844	design, automation, and test in europe	date		463BE6FF	19027
7ECEFFC4	Efficient Feasibility Analysis for Real-Time Systems with EDF Scheduling	efficient feasibility analysis for real time systems with edf scheduling	2005	2005/03/07	10.1109/DATE.2005.128	design, automation, and test in europe	date		463BE6FF	18632
757F87D1	Toward virtualizing branch direction prediction	toward virtualizing branch direction prediction	2012	2012/03/12	10.1109/DATE.2012.6176514	design, automation, and test in europe	date		463BE6FF	19555
76E77882	Low-latency wireless 3D NoCs via randomized shortcut chips	low latency wireless 3d nocs via randomized shortcut chips	2014	2014/03	10.7873/DATE.2014.286	design, automation, and test in europe	date		463BE6FF	17590
7A8995D0	An efficient network on-chip architecture based on isolating local and non-local communications	an efficient network on chip architecture based on isolating local and non local communications	2013	2013/03/18	10.7873/DATE.2013.082	design, automation, and test in europe	date		463BE6FF	19555
807ADD51	Fault analysis in networks with concurrent error detection properties	fault analysis in networks with concurrent error detection properties	1998	1998/02/23	10.1109/DATE.1998.655987	design, automation, and test in europe	date		463BE6FF	19369
7E796565	Scenario extraction for a refined timing-analysis of automotive network topologies	scenario extraction for a refined timing analysis of automotive network topologies	2010	2010/03/08	10.1109/DATE.2010.5457231	design, automation, and test in europe	date		463BE6FF	19555
6D1C8CFE	High-level allocation to minimize internal hardware wastage [high-level synthesis]	high level allocation to minimize internal hardware wastage high level synthesis	2003	2003	10.1109/DATE.2003.1253618	design, automation, and test in europe	date		463BE6FF	19555
775734FD	Fault diagnosis in designs with extreme low pin test data compressors	fault diagnosis in designs with extreme low pin test data compressors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7A8F9BFA	Communication and migration energy aware design space exploration for multicore systems with intermittent faults	communication and migration energy aware design space exploration for multicore systems with intermittent faults	2013	2013/03/18	10.7873/DATE.2013.331	design, automation, and test in europe	date		463BE6FF	17542
80894925	Current source based standard cell model for accurate signal integrity and timing analysis	current source based standard cell model for accurate signal integrity and timing analysis	2008	2008/03/10	10.1145/1403375.1403515	design, automation, and test in europe	date		463BE6FF	19097
7E7184B5	Simulation framework for early phase exploration of SDR platforms: a case study of platform dimensioning	simulation framework for early phase exploration of sdr platforms a case study of platform dimensioning	2009	2009/04/20	10.1109/DATE.2009.5090679	design, automation, and test in europe	date		463BE6FF	19319
7DE882D9	Modular SoC integration with subsystems: the audio subsystem case	modular soc integration with subsystems the audio subsystem case	2013	2013/03/18	10.7873/DATE.2013.045	design, automation, and test in europe	date		463BE6FF	19318
7834B2EC	Coverage evaluation of post-silicon validation tests with virtual prototypes	coverage evaluation of post silicon validation tests with virtual prototypes	2014	2014/03	10.7873/DATE.2014.331	design, automation, and test in europe	date		463BE6FF	19458
7A2431F1	Runtime power estimation of mobile AMOLED displays	runtime power estimation of mobile amoled displays	2013	2013/03/18	10.7873/DATE.2013.027	design, automation, and test in europe	date		463BE6FF	17329
7E9CDD90	Provably minimal energy using coordinated DVS and power gating	provably minimal energy using coordinated dvs and power gating	2014	2014/03	10.7873/DATE.2014.307	design, automation, and test in europe	date		463BE6FF	17608
7E6D9C9E	Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-Optimal Performance Hypersurfaces	efficient multiobjective synthesis of analog circuits using hierarchical pareto optimal performance hypersurfaces	2005	2005/03/07	10.1109/DATE.2005.129	design, automation, and test in europe	date		463BE6FF	18135
7F10AE35	Polynomial abstraction for verification of sequentially implemented combinational circuits	polynomial abstraction for verification of sequentially implemented combinational circuits	2004	2004/02/16	10.1109/DATE.2004.1268933	design, automation, and test in europe	date		463BE6FF	19370
80121449	Efficient nonlinear distortion analysis of RF circuits	efficient nonlinear distortion analysis of rf circuits	2007	2007/04/16	10.1109/DATE.2007.364600	design, automation, and test in europe	date		463BE6FF	19238
80998957	A bridging fault model where undetectable faults imply logic redundancy	a bridging fault model where undetectable faults imply logic redundancy	2008	2008/03/10	10.1109/DATE.2008.4484836	design, automation, and test in europe	date		463BE6FF	19340
782908A7	Determining relevant model elements for the verification of UML/OCL specifications	determining relevant model elements for the verification of uml ocl specifications	2013	2013/03/18	10.7873/DATE.2013.247	design, automation, and test in europe	date		463BE6FF	17490
7DE4F179	Specification and design considerations for reliable embedded systems	specification and design considerations for reliable embedded systems	2008	2008/03/10	10.1109/DATE.2008.4484824	design, automation, and test in europe	date		463BE6FF	19303
808203AF	Process variation aware issue queue design	process variation aware issue queue design	2008	2008/03/10	10.1145/1403375.1403722	design, automation, and test in europe	date		463BE6FF	19395
7F7554C0	Access pattern based local memory customization for low power embedded systems	access pattern based local memory customization for low power embedded systems	2001	2001/03/13	10.1109/DATE.2001.915120	design, automation, and test in europe	date		463BE6FF	18776
7D640F3D	Dimensioning heterogeneous MPSoCs via parallelism analysis	dimensioning heterogeneous mpsocs via parallelism analysis	2009	2009/04/20	10.1109/DATE.2009.5090725	design, automation, and test in europe	date		463BE6FF	19391
7FEFE8ED	Exact Grading of Multiple Path Delay Faults	exact grading of multiple path delay faults	2002	2002/03/04	10.1109/DATE.2002.998253	design, automation, and test in europe	date		463BE6FF	18968
7D3F39BE	SAFER PATH: security architecture using fragmented execution and replication for protection against trojaned hardware	safer path security architecture using fragmented execution and replication for protection against trojaned hardware	2012	2012/03/12	10.1109/DATE.2012.6176642	design, automation, and test in europe	date		463BE6FF	17620
7DA09CFC	Hierarchical top-down design of analog sensor interfaces: from system-level specifications down to silicon	hierarchical top down design of analog sensor interfaces from system level specifications down to silicon	1998	1998/02/23	10.1109/DATE.1998.655937	design, automation, and test in europe	date		463BE6FF	18842
7EFE149C	Testing of high-speed DACs using PRBS generation with â€œAlternate-Bit-Tappingâ€	testing of high speed dacs using prbs generation with alternate bit tapping	2011	2011/03	10.1109/DATE.2011.5763066	design, automation, and test in europe	date		463BE6FF	19361
5AFF72AD	Modern design techniques with systemC [Tutorial]	modern design techniques with systemc tutorial	2004	2004	10.1109/DATE.2004.1268817	design, automation, and test in europe	date		463BE6FF	19555
7DE31DE6	Design optimization of multi-cluster embedded systems for real-time applications	design optimization of multi cluster embedded systems for real time applications	2004	2004/02/16	10.1109/DATE.2004.1269028	design, automation, and test in europe	date		463BE6FF	18982
7E65BBEA	HEROIC: Homomorphically EncRypted One Instruction Computer	heroic homomorphically encrypted one instruction computer	2014	2014/03	10.7873/DATE.2014.259	design, automation, and test in europe	date		463BE6FF	17589
778332A8	Increasing the efficiency of syndrome coding for PUFs with helper data compression	increasing the efficiency of syndrome coding for pufs with helper data compression	2014	2014/03	10.7873/DATE.2014.084	design, automation, and test in europe	date		463BE6FF	17575
7F1E3F35	Robust 6T Si tunneling transistor SRAM design	robust 6t si tunneling transistor sram design	2011	2011/03	10.1109/DATE.2011.5763126	design, automation, and test in europe	date		463BE6FF	19258
7D6555B6	Statistical blockade: a novel method for very fast Monte Carlo simulation of rare circuit events, and its application	statistical blockade a novel method for very fast monte carlo simulation of rare circuit events and its application	2007	2007/04/16	10.1109/DATE.2007.364490	design, automation, and test in europe	date		463BE6FF	17895
7DAC9E09	Cantilever-Based Biosensors in CMOS Technology	cantilever based biosensors in cmos technology	2005	2005/03/07	10.1109/DATE.2005.90	design, automation, and test in europe	date		463BE6FF	18567
7F230572	A black box method for stability analysis of arbitrary SRAM cell structures	a black box method for stability analysis of arbitrary sram cell structures	2010	2010/03/08	10.1109/DATE.2010.5456943	design, automation, and test in europe	date		463BE6FF	17096
7D12ECAC	Row-shift decompositions for index generation functions	row shift decompositions for index generation functions	2012	2012/03/12	10.1109/DATE.2012.6176725	design, automation, and test in europe	date		463BE6FF	17583
771C9E71	Energy-oriented dynamic SPM allocation based on time-slotted cache conflict graph	energy oriented dynamic spm allocation based on time slotted cache conflict graph	2010	2010/03/08	10.1109/DATE.2010.5457138	design, automation, and test in europe	date		463BE6FF	17601
7ABFFF5F	Power Gating for Ultra-low Leakage: Physics, Design, and Analysis	power gating for ultra low leakage physics design and analysis	2008	2008/03	10.1109/DATE.2008.4484640	design, automation, and test in europe	date		463BE6FF	19555
7A3DF1B8	TreeFTL: efficient RAM management for high performance of NAND flash-based storage systems	treeftl efficient ram management for high performance of nand flash based storage systems	2013	2013/03/18	10.7873/DATE.2013.086	design, automation, and test in europe	date		463BE6FF	17576
7E5ACB2E	Accelerated simulation of tunable vibration energy harvesting systems using a linearised state-space technique	accelerated simulation of tunable vibration energy harvesting systems using a linearised state space technique	2011	2011/03		design, automation, and test in europe	date		463BE6FF	19458
7E8DA2EB	Engineering trust with semantic guardians	engineering trust with semantic guardians	2007	2007/04/16	10.1109/DATE.2007.364684	design, automation, and test in europe	date		463BE6FF	18737
7D4387D1	Congestion Estimation with Buffer Planning in Floorplan Design	congestion estimation with buffer planning in floorplan design	2002	2002/03/04	10.1109/DATE.2002.998375	design, automation, and test in europe	date		463BE6FF	19042
7E4F97CD	Analysis of Power Consumption and BER of Flip-flop Based Interconnect Pipelining	analysis of power consumption and ber of flip flop based interconnect pipelining	2007	2007/04	10.1109/DATE.2007.364461	design, automation, and test in europe	date		463BE6FF	19443
7D54E035	Run-time deadlock detection in networks-on-chip using coupled transitive closure networks	run time deadlock detection in networks on chip using coupled transitive closure networks	2011	2011/03	10.1109/DATE.2011.5763086	design, automation, and test in europe	date		463BE6FF	19276
764D0D25	Computing a language-based guarantee for timing properties of cyber-physical systems	computing a language based guarantee for timing properties of cyber physical systems	2014	2014/03	10.7873/DATE.2014.200	design, automation, and test in europe	date		463BE6FF	17648
7DAD42F8	UML design for dynamically reconfigurable multiprocessor embedded systems	uml design for dynamically reconfigurable multiprocessor embedded systems	2010	2010/03/08	10.1109/DATE.2010.5456989	design, automation, and test in europe	date		463BE6FF	19154
7DD739E1	Impact of resource sharing on performance and performance prediction	impact of resource sharing on performance and performance prediction	2014	2014/03	10.7873/DATE.2014.109	design, automation, and test in europe	date		463BE6FF	19444
76B144B3	A new partitioning method for parallel simulation of VLSI circuits on transistor level	a new partitioning method for parallel simulation of vlsi circuits on transistor level	2000	2000/01/01	10.1145/343647.343892	design, automation, and test in europe	date		463BE6FF	19281
7E159A6E	Context Sensitive Performance Analysis of Automotive Applications	context sensitive performance analysis of automotive applications	2005	2005/03/07	10.1109/DATE.2005.103	design, automation, and test in europe	date		463BE6FF	19051
7E7CB043	Mutation Sampling Technique for the Generation of Structural Test Data	mutation sampling technique for the generation of structural test data	2005	2005/03/07	10.1109/DATE.2005.220	design, automation, and test in europe	date		463BE6FF	19287
77C45289	Retraining-based timing error mitigation for hardware neural networks	retraining based timing error mitigation for hardware neural networks	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19476
7D1AF2A2	A Linear-Centric Modeling Approach to Harmonic Balance Analysis	a linear centric modeling approach to harmonic balance analysis	2002	2002/03/04	10.1109/DATE.2002.998367	design, automation, and test in europe	date		463BE6FF	18377
80AF0D55	Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis	design of compact imperfection immune cnfet layouts for standard cell based logic synthesis	2009	2009/04/20	10.1109/DATE.2009.5090741	design, automation, and test in europe	date		463BE6FF	18988
75389AF5	Parallel statistical analysis of analog circuits by GPU-accelerated graph-based approach	parallel statistical analysis of analog circuits by gpu accelerated graph based approach	2012	2012/03/12	10.1109/DATE.2012.6176615	design, automation, and test in europe	date		463BE6FF	19336
7EB7732B	Layout conscious bus architecture synthesis for deep submicron systems on chip	layout conscious bus architecture synthesis for deep submicron systems on chip	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18562
814AE28B	An high voltage CMOS voltage regulator for automotive alternators with programmable functionalities and full reverse polarity capability	an high voltage cmos voltage regulator for automotive alternators with programmable functionalities and full reverse polarity capability	2010	2010/03/08	10.1109/DATE.2010.5457150	design, automation, and test in europe	date		463BE6FF	19555
7CD70055	Scheduling independent liveness analysis for register binding in high level synthesis	scheduling independent liveness analysis for register binding in high level synthesis	2013	2013/03/18	10.7873/DATE.2013.319	design, automation, and test in europe	date		463BE6FF	19458
7D392BFC	Stage number optimization for switched capacitor power converters in micro-scale energy harvesting	stage number optimization for switched capacitor power converters in micro scale energy harvesting	2011	2011/03	10.1109/DATE.2011.5763131	design, automation, and test in europe	date		463BE6FF	19489
75F3E96C	Resistive memories: Which applications?	resistive memories which applications	2014	2014/03	10.7873/DATE.2014.282	design, automation, and test in europe	date		463BE6FF	17586
76AB5DD2	Fast cache simulation for host-compiled simulation of embedded software	fast cache simulation for host compiled simulation of embedded software	2013	2013/03/18	10.7873/DATE.2013.139	design, automation, and test in europe	date		463BE6FF	19468
7D80A7D1	A general method to evaluate RF BIST techniques based on non-parametric density estimation	a general method to evaluate rf bist techniques based on non parametric density estimation	2008	2008/03/10	10.1109/DATE.2008.4484662	design, automation, and test in europe	date		463BE6FF	19110
813797E8	Task concurrency management methodology summary	task concurrency management methodology summary	2001	2001/03/13	10.1109/DATE.2001.915151	design, automation, and test in europe	date		463BE6FF	19133
816F5860	Lifetime Modeling of a Sensor Network	lifetime modeling of a sensor network	2005	2005/03/07	10.1109/DATE.2005.196	design, automation, and test in europe	date		463BE6FF	17977
835FB549	Improved Time Domain Simulation of Optical Multimode Intrasystem Interconnects	improved time domain simulation of optical multimode intrasystem interconnects	2003	2003/03/03	10.1109/DATE.2003.1253758	design, automation, and test in europe	date		463BE6FF	19003
7DB45F98	Circuit-aware Device Design Methodology for Nanometer Technologies: A Case Study for Low Power SRAM Design	circuit aware device design methodology for nanometer technologies a case study for low power sram design	2006	2006	10.1109/DATE.2006.243868	design, automation, and test in europe	date		463BE6FF	18718
7E60A585	Trace signal selection for visibility enhancement in post-silicon validation	trace signal selection for visibility enhancement in post silicon validation	2009	2009/04/20	10.1109/DATE.2009.5090872	design, automation, and test in europe	date		463BE6FF	18279
80F354B2	Extending IP-XACT to support an MDE based approach for SoC design	extending ip xact to support an mde based approach for soc design	2009	2009/04/20	10.1109/DATE.2009.5090733	design, automation, and test in europe	date		463BE6FF	19370
79A3B938	Top-down design of a xDSL 14-bit 4MS/s sigma-delta modulator in digital CMOS technology	top down design of a xdsl 14 bit 4ms s sigma delta modulator in digital cmos technology	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19555
79994B21	Robustness analysis of 6T SRAMs in memory retention mode under PVT variations	robustness analysis of 6t srams in memory retention mode under pvt variations	2011	2011/03	10.1109/DATE.2011.5763159	design, automation, and test in europe	date		463BE6FF	17496
80CD9779	Disjunctive Image Computation for Embedded Software Verification	disjunctive image computation for embedded software verification	2006	2006	10.1109/DATE.2006.244049	design, automation, and test in europe	date		463BE6FF	19228
7D28F0F7	Stochastic circuit reliability analysis	stochastic circuit reliability analysis	2011	2011/03	10.1109/DATE.2011.5763206	design, automation, and test in europe	date		463BE6FF	19253
5EC0D19C	An Overview of Approaches Towards the Timing Analysability of Parallel Architecture	an overview of approaches towards the timing analysability of parallel architecture	2011	2011	10.4230/OASIcs.PPES.2011.32	design, automation, and test in europe	date		463BE6FF	17551
7E8880FE	High-Level Modeling and Design of Asynchronous Arbiters for On-Chip Communication Systems	high level modeling and design of asynchronous arbiters for on chip communication systems	2002	2002/03/04	10.1109/DATE.2002.998447	design, automation, and test in europe	date		463BE6FF	19036
8166A5B4	Instruction Scheduling for Dynamic Hardware Configurations	instruction scheduling for dynamic hardware configurations	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	18907
7EC151DF	A case for multi-channel memories in video recording	a case for multi channel memories in video recording	2009	2009/04/20	10.1109/DATE.2009.5090799	design, automation, and test in europe	date		463BE6FF	18781
7D4CC77B	Automatic verification of safety and liveness for XScale-like processor models using WEB refinements	automatic verification of safety and liveness for xscale like processor models using web refinements	2004	2004/02/16	10.1109/DATE.2004.1268844	design, automation, and test in europe	date		463BE6FF	18524
810210FE	Bitstream relocation with local clock domains for partially reconfigurable FPGAs	bitstream relocation with local clock domains for partially reconfigurable fpgas	2009	2009/04/20	10.1109/DATE.2009.5090676	design, automation, and test in europe	date		463BE6FF	18825
7E098CA5	Efficient symbolic simulation of low level software	efficient symbolic simulation of low level software	2008	2008/03/10	10.1109/DATE.2008.4484776	design, automation, and test in europe	date		463BE6FF	19170
75831A2A	Impact of resistive-open defects on the heat current of TAS-MRAM architectures	impact of resistive open defects on the heat current of tas mram architectures	2012	2012/03/12	10.1109/DATE.2012.6176526	design, automation, and test in europe	date		463BE6FF	19555
7E32138E	Systolic like soft-detection architecture for 4x4 64-QAM MIMO system	systolic like soft detection architecture for 4x4 64 qam mimo system	2009	2009/04/20	10.1109/DATE.2009.5090784	design, automation, and test in europe	date		463BE6FF	19330
80E468A2	Early SEU fault injection in digital, analog and mixed signal circuits: a global flow	early seu fault injection in digital analog and mixed signal circuits a global flow	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18767
80AA62CC	A new SBST algorithm for testing the register file of VLIW processors	a new sbst algorithm for testing the register file of vliw processors	2012	2012/03/12	10.1109/DATE.2012.6176506	design, automation, and test in europe	date		463BE6FF	19396
76F32A2B	Mixed allocation of adjustable delay buffers combined with buffer sizing in clock tree synthesis of multiple power mode designs	mixed allocation of adjustable delay buffers combined with buffer sizing in clock tree synthesis of multiple power mode designs	2014	2014/03	10.7873/DATE.2014.276	design, automation, and test in europe	date		463BE6FF	17616
7E5EE0F5	A calculator for Pareto points	a calculator for pareto points	2007	2007/04/16	10.1109/DATE.2007.364605	design, automation, and test in europe	date		463BE6FF	19158
768FADA8	A novel model for system-level decision making with combined ASP and SMT solving	a novel model for system level decision making with combined asp and smt solving	2014	2014/03	10.7873/DATE.2014.230	design, automation, and test in europe	date		463BE6FF	17592
7E049BB2	Lock-Free Synchronization for Dynamic Embedded Real-Time Systems	lock free synchronization for dynamic embedded real time systems	2006	2006	10.1109/DATE.2006.243800	design, automation, and test in europe	date		463BE6FF	19340
7D8F5486	Symbolic reliability analysis and optimization of ECU networks	symbolic reliability analysis and optimization of ecu networks	2008	2008/03/10	10.1145/1403375.1403416	design, automation, and test in europe	date		463BE6FF	18809
7FA0833A	Using transaction level modeling techniques for wireless sensor network simulation	using transaction level modeling techniques for wireless sensor network simulation	2010	2010/03/08	10.1109/DATE.2010.5456964	design, automation, and test in europe	date		463BE6FF	18959
8157F21A	System-level Scheduling on Instruction Cell Based Reconfigurable Systems	system level scheduling on instruction cell based reconfigurable systems	2006	2006	10.1109/DATE.2006.243762	design, automation, and test in europe	date		463BE6FF	18139
79ABEDEB	Advanced SIMD: Extending the reach of contemporary SIMD architectures	advanced simd extending the reach of contemporary simd architectures	2014	2014/03		design, automation, and test in europe	date		463BE6FF	17579
756A1B92	Qualification and testing process to implement anti-counterfeiting technologies into IC packages	qualification and testing process to implement anti counterfeiting technologies into ic packages	2013	2013/03/18	10.7873/DATE.2013.237	design, automation, and test in europe	date		463BE6FF	17564
79B90D54	Defect-tolerant logic hardening for crossbar-based nanosystems	defect tolerant logic hardening for crossbar based nanosystems	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19519
81588F54	Transforming Arbitrary Structures into Topologically Equivalent Slicing Structures	transforming arbitrary structures into topologically equivalent slicing structures	2002	2002/03/04	10.1109/DATE.2002.998455	design, automation, and test in europe	date		463BE6FF	19003
80F673BE	Rewiring using IRredundancy removal and addition	rewiring using irredundancy removal and addition	2009	2009/04/20	10.1109/DATE.2009.5090682	design, automation, and test in europe	date		463BE6FF	19361
7D4F3A58	Diagnosis of multiple arbitrary faults with mask and reinforcement effect	diagnosis of multiple arbitrary faults with mask and reinforcement effect	2010	2010/03/08	10.1109/DATE.2010.5456926	design, automation, and test in europe	date		463BE6FF	19351
7D06C601	Software processing performance in network processors	software processing performance in network processors	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19393
7DED5E77	Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles	centralized run time resource management in a network on chip containing reconfigurable hardware tiles	2005	2005/03/07	10.1109/DATE.2005.91	design, automation, and test in europe	date		463BE6FF	18036
8054B98B	Arbitrary Convex and Concave Rectilinear Module Packing Using TCG	arbitrary convex and concave rectilinear module packing using tcg	2002	2002/03/04	10.1109/DATE.2002.998251	design, automation, and test in europe	date		463BE6FF	19129
7D3B2F61	On modeling cross-talk faults [VLSI circuits]	on modeling cross talk faults vlsi circuits	2003	2003	10.1109/DATE.2003.1253657	design, automation, and test in europe	date		463BE6FF	19555
7FADC24D	Flow-based partitioning and position constraints in VLSI placement	flow based partitioning and position constraints in vlsi placement	2011	2011/03	10.1109/DATE.2011.5763100	design, automation, and test in europe	date		463BE6FF	19517
80B84EC2	A Technique for High Ratio LZW Compression	a technique for high ratio lzw compression	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18675
7D370787	Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores	test planning for mixed signal socs with wrapped analog cores	2005	2005/03/07	10.1109/DATE.2005.303	design, automation, and test in europe	date		463BE6FF	19344
7D364FA7	Architectural and Technology Influence on the Optimal Total Power Consumption	architectural and technology influence on the optimal total power consumption	2006	2006		design, automation, and test in europe	date		463BE6FF	19555
7E93F690	Instruction cache energy saving through compiler way-placement	instruction cache energy saving through compiler way placement	2008	2008/03/10	10.1109/DATE.2008.4484841	design, automation, and test in europe	date		463BE6FF	19253
7D0612C1	Towards a Methodology for the Quantitative Evaluation of Automotive Architectures	towards a methodology for the quantitative evaluation of automotive architectures	2007	2007/04	10.1109/DATE.2007.364643	design, automation, and test in europe	date		463BE6FF	19087
7E224C3B	BACH 2 : Bounded reachability checker for compositional linear hybrid systems	bach 2 bounded reachability checker for compositional linear hybrid systems	2010	2010/03	10.1109/DATE.2010.5457051	design, automation, and test in europe	date		463BE6FF	17404
8467C3AC	System-on-a-chip processor synchronization support in hardware	system on a chip processor synchronization support in hardware	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	17943
8175C5C0	Exploring Trade-off&#8217;s Between Centralized versus Decentralized Automotive Architectures Using a Virtual Integration Environment	exploring trade off s between centralized versus decentralized automotive architectures using a virtual integration environment	2006	2006	10.1109/DATE.2006.243895	design, automation, and test in europe	date		463BE6FF	19101
802D5CEB	Multi-Placement Structures for Fast and Optimized Placement in Analog Circuit Synthesis	multi placement structures for fast and optimized placement in analog circuit synthesis	2005	2005/03/07	10.1109/DATE.2005.216	design, automation, and test in europe	date		463BE6FF	19327
798A5DEF	Substituting transition faults with path delay faults as a basic delay fault model	substituting transition faults with path delay faults as a basic delay fault model	2014	2014/03	10.7873/DATE.2014.241	design, automation, and test in europe	date		463BE6FF	19555
81552255	Cross-level hierarchical high-level synthesis	cross level hierarchical high level synthesis	1998	1998/02/23	10.1109/DATE.1998.655897	design, automation, and test in europe	date		463BE6FF	18629
80D33BC4	Power efficient voltage islanding for Systems-on-Chip from a floorplanning perspective	power efficient voltage islanding for systems on chip from a floorplanning perspective	2010	2010/03/08	10.1109/DATE.2010.5457124	design, automation, and test in europe	date		463BE6FF	19476
80D1C015	Buffer Space Optimisation with Communication Synthesis and Traffic Shaping for NoCs	buffer space optimisation with communication synthesis and traffic shaping for nocs	2006	2006	10.1109/DATE.2006.244069	design, automation, and test in europe	date		463BE6FF	18801
7EE13964	System-level power estimation methodology using cycle- and bit-accurate TLM	system level power estimation methodology using cycle and bit accurate tlm	2011	2011/03	10.1109/DATE.2011.5763187	design, automation, and test in europe	date		463BE6FF	19110
7DDE4B41	Decomposition of Extended Finite State Machine for Low Power Design	decomposition of extended finite state machine for low power design	2003	2003/03/03	10.1109/DATE.2003.1253777	design, automation, and test in europe	date		463BE6FF	17547
807B809D	Visualization of Partial Order Models in VLSI Design Flow	visualization of partial order models in vlsi design flow	2002	2002/03/04	10.1109/DATE.2002.998446	design, automation, and test in europe	date		463BE6FF	19224
800756FF	Integration of Learning Techniques into Incremental Satisfiability for Efficient Path-Delay Fault Test Generation	integration of learning techniques into incremental satisfiability for efficient path delay fault test generation	2005	2005/03/07	10.1109/DATE.2005.187	design, automation, and test in europe	date		463BE6FF	19100
7A4D7DE0	Fast and accurate computation using stochastic circuits	fast and accurate computation using stochastic circuits	2014	2014/03	10.7873/DATE.2014.089	design, automation, and test in europe	date		463BE6FF	19341
7F72D8A5	A specialized low-cost vectorized loop buffer for embedded processors	a specialized low cost vectorized loop buffer for embedded processors	2011	2011/03	10.1109/DATE.2011.5763313	design, automation, and test in europe	date		463BE6FF	19442
81141E09	Figure of Merit Based Selection of A/D Converters	figure of merit based selection of a d converters	2003	2003/03/03	10.1109/DATE.2003.1253749	design, automation, and test in europe	date		463BE6FF	19437
5B5B33A9	A Hardware-in-the-Loop Design Environment for FPGAs	a hardware in the loop design environment for fpgas	2008	2008		design automation and test in europe	date		463BE6FF	17654
7AED05A7	Interactive presentation: SoftSIMD - exploiting subword parallelism using source code transformations	interactive presentation softsimd exploiting subword parallelism using source code transformations	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19382
800E974E	Networks on Chips for High-End Consumer-Electronics TV System Architectures	networks on chips for high end consumer electronics tv system architectures	2006	2006	10.1109/DATE.2006.243840	design, automation, and test in europe	date		463BE6FF	18754
80F84719	Cache conscious data layout organization for embedded multimedia applications	cache conscious data layout organization for embedded multimedia applications	2001	2001/03/13	10.1109/DATE.2001.915099	design, automation, and test in europe	date		463BE6FF	18416
8136F679	Design Technology for Networked Reconfigurable FPGA Platforms	design technology for networked reconfigurable fpga platforms	2002	2002/03/04	10.1109/DATE.2002.998421	design, automation, and test in europe	date		463BE6FF	18002
7FD6F1B3	A 150Mbit/s 3GPP LTE turbo code decoder	a 150mbit s 3gpp lte turbo code decoder	2010	2010/03/08	10.1109/DATE.2010.5457035	design, automation, and test in europe	date		463BE6FF	17057
8065809D	Component-based design for the future	component based design for the future	2011	2011/03	10.1109/DATE.2011.5763168	design, automation, and test in europe	date		463BE6FF	19282
80009ED4	A unified methodology for pre-silicon verification and post-silicon validation	a unified methodology for pre silicon verification and post silicon validation	2011	2011/03	10.1109/DATE.2011.5763252	design, automation, and test in europe	date		463BE6FF	19160
8171A9FC	Yield improvement and repair trade-off for large embedded memories	yield improvement and repair trade off for large embedded memories	2000	2000/01/01	10.1145/343647.343704	design, automation, and test in europe	date		463BE6FF	17460
7862B574	An all-digital spike-based ultra-low-power IR-UWB dynamic average threshold crossing scheme for muscle force wireless transmission	an all digital spike based ultra low power ir uwb dynamic average threshold crossing scheme for muscle force wireless transmission	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19468
760DF162	A work-stealing scheduling framework supporting fault tolerance	a work stealing scheduling framework supporting fault tolerance	2013	2013/03/18	10.7873/DATE.2013.150	design, automation, and test in europe	date		463BE6FF	17441
7F9709FC	Scenario-based fixed-point data format refinement to enable energy-scalable software defined radios	scenario based fixed point data format refinement to enable energy scalable software defined radios	2008	2008/03/10	10.1109/DATE.2008.4484764	design, automation, and test in europe	date		463BE6FF	19110
805FD8B2	A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms	a decompilation approach to partitioning software for microprocessor fpga platforms	2005	2005/03/07	10.1109/DATE.2005.9	design, automation, and test in europe	date		463BE6FF	19139
7FB3013D	Efficient code density through look-up table compression	efficient code density through look up table compression	2007	2007/04/16	10.1109/DATE.2007.364390	design, automation, and test in europe	date		463BE6FF	19136
79D1846B	Retiming for Soft Error Minimization Under Error-Latching Window Constraints	retiming for soft error minimization under error latching window constraints	2013	2013/03/18	10.7873/DATE.2013.210	design, automation, and test in europe	date		463BE6FF	19555
78EDB96A	The future car: technology, methods and tools: panel session	the future car technology methods and tools panel session	2008	2008/03/10	10.1145/1403375.1403573	design, automation, and test in europe	date		463BE6FF	19555
80370C9F	On transfer function and power consumption transient response	on transfer function and power consumption transient response	2004	2004/02/16	10.1109/DATE.2004.1268932	design, automation, and test in europe	date		463BE6FF	19555
7BE929D3	Dual greedy: adaptive garbage collection for page-mapping solid-state disks	dual greedy adaptive garbage collection for page mapping solid state disks	2012	2012/03/12	10.1109/DATE.2012.6176443	design, automation, and test in europe	date		463BE6FF	17333
78D47462	Voltage island management in near threshold manycore architectures to mitigate dark silicon	voltage island management in near threshold manycore architectures to mitigate dark silicon	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19555
607851DA	A Web-based system for assessing and searching for designs	a web based system for assessing and searching for designs	2000	2000	10.1109/DATE.2000.840888	design automation and test in europe	date		463BE6FF	19555
7FAEE56C	Tackling an abstraction gap: co-simulating SystemC DE with bluespec ESL	tackling an abstraction gap co simulating systemc de with bluespec esl	2007	2007/04/16	10.1109/DATE.2007.364604	design, automation, and test in europe	date		463BE6FF	19438
7935D868	A scalable GPU-based approach to accelerate the multiple-choice knapsack problem	a scalable gpu based approach to accelerate the multiple choice knapsack problem	2012	2012/03/12	10.1109/DATE.2012.6176665	design, automation, and test in europe	date		463BE6FF	19555
80E09BD8	Detecting Soft Errors by a Purely Software Approach: Method, Tools and Experimental Results	detecting soft errors by a purely software approach method tools and experimental results	2003	2003/03/03	10.1109/DATE.2003.1253806	design, automation, and test in europe	date		463BE6FF	18223
7F10DE6F	A guiding coverage metric for formal verification	a guiding coverage metric for formal verification	2012	2012/03/12	10.1109/DATE.2012.6176546	design, automation, and test in europe	date		463BE6FF	17603
80F78F1F	Memory testing with a RISC microcontroller	memory testing with a risc microcontroller	2010	2010/03/08	10.1109/DATE.2010.5457210	design, automation, and test in europe	date		463BE6FF	19079
7FC82492	HW/SW implementation from abstract architecture models	hw sw implementation from abstract architecture models	2007	2007/04/16	10.1109/DATE.2007.364507	design, automation, and test in europe	date		463BE6FF	17483
7EFCB7B2	A HW/SW partitioning algorithm for dynamically reconfigurable architectures	a hw sw partitioning algorithm for dynamically reconfigurable architectures	2001	2001/03/13	10.1109/DATE.2001.915109	design, automation, and test in europe	date		463BE6FF	18030
7A5FE749	An FPGA bridge preserving traffic quality of service for on-chip network-based systems	an fpga bridge preserving traffic quality of service for on chip network based systems	2011	2011/03	10.1109/DATE.2011.5763074	design, automation, and test in europe	date		463BE6FF	19555
808E177C	Evaluation of design for reliability techniques in embedded flash memories	evaluation of design for reliability techniques in embedded flash memories	2007	2007/04/16	10.1109/DATE.2007.364529	design, automation, and test in europe	date		463BE6FF	18966
7AA69DEC	On-chip source synchronous interface timing test scheme with calibration	on chip source synchronous interface timing test scheme with calibration	2012	2012/03/12	10.1109/DATE.2012.6176574	design, automation, and test in europe	date		463BE6FF	19427
80234604	Fast memory footprint estimation based on maximal dependency vector calculation	fast memory footprint estimation based on maximal dependency vector calculation	2007	2007/04/16	10.1109/DATE.2007.364621	design, automation, and test in europe	date		463BE6FF	19314
7FA9561C	Fast Dynamic Memory Integration in Co-Simulation Frameworks for Multiprocessor System on-Chip	fast dynamic memory integration in co simulation frameworks for multiprocessor system on chip	2005	2005/03/07	10.1109/DATE.2005.153	design, automation, and test in europe	date		463BE6FF	17576
790443D7	Temperature-aware idle time distribution for energy optimization with dynamic voltage scaling	temperature aware idle time distribution for energy optimization with dynamic voltage scaling	2010	2010/03/08	10.1109/DATE.2010.5457241	design, automation, and test in europe	date		463BE6FF	17283
13EB256D	Modeling the Efficiency of Stacked Silicon Systems : Computational, Thermal and Electrical Performance	modeling the efficiency of stacked silicon systems computational thermal and electrical performance	2011	2011		design automation and test in europe	date		463BE6FF	19555
7EEDDC65	Reconfigurable Linear Decompressors Using Symbolic Gaussian Elimination	reconfigurable linear decompressors using symbolic gaussian elimination	2005	2005/03/07	10.1109/DATE.2005.255	design, automation, and test in europe	date		463BE6FF	19238
80D622F5	On applying the set covering model to reseeding	on applying the set covering model to reseeding	2001	2001/03/13	10.1109/DATE.2001.915017	design, automation, and test in europe	date		463BE6FF	18822
80CE78F1	At-Speed Logic BIST for IP Cores	at speed logic bist for ip cores	2005	2005/03/07	10.1109/DATE.2005.70	design, automation, and test in europe	date		463BE6FF	17049
7F543146	Activity Packing in FPGAs for Leakage Power Reduction	activity packing in fpgas for leakage power reduction	2005	2005/03/07	10.1109/DATE.2005.48	design, automation, and test in europe	date		463BE6FF	19371
7F6A224E	DFM/DFY: should you trust the surgeon or the family doctor?	dfm dfy should you trust the surgeon or the family doctor	2007	2007/04/16	10.1109/DATE.2007.364631	design, automation, and test in europe	date		463BE6FF	19555
73EE1121	Non-enumerative path delay fault diagnosis [logic testing]	non enumerative path delay fault diagnosis logic testing	2003	2003	10.1109/DATE.2003.1253627	design, automation, and test in europe	date		463BE6FF	19555
7DE153A9	Analyzing on-chip communication in a MPSoC environment	analyzing on chip communication in a mpsoc environment	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17475
8030DA28	Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems	overhead conscious voltage selection for dynamic and leakage energy reduction of time constrained systems	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18033
7B252F34	Current source modeling for power and timing analysis at different supply voltages	current source modeling for power and timing analysis at different supply voltages	2012	2012/03/12	10.1109/DATE.2012.6176629	design, automation, and test in europe	date		463BE6FF	19483
7F0845CD	Performance improvement of multi-processor systems cosimulation based on SW analysis	performance improvement of multi processor systems cosimulation based on sw analysis	2001	2001/03/13	10.1109/DATE.2001.915112	design, automation, and test in europe	date		463BE6FF	18561
7DCD3BEF	Bandwidth-centric optimisation for area-constrained links with crosstalk avoidance methods	bandwidth centric optimisation for area constrained links with crosstalk avoidance methods	2008	2008/03/10	10.1109/DATE.2008.4484720	design, automation, and test in europe	date		463BE6FF	19360
8149F6B8	Identification of process/design issues during 0.18 Âµm technology qualification for space application	identification of process design issues during 0 18 Âµm technology qualification for space application	2007	2007/04/16	10.1109/DATE.2007.364422	design, automation, and test in europe	date		463BE6FF	19555
80636A2F	On the efficacy of NBTI mitigation techniques	on the efficacy of nbti mitigation techniques	2011	2011/03	10.1109/DATE.2011.5763151	design, automation, and test in europe	date		463BE6FF	19009
80E08E45	Optical Receiver IC for CD/DVD/Blue-Laser Application	optical receiver ic for cd dvd blue laser application	2005	2005/03/07	10.1109/DATE.2005.232	design, automation, and test in europe	date		463BE6FF	19111
7FE63A56	Using speculative functional units in high level synthesis	using speculative functional units in high level synthesis	2010	2010/03/08	10.1109/DATE.2010.5457102	design, automation, and test in europe	date		463BE6FF	17635
7C4D3035	Quantitative comparison of power management algorithms	quantitative comparison of power management algorithms	2000	2000/01/01	10.1109/DATE.2000.840010	design, automation, and test in europe	date		463BE6FF	16977
80EF8327	Rapid Prototyping of Flexible Embedded Systems on Multi-DSP Architectures	rapid prototyping of flexible embedded systems on multi dsp architectures	2003	2003/03/03	10.1109/DATE.2003.1253609	design, automation, and test in europe	date		463BE6FF	19424
7A1F1BB3	Robust and flexible mapping for real-time distributed applications during the early design phases	robust and flexible mapping for real time distributed applications during the early design phases	2012	2012/03/12	10.1109/DATE.2012.6176631	design, automation, and test in europe	date		463BE6FF	17601
7F5569AF	Modeling and simulation to the design of Î£Î” fractional-N frequency synthesizer	modeling and simulation to the design of ÏƒÎ´ fractional n frequency synthesizer	2007	2007/04/16	10.1109/DATE.2007.364606	design, automation, and test in europe	date		463BE6FF	19003
7FBC829B	A GPU based implementation of center-surround distribution distance for feature extraction and matching	a gpu based implementation of center surround distribution distance for feature extraction and matching	2010	2010/03/08	10.1109/DATE.2010.5457215	design, automation, and test in europe	date		463BE6FF	17597
80AFEB89	Generalized Posynomial Performance Modeling	generalized posynomial performance modeling	2003	2003/03/03	10.1109/DATE.2003.1253616	design, automation, and test in europe	date		463BE6FF	19017
7A028FA3	VaMV : variability-aware memory virtualization	vamv variability aware memory virtualization	2012	2012/03/12	10.1109/DATE.2012.6176479	design, automation, and test in europe	date		463BE6FF	19401
80A15B37	Formal verification coverage: are the RTL-properties covering the design's architectural intent?	formal verification coverage are the rtl properties covering the design s architectural intent	2004	2004/02/16	10.1109/DATE.2004.1268922	design, automation, and test in europe	date		463BE6FF	17587
7CD36A8D	Interactive presentation: Soft-core processor customization using the design of experiments paradigm	interactive presentation soft core processor customization using the design of experiments paradigm	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19444
79FEFB19	A critical-section-level timing synchronization approach for deterministic multi-core instruction set simulations	a critical section level timing synchronization approach for deterministic multi core instruction set simulations	2013	2013/03/18	10.7873/DATE.2013.140	design, automation, and test in europe	date		463BE6FF	19401
7FBC880F	On the Evaluation of Transactor-based Verification for Reusing TLM Assertions and Testbenches at RTL	on the evaluation of transactor based verification for reusing tlm assertions and testbenches at rtl	2006	2006	10.1109/DATE.2006.243898	design, automation, and test in europe	date		463BE6FF	18634
7D1546D2	Synthesis and optimization of threshold logic networks with application to nanotechnologies	synthesis and optimization of threshold logic networks with application to nanotechnologies	2004	2004/02/16	10.1109/DATE.2004.1269003	design, automation, and test in europe	date		463BE6FF	18813
776F4919	High speed GaAs subsytem design using feed through logic	high speed gaas subsytem design using feed through logic	1999	1999/01/01	10.1109/DATE.1999.761174	design, automation, and test in europe	date		463BE6FF	18912
7EE12BCC	Design for testability method for CML digital circuits	design for testability method for cml digital circuits	1999	1999/01/01	10.1109/DATE.1999.761146	design, automation, and test in europe	date		463BE6FF	19458
7E500B4C	Managing Power Consumption in Networks on Chip	managing power consumption in networks on chip	2002	2002/03/04	10.1109/DATE.2002.998257	design, automation, and test in europe	date		463BE6FF	16725
80965B62	A VHDL error simulator for functional test generation	a vhdl error simulator for functional test generation	2000	2000/01/01	10.1145/343647.343807	design, automation, and test in europe	date		463BE6FF	18587
7AD267C2	What designs for coming supercomputers?	what designs for coming supercomputers	2013	2013/03/18	10.7873/DATE.2013.104	design, automation, and test in europe	date		463BE6FF	19555
7D400610	QuteSAT: a robust circuit-based SAT solver for complex circuit structure	qutesat a robust circuit based sat solver for complex circuit structure	2007	2007/04/16	10.1109/DATE.2007.364479	design, automation, and test in europe	date		463BE6FF	19215
7E0D654E	Width minimization in the Single-Electron Transistor array synthesis	width minimization in the single electron transistor array synthesis	2014	2014/03	10.7873/DATE.2014.135	design, automation, and test in europe	date		463BE6FF	17546
7E6E84F9	A Dependability-Driven System-Level Design Approach for Embedded Systems	a dependability driven system level design approach for embedded systems	2005	2005/03/07	10.1109/DATE.2005.10	design, automation, and test in europe	date		463BE6FF	18986
7E369837	On linewidth-based yield analysis for nanometer lithography	on linewidth based yield analysis for nanometer lithography	2009	2009/04/20	10.1109/DATE.2009.5090693	design, automation, and test in europe	date		463BE6FF	19466
76D7C683	May-happen-in-parallel analysis based on segment graphs for safe ESL models	may happen in parallel analysis based on segment graphs for safe esl models	2014	2014/03	10.7873/DATE.2014.300	design, automation, and test in europe	date		463BE6FF	19555
8044D020	Fault Isolation Using Tests for Non-Isolated Blocks	fault isolation using tests for non isolated blocks	2002	2002/03/04	10.1109/DATE.2002.998479	design, automation, and test in europe	date		463BE6FF	19555
7D0EC4B7	Flying embedded: the industrial scene and challenges for embedded systems in aeronautics and space	flying embedded the industrial scene and challenges for embedded systems in aeronautics and space	2007	2007/04/16	10.1109/DATE.2007.364467	design, automation, and test in europe	date		463BE6FF	19555
7B12BED1	An Efficient Test and Diagnosis Scheme for the Feedback Type of Analog Circuits with Minimal Added Circuits	an efficient test and diagnosis scheme for the feedback type of analog circuits with minimal added circuits	2002	2002/03/04	10.1109/DATE.2002.998475	design, automation, and test in europe	date		463BE6FF	19555
7583BCDC	A flexible and fast software implementation of the FFT on the BPE platform	a flexible and fast software implementation of the fft on the bpe platform	2012	2012/03/12	10.1109/DATE.2012.6176598	design, automation, and test in europe	date		463BE6FF	17618
6FE8F687	Debug support, calibration and emulation for multiple processor and powertrain control SoCs [automotive applications]	debug support calibration and emulation for multiple processor and powertrain control socs automotive applications	2005	2005	10.1109/DATE.2005.109	design, automation, and test in europe	date		463BE6FF	17568
7CE9A14B	Evolutionary Optimization in Code-Based Test Compression	evolutionary optimization in code based test compression	2005	2005/03/07	10.1109/DATE.2005.144	design, automation, and test in europe	date		463BE6FF	19468
78762C70	Effective loop partitioning and scheduling under memory and register dual constraints	effective loop partitioning and scheduling under memory and register dual constraints	2008	2008/03/10	10.1109/DATE.2008.4484842	design, automation, and test in europe	date		463BE6FF	19036
7F9CE61D	A dynamically reconfigurable packet-switched network-on-chip	a dynamically reconfigurable packet switched network on chip	2006	2006	10.1109/DATE.2006.244035	design, automation, and test in europe	date		463BE6FF	18621
7E8C096B	PANEL SESSION - Who Is Closing the embedded software design gap?	panel session who is closing the embedded software design gap	2010	2010/03	10.1109/DATE.2010.5456918	design, automation, and test in europe	date		463BE6FF	19555
7E1F4FF9	CMOS sizing rule for high performance long interconnects	cmos sizing rule for high performance long interconnects	2001	2001/03/13	10.1109/DATE.2001.915165	design, automation, and test in europe	date		463BE6FF	19555
7ED56422	Modeling and Integration of Peripheral Devices in Embedded Systems	modeling and integration of peripheral devices in embedded systems	2003	2003/03/03	10.1109/DATE.2003.1253599	design, automation, and test in europe	date		463BE6FF	17549
7EC86809	Improving synthesis of compressor trees on FPGAs via integer linear programming	improving synthesis of compressor trees on fpgas via integer linear programming	2008	2008/03/10	10.1109/DATE.2008.4484851	design, automation, and test in europe	date		463BE6FF	18760
8055B8DE	Algorithms for detailed placement of standard cells	algorithms for detailed placement of standard cells	1998	1998/02/23	10.1109/DATE.1998.655875	design, automation, and test in europe	date		463BE6FF	17720
7897F196	Thermal-aware floorplanning for partially-reconfigurable FPGA-based systems	thermal aware floorplanning for partially reconfigurable fpga based systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
76F51390	An incremental specification flow for real time embedded systems (poster paper)	an incremental specification flow for real time embedded systems poster paper	2000	2000/01/01	10.1145/343647.344349	design, automation, and test in europe	date		463BE6FF	19555
7E05C0BA	A simulation-based power-aware architecture exploration of a multiprocessor system-on-chip design	a simulation based power aware architecture exploration of a multiprocessor system on chip design	2004	2004/02/16	10.1109/DATE.2004.1269256	design, automation, and test in europe	date		463BE6FF	19281
7D6511B1	Circuit-level modeling and detection of metallic carbon nanotube defects in carbon nanotube FETs	circuit level modeling and detection of metallic carbon nanotube defects in carbon nanotube fets	2007	2007/04/16	10.1109/DATE.2007.364397	design, automation, and test in europe	date		463BE6FF	18991
7840A806	A power-driven thermal sensor placement algorithm for dynamic thermal management	a power driven thermal sensor placement algorithm for dynamic thermal management	2013	2013/03/18	10.7873/DATE.2013.252	design, automation, and test in europe	date		463BE6FF	19555
7551DB2F	A parallel fast transform-based preconditioning approach for electrical-thermal co-simulation of power delivery networks	a parallel fast transform based preconditioning approach for electrical thermal co simulation of power delivery networks	2013	2013/03/18	10.7873/DATE.2013.341	design, automation, and test in europe	date		463BE6FF	19422
797CA2F6	Variation-aware evaluation of MPSoC task allocation and scheduling strategies using statistical model checking	variation aware evaluation of mpsoc task allocation and scheduling strategies using statistical model checking	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F7A1ADA	Sizing Power/Ground Meshes for Clocking and Computing Circuit Components	sizing power ground meshes for clocking and computing circuit components	2002	2002/03/04	10.1109/DATE.2002.998267	design, automation, and test in europe	date		463BE6FF	18869
8038C1E8	IOCIMU - an integrated off-chip IDDQ measurement unit	iocimu an integrated off chip iddq measurement unit	1998	1998/02/23	10.1109/DATE.1998.655988	design, automation, and test in europe	date		463BE6FF	19555
7EBF6218	Interactive presentation: Peripheral-conscious scheduling on energy minimization for weakly hard real-time systems	interactive presentation peripheral conscious scheduling on energy minimization for weakly hard real time systems	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19502
801406EF	IC Design Challenges for Ambient Intelligence	ic design challenges for ambient intelligence	2003	2003/03/03	10.1109/DATE.2003.1253578	design, automation, and test in europe	date		463BE6FF	18417
5B4BB0F0	Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs	design space exploration of a mesochronous link for cost effective and flexible gals nocs	2010	2010/03		design, automation, and test in europe	date		463BE6FF	19555
7E2D1353	Emerging solutions technology and business views for the ubiquitous communication	emerging solutions technology and business views for the ubiquitous communication	2007	2007/04/16	10.1109/DATE.2007.364672	design, automation, and test in europe	date		463BE6FF	19555
7F269C9E	An hybrid architecture to detect transient faults in microprocessors: an experimental validation	an hybrid architecture to detect transient faults in microprocessors an experimental validation	2012	2012/03/12		design, automation, and test in europe	date		463BE6FF	17568
7D59EB54	Testability trade-offs for BIST RTL data paths: the case for three dimensional design space	testability trade offs for bist rtl data paths the case for three dimensional design space	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19224
7EE4E292	An algorithm to determine mutually exclusive operations in behavioral descriptions	an algorithm to determine mutually exclusive operations in behavioral descriptions	1998	1998/02/23	10.1109/DATE.1998.655898	design, automation, and test in europe	date		463BE6FF	18619
7F1CA309	Comparison of Boolean satisfiability encodings on FPGA detailed routing problems	comparison of boolean satisfiability encodings on fpga detailed routing problems	2008	2008/03/10	10.1109/DATE.2008.4484853	design, automation, and test in europe	date		463BE6FF	19239
7EAC2EEA	Constrained power management: application to a multimedia mobile platform	constrained power management application to a multimedia mobile platform	2010	2010/03/08	10.1109/DATE.2010.5456905	design, automation, and test in europe	date		463BE6FF	17492
7AC803BA	Biologically-inspired massively-parallel architectures â€” Computing beyond a million processors	biologically inspired massively parallel architectures computing beyond a million processors	2011	2011/03	10.1109/DATE.2011.5763006	design, automation, and test in europe	date		463BE6FF	19555
7F0B1690	Testable design for advanced serial-link transceivers	testable design for advanced serial link transceivers	2007	2007/04/16	10.1109/DATE.2007.364676	design, automation, and test in europe	date		463BE6FF	19353
79ED58E1	Bit-Flipping Scan â€” A unified architecture for fault tolerance and offline test	bit flipping scan a unified architecture for fault tolerance and offline test	2014	2014/03	10.7873/DATE.2014.206	design, automation, and test in europe	date		463BE6FF	19555
7ADAD686	Ultra-low-power ECG front-end design based on compressed sensing	ultra low power ecg front end design based on compressed sensing	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F855F30	An Accurate SER Estimation Method Based on Propagation Probability	an accurate ser estimation method based on propagation probability	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	18374
77A1819D	Refinement of UML/MARTE models for the design of networked embedded systems	refinement of uml marte models for the design of networked embedded systems	2012	2012/03/12	10.1109/DATE.2012.6176654	design, automation, and test in europe	date		463BE6FF	17551
805E61BF	Efficient Temperature - Dependent Symbolic Sensitivity Analysis and Symbolic Performance Evaluation in Analog Circuit Synthesis	efficient temperature dependent symbolic sensitivity analysis and symbolic performance evaluation in analog circuit synthesis	2006	2006	10.1109/DATE.2006.244139	design, automation, and test in europe	date		463BE6FF	17615
78AEF8E4	Analyzing real-time systems	analyzing real time systems	2000	2000/01/01	10.1109/DATE.2000.840046	design, automation, and test in europe	date		463BE6FF	18723
7FD73DB0	Power and timing modeling for ASIC designs	power and timing modeling for asic designs	1998	1998/02/23	10.1109/DATE.1998.655993	design, automation, and test in europe	date		463BE6FF	19370
75DF03F2	Reliability analysis for integrated circuit amplifiers used in neural measurement systems	reliability analysis for integrated circuit amplifiers used in neural measurement systems	2013	2013/03/18	10.7873/DATE.2013.153	design, automation, and test in europe	date		463BE6FF	17601
7F269645	Nine-coded compression technique with application to reduced pin-count testing and flexible on-chip decompression	nine coded compression technique with application to reduced pin count testing and flexible on chip decompression	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18774
86310A07	Test Set Enrichment using a Probabilistic Fault Model and the Theory of Output Deviations	test set enrichment using a probabilistic fault model and the theory of output deviations	2006	2006		design, automation, and test in europe	date		463BE6FF	19555
75B81EEC	A TSV noise-aware 3-D placer	a tsv noise aware 3 d placer	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19444
7DFDE156	Dynamic thermal management in 3D multi-core architecture through run-time adaptation	dynamic thermal management in 3d multi core architecture through run time adaptation	2011	2011/03	10.1109/DATE.2011.5763053	design, automation, and test in europe	date		463BE6FF	19427
771467A9	Bias Temperature Instability analysis of FinFET based SRAM cells	bias temperature instability analysis of finfet based sram cells	2014	2014/03	10.7873/DATE.2014.044	design, automation, and test in europe	date		463BE6FF	19320
7EF3E7DD	Integrated hardware-software co-synthesis and high-level synthesis for design of embedded systems under power and latency constraints	integrated hardware software co synthesis and high level synthesis for design of embedded systems under power and latency constraints	2001	2001	10.1109/DATE.2001.915087	design, automation, and test in europe	date		463BE6FF	19156
8018720D	Classification Trees for Random Tests and Functional Coverage	classification trees for random tests and functional coverage	2006	2006	10.1109/DATE.2006.243902	design, automation, and test in europe	date		463BE6FF	18697
80838DC0	Parallel co-simulation using virtual synchronization with redundant host execution	parallel co simulation using virtual synchronization with redundant host execution	2006	2006	10.1109/DATE.2006.244001	design, automation, and test in europe	date		463BE6FF	19078
7E1A9C3A	Testing of quantum dot cellular automata based designs	testing of quantum dot cellular automata based designs	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18958
7718168F	A smaller and faster variant of RSM	a smaller and faster variant of rsm	2014	2014/03	10.7873/DATE.2014.218	design, automation, and test in europe	date		463BE6FF	17622
7971B83E	Analysis of ethernet-switch traffic shapers for in-vehicle networking applications	analysis of ethernet switch traffic shapers for in vehicle networking applications	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F7D06DE	CMOS structures suitable for secured hardware	cmos structures suitable for secured hardware	2004	2004/02/16	10.1109/DATE.2004.1269113	design, automation, and test in europe	date		463BE6FF	18478
7A335B91	Embedded tutorial - Understanding multicore technologies	embedded tutorial understanding multicore technologies	2009	2009/04	10.1109/DATE.2009.5090819	design, automation, and test in europe	date		463BE6FF	19555
7ACA0BEF	Adaptively tolerate power-gating-induced power/ground noise under process variations	adaptively tolerate power gating induced power ground noise under process variations	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E8112C7	Cooptimization of Interface Hardware and Software for I/O Controllers	cooptimization of interface hardware and software for i o controllers	2006	2006	10.1109/DATE.2006.244070	design, automation, and test in europe	date		463BE6FF	19318
7F1225AB	Synthesis for manufacturability: a sanity check	synthesis for manufacturability a sanity check	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18411
7D0B8C19	Enhanced reuse and teamwork capabilities for an object-oriented extension of VHDL	enhanced reuse and teamwork capabilities for an object oriented extension of vhdl	1998	1998/02/23	10.1109/DATE.1998.655864	design, automation, and test in europe	date		463BE6FF	19358
7EA25B9D	Component selection and matching for IP-based design	component selection and matching for ip based design	2001	2001/03/13	10.1109/DATE.2001.914999	design, automation, and test in europe	date		463BE6FF	18491
7E45973D	Exact fault simulation for systems on Silicon that protects each core's intellectual property	exact fault simulation for systems on silicon that protects each core s intellectual property	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19003
7AA26EA0	A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories	a cross layer approach for new reliability performance trade offs in mlc nand flash memories	2012	2012/03/12	10.1109/DATE.2012.6176622	design, automation, and test in europe	date		463BE6FF	19262
7CF6EF5C	Dynamic voltage scaling of supply and body bias exploiting software runtime distribution	dynamic voltage scaling of supply and body bias exploiting software runtime distribution	2008	2008/03/10	10.1109/DATE.2008.4484693	design, automation, and test in europe	date		463BE6FF	19028
801E04B9	BCDL: a high speed balanced DPL for FPGA with global precharge and no early evaluation	bcdl a high speed balanced dpl for fpga with global precharge and no early evaluation	2010	2010/03/08	10.1109/DATE.2010.5456932	design, automation, and test in europe	date		463BE6FF	19150
8026D0E8	VHDL teamwork, organization units and workspace management	vhdl teamwork organization units and workspace management	1998	1998/02/23	10.1109/DATE.1998.655872	design, automation, and test in europe	date		463BE6FF	18477
7CEFC08B	A Mixed-Signal Design Reuse Methodology Based on Parametric Behavioural Models with Non-Ideal Effects	a mixed signal design reuse methodology based on parametric behavioural models with non ideal effects	2002	2002/03/04	10.1109/DATE.2002.998290	design, automation, and test in europe	date		463BE6FF	18861
7F0EDE0D	Performance optimization for energy-aware adaptive checkpointing in embedded real-time systems	performance optimization for energy aware adaptive checkpointing in embedded real time systems	2006	2006	10.1109/DATE.2006.244042	design, automation, and test in europe	date		463BE6FF	19262
7A702119	Asynchronous Asymmetrical Write Termination (AAWT) for a low power STT-MRAM	asynchronous asymmetrical write termination aawt for a low power stt mram	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19445
7759E0B6	Application mapping for express channel-based networks-on-chip	application mapping for express channel based networks on chip	2014	2014/03	10.7873/DATE.2014.251	design, automation, and test in europe	date		463BE6FF	17522
7CF9F899	A formal approach for specification-driven AMS behavioral model generation	a formal approach for specification driven ams behavioral model generation	2009	2009/04/20	10.1109/DATE.2009.5090902	design, automation, and test in europe	date		463BE6FF	19489
807DA6FD	Efficient software architecture for IPSec acceleration using a programmable security processor	efficient software architecture for ipsec acceleration using a programmable security processor	2008	2008/03/10	10.1109/DATE.2008.4484833	design, automation, and test in europe	date		463BE6FF	19467
7FF91021	Pattern selection for testing of deep sub-micron timing defects	pattern selection for testing of deep sub micron timing defects	2004	2004/02/16	10.1109/DATE.2004.1269033	design, automation, and test in europe	date		463BE6FF	19024
77E4A9F9	Comprehensive analysis of software countermeasures against fault attacks	comprehensive analysis of software countermeasures against fault attacks	2013	2013/03/18	10.7873/DATE.2013.092	design, automation, and test in europe	date		463BE6FF	19457
7E2E34CF	Layout-aware, IR-drop tolerant transition fault pattern generation	layout aware ir drop tolerant transition fault pattern generation	2008	2008/03/10	10.1109/DATE.2008.4484837	design, automation, and test in europe	date		463BE6FF	18757
7AF1E3B9	Incorporating the impacts of workload-dependent runtime variations into timing analysis	incorporating the impacts of workload dependent runtime variations into timing analysis	2013	2013/03/18	10.7873/DATE.2013.213	design, automation, and test in europe	date		463BE6FF	17437
7824343D	Efficient resource arbitration in reconfigurable computing environments	efficient resource arbitration in reconfigurable computing environments	2000	2000/01/01	10.1109/DATE.2000.840841	design, automation, and test in europe	date		463BE6FF	19160
7E328BD2	Speculative reduction-based scalable redundancy identification	speculative reduction based scalable redundancy identification	2009	2009/04/20	10.1109/DATE.2009.5090932	design, automation, and test in europe	date		463BE6FF	19100
800AC71F	A New Embedded Measurement Structure for eDRAM Capacitor	a new embedded measurement structure for edram capacitor	2005	2005/03/07	10.1109/DATE.2005.24	design, automation, and test in europe	date		463BE6FF	19003
7AA0C885	Energy efficient data flow transformation for Givens Rotation based QR Decomposition	energy efficient data flow transformation for givens rotation based qr decomposition	2014	2014/03	10.7873/DATE.2014.224	design, automation, and test in europe	date		463BE6FF	17608
7FABEBE6	Low-cost fault detection method for ECC using Montgomery powering ladder	low cost fault detection method for ecc using montgomery powering ladder	2011	2011/03	10.1109/DATE.2011.5763165	design, automation, and test in europe	date		463BE6FF	19459
7E19F49F	Why design must change: rethinking digital design	why design must change rethinking digital design	2010	2010/03/08	10.1109/DATE.2010.5457119	design, automation, and test in europe	date		463BE6FF	19555
5A9BD454	Interactive presentation: An FPGA based all-digital transmitter with radio frequency output for soft	interactive presentation an fpga based all digital transmitter with radio frequency output for soft	2007			design, automation, and test in europe	date		463BE6FF	19555
81661E30	An effective AMS top-down methodology applied to the design of a mixed-signal UWB system-on-chip	an effective ams top down methodology applied to the design of a mixed signal uwb system on chip	2007	2007/04/16	10.1109/DATE.2007.364498	design, automation, and test in europe	date		463BE6FF	19288
756FE5B6	Multi-objective distributed run-time resource management for many-cores	multi objective distributed run time resource management for many cores	2014	2014/03	10.7873/DATE.2014.234	design, automation, and test in europe	date		463BE6FF	17507
816FE5AD	A design flow for configurable embedded processors based on optimized instruction set extension synthesis	a design flow for configurable embedded processors based on optimized instruction set extension synthesis	2006	2006	10.1109/DATE.2006.243972	design, automation, and test in europe	date		463BE6FF	18303
7DC60533	Efficient Wrapper/TAM Co-Optimization for Large SOCs	efficient wrapper tam co optimization for large socs	2002	2002/03/04	10.1109/DATE.2002.998318	design, automation, and test in europe	date		463BE6FF	17714
81018CDA	Carbon nanotube circuits: living with imperfections and variations	carbon nanotube circuits living with imperfections and variations	2010	2010/03/08	10.1109/DATE.2010.5456983	design, automation, and test in europe	date		463BE6FF	19221
7EC632E5	Dynamic write limited minimum operating voltage for nanoscale SRAMs	dynamic write limited minimum operating voltage for nanoscale srams	2011	2011/03	10.1109/DATE.2011.5763081	design, automation, and test in europe	date		463BE6FF	19406
7EA588CD	Design and Analysis of a Programmable Single-Chip Architecture for DVB-T Base-Band Receiver	design and analysis of a programmable single chip architecture for dvb t base band receiver	2003	2003/03/03	10.1109/DATE.2003.1253653	design, automation, and test in europe	date		463BE6FF	18646
7EB8867F	Modeling and Propagation of Noisy Waveforms in Static Timing Analysis	modeling and propagation of noisy waveforms in static timing analysis	2005	2005/03/07	10.1109/DATE.2005.211	design, automation, and test in europe	date		463BE6FF	19224
77EA4931	Global fan speed control considering non-ideal temperature measurements in enterprise servers	global fan speed control considering non ideal temperature measurements in enterprise servers	2014	2014/03	10.7873/DATE.2014.289	design, automation, and test in europe	date		463BE6FF	17542
813A4E93	A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip	a router architecture for connection oriented service guarantees in the mango clockless network on chip	2005	2005/03/07	10.1109/DATE.2005.36	design, automation, and test in europe	date		463BE6FF	17004
7D98F2EA	Full-chip multilevel routing for power and signal integrity	full chip multilevel routing for power and signal integrity	2004	2004/02/16	10.1109/DATE.2004.1269042	design, automation, and test in europe	date		463BE6FF	19468
80D05B72	Accounting for various register allocation schemes during post-synthesis verification of RTL designs	accounting for various register allocation schemes during post synthesis verification of rtl designs	1999	1999/01/01	10.1109/DATE.1999.761126	design, automation, and test in europe	date		463BE6FF	19353
81145A84	Fault diagnosis of analog circuits based on machine learning	fault diagnosis of analog circuits based on machine learning	2010	2010/03/08	10.1109/DATE.2010.5457099	design, automation, and test in europe	date		463BE6FF	17272
7F8CBE8D	DATE panel chips of the future: soft, crunchy or hard?	date panel chips of the future soft crunchy or hard	2004	2004/02/16	10.1109/DATE.2004.1268990	design, automation, and test in europe	date		463BE6FF	18960
811B64C1	Guiding circuit level fault-tolerance design with statistical methods	guiding circuit level fault tolerance design with statistical methods	2008	2008/03/10	10.1109/DATE.2008.4484704	design, automation, and test in europe	date		463BE6FF	19448
5CC2D8A9	A Lightweight NoC for the NOVA Packet Processing Plattform	a lightweight noc for the nova packet processing plattform	2006	2006		design automation and test in europe	date		463BE6FF	19555
7E5A851B	Spectral decision diagrams using graph transformations	spectral decision diagrams using graph transformations	2001	2001/03/13	10.1109/DATE.2001.915106	design, automation, and test in europe	date		463BE6FF	19159
7E400C25	An Efficient BICS Design for SEUs Detection and Correction in Semiconductor Memories	an efficient bics design for seus detection and correction in semiconductor memories	2005	2005/03/07	10.1109/DATE.2005.54	design, automation, and test in europe	date		463BE6FF	18080
75261A09	A flexible specification framework for hardware-software codesign (poster paper)	a flexible specification framework for hardware software codesign poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
7D8ED819	Double-via-driven standard cell library design	double via driven standard cell library design	2007	2007/04/16	10.1109/DATE.2007.364460	design, automation, and test in europe	date		463BE6FF	19107
7DE07630	Switching response modeling of the CMOS inverter for sub-micron devices	switching response modeling of the cmos inverter for sub micron devices	1998	1998/02/23	10.1109/DATE.1998.655939	design, automation, and test in europe	date		463BE6FF	19335
7EBCE39E	SoC infrastructures for predictable system integration	soc infrastructures for predictable system integration	2011	2011/03	10.1109/DATE.2011.5763146	design, automation, and test in europe	date		463BE6FF	19235
80ABAB61	A power and performance model for network-on-chip architectures	a power and performance model for network on chip architectures	2004	2004/02/16	10.1109/DATE.2004.1269067	design, automation, and test in europe	date		463BE6FF	16956
7DDC62F2	HW/SW Partitioned Optimization and VLSI-FPGA Implementation of the MPEG-2 Video Decoder	hw sw partitioned optimization and vlsi fpga implementation of the mpeg 2 video decoder	2003	2003/03/03	10.1109/DATE.2003.1253835	design, automation, and test in europe	date		463BE6FF	18959
7652E809	Large-scale flip-chip power grid reduction with geometric templates	large scale flip chip power grid reduction with geometric templates	2013	2013/03/18	10.7873/DATE.2013.339	design, automation, and test in europe	date		463BE6FF	17600
029C55B2	BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs to Avoid Congestion	barp a dynamic routing protocol for balanced distribution of traffic in nocs to avoid congestion	2008	2008		design, automation, and test in europe	date		463BE6FF	17471
79587D5A	Designing closer to the edge (tutorial)	designing closer to the edge tutorial	2000	2000/01/01	10.1145/343647.343877	design, automation, and test in europe	date		463BE6FF	19003
7C4593EB	Diagnosis for scan-based BIST: reaching deep into the signatures	diagnosis for scan based bist reaching deep into the signatures	2001	2001/03/13	10.1109/DATE.2001.915008	design, automation, and test in europe	date		463BE6FF	19060
7DCAC5D8	Automatic Verification of In-Order Execution In Microprocessors with Fragmented Pipelines and Multicycle Functional Units	automatic verification of in order execution in microprocessors with fragmented pipelines and multicycle functional units	2002	2002/03/04	10.1109/DATE.2002.998247	design, automation, and test in europe	date		463BE6FF	18842
80DA353E	AutoMoDe - Model-Based Development of Automotive Software	automode model based development of automotive software	2005	2005/03/07	10.1109/DATE.2005.77	design, automation, and test in europe	date		463BE6FF	18785
7E5FD524	Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC)	run time spatial mapping of streaming applications to a heterogeneous multi processor system on chip mpsoc	2008	2008/03/10	10.1145/1403375.1403427	design, automation, and test in europe	date		463BE6FF	18786
7EB92C26	Response-surface-based design space exploration and optimisation of wireless sensor nodes with tunable energy harvesters	response surface based design space exploration and optimisation of wireless sensor nodes with tunable energy harvesters	2012	2012/03/12		design, automation, and test in europe	date		463BE6FF	17603
7D1FD1F6	Temperature aware task scheduling in MPSoCs	temperature aware task scheduling in mpsocs	2007	2007/04/16	10.1109/DATE.2007.364540	design, automation, and test in europe	date		463BE6FF	17585
811E44A7	Passive reduced order modeling of multiport interconnects via semidefinite programming	passive reduced order modeling of multiport interconnects via semidefinite programming	2010	2010/03/08	10.1109/DATE.2010.5457132	design, automation, and test in europe	date		463BE6FF	17500
7E2D2703	Context-Aware Scheduling Analysis of Distributed Systems with Tree-Shaped Task-Dependencies	context aware scheduling analysis of distributed systems with tree shaped task dependencies	2005	2005/03/07	10.1109/DATE.2005.104	design, automation, and test in europe	date		463BE6FF	18947
7E35C778	Challenges in the design of automotive software	challenges in the design of automotive software	2010	2010/03/08	10.1109/DATE.2010.5457201	design, automation, and test in europe	date		463BE6FF	16918
813DB6BC	Boosting the role of inductive invariants in model checking	boosting the role of inductive invariants in model checking	2007	2007/04/16	10.1109/DATE.2007.364480	design, automation, and test in europe	date		463BE6FF	19281
8151616C	Error correction in single-hop wireless sensor networks: a case study	error correction in single hop wireless sensor networks a case study	2009	2009/04/20	10.1109/DATE.2009.5090865	design, automation, and test in europe	date		463BE6FF	18678
8138F431	On the verification of automotive protocols	on the verification of automotive protocols	2006	2006	10.1109/DATE.2006.243873	design, automation, and test in europe	date		463BE6FF	17488
7DBD4AFF	Register transfer level VHDL models without clocks	register transfer level vhdl models without clocks	1998	1998/02/23	10.1109/DATE.1998.655850	design, automation, and test in europe	date		463BE6FF	19427
7F41CD71	Path-based scheduling in a hardware compiler	path based scheduling in a hardware compiler	2010	2010/03/08	10.1109/DATE.2010.5457011	design, automation, and test in europe	date		463BE6FF	17630
75834B30	A practical testing framework for isolating hardware timing channels	a practical testing framework for isolating hardware timing channels	2013	2013/03/18	10.7873/DATE.2013.265	design, automation, and test in europe	date		463BE6FF	19343
7CF4951E	Combining Simulation and Guided Traversal for the Verification of Concurrent Systems	combining simulation and guided traversal for the verification of concurrent systems	2003	2003/03/03	10.1109/DATE.2003.1253780	design, automation, and test in europe	date		463BE6FF	18954
7E9A901A	Industrial evaluation of DRAM tests	industrial evaluation of dram tests	1999	1999/01/01	10.1109/DATE.1999.761194	design, automation, and test in europe	date		463BE6FF	17922
238B249A	Flexible and High-Speed System-Level Performance Analysis using Hardware-Accelerated Simulation	flexible and high speed system level performance analysis using hardware accelerated simulation	2013	2013		design automation and test in europe	date		463BE6FF	19003
7E607DBC	Low-Cost and Highly Reliable Detector for Transient and Crosstalk Faults Affecting FPGA Interconnects	low cost and highly reliable detector for transient and crosstalk faults affecting fpga interconnects	2006	2006	10.1109/DATE.2006.244061	design, automation, and test in europe	date		463BE6FF	19233
0AA0459D	Proceedings of the conference on Design, automation and test in Europe: Proceedings	proceedings of the conference on design automation and test in europe proceedings	2006	2006/03/06		design, automation, and test in europe	date		463BE6FF	19555
7CFBE4C7	Transforming Structural Model to Runtime Model of Embedded Software with Real-Time Constraints	transforming structural model to runtime model of embedded software with real time constraints	2003	2003/03/03	10.1109/DATE.2003.1186690	design, automation, and test in europe	date		463BE6FF	18249
7D2680A5	Accurate QBF-based test pattern generation in presence of unknown values	accurate qbf based test pattern generation in presence of unknown values	2013	2013/03/18	10.7873/DATE.2013.098	design, automation, and test in europe	date		463BE6FF	19458
7E875ACE	Compact modeling of nonlinear distortion in analog communication circuits	compact modeling of nonlinear distortion in analog communication circuits	2000	2000/01/01	10.1109/DATE.2000.840295	design, automation, and test in europe	date		463BE6FF	17748
8103E16E	Modeling the Non-Linear Behavior of Library Cells for an Accurate Static Noise Analysis	modeling the non linear behavior of library cells for an accurate static noise analysis	2005	2005/03/07	10.1109/DATE.2005.215	design, automation, and test in europe	date		463BE6FF	19444
7D1DC0F0	Exploiting structure in an AIG based QBF solver	exploiting structure in an aig based qbf solver	2009	2009/04/20	10.1109/DATE.2009.5090919	design, automation, and test in europe	date		463BE6FF	18892
7F45E536	A divide and conquer based distributed run-time mapping methodology for many-core platforms	a divide and conquer based distributed run time mapping methodology for many core platforms	2012	2012/03/12	10.1109/DATE.2012.6176442	design, automation, and test in europe	date		463BE6FF	17625
7E059180	State-preserving vs. non-state-preserving leakage control in caches	state preserving vs non state preserving leakage control in caches	2004	2004/02/16	10.1109/DATE.2004.1268822	design, automation, and test in europe	date		463BE6FF	18548
7828A9CC	Variation-aware leakage power model extraction for system-level hierarchical power analysis	variation aware leakage power model extraction for system level hierarchical power analysis	2012	2012/03/12	10.1109/DATE.2012.6176495	design, automation, and test in europe	date		463BE6FF	17574
76781DE8	Design of low-complexity digital finite impulse response filters on FPGAs	design of low complexity digital finite impulse response filters on fpgas	2012	2012/03/12	10.1109/DATE.2012.6176675	design, automation, and test in europe	date		463BE6FF	17582
7F8D324C	On the construction of guaranteed passive macromodels for high-speed channels	on the construction of guaranteed passive macromodels for high speed channels	2010	2010/03/08	10.1109/DATE.2010.5456980	design, automation, and test in europe	date		463BE6FF	17540
7F5BCBD4	Holistic simulation of FlexRay networks by using run-time model switching	holistic simulation of flexray networks by using run time model switching	2010	2010/03/08	10.1109/DATE.2010.5457145	design, automation, and test in europe	date		463BE6FF	17475
772C47EF	Test generation for clock-domain crossing faults in integrated circuits	test generation for clock domain crossing faults in integrated circuits	2012	2012/03/12	10.1109/DATE.2012.6176505	design, automation, and test in europe	date		463BE6FF	17629
7DCE253D	A systematic analysis of reuse strategies for design of electronic circuits	a systematic analysis of reuse strategies for design of electronic circuits	1998	1998/02/23	10.1109/DATE.1998.655871	design, automation, and test in europe	date		463BE6FF	18284
7F82FC24	Micro-Network for SoC: Implementation of a 32-Port SPIN network	micro network for soc implementation of a 32 port spin network	2003	2003/03/03	10.1109/DATE.2003.1253766	design, automation, and test in europe	date		463BE6FF	17995
80A984DC	An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs	an infrastructure to functionally test designs generated by compilers targeting fpgas	2005	2005/03/07	10.1109/DATE.2005.60	design, automation, and test in europe	date		463BE6FF	19118
80B38945	An SoC Test Scheduling Algorithm using Reconfigurable Union Wrappers	an soc test scheduling algorithm using reconfigurable union wrappers	2007	2007/04	10.1109/DATE.2007.364596	design, automation, and test in europe	date		463BE6FF	19140
80ABB86D	Qualification and integration of complex I/O in SoC design flows	qualification and integration of complex i o in soc design flows	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19003
75702BF1	Gate sizing using a statistical delay model	gate sizing using a statistical delay model	2000	2000/01/01	10.1109/DATE.2000.840285	design, automation, and test in europe	date		463BE6FF	17020
7E8EE64F	Optimal Transistor Tapering for High-Speed CMOS Circuits	optimal transistor tapering for high speed cmos circuits	2002	2002/03/04	10.1109/DATE.2002.998377	design, automation, and test in europe	date		463BE6FF	19458
7E6ECC95	Using multi-objective design space exploration to enable run-time resource management for reconfigurable architectures	using multi objective design space exploration to enable run time resource management for reconfigurable architectures	2012	2012/03/12	10.1109/DATE.2012.6176578	design, automation, and test in europe	date		463BE6FF	17491
7D087602	Value-Based Bit Ordering for Energy Optimization of On-Chip Global Signal Buses	value based bit ordering for energy optimization of on chip global signal buses	2006	2006	10.1109/DATE.2006.243997	design, automation, and test in europe	date		463BE6FF	19404
77E4602E	Bordersearch: an adaptive identification of failure regions	bordersearch an adaptive identification of failure regions	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17635
78078BF4	Multi/many-core programming: where are we standing?	multi many core programming where are we standing	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19535
7706FFE2	Towards systematic design of 3D pNML layouts	towards systematic design of 3d pnml layouts	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19508
7D5120C0	A mapping framework for guided design space exploration of heterogeneous MP-SoCs	a mapping framework for guided design space exploration of heterogeneous mp socs	2008	2008/03/10	10.1109/DATE.2008.4484910	design, automation, and test in europe	date		463BE6FF	19098
776C3851	Runtime power estimator calibration for high-performance microprocessors	runtime power estimator calibration for high performance microprocessors	2012	2012/03/12	10.1109/DATE.2012.6176496	design, automation, and test in europe	date		463BE6FF	19003
8151E0DE	PARLAK: Parametrized Lock Cache Generator	parlak parametrized lock cache generator	2003	2003/03/03	10.1109/DATE.2003.1253771	design, automation, and test in europe	date		463BE6FF	18777
7D526334	A physical-location-aware X-filling method for IR-drop reduction in at-speed scan test	a physical location aware x filling method for ir drop reduction in at speed scan test	2009	2009/04/20	10.1109/DATE.2009.5090852	design, automation, and test in europe	date		463BE6FF	17647
7E411768	System Level Specification in Lava	system level specification in lava	2003	2003/03/03	10.1109/DATE.2003.1253636	design, automation, and test in europe	date		463BE6FF	19183
7D67A0C4	Steiner tree based rotary clock routing with bounded skew and capacitive load balancing	steiner tree based rotary clock routing with bounded skew and capacitive load balancing	2011	2011/03	10.1109/DATE.2011.5763079	design, automation, and test in europe	date		463BE6FF	19192
810568CB	Parameter Controlled Automatic Symbolic Analysis of Nonlinear Analog Circuits	parameter controlled automatic symbolic analysis of nonlinear analog circuits	2002	2002/03/04	10.1109/DATE.2002.998284	design, automation, and test in europe	date		463BE6FF	19178
808D95D4	Fast statistical analysis of RC nets subject to manufacturing variabilities	fast statistical analysis of rc nets subject to manufacturing variabilities	2011	2011/03	10.1109/DATE.2011.5763012	design, automation, and test in europe	date		463BE6FF	19375
7B120839	Early design stage thermal evaluation and mitigation: The locomotiv architectural case	early design stage thermal evaluation and mitigation the locomotiv architectural case	2014	2014/03	10.7873/DATE.2014.327	design, automation, and test in europe	date		463BE6FF	19555
78937C67	The Fraunhofer Knowledge Network (FKN) for Training in Critical Design Disciplines	the fraunhofer knowledge network fkn for training in critical design disciplines	2002	2002/03/04	10.1109/DATE.2002.998485	design, automation, and test in europe	date		463BE6FF	19555
80AE47A6	A case study in distributed deployment of embedded software for camera networks	a case study in distributed deployment of embedded software for camera networks	2009	2009/04/20	10.1109/DATE.2009.5090811	design, automation, and test in europe	date		463BE6FF	19367
7E155782	Software Annotations for Power Optimization on Mobile Devices	software annotations for power optimization on mobile devices	2006	2006	10.1109/DATE.2006.244043	design, automation, and test in europe	date		463BE6FF	19351
80917990	Energy-performance design space exploration in SMT architectures exploiting selective load value predictions	energy performance design space exploration in smt architectures exploiting selective load value predictions	2010	2010/03/08	10.1109/DATE.2010.5457197	design, automation, and test in europe	date		463BE6FF	17635
8054990A	Creating a sustainable information and communication infrastructure	creating a sustainable information and communication infrastructure	2013	2013/03/18	10.7873/DATE.2013.015	design, automation, and test in europe	date		463BE6FF	19555
7EE5698F	Overhead-free polymorphism in network-on-chip implementation of object-oriented models	overhead free polymorphism in network on chip implementation of object oriented models	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18773
81659D03	VAPRES: a virtual architecture for partially reconfigurable embedded systems	vapres a virtual architecture for partially reconfigurable embedded systems	2010	2010/03/08	10.1109/DATE.2010.5456934	design, automation, and test in europe	date		463BE6FF	17456
7718A015	Program affinity performance models for performance and utilization	program affinity performance models for performance and utilization	2014	2014/03	10.7873/DATE.2014.036	design, automation, and test in europe	date		463BE6FF	17624
7ECCD67D	Architectural simulation in the context of behavioral synthesis	architectural simulation in the context of behavioral synthesis	1998	1998/02/23	10.1109/DATE.1998.655918	design, automation, and test in europe	date		463BE6FF	19256
7EC99734	A Real-Time Streaming Memory Controller	a real time streaming memory controller	2005	2005/03/07	10.1109/DATE.2005.34	design, automation, and test in europe	date		463BE6FF	18447
771D9CF8	Semiconductor technologies for smart mobility management	semiconductor technologies for smart mobility management	2013	2013/03/18	10.7873/DATE.2013.352	design, automation, and test in europe	date		463BE6FF	17647
80E2BA30	An all-digital built-in self-test technique for transfer function characterization of RF PLLs	an all digital built in self test technique for transfer function characterization of rf plls	2011	2011/03	10.1109/DATE.2011.5763063	design, automation, and test in europe	date		463BE6FF	19444
8157646D	On the reuse of symbolic simulation results for incremental equivalence verification of switch-level circuits	on the reuse of symbolic simulation results for incremental equivalence verification of switch level circuits	1998	1998/02/23	10.1109/DATE.1998.655923	design, automation, and test in europe	date		463BE6FF	19494
7EC863B2	Saving power by mapping finite-state machines into embedded memory blocks in FPGAs	saving power by mapping finite state machines into embedded memory blocks in fpgas	2004	2004/02/16	10.1109/DATE.2004.1269007	design, automation, and test in europe	date		463BE6FF	18203
7FD45657	Energy Bounds for Fault-Tolerant Nanoscale Designs	energy bounds for fault tolerant nanoscale designs	2005	2005/03/07	10.1109/DATE.2005.135	design, automation, and test in europe	date		463BE6FF	19358
7F33E011	Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs	cost effective slack allocation for lifetime improvement in noc based mpsocs	2010	2010/03/08	10.1109/DATE.2010.5457065	design, automation, and test in europe	date		463BE6FF	17417
800C11F7	Power-Performance System-Level Exploration of a MicroSPARC2-Based Embedded Architecture	power performance system level exploration of a microsparc2 based embedded architecture	2003	2003/03/03	10.1109/DATE.2003.1253826	design, automation, and test in europe	date		463BE6FF	19505
76F81540	Monolithic 3D integration: a path from concept to reality	monolithic 3d integration a path from concept to reality	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80D894B2	Automatic specification granularity tuning for design space exploration	automatic specification granularity tuning for design space exploration	2014	2014/03	10.7873/DATE.2014.227	design, automation, and test in europe	date		463BE6FF	19555
7C4D191F	State of the art verification methodologies in 2015	state of the art verification methodologies in 2015	2011	2011/03	10.1109/DATE.2011.5763215	design, automation, and test in europe	date		463BE6FF	19555
785E0567	Soft-error reliability and power co-optimization for GPGPUS register file using resistive memory	soft error reliability and power co optimization for gpgpus register file using resistive memory	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7DC5AC32	Video processing requirements on SoC infrastructures	video processing requirements on soc infrastructures	2008	2008/03/10	10.1109/DATE.2008.4484827	design, automation, and test in europe	date		463BE6FF	18401
7DA31678	Strengthening properties using abstraction refinement	strengthening properties using abstraction refinement	2009	2009/04/20	10.1109/DATE.2009.5090935	design, automation, and test in europe	date		463BE6FF	17612
7A411E5E	Technology transfer towards Horizon 2020	technology transfer towards horizon 2020	2014	2014/03	10.7873/DATE.2014.049	design, automation, and test in europe	date		463BE6FF	17560
78B04749	Retiming sequential circuits with multiple register classes	retiming sequential circuits with multiple register classes	1999	1999/01/01	10.1145/307418.307582	design, automation, and test in europe	date		463BE6FF	19443
7A68C234	Multicore, will startups drive innovation?	multicore will startups drive innovation	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19555
808430B1	Logic Level Fault Tolerance Approaches Targeting Nanoelectronics PLAs	logic level fault tolerance approaches targeting nanoelectronics plas	2007	2007/04	10.1109/DATE.2007.364401	design, automation, and test in europe	date		463BE6FF	17153
76E488C4	An Adaptive Dictionary Encoding Scheme for SOC Data Buses	an adaptive dictionary encoding scheme for soc data buses	2002	2002/03/04	10.1109/DATE.2002.998433	design, automation, and test in europe	date		463BE6FF	16813
80F8D03D	NBTI modeling in the framework of temperature variation	nbti modeling in the framework of temperature variation	2010	2010/03/08	10.1109/DATE.2010.5457196	design, automation, and test in europe	date		463BE6FF	19224
801C69AE	CARAT: Context-aware runtime adaptive task migration for multi core architectures	carat context aware runtime adaptive task migration for multi core architectures	2011	2011/03	10.1109/DATE.2011.5763093	design, automation, and test in europe	date		463BE6FF	19236
7E342637	Layout-aware gate duplication and buffer insertion	layout aware gate duplication and buffer insertion	2007	2007/04/16	10.1109/DATE.2007.364488	design, automation, and test in europe	date		463BE6FF	19388
7B5E567C	Maximizing IO performance via conflict reduction for flash memory storage systems	maximizing io performance via conflict reduction for flash memory storage systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17635
80EE9608	Efficient parameter variation sampling for architecture simulations	efficient parameter variation sampling for architecture simulations	2011	2011/03	10.1109/DATE.2011.5763250	design, automation, and test in europe	date		463BE6FF	19437
809D1B13	Workload characterization model for tasks with variable execution demand	workload characterization model for tasks with variable execution demand	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18115
80FED8A9	Automatic SystemC design configuration for a faster evaluation of different partitioning alternatives	automatic systemc design configuration for a faster evaluation of different partitioning alternatives	2006	2006	10.1109/DATE.2006.243904	design, automation, and test in europe	date		463BE6FF	18728
7BE36D52	A satisfiability approach to speed assignment for distributed real-time systems	a satisfiability approach to speed assignment for distributed real time systems	2013	2013/03/18	10.7873/DATE.2013.160	design, automation, and test in europe	date		463BE6FF	19555
80FF56BC	LZW-based code compression for VLIW embedded systems	lzw based code compression for vliw embedded systems	2004	2004/02/16	10.1109/DATE.2004.1269210	design, automation, and test in europe	date		463BE6FF	18006
7C49143C	Modeling event stream hierarchies with hierarchical event models	modeling event stream hierarchies with hierarchical event models	2008	2008/03/10	10.1109/DATE.2008.4484729	design, automation, and test in europe	date		463BE6FF	19188
80003544	Optimal Periodic Testing of Intermittent Faults In Embedded Pipelined Processor Applications	optimal periodic testing of intermittent faults in embedded pipelined processor applications	2006	2006	10.1109/DATE.2006.243983	design, automation, and test in europe	date		463BE6FF	19219
7A2A8B26	Design and implementation of an adaptive proactive reconfiguration technique for SRAM caches	design and implementation of an adaptive proactive reconfiguration technique for sram caches	2013	2013/03/18	10.7873/DATE.2013.269	design, automation, and test in europe	date		463BE6FF	19555
761EE173	Hybrid source-level simulation of data caches using abstract cache models	hybrid source level simulation of data caches using abstract cache models	2012	2012/03/12	10.1109/DATE.2012.6176500	design, automation, and test in europe	date		463BE6FF	17602
7E45CA3F	Selective state retention design using symbolic simulation	selective state retention design using symbolic simulation	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19140
7AB03EB3	DCM: An IP for the autonomous control of optical and electrical reconfigurable NoCs	dcm an ip for the autonomous control of optical and electrical reconfigurable nocs	2014	2014/03		design, automation, and test in europe	date		463BE6FF	17601
804D0533	A variation aware high level synthesis framework	a variation aware high level synthesis framework	2008	2008/03/10	10.1109/DATE.2008.4484822	design, automation, and test in europe	date		463BE6FF	18967
7B5D0F98	ARTM: a lightweight fork-join framework for many-core embedded systems	artm a lightweight fork join framework for many core embedded systems	2013	2013/03/18	10.7873/DATE.2013.307	design, automation, and test in europe	date		463BE6FF	17565
7A002E73	Introducing Thread Criticality awareness in Prefetcher Aggressiveness Control	introducing thread criticality awareness in prefetcher aggressiveness control	2014	2014/03	10.7873/DATE.2014.092	design, automation, and test in europe	date		463BE6FF	19555
7B7F981F	Toward polychronous analysis and validation for timed software architectures in AADL	toward polychronous analysis and validation for timed software architectures in aadl	2013	2013/03/18	10.7873/DATE.2013.244	design, automation, and test in europe	date		463BE6FF	17583
7842D2F5	On the statistical memory architecture exploration and optimization	on the statistical memory architecture exploration and optimization	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17608
7DF87B2B	Buffering implications for the design space of streaming MEMS storage	buffering implications for the design space of streaming mems storage	2011	2011/03	10.1109/DATE.2011.5763268	design, automation, and test in europe	date		463BE6FF	19404
7DDEB47A	A New Simulation Technique for Periodic Small-Signal Analysis	a new simulation technique for periodic small signal analysis	2003	2003/03/03	10.1109/DATE.2003.1186393	design, automation, and test in europe	date		463BE6FF	19293
812077B9	Formal specification in VHDL for hardware verification	formal specification in vhdl for hardware verification	1998	1998/02/23	10.1109/DATE.1998.655865	design, automation, and test in europe	date		463BE6FF	19316
790C4659	Emulation of a fast reactive embedded system using a real time operating system	emulation of a fast reactive embedded system using a real time operating system	1999	1999/01/01	10.1109/DATE.1999.761220	design, automation, and test in europe	date		463BE6FF	19555
80181847	Comparing Analytical Modeling with Simulation for Network Processors: A Case Study	comparing analytical modeling with simulation for network processors a case study	2003	2003/03/03	10.1109/DATE.2003.1253838	design, automation, and test in europe	date		463BE6FF	18356
7E111CE1	Status of IEEE testability standards 1149.4, 1532 and 1149.6	status of ieee testability standards 1149 4 1532 and 1149 6	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19444
7F1EFE08	AUTOSAR and the automotive tool chain	autosar and the automotive tool chain	2010	2010/03/08	10.1109/DATE.2010.5457202	design, automation, and test in europe	date		463BE6FF	17614
7DE55E47	Fine-grained supply gating through hypergraph partitioning and Shannon decomposition for active power reduction	fine grained supply gating through hypergraph partitioning and shannon decomposition for active power reduction	2008	2008/03/10	10.1109/DATE.2008.4484709	design, automation, and test in europe	date		463BE6FF	19131
7FBB89A2	FSAF: file system aware flash translation layer for NAND flash memories	fsaf file system aware flash translation layer for nand flash memories	2009	2009/04/20	10.1109/DATE.2009.5090696	design, automation, and test in europe	date		463BE6FF	18965
7FCD24F4	System design for DSP applications using the MASIC methodology	system design for dsp applications using the masic methodology	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19487
81399BA2	Design of an automotive traffic sign recognition system targeting a multi-core SoC implementation	design of an automotive traffic sign recognition system targeting a multi core soc implementation	2010	2010/03/08	10.1109/DATE.2010.5457147	design, automation, and test in europe	date		463BE6FF	17246
7ADC7750	Design methodology for IP providers	design methodology for ip providers	1999	1999/01/01	10.1109/DATE.1999.761211	design, automation, and test in europe	date		463BE6FF	18338
762361AE	RAG: an efficient reliability analysis of logic circuits on graphics processing units	rag an efficient reliability analysis of logic circuits on graphics processing units	2012	2012/03/12	10.1109/DATE.2012.6176487	design, automation, and test in europe	date		463BE6FF	19555
7FE211F6	RAM-based FPGA's: a test approach for the configurable logic	ram based fpga s a test approach for the configurable logic	1998	1998/02/23	10.1109/DATE.1998.655840	design, automation, and test in europe	date		463BE6FF	18496
7E3B014C	Design Space Exploration for a Wireless Protocol on a Reconfigurable Platform	design space exploration for a wireless protocol on a reconfigurable platform	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18898
7BFFB384	Symbolic reachability analysis of large finite state machines using don't cares	symbolic reachability analysis of large finite state machines using don t cares	1999	1999/01/01	10.1145/307418.307430	design, automation, and test in europe	date		463BE6FF	19357
7F2A619C	Method for reducing jitter in multi-gigahertz ATE	method for reducing jitter in multi gigahertz ate	2007	2007/04/16	10.1109/DATE.2007.364677	design, automation, and test in europe	date		463BE6FF	19056
7EFC16BA	A triple-mode reconfigurable sigma-delta modulator for multi-standard wireless applications	a triple mode reconfigurable sigma delta modulator for multi standard wireless applications	2008	2008/03/10	10.1109/DATE.2008.4484782	design, automation, and test in europe	date		463BE6FF	19458
7FE608E8	A high-level debug environment for communication-centric debug	a high level debug environment for communication centric debug	2009	2009/04/20	10.1109/DATE.2009.5090658	design, automation, and test in europe	date		463BE6FF	19218
7EDD7861	A Mixed Abstraction Level Co-Simulation Case Study Using SystemC for System on Chip Verification	a mixed abstraction level co simulation case study using systemc for system on chip verification	2003	2003/03/03	10.1109/DATE.2003.1186678	design, automation, and test in europe	date		463BE6FF	18488
7FB44285	Z-sets and z-detections: circuit characteristics that simplify fault diagnosis	z sets and z detections circuit characteristics that simplify fault diagnosis	2004	2004/02/16	10.1109/DATE.2004.1268829	design, automation, and test in europe	date		463BE6FF	18841
7DB26D43	Compilation of stream programs for multicore processors that incorporate scratchpad memories	compilation of stream programs for multicore processors that incorporate scratchpad memories	2010	2010/03/08	10.1109/DATE.2010.5456976	design, automation, and test in europe	date		463BE6FF	18965
806F0D05	A dynamically adaptive DSP for heterogeneous reconfigurable platforms	a dynamically adaptive dsp for heterogeneous reconfigurable platforms	2007	2007/04/16	10.1109/DATE.2007.364559	design, automation, and test in europe	date		463BE6FF	18554
81729163	Diagnosing scan chain timing faults through statistical feature analysis of scan images	diagnosing scan chain timing faults through statistical feature analysis of scan images	2011	2011/03	10.1109/DATE.2011.5763040	design, automation, and test in europe	date		463BE6FF	19498
7E3B3DE6	Computation of yield-optimized Pareto fronts for analog integrated circuit specifications	computation of yield optimized pareto fronts for analog integrated circuit specifications	2010	2010/03/08	10.1109/DATE.2010.5456971	design, automation, and test in europe	date		463BE6FF	17601
7F333083	An efficient algorithm for fast parasitic extraction and passive order reduction of 3D interconnect models	an efficient algorithm for fast parasitic extraction and passive order reduction of 3d interconnect models	1998	1998/02/23	10.1109/DATE.1998.655910	design, automation, and test in europe	date		463BE6FF	19130
7DD51F58	SoftSIMD - Exploiting Subword Parallelism Using Source Code Transformations	softsimd exploiting subword parallelism using source code transformations	2007	2007/04	10.1109/DATE.2007.364485	design, automation, and test in europe	date		463BE6FF	19468
8042134F	Memory Testing Under Different Stress Conditions: An Industrial Evaluation	memory testing under different stress conditions an industrial evaluation	2005	2005/03/07	10.1109/DATE.2005.206	design, automation, and test in europe	date		463BE6FF	19164
7DC78C60	Adaptive Data Placement in an Embedded Multiprocessor Thread Library	adaptive data placement in an embedded multiprocessor thread library	2006	2006	10.1109/DATE.2006.244065	design, automation, and test in europe	date		463BE6FF	18921
805049D5	Automated construction of fast and accurate system-level models for wireless sensor networks	automated construction of fast and accurate system level models for wireless sensor networks	2011	2011/03	10.1109/DATE.2011.5763178	design, automation, and test in europe	date		463BE6FF	19406
7A76EAC4	P2012: building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator	p2012 building an ecosystem for a scalable modular and high efficiency embedded computing accelerator	2012	2012/03/12	10.1109/DATE.2012.6176639	design, automation, and test in europe	date		463BE6FF	16501
833EF99F	An adaptive code rate EDAC scheme for 16-bit random access memory	an adaptive code rate edac scheme for 16 bit random access memory	2010	2010		design automation and test in europe	date		463BE6FF	19555
80473779	Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh	simulation and analysis of network on chip architectures ring spidergon and 2d mesh	2006	2006	10.1109/DATE.2006.243841	design, automation, and test in europe	date		463BE6FF	18029
7FBC1BA2	Introducing preemptive scheduling in abstract RTOS models using result oriented modeling	introducing preemptive scheduling in abstract rtos models using result oriented modeling	2008	2008/03/10	10.1109/DATE.2008.4484673	design, automation, and test in europe	date		463BE6FF	18715
79093E5F	OpenMP and timing predictability: a possible union?	openmp and timing predictability a possible union	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19402
043633EC	Interactive presentation: A coefficient optimization and architecture selection tool for SigmaDelta	interactive presentation a coefficient optimization and architecture selection tool for sigmadelta	2007			design, automation, and test in europe	date		463BE6FF	19555
7B780D55	Estimation based power and supply voltage management for future RF-powered multi-core smart cards	estimation based power and supply voltage management for future rf powered multi core smart cards	2012	2012/03/12	10.1109/DATE.2012.6176497	design, automation, and test in europe	date		463BE6FF	17618
80F87E8A	The split register file	the split register file	2010	2010/03/08	10.1109/DATE.2010.5456914	design, automation, and test in europe	date		463BE6FF	19555
7E1E3574	Verification-guided soft error resilience	verification guided soft error resilience	2007	2007/04/16	10.1109/DATE.2007.364501	design, automation, and test in europe	date		463BE6FF	18441
7FCAC1EC	CASPER: concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures	casper concurrent hardware software co synthesis of hard real time aperiodic and periodic specifications of embedded system architectures	1998	1998/02/23	10.1109/DATE.1998.655845	design, automation, and test in europe	date		463BE6FF	16668
80082905	Fault clustering in deep-submicron CMOS processes	fault clustering in deep submicron cmos processes	2008	2008/03/10	10.1109/DATE.2008.4484900	design, automation, and test in europe	date		463BE6FF	19368
80F08C0A	Tool support for incremental failure mode and effects analysis of component-based systems	tool support for incremental failure mode and effects analysis of component based systems	2008	2008/03/10	10.1109/DATE.2008.4484792	design, automation, and test in europe	date		463BE6FF	18999
7F89ACE4	Optimization of Regular Expression Pattern Matching Circuits on FPGA	optimization of regular expression pattern matching circuits on fpga	2006	2006	10.1109/DATE.2006.244157	design, automation, and test in europe	date		463BE6FF	18204
7F120BC5	Phase coupled code generation for DSPs using a genetic algorithm	phase coupled code generation for dsps using a genetic algorithm	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19277
7F151BB4	Bright-Field AAPSM Conflict Detection and Correction	bright field aapsm conflict detection and correction	2005	2005/03/07	10.1109/DATE.2005.84	design, automation, and test in europe	date		463BE6FF	18861
80888676	An approach to linear model-based testing for nonlinear cascaded mixed-signal systems	an approach to linear model based testing for nonlinear cascaded mixed signal systems	2009	2009/04/20	10.1109/DATE.2009.5090930	design, automation, and test in europe	date		463BE6FF	19508
77DACFD8	Core minimization in SAT-based abstraction	core minimization in sat based abstraction	2013	2013/03/18	10.7873/DATE.2013.288	design, automation, and test in europe	date		463BE6FF	17582
7BEC50CA	MASCOT: a specification and cosimulation method integrating data and control flow	mascot a specification and cosimulation method integrating data and control flow	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	18998
7EEB5FCC	An area optimized reconfigurable encryptor for AES-Rijndael	an area optimized reconfigurable encryptor for aes rijndael	2007	2007/04/16	10.1109/DATE.2007.364444	design, automation, and test in europe	date		463BE6FF	18762
7F304BA8	Application specific performance indicators for quantitative evaluation of the timing behavior for embedded real-time systems	application specific performance indicators for quantitative evaluation of the timing behavior for embedded real time systems	2009	2009/04/20	10.1109/DATE.2009.5090719	design, automation, and test in europe	date		463BE6FF	18624
7CFB0453	Has anything changed in electronic design since 1983?	has anything changed in electronic design since 1983	2009	2009/04/20	10.1109/DATE.2009.5090622	design, automation, and test in europe	date		463BE6FF	19555
7FDFD719	Sub-clock power-gating technique for minimising leakage power during active mode	sub clock power gating technique for minimising leakage power during active mode	2011	2011/03	10.1109/DATE.2011.5763026	design, automation, and test in europe	date		463BE6FF	19285
23792330	Will 3D-IC Remain a Technology of the Futureldots Even in the Future?	will 3d ic remain a technology of the futureldots even in the future	2013	2013		design, automation, and test in europe	date		463BE6FF	19555
75B63CBB	An efficient manipulation package for Biconditional Binary Decision Diagrams	an efficient manipulation package for biconditional binary decision diagrams	2014	2014/03	10.7873/DATE.2014.309	design, automation, and test in europe	date		463BE6FF	17592
7858BA6C	UWB: innovative architectures enable disruptive low power wireless applications	uwb innovative architectures enable disruptive low power wireless applications	2012	2012/03/12	10.1109/DATE.2012.6176576	design, automation, and test in europe	date		463BE6FF	19555
7D31F871	Test scheduling for wafer-level test-during-burn-in of core-based SoCs	test scheduling for wafer level test during burn in of core based socs	2008	2008/03/10	10.1109/DATE.2008.4484925	design, automation, and test in europe	date		463BE6FF	19460
7EF4CDE0	Impact of process variation on endurance algorithms for wear-prone memories	impact of process variation on endurance algorithms for wear prone memories	2011	2011/03	10.1109/DATE.2011.5763156	design, automation, and test in europe	date		463BE6FF	19378
7FF0D63C	An Effective Technique for Minimizing the Cost of Processor Software-Based Diagnosis in SoCs	an effective technique for minimizing the cost of processor software based diagnosis in socs	2006	2006	10.1109/DATE.2006.243795	design, automation, and test in europe	date		463BE6FF	18900
7EA1D79A	Power Efficient Embedded Processor Ip's through Application-Specific Tag Compression in Data Caches	power efficient embedded processor ip s through application specific tag compression in data caches	2002	2002/03/04		design, automation, and test in europe	date		463BE6FF	19098
7E4A51D9	A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks	a technology aware and energy oriented topology exploration for on chip networks	2005	2005/03/07	10.1109/DATE.2005.40	design, automation, and test in europe	date		463BE6FF	17949
804BEC0A	Crosstalk Reduction in Area Routing	crosstalk reduction in area routing	2003	2003/03/03	10.1109/DATE.2003.1253714	design, automation, and test in europe	date		463BE6FF	19154
801E7AA0	Cycle-true simulation of the ST10 microcontroller	cycle true simulation of the st10 microcontroller	2000	2000	10.1109/DATE.2000.840875	design automation and test in europe	date		463BE6FF	19555
85B611F2	Optimizing Majority-Inverter Graphs with Functional Hashing	optimizing majority inverter graphs with functional hashing	2016	2016		design automation and test in europe	date		463BE6FF	19555
7EDD14D1	Efficient method of failure detection in iterative array multiplier	efficient method of failure detection in iterative array multiplier	2000	2000	10.1109/DATE.2000.840897	design automation and test in europe	date		463BE6FF	17521
7AC259DC	A logic integrated optimal pin-count design for digital microfluidic biochips	a logic integrated optimal pin count design for digital microfluidic biochips	2014	2014/03	10.7873/DATE.2014.088	design, automation, and test in europe	date		463BE6FF	17620
7E991697	Towards assertion-based verification of heterogeneous system designs	towards assertion based verification of heterogeneous system designs	2010	2010/03/08	10.1109/DATE.2010.5456985	design, automation, and test in europe	date		463BE6FF	19333
7EB3D1E7	Model order reduction techniques for linear systems with large numbers of terminals	model order reduction techniques for linear systems with large numbers of terminals	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18152
80F38B47	Modeling and analysis of heterogeneous industrial networks architectures	modeling and analysis of heterogeneous industrial networks architectures	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18891
7AB67FBC	Emulation-based robustness assessment for automotive smart-power ICs	emulation based robustness assessment for automotive smart power ics	2014	2014/03	10.7873/DATE.2014.017	design, automation, and test in europe	date		463BE6FF	17635
7F40F50E	Synchronous protocol automata: a framework for modelling and verification of SoC communication architectures	synchronous protocol automata a framework for modelling and verification of soc communication architectures	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18606
7C35BBAC	A methodology for embedded classification of heartbeats using random projections	a methodology for embedded classification of heartbeats using random projections	2013	2013/03/18	10.7873/DATE.2013.189	design, automation, and test in europe	date		463BE6FF	19400
7FC47F99	Layout level timing optimization by leveraging active area dependent mobility of strained-silicon devices	layout level timing optimization by leveraging active area dependent mobility of strained silicon devices	2008	2008/03/10	10.1109/DATE.2008.4484780	design, automation, and test in europe	date		463BE6FF	18957
78C204B8	Logic synthesis with nanowire crossbar: reality check and standard cell-based integration	logic synthesis with nanowire crossbar reality check and standard cell based integration	2008	2008/03/10	10.1109/DATE.2008.4484895	design, automation, and test in europe	date		463BE6FF	19360
7FCE52B3	MCM interconnect design using two-pole approximation	mcm interconnect design using two pole approximation	1998	1998/02/23	10.1109/DATE.1998.655911	design, automation, and test in europe	date		463BE6FF	19380
5D77AF55	Hot Topic 1: Industrial Applications	hot topic 1 industrial applications	2007	2007/04	10.1109/DATE.2007.364466	design, automation, and test in europe	date		463BE6FF	19555
7FBC30E8	Energy versus data integrity trade-offs in embedded high-density logic compatible dynamic memories	energy versus data integrity trade offs in embedded high density logic compatible dynamic memories	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17435
7F4B4B08	Dynamic power management for nonstationary service requests	dynamic power management for nonstationary service requests	1999	1999	10.1109/DATE.1999.761100	design, automation, and test in europe	date		463BE6FF	18931
7EB17ED2	Minimizing Ohmic Loss and Supply Voltage Variation Using a Novel Distributed Power Supply Network	minimizing ohmic loss and supply voltage variation using a novel distributed power supply network	2006	2006	10.1109/DATE.2006.243979	design, automation, and test in europe	date		463BE6FF	19427
7E84BAD3	State skip LFSRs: bridging the gap between test data compression and test set embedding for IP cores	state skip lfsrs bridging the gap between test data compression and test set embedding for ip cores	2008	2008/03/10	10.1109/DATE.2008.4484726	design, automation, and test in europe	date		463BE6FF	19242
7828FB3E	Utilization-aware load balancing for the energy efficient operation of the big.LITTLE processor	utilization aware load balancing for the energy efficient operation of the big little processor	2014	2014/03	10.7873/DATE.2014.236	design, automation, and test in europe	date		463BE6FF	17525
80F155C4	Cost-efficient block verification for a UMTS up-link chip-rate coprocessor	cost efficient block verification for a umts up link chip rate coprocessor	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18548
7D319306	Design and test space exploration of transport-triggered architectures	design and test space exploration of transport triggered architectures	2000	2000/01/01	10.1109/DATE.2000.840031	design, automation, and test in europe	date		463BE6FF	19139
7CF75CAD	Layout-aware pseudo-functional testing for critical paths considering power supply noise effects	layout aware pseudo functional testing for critical paths considering power supply noise effects	2010	2010/03/08	10.1109/DATE.2010.5457037	design, automation, and test in europe	date		463BE6FF	19214
800485A1	An Efficient TLM/T Modeling and Simulation Environment Based on Conservative Parallel Discrete Event Principles	an efficient tlm t modeling and simulation environment based on conservative parallel discrete event principles	2006	2006	10.1109/DATE.2006.244003	design, automation, and test in europe	date		463BE6FF	18758
7F7FB262	GALS Networks on Chip: A New Solution for Asynchronous Delay-Insensitive Links	gals networks on chip a new solution for asynchronous delay insensitive links	2006	2006	10.1109/DATE.2006.243842	design, automation, and test in europe	date		463BE6FF	18797
7F0617E4	Task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems	task scheduling with configuration prefetching and anti fragmentation techniques on dynamically reconfigurable systems	2008	2008/03/10	10.1145/1403375.1403500	design, automation, and test in europe	date		463BE6FF	19285
7D0CDACD	Effective post-silicon failure localization using dynamic program slicing	effective post silicon failure localization using dynamic program slicing	2014	2014/03	10.7873/DATE.2014.332	design, automation, and test in europe	date		463BE6FF	19447
7CE8F997	MARC II: A parametrized speculative multi-ported memory subsystem for reconfigurable computers	marc ii a parametrized speculative multi ported memory subsystem for reconfigurable computers	2011	2011/03	10.1109/DATE.2011.5763218	design, automation, and test in europe	date		463BE6FF	19247
7F66F89E	A Coefficient Optimization and Architecture Selection Tool for Î£Î” Modulators in MATLAB	a coefficient optimization and architecture selection tool for ÏƒÎ´ modulators in matlab	2007	2007/04	10.1109/DATE.2007.364572	design, automation, and test in europe	date		463BE6FF	19370
7A91A0C3	A GPU-accelerated envelope-following method for switching power converter simulation	a gpu accelerated envelope following method for switching power converter simulation	2012	2012/03/12	10.1109/DATE.2012.6176701	design, automation, and test in europe	date		463BE6FF	19555
7E9D8D9D	From DFT to systems test - a model based cost optimization tool	from dft to systems test a model based cost optimization tool	2001	2001/03/13	10.1109/DATE.2001.915041	design, automation, and test in europe	date		463BE6FF	19306
7D1A40D7	An RDL-configurable 3D memory tier to replace on-chip SRAM	an rdl configurable 3d memory tier to replace on chip sram	2010	2010/03/08	10.1109/DATE.2010.5457194	design, automation, and test in europe	date		463BE6FF	17519
77D5E895	Design-for-debug routing for FIB probing	design for debug routing for fib probing	2014	2014/03	10.7873/DATE.2014.333	design, automation, and test in europe	date		463BE6FF	19555
7840B2D8	High-level modeling and synthesis for embedded FPGAs	high level modeling and synthesis for embedded fpgas	2013	2013/03/18	10.7873/DATE.2013.318	design, automation, and test in europe	date		463BE6FF	17534
77EB0332	Periodic steady-state analysis augmented with design equality constraints	periodic steady state analysis augmented with design equality constraints	2008	2008/03/10	10.1109/DATE.2008.4484698	design, automation, and test in europe	date		463BE6FF	19207
7F004B71	A Flexible Object-Oriented Software Architecture for Smart Wireless Communication Devices	a flexible object oriented software architecture for smart wireless communication devices	2003	2003/03/03	10.1109/DATE.2003.1253817	design, automation, and test in europe	date		463BE6FF	19427
7EC465FC	Fast and Accurate Transaction Level Modeling of an Extended AMBA2.0 Bus Architecture	fast and accurate transaction level modeling of an extended amba2 0 bus architecture	2005	2005/03/07	10.1109/DATE.2005.152	design, automation, and test in europe	date		463BE6FF	18765
7FA7D699	Distributed HW/SW-Partitioning for Embedded Reconfigurable Networks	distributed hw sw partitioning for embedded reconfigurable networks	2005	2005/03/07	10.1109/DATE.2005.123	design, automation, and test in europe	date		463BE6FF	19142
7EF8EE33	Switch-level fault coverage analysis for switch-capacitor systems	switch level fault coverage analysis for switch capacitor systems	1998	1998/02/23	10.1109/DATE.1998.655951	design, automation, and test in europe	date		463BE6FF	19494
7F456350	UML 2 and SysML: An Approach to Deal with Complexity in SoC/NoC Design	uml 2 and sysml an approach to deal with complexity in soc noc design	2005	2005/03/07	10.1109/DATE.2005.319	design, automation, and test in europe	date		463BE6FF	18477
7D6D8E06	Reconfigurable circuit design with nanomaterials	reconfigurable circuit design with nanomaterials	2009	2009/04/20	10.1109/DATE.2009.5090706	design, automation, and test in europe	date		463BE6FF	19444
800CA92F	Compiler-Directed Instruction Duplication for Soft Error Detection	compiler directed instruction duplication for soft error detection	2005	2005/03/07	10.1109/DATE.2005.98	design, automation, and test in europe	date		463BE6FF	18357
7D055613	AgeSim: a simulation framework for evaluating the lifetime reliability of processor-based SoCs	agesim a simulation framework for evaluating the lifetime reliability of processor based socs	2010	2010/03/08	10.1109/DATE.2010.5457238	design, automation, and test in europe	date		463BE6FF	19062
7EE3DA31	VLSI architecture for lossless compression of medical images using the discrete wavelet transform	vlsi architecture for lossless compression of medical images using the discrete wavelet transform	1998	1998/02/23	10.1109/DATE.1998.655857	design, automation, and test in europe	date		463BE6FF	19342
809E1398	Low-cost protection for SER upsets and silicon defects	low cost protection for ser upsets and silicon defects	2007	2007/04/16	10.1109/DATE.2007.364449	design, automation, and test in europe	date		463BE6FF	19101
7D36690E	Microprocessor power analysis by labeled simulation	microprocessor power analysis by labeled simulation	2001	2001/03/13	10.1109/DATE.2001.915022	design, automation, and test in europe	date		463BE6FF	18914
7EF26DF6	Low power aging-aware register file design by duty cycle balancing	low power aging aware register file design by duty cycle balancing	2012	2012/03/12	10.1109/DATE.2012.6176528	design, automation, and test in europe	date		463BE6FF	17417
8134B945	Design challenges at 65nm and beyond	design challenges at 65nm and beyond	2007	2007/04/16	10.1109/DATE.2007.364505	design, automation, and test in europe	date		463BE6FF	16827
7FFD8108	Packetized On-Chip Interconnect Communication Analysis for MPSoC	packetized on chip interconnect communication analysis for mpsoc	2003	2003/03/03	10.1109/DATE.2003.1253632	design, automation, and test in europe	date		463BE6FF	17682
7EEAD918	TOP: an algorithm for three-level optimization of PLDs	top an algorithm for three level optimization of plds	2000	2000/01/01	10.1109/DATE.2000.840884	design, automation, and test in europe	date		463BE6FF	19224
7DCD644F	Algorithms for the automatic extension of an instruction-set	algorithms for the automatic extension of an instruction set	2009	2009/04/20	10.1109/DATE.2009.5090724	design, automation, and test in europe	date		463BE6FF	19452
0A37368F	Minimal test for de-tecting state coupling faults memories	minimal test for de tecting state coupling faults memories	2002			design, automation, and test in europe	date		463BE6FF	19555
7D09632B	Hierarchical Simulation of Substrate Coupling in Mixed-Signal ICs Considering the Power Supply Network	hierarchical simulation of substrate coupling in mixed signal ics considering the power supply network	2002	2002/03/04	10.1109/DATE.2002.998426	design, automation, and test in europe	date		463BE6FF	19061
7AA14F2E	An object oriented design method for reconfigurable computing systems	an object oriented design method for reconfigurable computing systems	2000	2000/01/01	10.1109/DATE.2000.840862	design, automation, and test in europe	date		463BE6FF	18785
7E7D6FF9	Slack-aware scheduling on Coarse Grained Reconfigurable Arrays	slack aware scheduling on coarse grained reconfigurable arrays	2011	2011/03	10.1109/DATE.2011.5763323	design, automation, and test in europe	date		463BE6FF	19460
7BDCC35E	Symbolic functional vector generation for VHDL specifications	symbolic functional vector generation for vhdl specifications	1999	1999/01/01	10.1109/DATE.1999.761163	design, automation, and test in europe	date		463BE6FF	18122
7C51CA2F	SuperRange: Wide operational range power delivery design for both STV and NTV computing	superrange wide operational range power delivery design for both stv and ntv computing	2014	2014/03	10.7873/DATE.2014.159	design, automation, and test in europe	date		463BE6FF	17473
7C883CEE	Using structural relations for checking combinationality of cyclic circuits	using structural relations for checking combinationality of cyclic circuits	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19494
773155A9	Implementation issues in the hierarchical composition of performance models of analog circuits	implementation issues in the hierarchical composition of performance models of analog circuits	2014	2014/03	10.7873/DATE.2014.025	design, automation, and test in europe	date		463BE6FF	17632
7D36FCD0	Analog/mixed-signal IP modeling for design reuse	analog mixed signal ip modeling for design reuse	2001	2001/03/13	10.1109/DATE.2001.915115	design, automation, and test in europe	date		463BE6FF	18787
7E7C328D	A novel technique to use scratch-pad memory for stack management	a novel technique to use scratch pad memory for stack management	2007	2007/04/16	10.1109/DATE.2007.364509	design, automation, and test in europe	date		463BE6FF	18995
80DAC097	Structural testing on real boards	structural testing on real boards	2000	2000	10.1109/DATE.2000.840874	design automation and test in europe	date		463BE6FF	19555
7BC6483F	A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization	a meta model assisted coprocessor synthesis framework for compiler architecture parameters customization	2013	2013/03/18	10.7873/DATE.2013.143	design, automation, and test in europe	date		463BE6FF	19358
7FEED28B	Portable multimedia SoC design: a global challenge	portable multimedia soc design a global challenge	2007	2007/04/16	10.1109/DATE.2007.364395	design, automation, and test in europe	date		463BE6FF	17485
0B4C6DD5	Low power storage for hierarchical graphs	low power storage for hierarchical graphs	2000			design, automation, and test in europe	date		463BE6FF	17017
7D896E94	Wrapper and TAM co-optimization for reuse of SoC functional interconnects	wrapper and tam co optimization for reuse of soc functional interconnects	2008	2008/03/10	10.1109/DATE.2008.4484929	design, automation, and test in europe	date		463BE6FF	19498
7FE211D1	Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor	exploration of power reduction and performance enhancement in leon3 processor with esl reprogrammable efpga in processor pipeline and as a co processor	2009	2009/04/20	10.1109/DATE.2009.5090655	design, automation, and test in europe	date		463BE6FF	18806
7838C204	SCFIT: a FPGA-based fault injection technique for SEU fault model	scfit a fpga based fault injection technique for seu fault model	2012	2012/03/12	10.1109/DATE.2012.6176538	design, automation, and test in europe	date		463BE6FF	17372
7E9FDC14	Taming the component timing : a CBD methodology for real-time embedded systems	taming the component timing a cbd methodology for real time embedded systems	2010	2010/03/08	10.1109/DATE.2010.5457077	design, automation, and test in europe	date		463BE6FF	19172
7D3B216E	White box performance analysis considering static non-preemptive software scheduling	white box performance analysis considering static non preemptive software scheduling	2009	2009/04/20	10.1109/DATE.2009.5090718	design, automation, and test in europe	date		463BE6FF	19445
7DF92158	Time-Varying, Frequency-Domain Modeling and Analysis of Phase-Locked Loops with Sampling Phase-Frequency Detectors	time varying frequency domain modeling and analysis of phase locked loops with sampling phase frequency detectors	2003	2003/03/03	10.1109/DATE.2003.1186392	design, automation, and test in europe	date		463BE6FF	19298
7DB1A9A2	Flexibility-oriented design methodology for reconfigurable Î”Î£ modulators	flexibility oriented design methodology for reconfigurable Î´Ïƒ modulators	2007	2007/04/16	10.1109/DATE.2007.364627	design, automation, and test in europe	date		463BE6FF	19476
812DA05D	A special-purpose compiler for look-up table and code generation for function evaluation	a special purpose compiler for look up table and code generation for function evaluation	2010	2010/03/08	10.1109/DATE.2010.5456978	design, automation, and test in europe	date		463BE6FF	17304
7E1B96F6	MetaRTL: raising the abstraction level of RTL design	metartl raising the abstraction level of rtl design	2001	2001/03/13	10.1109/DATE.2001.915003	design, automation, and test in europe	date		463BE6FF	18799
7C9875B8	System synthesis for multiprocessor embedded applications	system synthesis for multiprocessor embedded applications	2000	2000/01/01	10.1109/DATE.2000.840863	design, automation, and test in europe	date		463BE6FF	18701
7D80F399	An efficient FPGA implementation of principle component analysis based network intrusion detection system	an efficient fpga implementation of principle component analysis based network intrusion detection system	2008	2008/03/10	10.1145/1403375.1403658	design, automation, and test in europe	date		463BE6FF	19123
7D9D6013	Development and Application of Design Transformations in ForSyDe	development and application of design transformations in forsyde	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19207
7D78C5FC	Priority Scheduling in Digital Microfluidics-Based Biochips	priority scheduling in digital microfluidics based biochips	2006	2006	10.1109/DATE.2006.244178	design, automation, and test in europe	date		463BE6FF	18465
816114C4	A Public-Key Watermarking Technique for IP Designs	a public key watermarking technique for ip designs	2005	2005/03/07	10.1109/DATE.2005.32	design, automation, and test in europe	date		463BE6FF	18844
7E8E54F9	Multiple-Precision Circuits Allocation Independent of Data-Objects Length	multiple precision circuits allocation independent of data objects length	2002	2002/03/04	10.1109/DATE.2002.998408	design, automation, and test in europe	date		463BE6FF	18773
775203FF	Interactive presentation: A middleware-centric design flow for networked embedded systems	interactive presentation a middleware centric design flow for networked embedded systems	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19555
77BB9417	ICE: Inline calibration for memristor crossbar-based computing engine	ice inline calibration for memristor crossbar based computing engine	2014	2014/03	10.7873/DATE.2014.197	design, automation, and test in europe	date		463BE6FF	19293
7EBD6588	Performance - manufacturability tradeoffs in IC design	performance manufacturability tradeoffs in ic design	1998	1998/02/23	10.1109/DATE.1998.655914	design, automation, and test in europe	date		463BE6FF	18976
759087DB	Interactive presentation: Evaluation of test measures for LNA production testing using a multinormal statistical model	interactive presentation evaluation of test measures for lna production testing using a multinormal statistical model	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19352
5F7824FC	Interactive presentation: Generating and executing multi-exit custom instructions for an adaptive ex	interactive presentation generating and executing multi exit custom instructions for an adaptive ex	2007			design, automation, and test in europe	date		463BE6FF	19555
7E13D082	Remote testing and diagnosis of System-on-Chips using network management frameworks	remote testing and diagnosis of system on chips using network management frameworks	2007	2007/04/16	10.1109/DATE.2007.364620	design, automation, and test in europe	date		463BE6FF	19421
8629C40D	Proceedings of the conference on Design, automation and test in Europe	proceedings of the conference on design automation and test in europe	1998	1998/02/23		design, automation, and test in europe	date		463BE6FF	19555
75B2E656	Power-aware online testing of manycore systems in the dark silicon era	power aware online testing of manycore systems in the dark silicon era	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E4A4C07	Domain specific architecture for next generation wireless communication	domain specific architecture for next generation wireless communication	2010	2010/03/08	10.1109/DATE.2010.5457034	design, automation, and test in europe	date		463BE6FF	19316
7CE6AC29	Fair energy resource allocation by minority game algorithm for smart buildings	fair energy resource allocation by minority game algorithm for smart buildings	2012	2012/03/12	10.1109/DATE.2012.6176434	design, automation, and test in europe	date		463BE6FF	19483
7837326A	Improving simulation speed and accuracy for many-core embedded platforms with ensemble models	improving simulation speed and accuracy for many core embedded platforms with ensemble models	2013	2013/03/18	10.7873/DATE.2013.145	design, automation, and test in europe	date		463BE6FF	17628
7DA0161C	Fast and accurate resource conflict simulation for performance analysis of multi-core systems	fast and accurate resource conflict simulation for performance analysis of multi core systems	2011	2011/03	10.1109/DATE.2011.5763044	design, automation, and test in europe	date		463BE6FF	19330
7E9C30AC	Design Refinement for Efficient Cluste ing of Objects in Embedded Systems	design refinement for efficient cluste ing of objects in embedded systems	2005	2005/03/07	10.1109/DATE.2005.117	design, automation, and test in europe	date		463BE6FF	19032
77EA8E29	Capital cost-aware design and partial shading-aware architecture optimization of a reconfigurable photovoltaic system	capital cost aware design and partial shading aware architecture optimization of a reconfigurable photovoltaic system	2013	2013/03/18	10.7873/DATE.2013.191	design, automation, and test in europe	date		463BE6FF	17496
76BB016B	On the design of self-checking functional units based on Shannon circuits	on the design of self checking functional units based on shannon circuits	1999	1999/01/01	10.1109/DATE.1999.761148	design, automation, and test in europe	date		463BE6FF	19438
812C50C2	On-Chip Inductance Models: 3D or Not 3D?	on chip inductance models 3d or not 3d	2002	2002/03/04	10.1109/DATE.2002.998500	design, automation, and test in europe	date		463BE6FF	19318
76B47351	Formal probabilistic analysis of distributed dynamic thermal management	formal probabilistic analysis of distributed dynamic thermal management	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17586
7A88E5AE	On using satisfiability-based pruning techniques in covering algorithms	on using satisfiability based pruning techniques in covering algorithms	2000	2000/01/01	10.1109/DATE.2000.840296	design, automation, and test in europe	date		463BE6FF	18769
7EE3181D	Multiple-source and multiple-destination charge migration in hybrid electrical energy storage systems	multiple source and multiple destination charge migration in hybrid electrical energy storage systems	2012	2012/03/12	10.1109/DATE.2012.6176455	design, automation, and test in europe	date		463BE6FF	17430
7D0824BE	Fast positive-real balanced truncation of symmetric systems using cross Riccati equations	fast positive real balanced truncation of symmetric systems using cross riccati equations	2007	2007/04/16	10.1109/DATE.2007.364512	design, automation, and test in europe	date		463BE6FF	19459
7D9DE1E6	A general mathematical model of probabilistic ripple-carry adders	a general mathematical model of probabilistic ripple carry adders	2010	2010/03/08	10.1109/DATE.2010.5456973	design, automation, and test in europe	date		463BE6FF	17506
7DB4E087	Formal Performance Analysis and Simulation of UML/SysML Models for ESL Design	formal performance analysis and simulation of uml sysml models for esl design	2006	2006	10.1109/DATE.2006.244110	design, automation, and test in europe	date		463BE6FF	18805
04701453	Remaining battery capacity prediction for lithium-ion batteries	remaining battery capacity prediction for lithium ion batteries	2003			design, automation, and test in europe	date		463BE6FF	17083
85C0556F	Exploiting CPU-Load and Data Correlations in Multi-Objective VM Placement for Geo-Distributed Data Centers	exploiting cpu load and data correlations in multi objective vm placement for geo distributed data centers	2016	2016		design automation and test in europe	date		463BE6FF	19555
80080065	A modeling approach for addressing power supply switching noise related failures of integrated circuits	a modeling approach for addressing power supply switching noise related failures of integrated circuits	2004	2004/02/16	10.1109/DATE.2004.1269036	design, automation, and test in europe	date		463BE6FF	18111
815AE0E4	Synthesis of embedded systemC design: a case study of digital neural networks	synthesis of embedded systemc design a case study of digital neural networks	2004	2004/02/16	10.1109/DATE.2004.1269239	design, automation, and test in europe	date		463BE6FF	18776
81676E52	A Design for Failure Analysis (DFFA) Technique to Ensure Incorruptible Signatures	a design for failure analysis dffa technique to ensure incorruptible signatures	2006	2006	10.1109/DATE.2006.244174	design, automation, and test in europe	date		463BE6FF	19370
7D03DE6F	Low power mobile internet devices using LTE technology	low power mobile internet devices using lte technology	2010	2010/03/08	10.1109/DATE.2010.5456942	design, automation, and test in europe	date		463BE6FF	19555
80912743	A programmable multi-language generator for CoDesign	a programmable multi language generator for codesign	1998	1998/02/23	10.1109/DATE.1998.655973	design, automation, and test in europe	date		463BE6FF	19132
811C4255	Energy estimation based on hierarchical bus models for power-aware smart cards	energy estimation based on hierarchical bus models for power aware smart cards	2004	2004/02/16	10.1109/DATE.2004.1269254	design, automation, and test in europe	date		463BE6FF	18774
7E333274	Embedded Robustness Ips	embedded robustness ips	2002	2002/03/04	10.1109/DATE.2002.998279	design, automation, and test in europe	date		463BE6FF	17258
80B315D8	Design of low-power high-speed maximum a priori decoder architectures	design of low power high speed maximum a priori decoder architectures	2001	2001/03/13	10.1109/DATE.2001.915035	design, automation, and test in europe	date		463BE6FF	19129
7E0B45C5	An ADC-BiST scheme using sequential code analysis	an adc bist scheme using sequential code analysis	2007	2007/04/16	10.1109/DATE.2007.364679	design, automation, and test in europe	date		463BE6FF	18796
7FB11D9D	Qalitative and Quantitative Analysis of IC Designs	qalitative and quantitative analysis of ic designs	2008	2008/03	10.1109/DATE.2008.4484796	design, automation, and test in europe	date		463BE6FF	19555
80FAE4ED	Ã—pipes Lite: A Synthesis Oriented Design Library For Networks on Chips	pipes lite a synthesis oriented design library for networks on chips	2005	2005/03/07	10.1109/DATE.2005.1	design, automation, and test in europe	date		463BE6FF	18083
7F3B0AB6	Limiting the number of dirty cache lines	limiting the number of dirty cache lines	2009	2009/04/20	10.1109/DATE.2009.5090750	design, automation, and test in europe	date		463BE6FF	19265
7E6200D3	Software implementation of Tate pairing over GF(2/sup m/)	software implementation of tate pairing over gf 2 sup m	2006	2006	10.1109/DATE.2006.244156	design, automation, and test in europe	date		463BE6FF	19555
7B12609E	A sub-Î¼ a power management circuit in 0.18Î¼ m CMOS for energy harvesters	a sub Î¼ a power management circuit in 0 18Î¼ m cmos for energy harvesters	2013	2013/03/18	10.7873/DATE.2013.249	design, automation, and test in europe	date		463BE6FF	19555
79A15355	Acceptance and random generation of event sequences under real time calculus constraints	acceptance and random generation of event sequences under real time calculus constraints	2014	2014/03	10.7873/DATE.2014.267	design, automation, and test in europe	date		463BE6FF	17608
7FC5D84D	Package design for high performance ICs	package design for high performance ics	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19555
862ED230	Proceedings of the conference on Design, automation and test in Europe	proceedings of the conference on design automation and test in europe	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19555
77B521E6	Synchronizing code execution on ultra-low-power embedded multi-channel signal analysis platforms	synchronizing code execution on ultra low power embedded multi channel signal analysis platforms	2013	2013/03/18	10.7873/DATE.2013.090	design, automation, and test in europe	date		463BE6FF	19388
7E21AB91	MATLAB/Simulink for Automotive Systems Design	matlab simulink for automotive systems design	2006	2006	10.1109/DATE.2006.243988	design, automation, and test in europe	date		463BE6FF	18576
7F19A5F7	Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints	profile based dynamic voltage scheduling using program checkpoints	2002	2002/03/04	10.1109/DATE.2002.998266	design, automation, and test in europe	date		463BE6FF	17383
7FB820D7	System level power modeling and simulation of high-end industrial network-on-chip	system level power modeling and simulation of high end industrial network on chip	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18157
79B10D75	Dynamic Flip-Flop conversion to tolerate process variation in low power circuits	dynamic flip flop conversion to tolerate process variation in low power circuits	2014	2014/03	10.7873/DATE.2014.124	design, automation, and test in europe	date		463BE6FF	17534
8120046A	Fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models	fast layout inclusive analog circuit synthesis using pre compiled parasitic aware symbolic performance models	2004	2004/02/16	10.1109/DATE.2004.1268911	design, automation, and test in europe	date		463BE6FF	19248
8151DC31	UML for Embedded Systems Specification and Design: Motivation and Overview	uml for embedded systems specification and design motivation and overview	2002	2002/03/04	10.1109/DATE.2002.998386	design, automation, and test in europe	date		463BE6FF	17782
784BF873	Multi-core fixed-priority scheduling of real-time tasks with statistical deadline guarantee	multi core fixed priority scheduling of real time tasks with statistical deadline guarantee	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
76E7E316	mDTM: Multi-objective dynamic thermal management for on-chip systems	mdtm multi objective dynamic thermal management for on chip systems	2014	2014/03	10.7873/DATE.2014.343	design, automation, and test in europe	date		463BE6FF	17632
83C8D788	Multicore In Real-Time Systems â€“ Temporal Isolation Challenges Due To Shared Resources	multicore in real time systems temporal isolation challenges due to shared resources	2013	2013/03/19		design, automation, and test in europe	date		463BE6FF	17524
7F434D5C	Congestion-Aware Logic Synthesis	congestion aware logic synthesis	2002	2002/03/04	10.1109/DATE.2002.998370	design, automation, and test in europe	date		463BE6FF	18053
806CFD1A	Towards a better understanding of failure modes and test requirements of ADCs	towards a better understanding of failure modes and test requirements of adcs	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19318
7E5157A1	PWM-based test stimuli generation for BIST of high resolution Î£Î” ADCs	pwm based test stimuli generation for bist of high resolution ÏƒÎ´ adcs	2008	2008/03/10	10.1109/DATE.2008.4484899	design, automation, and test in europe	date		463BE6FF	19370
7DA4F6D1	Use of statistical timing analysis on real designs	use of statistical timing analysis on real designs	2007	2007/04/16	10.1109/DATE.2007.364531	design, automation, and test in europe	date		463BE6FF	18596
804AE3CE	Concurrent Sizing, Vdd and Vth Assignment for Low-Power Design	concurrent sizing vdd and vth assignment for low power design	2004	2004/02/16	10.1109/DATE.2004.1268946	design, automation, and test in europe	date		463BE6FF	16645
76CDAAEA	Volume-oriented sample preparation for reactant minimization on flow-based microfluidic biochips with multi-segment mixers	volume oriented sample preparation for reactant minimization on flow based microfluidic biochips with multi segment mixers	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7DEAF0B3	An effective general connectivity concept for clustering	an effective general connectivity concept for clustering	1998	1998/02/23	10.1109/DATE.1998.655888	design, automation, and test in europe	date		463BE6FF	19511
80E2D2D2	Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip	communication aware allocation and scheduling framework for stream oriented multi processor systems on chip	2006	2006	10.1109/DATE.2006.243950	design, automation, and test in europe	date		463BE6FF	18180
7B33ABD0	Embedded tutorial: Addressing critical power management verification issues in low power designs	embedded tutorial addressing critical power management verification issues in low power designs	2011	2011/03	10.1109/DATE.2011.5763029	design, automation, and test in europe	date		463BE6FF	19555
7DCF8B2B	An interactive router for analog IC design	an interactive router for analog ic design	1998	1998/02/23	10.1109/DATE.1998.655890	design, automation, and test in europe	date		463BE6FF	19246
7E90EA5D	LORD: A Localized, Reactive and Distributed Protocol for Node Scheduling in Wireless Sensor Networks	lord a localized reactive and distributed protocol for node scheduling in wireless sensor networks	2005	2005/03/07	10.1109/DATE.2005.200	design, automation, and test in europe	date		463BE6FF	19420
80A664B7	Re-examining the use of network-on-chip as test access mechanism	re examining the use of network on chip as test access mechanism	2008	2008/03/10	10.1109/DATE.2008.4484917	design, automation, and test in europe	date		463BE6FF	19316
7E77439F	E-RoC: Embedded RAIDs-on-Chip for low power distributed dynamically managed reliable memories	e roc embedded raids on chip for low power distributed dynamically managed reliable memories	2011	2011/03	10.1109/DATE.2011.5763191	design, automation, and test in europe	date		463BE6FF	19261
792A8617	Optimal control of a grid-connected hybrid electrical energy storage system for homes	optimal control of a grid connected hybrid electrical energy storage system for homes	2013	2013/03/18	10.7873/DATE.2013.186	design, automation, and test in europe	date		463BE6FF	17424
7EA3126A	Design of voltage-scalable meta-functions for approximate computing	design of voltage scalable meta functions for approximate computing	2011	2011/03	10.1109/DATE.2011.5763154	design, automation, and test in europe	date		463BE6FF	18966
808F9DB8	Obstacle-aware multiple-source rectilinear Steiner tree with electromigration and IR-drop avoidance	obstacle aware multiple source rectilinear steiner tree with electromigration and ir drop avoidance	2011	2011/03	10.1109/DATE.2011.5763078	design, automation, and test in europe	date		463BE6FF	19444
7A063939	CARS: congestion-aware request scheduler for network interfaces in NoC-based manycore systems	cars congestion aware request scheduler for network interfaces in noc based manycore systems	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	17624
80DA5332	Data-oriented performance analysis of SHA-3 candidates on FPGA accelerated computers	data oriented performance analysis of sha 3 candidates on fpga accelerated computers	2011	2011/03	10.1109/DATE.2011.5763262	design, automation, and test in europe	date		463BE6FF	19221
79B47F65	A unified methodology for a fast benchmarking of parallel architecture	a unified methodology for a fast benchmarking of parallel architecture	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19555
7E9ED234	Design with race-free hardware semantics	design with race free hardware semantics	2006	2006	10.1109/DATE.2006.243956	design, automation, and test in europe	date		463BE6FF	19098
7F542797	Dynamic reconfiguration in sensor networks with regenerative energy sources	dynamic reconfiguration in sensor networks with regenerative energy sources	2007	2007/04/16	10.1109/DATE.2007.364433	design, automation, and test in europe	date		463BE6FF	18938
7B58E764	Towards trustable storage using SSDs with proprietary FTL	towards trustable storage using ssds with proprietary ftl	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E46430F	Exploiting conditional instructions in code generation for embedded VLIW processors	exploiting conditional instructions in code generation for embedded vliw processors	1999	1999/01/01	10.1109/DATE.1999.761104	design, automation, and test in europe	date		463BE6FF	19227
5BEF72D1	Analog circuit test based on a digital signature	analog circuit test based on a digital signature	2010	2010		design automation and test in europe	date		463BE6FF	19555
76C9533D	Probabilistic timing analysis on conventional cache designs	probabilistic timing analysis on conventional cache designs	2013	2013/03/18	10.7873/DATE.2013.132	design, automation, and test in europe	date		463BE6FF	18885
7F40C2BD	CMOS-Based Biosensor Arrays	cmos based biosensor arrays	2005	2005/03/07	10.1109/DATE.2005.95	design, automation, and test in europe	date		463BE6FF	19555
7C7E4C2C	Design-manufacturing interface: Part I â€” vision	design manufacturing interface part i vision	1998	1998/02/23		design, automation, and test in europe	date		463BE6FF	19014
7E91F38D	A high-voltage low-power DC-DC buck regulator for automotive applications	a high voltage low power dc dc buck regulator for automotive applications	2010	2010/03/08	10.1109/DATE.2010.5456916	design, automation, and test in europe	date		463BE6FF	17560
7BE6EB73	A power reduction technique with object code merging for application specific embedded processors	a power reduction technique with object code merging for application specific embedded processors	2000	2000/01/01	10.1109/DATE.2000.840849	design, automation, and test in europe	date		463BE6FF	17391
7DD15C8F	Design of fault-secure parity-prediction booth multipliers	design of fault secure parity prediction booth multipliers	1998	1998/02/23	10.1109/DATE.1998.655830	design, automation, and test in europe	date		463BE6FF	17604
7F79F068	A Data Analysis Method for Software Performance Prediction	a data analysis method for software performance prediction	2002	2002/03/04	10.1109/DATE.2002.998417	design, automation, and test in europe	date		463BE6FF	18567
8087255F	Generation of interconnect topologies for communication synthesis	generation of interconnect topologies for communication synthesis	1998	1998/02/23	10.1109/DATE.1998.655834	design, automation, and test in europe	date		463BE6FF	18542
7F16B649	Implications of technology trends on system dependability	implications of technology trends on system dependability	2008	2008/03/10	10.1109/DATE.2008.4484800	design, automation, and test in europe	date		463BE6FF	19555
8029807A	Efficient implementations of mobile video computations on domain-specific reconfigurable arrays	efficient implementations of mobile video computations on domain specific reconfigurable arrays	2004	2004/02/16	10.1109/DATE.2004.1269064	design, automation, and test in europe	date		463BE6FF	18891
7F8F7A0B	Embedded Automotive System Development Process	embedded automotive system development process	2005	2005/03/07	10.1109/DATE.2005.132	design, automation, and test in europe	date		463BE6FF	17601
7AAF7F52	Built-in generation of weighted test sequences for synchronous sequential circuits	built in generation of weighted test sequences for synchronous sequential circuits	2000	2000/01/01	10.1109/DATE.2000.840287	design, automation, and test in europe	date		463BE6FF	19522
789BD11C	Multi-site test optimization for multi-V dd SoCs using space- and time- division multiplexing	multi site test optimization for multi v dd socs using space and time division multiplexing	2014	2014/03	10.7873/DATE.2014.141	design, automation, and test in europe	date		463BE6FF	19513
7EF0B95E	Mathematical approach based on a â€œDesign of Experimentâ€ to simulate process variations	mathematical approach based on a design of experiment to simulate process variations	2011	2011/03	10.1109/DATE.2011.5763241	design, automation, and test in europe	date		463BE6FF	19370
81192D06	A 124.8Msps, 15.6mW Field-Programmable Variable-Length Codec for Multimedia Applications	a 124 8msps 15 6mw field programmable variable length codec for multimedia applications	2006	2006	10.1109/DATE.2006.243909	design, automation, and test in europe	date		463BE6FF	19476
7F71B508	New Techniques for Speeding-Up Fault-Injection Campaigns	new techniques for speeding up fault injection campaigns	2002	2002/03/04		design, automation, and test in europe	date		463BE6FF	17931
81422F4F	Nonlinear Model Order Reduction Using Remainder Functions	nonlinear model order reduction using remainder functions	2006	2006	10.1109/DATE.2006.244138	design, automation, and test in europe	date		463BE6FF	19224
7FB47BAC	Associative Skew Clock Routing for Difficult Instances	associative skew clock routing for difficult instances	2006	2006	10.1109/DATE.2006.244116	design, automation, and test in europe	date		463BE6FF	19465
7B67FCC8	Thermal-aware datapath merging for coarse-grained reconfigurable processors	thermal aware datapath merging for coarse grained reconfigurable processors	2013	2013/03/18	10.7873/DATE.2013.334	design, automation, and test in europe	date		463BE6FF	17611
7FA7618E	Quasi-static scheduling for real-time systems with hard and soft tasks	quasi static scheduling for real time systems with hard and soft tasks	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19060
7F286CDF	Using a victim buffer in an application-specific memory hierarchy	using a victim buffer in an application specific memory hierarchy	2004	2004/02/16	10.1109/DATE.2004.1268852	design, automation, and test in europe	date		463BE6FF	19098
7F177DEF	Smart imagers of the future	smart imagers of the future	2011	2011/03	10.1109/DATE.2011.5763076	design, automation, and test in europe	date		463BE6FF	19431
7FBE973D	Using UML as front-end for heterogeneous software code generation strategies	using uml as front end for heterogeneous software code generation strategies	2008	2008/03/10	10.1109/DATE.2008.4484731	design, automation, and test in europe	date		463BE6FF	18938
7FA00B11	Highly testable and compact 1-out-of-n code checker with single output	highly testable and compact 1 out of n code checker with single output	1998	1998/02/23	10.1109/DATE.1998.655999	design, automation, and test in europe	date		463BE6FF	19296
812E3C42	Using randomization to cope with circuit uncertainty	using randomization to cope with circuit uncertainty	2009	2009/04/20	10.1109/DATE.2009.5090775	design, automation, and test in europe	date		463BE6FF	19498
7B415B2E	A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os	a thermal resilient integration of many core microprocessors and main memory by 2 5d tsi i os	2014	2014/03	10.7873/DATE.2014.190	design, automation, and test in europe	date		463BE6FF	17618
7C4AD349	Read/write robustness estimation metrics for spin transfer torque (STT) MRAM cell	read write robustness estimation metrics for spin transfer torque stt mram cell	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17570
809CFD25	Systematic Transaction Level Modeling of Embedded Systems with SystemC	systematic transaction level modeling of embedded systems with systemc	2005	2005/03/07	10.1109/DATE.2005.293	design, automation, and test in europe	date		463BE6FF	18745
7F6B3DA7	A modeling method by eliminating execution traces for performance evaluation	a modeling method by eliminating execution traces for performance evaluation	2010	2010/03/08	10.1109/DATE.2010.5457016	design, automation, and test in europe	date		463BE6FF	17601
805504B0	Fault-based attack of RSA authentication	fault based attack of rsa authentication	2010	2010/03/08	10.1109/DATE.2010.5456933	design, automation, and test in europe	date		463BE6FF	18656
805580F0	Enabling concurrent clock and power gating in an industrial design flow	enabling concurrent clock and power gating in an industrial design flow	2009	2009/04/20	10.1109/DATE.2009.5090684	design, automation, and test in europe	date		463BE6FF	18537
790C2037	Correlation-aware virtual machine allocation for energy-efficient datacenters	correlation aware virtual machine allocation for energy efficient datacenters	2013	2013/03/18	10.7873/DATE.2013.277	design, automation, and test in europe	date		463BE6FF	19339
80EF63D4	Predictive models for multimedia applications power consumption based on use-case and OS level analysis	predictive models for multimedia applications power consumption based on use case and os level analysis	2009	2009/04/20	10.1109/DATE.2009.5090891	design, automation, and test in europe	date		463BE6FF	19487
73BD79DB	Statistical timing analysis using bounds [IC verification]	statistical timing analysis using bounds ic verification	2003	2003	10.1109/DATE.2003.1253588	design, automation, and test in europe	date		463BE6FF	19555
7FC988AB	Hardware resource allocation for hardware/software partitioning in the LYCOS system	hardware resource allocation for hardware software partitioning in the lycos system	1998	1998/02/23	10.1109/DATE.1998.655832	design, automation, and test in europe	date		463BE6FF	18730
7EE14E88	Temperature-aware voltage selection for energy optimization	temperature aware voltage selection for energy optimization	2008	2008/03/10	10.1109/DATE.2008.4484920	design, automation, and test in europe	date		463BE6FF	18927
7C9147F9	Trade-offs in execution signature compression for reliable processor systems	trade offs in execution signature compression for reliable processor systems	2014	2014/03	10.7873/DATE.2014.106	design, automation, and test in europe	date		463BE6FF	19555
803F6AF6	Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability	circuit propagation delay estimation through multivariate regression based modeling under spatio temporal variability	2010	2010/03/08	10.1109/DATE.2010.5457167	design, automation, and test in europe	date		463BE6FF	17421
7F8D3CED	A new technique for characterization of digital-to-analog converters in high-speed systems	a new technique for characterization of digital to analog converters in high speed systems	2007	2007/04/16	10.1109/DATE.2007.364630	design, automation, and test in europe	date		463BE6FF	18905
81026D22	Instruction-set customization for real-time embedded systems	instruction set customization for real time embedded systems	2007	2007/04/16	10.1109/DATE.2007.364508	design, automation, and test in europe	date		463BE6FF	19228
8130F600	A Partitioning Methodology for Accelerating Applications in Hybrid Reconfigurable Platforms	a partitioning methodology for accelerating applications in hybrid reconfigurable platforms	2005	2005/03/07	10.1109/DATE.2005.29	design, automation, and test in europe	date		463BE6FF	19372
7F77F323	A new distributed event-driven gate-level HDL simulation by accurate prediction	a new distributed event driven gate level hdl simulation by accurate prediction	2011	2011/03	10.1109/DATE.2011.5763280	design, automation, and test in europe	date		463BE6FF	19368
78718F35	System design based on single language and single-chip Java ASIP microcontroller	system design based on single language and single chip java asip microcontroller	2000	2000/01/01	10.1145/343647.343899	design, automation, and test in europe	date		463BE6FF	18363
7F553504	Instruction precomputation with memoization for fault detection	instruction precomputation with memoization for fault detection	2010	2010/03/08	10.1109/DATE.2010.5457081	design, automation, and test in europe	date		463BE6FF	17518
80453745	Power-accuracy tradeoffs in human activity transition detection	power accuracy tradeoffs in human activity transition detection	2010	2010/03/08	10.1109/DATE.2010.5457053	design, automation, and test in europe	date		463BE6FF	17605
7C7CFCE0	III-V semiconductor nanowires for future devices	iii v semiconductor nanowires for future devices	2014	2014/03	10.7873/DATE.2014.247	design, automation, and test in europe	date		463BE6FF	19555
7BF41527	Power balanced gates insensitive to routing capacitance mismatch	power balanced gates insensitive to routing capacitance mismatch	2008	2008/03/10	10.1109/DATE.2008.4484855	design, automation, and test in europe	date		463BE6FF	19076
80A55109	A comparing study of technology mapping for FPGA	a comparing study of technology mapping for fpga	1998	1998/02/23	10.1109/DATE.1998.655979	design, automation, and test in europe	date		463BE6FF	19476
7F5C3835	Gate sizing for large cell-based designs	gate sizing for large cell based designs	2009	2009/04/20	10.1109/DATE.2009.5090777	design, automation, and test in europe	date		463BE6FF	19254
7599BBD0	Caution ahead: the road to design and manufacturing at 32 and 22 nm	caution ahead the road to design and manufacturing at 32 and 22 nm	2008	2008/03/10	10.1145/1403375.1403496	design, automation, and test in europe	date		463BE6FF	19555
7591D14D	A network-on-chip-based turbo/LDPC decoder architecture	a network on chip based turbo ldpc decoder architecture	2012	2012/03/12	10.1109/DATE.2012.6176715	design, automation, and test in europe	date		463BE6FF	17464
7D11B8E3	Smart Temperature Sensor for Thermal Testing of Cell-Based ICs	smart temperature sensor for thermal testing of cell based ics	2005	2005/03/07	10.1109/DATE.2005.271	design, automation, and test in europe	date		463BE6FF	17107
801F4873	A graph based algorithm for optimal buffer insertion under accurate delay models	a graph based algorithm for optimal buffer insertion under accurate delay models	2001	2001/03/13	10.1109/DATE.2001.915075	design, automation, and test in europe	date		463BE6FF	18692
7F1E5C77	High data rate fully flexible SDR modem: advanced configurable architecture & development methodology	high data rate fully flexible sdr modem advanced configurable architecture development methodology	2009	2009/04/20	10.1109/DATE.2009.5090817	design, automation, and test in europe	date		463BE6FF	17399
79546976	Write-once-memory-code phase change memory	write once memory code phase change memory	2014	2014/03	10.7873/DATE.2014.194	design, automation, and test in europe	date		463BE6FF	17485
8092B2E4	Cyclostationary feature detection on a tiled-SoC	cyclostationary feature detection on a tiled soc	2007	2007/04/16	10.1109/DATE.2007.364586	design, automation, and test in europe	date		463BE6FF	19444
784C42A8	Synthesis for mixed CMOS/PTL logic (poster paper)	synthesis for mixed cmos ptl logic poster paper	2000	2000/01/01	10.1145/343647.344143	design, automation, and test in europe	date		463BE6FF	19370
6FD00157	A new approach to component testing [automotive electronics]	a new approach to component testing automotive electronics	2005	2005	10.1109/DATE.2005.23	design, automation, and test in europe	date		463BE6FF	19555
7CD084FC	Open source hardware IP, are you serious?	open source hardware ip are you serious	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19555
8153F183	Introducing new verification methods into a company's design flow: an industrial user's point of view	introducing new verification methods into a company s design flow an industrial user s point of view	2007	2007/04/16	10.1109/DATE.2007.364675	design, automation, and test in europe	date		463BE6FF	16788
7D4FA13A	STG Optimisation in the Direct Mapping of Asynchronous Circuits	stg optimisation in the direct mapping of asynchronous circuits	2003	2003/03/03	10.1109/DATE.2003.1253725	design, automation, and test in europe	date		463BE6FF	19286
7CF5E702	Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach	power attack resistant cryptosystem design a dynamic voltage and frequency switching approach	2005	2005/03/07	10.1109/DATE.2005.241	design, automation, and test in europe	date		463BE6FF	18401
7C606628	Delay-insensitive interface specification and synthesis	delay insensitive interface specification and synthesis	2000	2000/01/01	10.1109/DATE.2000.840034	design, automation, and test in europe	date		463BE6FF	18740
7C8F62E3	Sensitivity-based weighting for passivity enforcement of linear macromodels in power integrity applications	sensitivity based weighting for passivity enforcement of linear macromodels in power integrity applications	2014	2014/03	10.7873/DATE.2014.054	design, automation, and test in europe	date		463BE6FF	17106
7D32CB8F	Improved Technology Mapping for PAL-Based Devices Using a New Approach to Multi-Output Boolean Functions	improved technology mapping for pal based devices using a new approach to multi output boolean functions	2002	2002/03/04	10.1109/DATE.2002.998444	design, automation, and test in europe	date		463BE6FF	18970
7F03F9EF	Circuit Based Quantification: Back to State Set Manipulation within Unbounded Model Checking	circuit based quantification back to state set manipulation within unbounded model checking	2005	2005/03/07	10.1109/DATE.2005.93	design, automation, and test in europe	date		463BE6FF	18950
805742C5	Targeting code diversity with run-time adjustable issue-slots in a chip multiprocessor	targeting code diversity with run time adjustable issue slots in a chip multiprocessor	2011	2011/03	10.1109/DATE.2011.5763219	design, automation, and test in europe	date		463BE6FF	19356
75CA7ACB	Cycle-based simulation with decision diagrams	cycle based simulation with decision diagrams	1999	1999/01/01	10.1109/DATE.1999.761165	design, automation, and test in europe	date		463BE6FF	19039
78E96B09	A universal macro block mapping scheme for arithmetic circuits	a universal macro block mapping scheme for arithmetic circuits	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19511
7FCF0D06	A symbolic methodology for the verification of analog and mixed signal designs	a symbolic methodology for the verification of analog and mixed signal designs	2007	2007/04/16	10.1109/DATE.2007.364599	design, automation, and test in europe	date		463BE6FF	18891
6E96207F	Techniques for fast transient fault grading based on autonomous emulation [IC fault tolerance evaluation]	techniques for fast transient fault grading based on autonomous emulation ic fault tolerance evaluation	2005	2005	10.1109/DATE.2005.302	design, automation, and test in europe	date		463BE6FF	17625
809F3106	MATLAB/SIMULINK-based high-level synthesis of discrete-time and continuous-time S? modulators	matlab simulink based high level synthesis of discrete time and continuous time s modulators	2004			design, automation, and test in europe	date		463BE6FF	19404
7A51B641	Bridging the gap between dual propagation and CNF-based QBF solving	bridging the gap between dual propagation and cnf based qbf solving	2013	2013/03/18	10.7873/DATE.2013.172	design, automation, and test in europe	date		463BE6FF	17559
7D256954	Pre-synthesis Optimization of Multiplications to Improve Circuit Performance	pre synthesis optimization of multiplications to improve circuit performance	2006	2006	10.1109/DATE.2006.244122	design, automation, and test in europe	date		463BE6FF	19076
7BEC4514	Fast cycle estimation methodology for instruction-level emulator	fast cycle estimation methodology for instruction level emulator	2012	2012/03/12	10.1109/DATE.2012.6176470	design, automation, and test in europe	date		463BE6FF	17209
58A746C8	Hybrid adaptive clock management for FPGA processor acceleration	hybrid adaptive clock management for fpga processor acceleration	2015	2015/03		design, automation, and test in europe	date		463BE6FF	19555
8155F88B	Advanced receiver algorithms for MIMO wireless communications	advanced receiver algorithms for mimo wireless communications	2006	2006	10.1109/DATE.2006.243974	design, automation, and test in europe	date		463BE6FF	18368
7FA0DA8E	3D Embedded multi-core: Some perspectives	3d embedded multi core some perspectives	2011	2011/03	10.1109/DATE.2011.5763213	design, automation, and test in europe	date		463BE6FF	19278
7F90E2A9	Efficient implementation of native software simulation for MPSoC	efficient implementation of native software simulation for mpsoc	2008	2008/03/10	10.1109/DATE.2008.4484756	design, automation, and test in europe	date		463BE6FF	19078
7FBB7907	TRAIN: A Virtual Transaction Layer Architecture for TLM-based HW/SW Codesign of Synthesizable MPSoC	train a virtual transaction layer architecture for tlm based hw sw codesign of synthesizable mpsoc	2006	2006	10.1109/DATE.2006.244124	design, automation, and test in europe	date		463BE6FF	19304
80322B22	Host-compiled multicore RTOS simulator for embedded real-time software development	host compiled multicore rtos simulator for embedded real time software development	2011	2011/03	10.1109/DATE.2011.5763046	design, automation, and test in europe	date		463BE6FF	19025
7D32E9DF	An Enhanced Technique for the Automatic Generation of Effective Diagnosis-oriented Test Programs for Processor	an enhanced technique for the automatic generation of effective diagnosis oriented test programs for processor	2007	2007/04		design, automation, and test in europe	date		463BE6FF	19435
816F7CD1	Built-in-self-test with an alternating output	built in self test with an alternating output	1998	1998/02/23	10.1109/DATE.1998.655854	design, automation, and test in europe	date		463BE6FF	19332
7FA56EF9	Steady-state analysis of nonlinear circuits using discrete singular convolution method	steady state analysis of nonlinear circuits using discrete singular convolution method	2004	2004/02/16	10.1109/DATE.2004.1269078	design, automation, and test in europe	date		463BE6FF	19246
806F5A0D	A clock-gating based capture power droop reduction methodology for at-speed scan testing	a clock gating based capture power droop reduction methodology for at speed scan testing	2011	2011/03	10.1109/DATE.2011.5763042	design, automation, and test in europe	date		463BE6FF	19367
7F4CDB09	On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs	on the optimal design of triple modular redundancy logic for sram based fpgas	2005	2005/03/07	10.1109/DATE.2005.229	design, automation, and test in europe	date		463BE6FF	17243
7F251B13	Hybrid architectural dynamic thermal management	hybrid architectural dynamic thermal management	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17685
7EC3E3E9	Mappability Estimation of Architecture and Algorithm	mappability estimation of architecture and algorithm	2002	2002/03/04	10.1109/DATE.2002.998488	design, automation, and test in europe	date		463BE6FF	17589
8150E068	Priority based forced requeue to reduce worst-case latencies for bursty traffic	priority based forced requeue to reduce worst case latencies for bursty traffic	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19444
7EC4955F	Formal specification and systematic model-driven testing of embedded automotive systems	formal specification and systematic model driven testing of embedded automotive systems	2011	2011/03	10.1109/DATE.2011.5763028	design, automation, and test in europe	date		463BE6FF	19184
7C1E4732	On demand dependent deactivation of automotive ECUs	on demand dependent deactivation of automotive ecus	2012	2012/03/12	10.1109/DATE.2012.6176435	design, automation, and test in europe	date		463BE6FF	17388
7A553CBC	Next generation system level design tools	next generation system level design tools	1998	1998/02/23		design, automation, and test in europe	date		463BE6FF	19555
7F5C85D3	Exploiting TLM and Object Introspection for System-Level Simulation	exploiting tlm and object introspection for system level simulation	2006	2006	10.1109/DATE.2006.244004	design, automation, and test in europe	date		463BE6FF	18876
7F943B81	Layered, Multi-Threaded, High-Level Performance Design	layered multi threaded high level performance design	2003	2003/03/03	10.1109/DATE.2003.1253728	design, automation, and test in europe	date		463BE6FF	18301
8070DEA8	Test Data Compression: The System Integrator's Perspective	test data compression the system integrator s perspective	2003	2003/03/03	10.1109/DATE.2003.1253693	design, automation, and test in europe	date		463BE6FF	19321
7F489BB9	Power aware variable partitioning and instruction scheduling for multiple memory banks	power aware variable partitioning and instruction scheduling for multiple memory banks	2004	2004/02/16	10.1109/DATE.2004.1268866	design, automation, and test in europe	date		463BE6FF	19085
80EBDE5B	Multi-Granularity Metrics for the Era of Strongly Personalized SOCs	multi granularity metrics for the era of strongly personalized socs	2003	2003/03/03	10.1109/DATE.2003.1253685	design, automation, and test in europe	date		463BE6FF	18285
7526BFEF	Performance-constrained different cell count minimization for continuously-sized circuits	performance constrained different cell count minimization for continuously sized circuits	2008	2008/03/10	10.1109/DATE.2008.4484924	design, automation, and test in europe	date		463BE6FF	19468
7FEDBC4F	Layout Driven Decomposition with Congestion Consideration	layout driven decomposition with congestion consideration	2002	2002/03/04	10.1109/DATE.2002.998371	design, automation, and test in europe	date		463BE6FF	19062
78C8A364	A Web-based system for assessing and searching for designs (poster paper)	a web based system for assessing and searching for designs poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
811A5D4F	Simulation-based verification of the MOST NetInterface specification revision 3.0	simulation based verification of the most netinterface specification revision 3 0	2010	2010/03/08	10.1109/DATE.2010.5457148	design, automation, and test in europe	date		463BE6FF	19555
799DB6CE	ITRS 2011 analog EDA challenges and approaches	itrs 2011 analog eda challenges and approaches	2012	2012/03/12	10.1109/DATE.2012.6176575	design, automation, and test in europe	date		463BE6FF	19477
86334567	Analysis and evaluation of per-flow delay bound for multiplexing models	analysis and evaluation of per flow delay bound for multiplexing models	2014	2014	10.7873/DATE2014.264	design automation and test in europe	date		463BE6FF	19555
7F608ADE	Automated constraint-driven topology synthesis for analog circuits	automated constraint driven topology synthesis for analog circuits	2011	2011/03	10.1109/DATE.2011.5763264	design, automation, and test in europe	date		463BE6FF	19415
7575AEC7	Run-time probabilistic detection of miscalibrated thermal sensors in many-core systems	run time probabilistic detection of miscalibrated thermal sensors in many core systems	2013	2013/03/18	10.7873/DATE.2013.285	design, automation, and test in europe	date		463BE6FF	19555
7F456A38	A parallel approach for high performance hardware design of intra prediction in H.264/AVC video codec	a parallel approach for high performance hardware design of intra prediction in h 264 avc video codec	2009	2009/04/20	10.1109/DATE.2009.5090889	design, automation, and test in europe	date		463BE6FF	18984
80964C97	CARAT: a toolkit for design and performance analysis of component-based embedded systems	carat a toolkit for design and performance analysis of component based embedded systems	2007	2007/04/16	10.1109/DATE.2007.364428	design, automation, and test in europe	date		463BE6FF	18932
801731A1	Variation-aware interconnect extraction using statistical moment preserving model order reduction	variation aware interconnect extraction using statistical moment preserving model order reduction	2010	2010/03/08	10.1109/DATE.2010.5457161	design, automation, and test in europe	date		463BE6FF	17455
752D01F7	The energy benefit of level-crossing sampling including the actuator's energy consumption	the energy benefit of level crossing sampling including the actuator s energy consumption	2014	2014/03	10.7873/DATE.2014.157	design, automation, and test in europe	date		463BE6FF	19555
7951A5D3	Optimizing BDDs for time-series dataset manipulation	optimizing bdds for time series dataset manipulation	2013	2013/03/18	10.7873/DATE.2013.212	design, automation, and test in europe	date		463BE6FF	17624
7D606BF6	Throughput modeling to evaluate process merging transformations in polyhedral process networks	throughput modeling to evaluate process merging transformations in polyhedral process networks	2010	2010/03/08	10.1109/DATE.2010.5456953	design, automation, and test in europe	date		463BE6FF	17477
7D2D3CD4	An Ultra Low-Power TLB Design	an ultra low power tlb design	2006	2006	10.1109/DATE.2006.243980	design, automation, and test in europe	date		463BE6FF	19391
7EE1AB19	Assertion-Based Design Exploration of DVS in Network Processor Architectures	assertion based design exploration of dvs in network processor architectures	2005	2005/03/07	10.1109/DATE.2005.69	design, automation, and test in europe	date		463BE6FF	19399
7FFE5176	Tailored solutions for safety-installations in the Loetschberg tunnel: a project with importance for the trans-European rail traffic	tailored solutions for safety installations in the loetschberg tunnel a project with importance for the trans european rail traffic	2008	2008/03/10	10.1109/DATE.2008.4484654	design, automation, and test in europe	date		463BE6FF	19555
7B7D6974	ArChiVED: Architectural checking via event digests for high performance validation	archived architectural checking via event digests for high performance validation	2014	2014/03	10.7873/DATE.2014.330	design, automation, and test in europe	date		463BE6FF	19555
7A431D99	EDA tools trust evaluation through security property proofs	eda tools trust evaluation through security property proofs	2014	2014/03	10.7873/DATE.2014.260	design, automation, and test in europe	date		463BE6FF	19555
7BF593C6	Mapping mixed-criticality applications on multi-core architectures	mapping mixed criticality applications on multi core architectures	2014	2014/03	10.7873/DATE.2014.111	design, automation, and test in europe	date		463BE6FF	17490
7A13480E	Parallel probing: dynamic and constant time setup procedure in circuit switching NoC	parallel probing dynamic and constant time setup procedure in circuit switching noc	2012	2012/03/12	10.1109/DATE.2012.6176691	design, automation, and test in europe	date		463BE6FF	19255
74142F68	EDA tools for RF: myth or reality?	eda tools for rf myth or reality	2002	2002	10.1109/DATE.2002.998287	design, automation, and test in europe	date		463BE6FF	19555
7B47DFEA	A quality-scalable and energy-efficient approach for spectral analysis of heart rate variability	a quality scalable and energy efficient approach for spectral analysis of heart rate variability	2014	2014/03	10.7873/DATE.2014.184	design, automation, and test in europe	date		463BE6FF	19382
79BC75B9	Unveiling Eurora â€” Thermal and power characterization of the most energy-efficient supercomputer in the world	unveiling eurora thermal and power characterization of the most energy efficient supercomputer in the world	2014	2014/03	10.7873/DATE.2014.290	design, automation, and test in europe	date		463BE6FF	17365
79688CC1	VLSI legalization with minimum perturbation by iterative augmentation	vlsi legalization with minimum perturbation by iterative augmentation	2012	2012/03/12	10.1109/DATE.2012.6176579	design, automation, and test in europe	date		463BE6FF	17390
7E90A992	AUTOSAR basic software for complex control units	autosar basic software for complex control units	2010	2010/03/08	10.1109/DATE.2010.5457199	design, automation, and test in europe	date		463BE6FF	17299
7F7D48A4	Universal strong encryption FPGA core implementation	universal strong encryption fpga core implementation	1998	1998/02/23	10.1109/DATE.1998.655971	design, automation, and test in europe	date		463BE6FF	15875
7A0AD8EC	Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs	combined dvfs and mapping exploration for lifetime and soft error susceptibility improvement in mpsocs	2014	2014/03	10.7873/DATE.2014.074	design, automation, and test in europe	date		463BE6FF	17610
7D62C673	Solver technology for system-level to RTL equivalence checking	solver technology for system level to rtl equivalence checking	2009	2009/04/20	10.1109/DATE.2009.5090657	design, automation, and test in europe	date		463BE6FF	18979
7D6C2321	Test Resource Partitioning and Reduced Pin-Count Testing Based on Test Data Compression	test resource partitioning and reduced pin count testing based on test data compression	2002	2002/03/04	10.1109/DATE.2002.998362	design, automation, and test in europe	date		463BE6FF	18770
7E41544F	Using filesystem virtualization to avoid metadata bottlenecks	using filesystem virtualization to avoid metadata bottlenecks	2010	2010/03/08	10.1109/DATE.2010.5457144	design, automation, and test in europe	date		463BE6FF	19416
7E8B55E1	Enhancing double-patterning detailed routing with lazy coloring and within-path conflict avoidance	enhancing double patterning detailed routing with lazy coloring and within path conflict avoidance	2010	2010/03/08	10.1109/DATE.2010.5457003	design, automation, and test in europe	date		463BE6FF	18947
7A9994C9	Tackling the bottleneck of delay tables in 3D ultrasound imaging	tackling the bottleneck of delay tables in 3d ultrasound imaging	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D57CB21	Scheduling of fault-tolerant embedded systems with soft and hard timing constraints	scheduling of fault tolerant embedded systems with soft and hard timing constraints	2008	2008/03/10	10.1109/DATE.2008.4484791	design, automation, and test in europe	date		463BE6FF	18874
7A6881BE	A regularity-based hierarchical symbolic analysis method for large-scale analog networks	a regularity based hierarchical symbolic analysis method for large scale analog networks	2001	2001/03/13	10.1109/DATE.2001.915132	design, automation, and test in europe	date		463BE6FF	18739
75C99900	Asymmetry of MTJ switching and its implication to STT-RAM designs	asymmetry of mtj switching and its implication to stt ram designs	2012	2012/03/12	10.1109/DATE.2012.6176695	design, automation, and test in europe	date		463BE6FF	17130
7FBB3477	Design and implementation of scalable, transparent threads for multi-core media processor	design and implementation of scalable transparent threads for multi core media processor	2009	2009/04/20	10.1109/DATE.2009.5090816	design, automation, and test in europe	date		463BE6FF	18701
76869C4E	Minimizing sensitivity to delay variations in high-performance synchronous circuits	minimizing sensitivity to delay variations in high performance synchronous circuits	1999	1999/01/01	10.1109/DATE.1999.761197	design, automation, and test in europe	date		463BE6FF	19357
7FDE5B80	Efficient modular testing of SoCs using dual-speed TAM architectures	efficient modular testing of socs using dual speed tam architectures	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19127
7D5ECCC5	Verifying UML/OCL models using Boolean satisfiability	verifying uml ocl models using boolean satisfiability	2010	2010/03/08	10.1109/DATE.2010.5457017	design, automation, and test in europe	date		463BE6FF	16546
7E69D038	Space of DRAM Fault Models and Corresponding Testing	space of dram fault models and corresponding testing	2006	2006	10.1109/DATE.2006.244080	design, automation, and test in europe	date		463BE6FF	19387
7AA55A29	Reconfigurable silicon nanowire devices and circuits: Opportunities and challenges	reconfigurable silicon nanowire devices and circuits opportunities and challenges	2014	2014/03	10.7873/DATE.2014.249	design, automation, and test in europe	date		463BE6FF	19555
7BD6180D	Interactive presentation: PowerQuest: trace driven data mining for power optimization	interactive presentation powerquest trace driven data mining for power optimization	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19106
7F5DD848	Hybrid reduction technique for efficient simulation of linear/nonlinear mixed circuits	hybrid reduction technique for efficient simulation of linear nonlinear mixed circuits	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19422
7DF60064	A tunneling model for gate oxide failure in deep sub-micron technology	a tunneling model for gate oxide failure in deep sub micron technology	2004	2004/02/16	10.1109/DATE.2004.1269108	design, automation, and test in europe	date		463BE6FF	19555
7FA2FD8F	Transistor-specific delay modeling for SSTA	transistor specific delay modeling for ssta	2008	2008/03/10	10.1109/DATE.2008.4484741	design, automation, and test in europe	date		463BE6FF	19443
7FE3289B	Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips	fault tolerant average execution time optimization for general purpose multi processor system on chips	2009	2009/04/20	10.1109/DATE.2009.5090713	design, automation, and test in europe	date		463BE6FF	19289
80374996	Microsystems testing: an approach and open problems	microsystems testing an approach and open problems	1998	1998/02/23	10.1109/DATE.1998.655908	design, automation, and test in europe	date		463BE6FF	18524
77E85F89	A sensor-assisted self-authentication framework for hardware trojan detection	a sensor assisted self authentication framework for hardware trojan detection	2012	2012/03/12	10.1109/DATE.2012.6176698	design, automation, and test in europe	date		463BE6FF	19427
7FBE4647	High-Level Allocation to Minimize Internal Hardware Wastage	high level allocation to minimize internal hardware wastage	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18626
0B4FAF86	Power management of laptop hard disk	power management of laptop hard disk	2000			design, automation, and test in europe	date		463BE6FF	16770
7A6B1B09	Energy-efficient FPGA implementation for binomial option pricing using OpenCL	energy efficient fpga implementation for binomial option pricing using opencl	2014	2014/03	10.7873/DATE.2014.221	design, automation, and test in europe	date		463BE6FF	19301
7E226F5F	Platform-specific timing verification framework in model-based implementation	platform specific timing verification framework in model based implementation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
79CD0DE3	Evaluation of diverse compiling for software-fault detection	evaluation of diverse compiling for software fault detection	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7FD5533C	Mixed-signal design space exploration of time-interleaved A/D converters for ultra-wide band applications	mixed signal design space exploration of time interleaved a d converters for ultra wide band applications	2008	2008/03/10	10.1109/DATE.2008.4484935	design, automation, and test in europe	date		463BE6FF	19251
7DF31633	Moving to Green ICT: From stand-alone power-aware IC design to an integrated approach to energy efficient design for heterogeneous electronic systems	moving to green ict from stand alone power aware ic design to an integrated approach to energy efficient design for heterogeneous electronic systems	2011	2011/03	10.1109/DATE.2011.5763188	design, automation, and test in europe	date		463BE6FF	19003
7A9941EB	iFill: an impact-oriented X-filling method for shift- and capture-power reduction in at-speed scan-based testing	ifill an impact oriented x filling method for shift and capture power reduction in at speed scan based testing	2008	2008/03/10	10.1109/DATE.2008.4484839	design, automation, and test in europe	date		463BE6FF	18902
7F6E81AE	Built-In Dynamic Current Sensor for Hard-to-Detect Faults in Mixed-Signal Ics	built in dynamic current sensor for hard to detect faults in mixed signal ics	2002	2002/03/04	10.1109/DATE.2002.998271	design, automation, and test in europe	date		463BE6FF	18688
7DE0D790	Adaptive Chip-Package Thermal Analysis for Synthesis and Design	adaptive chip package thermal analysis for synthesis and design	2006	2006	10.1109/DATE.2006.243742	design, automation, and test in europe	date		463BE6FF	18811
7DB181B0	BISD: scan-based built-in self-diagnosis	bisd scan based built in self diagnosis	2010	2010/03/08	10.1109/DATE.2010.5456997	design, automation, and test in europe	date		463BE6FF	17611
805E2308	Hardware/Software Trade-Offs for Advanced 3G Channel Coding	hardware software trade offs for advanced 3g channel coding	2002	2002/03/04	10.1109/DATE.2002.998304	design, automation, and test in europe	date		463BE6FF	18793
7DE31E62	What if you could design tomorrow's system today?	what if you could design tomorrow s system today	2007	2007/04/16	10.1109/DATE.2007.364396	design, automation, and test in europe	date		463BE6FF	16907
7627D7EB	Neighbor-aware dynamic thermal management for multi-core platform	neighbor aware dynamic thermal management for multi core platform	2012	2012/03/12	10.1109/DATE.2012.6176460	design, automation, and test in europe	date		463BE6FF	17469
7E56A4C6	Statistical Timing Driven Partitioning for VLSI Circuits	statistical timing driven partitioning for vlsi circuits	2002	2002/03/04	10.1109/DATE.2002.998465	design, automation, and test in europe	date		463BE6FF	18698
755459C0	Exploiting STT-NV technology for reconfigurable, high performance, low power, and low temperature functional unit design	exploiting stt nv technology for reconfigurable high performance low power and low temperature functional unit design	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19555
5DA36353	On the Reuse of Symbolic Simulation Results for Incremental Equivalence Verification of Switch-Level Circuits	on the reuse of symbolic simulation results for incremental equivalence verification of switch level circuits	1998			design, automation, and test in europe	date		463BE6FF	19555
7E7826A4	Temporal Partitioning for Image Processing Based on Time-Space Complexity in Reconfigurable Architectures	temporal partitioning for image processing based on time space complexity in reconfigurable architectures	2006	2006	10.1109/DATE.2006.243761	design, automation, and test in europe	date		463BE6FF	19322
7AE01955	A high performance SEU-tolerant latch for nanoscale CMOS technology	a high performance seu tolerant latch for nanoscale cmos technology	2014	2014/03	10.7873/DATE.2014.175	design, automation, and test in europe	date		463BE6FF	17556
80661D64	State relaxation based subsequence removal for fast static compaction in sequential circuits	state relaxation based subsequence removal for fast static compaction in sequential circuits	1998	1998/02/23	10.1109/DATE.1998.655916	design, automation, and test in europe	date		463BE6FF	18336
7A4ECBAF	Modeling and analysis of fault-tolerant distributed memories for networks-on-chip	modeling and analysis of fault tolerant distributed memories for networks on chip	2013	2013/03/18	10.7873/DATE.2013.326	design, automation, and test in europe	date		463BE6FF	17616
77EF7058	Is the second wave of HLS the one industry will surf on?	is the second wave of hls the one industry will surf on	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19555
7E125EB8	Multi-token resource sharing for pipelined asynchronous systems	multi token resource sharing for pipelined asynchronous systems	2012	2012/03/12	10.1109/DATE.2012.6176674	design, automation, and test in europe	date		463BE6FF	19489
7DE9CC7B	WCRT algebra and interfaces for Esterel-style synchronous processing	wcrt algebra and interfaces for esterel style synchronous processing	2009	2009/04/20	10.1109/DATE.2009.5090639	design, automation, and test in europe	date		463BE6FF	19138
779F23FE	Fast and optimized task allocation method for low vertical link density 3-dimensional networks-on-chip based many core systems	fast and optimized task allocation method for low vertical link density 3 dimensional networks on chip based many core systems	2013	2013/03/18	10.7873/DATE.2013.357	design, automation, and test in europe	date		463BE6FF	19555
7E1EF678	A low cost multi-standard near-optimal soft-output sphere decoder: algorithm and architecture	a low cost multi standard near optimal soft output sphere decoder algorithm and architecture	2010	2010/03/08	10.1109/DATE.2010.5457032	design, automation, and test in europe	date		463BE6FF	17647
7E7CB1C7	Implementation of a Transaction Level Assertion Framework in SystemC	implementation of a transaction level assertion framework in systemc	2007	2007/04	10.1109/DATE.2007.364406	design, automation, and test in europe	date		463BE6FF	18624
800C5602	Power reduction via near-optimal library-based cell-size selection	power reduction via near optimal library based cell size selection	2011	2011/03	10.1109/DATE.2011.5763293	design, automation, and test in europe	date		463BE6FF	18868
761542D6	A pulsed-index technique for single-channel, low-power, dynamic signaling	a pulsed index technique for single channel low power dynamic signaling	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E12880F	Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing	accelerating fpga based emulation of quasi cyclic ldpc codes with vector processing	2009	2009/04/20	10.1109/DATE.2009.5090905	design, automation, and test in europe	date		463BE6FF	19243
7F812991	Using SAT for combinational equivalence checking	using sat for combinational equivalence checking	2001	2001/03/13	10.1109/DATE.2001.915010	design, automation, and test in europe	date		463BE6FF	18309
7D531C70	Functional Test Generation using Property Decompositions for Validation of Pipelined Processors	functional test generation using property decompositions for validation of pipelined processors	2006	2006	10.1109/DATE.2006.244078	design, automation, and test in europe	date		463BE6FF	18892
7D0F09DD	A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems	a clustering based scheme for concurrent trace in debugging noc based multicore systems	2012	2012/03/12	10.1109/DATE.2012.6176427	design, automation, and test in europe	date		463BE6FF	19370
7E2904C1	Low cost LDPC decoder for DVB-S2	low cost ldpc decoder for dvb s2	2006	2006	10.1109/DATE.2006.243816	design, automation, and test in europe	date		463BE6FF	17792
7E243D65	Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling	exploiting loop level parallelism on coarse grained reconfigurable architectures using modulo scheduling	2003	2003/03/03	10.1109/DATE.2003.1253623	design, automation, and test in europe	date		463BE6FF	17832
7F85B649	Selective light V th hopping (SLITH): bridging the gap between runtime dynamic and leakage power reduction	selective light v th hopping slith bridging the gap between runtime dynamic and leakage power reduction	2009	2009/04/20	10.1109/DATE.2009.5090735	design, automation, and test in europe	date		463BE6FF	19404
7EA97494	Hot wire anemometric MEMS sensor for water flow monitoring	hot wire anemometric mems sensor for water flow monitoring	2008	2008/03/10	10.1109/DATE.2008.4484703	design, automation, and test in europe	date		463BE6FF	19038
795DBF01	Predictive control of networked control systems over differentiated services lossy networks	predictive control of networked control systems over differentiated services lossy networks	2012	2012/03/12	10.1109/DATE.2012.6176683	design, automation, and test in europe	date		463BE6FF	17558
805C36FF	Simplified programming of faulty sensor networks via code transformation and run-time interval computation	simplified programming of faulty sensor networks via code transformation and run time interval computation	2011	2011/03	10.1109/DATE.2011.5763023	design, automation, and test in europe	date		463BE6FF	19506
7F9C915B	ReSim, a trace-driven, reconfigurable ILP processor simulator	resim a trace driven reconfigurable ilp processor simulator	2009	2009/04/20	10.1109/DATE.2009.5090722	design, automation, and test in europe	date		463BE6FF	19406
7855CD24	Mach-zehnder interferometer based design of all optical reversible binary adder	mach zehnder interferometer based design of all optical reversible binary adder	2012	2012/03/12	10.1109/DATE.2012.6176564	design, automation, and test in europe	date		463BE6FF	18909
80A6717F	Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation	flexible and formal modeling of microprocessors with application to retargetable simulation	2003	2003/03/03	10.1109/DATE.2003.1253667	design, automation, and test in europe	date		463BE6FF	17898
75F2E12F	A design strategy for low-voltage low-power continuous-time sigma-delta A/D converters	a design strategy for low voltage low power continuous time sigma delta a d converters	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	18748
7CE93036	Towards thermally-aware design of 3D MPSoCs with inter-tier cooling	towards thermally aware design of 3d mpsocs with inter tier cooling	2011	2011/03		design, automation, and test in europe	date		463BE6FF	17381
7B766166	Fault-tolerant control synthesis and verification of distributed embedded systems	fault tolerant control synthesis and verification of distributed embedded systems	2014	2014/03	10.7873/DATE.2014.069	design, automation, and test in europe	date		463BE6FF	19555
7D1AA2B4	Energy Reduction by Workload Adaptation in a Multi-Process Environment	energy reduction by workload adaptation in a multi process environment	2006	2006	10.1109/DATE.2006.243861	design, automation, and test in europe	date		463BE6FF	19299
80A98CB5	Approximating checkers for simulation acceleration	approximating checkers for simulation acceleration	2012	2012/03/12	10.1109/DATE.2012.6176449	design, automation, and test in europe	date		463BE6FF	19364
7F202B03	Poor man's TBR: a simple model reduction scheme	poor man s tbr a simple model reduction scheme	2004	2004/02/16	10.1109/TCAD.2004.839472	design, automation, and test in europe	date		463BE6FF	18397
7E66E7EA	Determining the Optimal Timeout Values for a Power-Managed System based on the Theory of Markovian Processes: Offline and Online Algorithms	determining the optimal timeout values for a power managed system based on the theory of markovian processes offline and online algorithms	2006	2006	10.1109/DATE.2006.243981	design, automation, and test in europe	date		463BE6FF	19107
7D4924B4	A study on placement of post silicon clock tuning buffers for mitigating impact of process variation	a study on placement of post silicon clock tuning buffers for mitigating impact of process variation	2009	2009/04/20	10.1109/DATE.2009.5090674	design, automation, and test in europe	date		463BE6FF	19250
7C542A9A	Minimal length diagnostic tests for analog circuits using test history	minimal length diagnostic tests for analog circuits using test history	1999	1999/01/01	10.1109/DATE.1999.761120	design, automation, and test in europe	date		463BE6FF	18699
7D93FC98	Analysis and Synthesis of Quantum Circuits by Using Quantum Decision Diagrams	analysis and synthesis of quantum circuits by using quantum decision diagrams	2006	2006	10.1109/DATE.2006.244176	design, automation, and test in europe	date		463BE6FF	18821
80B2747E	Influence of manufacturing variations in I DDQ measurements: a new test criterion	influence of manufacturing variations in i ddq measurements a new test criterion	2000	2000/01/01	10.1109/DATE.2000.840854	design, automation, and test in europe	date		463BE6FF	19370
817917D3	Modeling and simulating memory hierarchies in a platform-based design methodology	modeling and simulating memory hierarchies in a platform based design methodology	2004	2004/02/16	10.1109/DATE.2004.1268953	design, automation, and test in europe	date		463BE6FF	19125
7E593FFA	Design-for-testability for synchronous sequential circuits using locally available lines	design for testability for synchronous sequential circuits using locally available lines	1998	1998/02/23	10.1109/DATE.1998.656000	design, automation, and test in europe	date		463BE6FF	19044
7DA25303	Wireless communication and energy harvesting in automobiles	wireless communication and energy harvesting in automobiles	2011	2011/03	10.1109/DATE.2011.5763171	design, automation, and test in europe	date		463BE6FF	19522
7F1872C8	A MILP-based approach to path sensitization of embedded software	a milp based approach to path sensitization of embedded software	2009	2009/04/20	10.1109/DATE.2009.5090913	design, automation, and test in europe	date		463BE6FF	19372
7E22F5DF	At-speed testing of SOC ICs	at speed testing of soc ics	2004	2004/02/16	10.1109/DATE.2004.1269217	design, automation, and test in europe	date		463BE6FF	18789
776227B4	Low cost permanent fault detection using ultra-reduced instruction set co-processors	low cost permanent fault detection using ultra reduced instruction set co processors	2013	2013/03/18	10.7873/DATE.2013.196	design, automation, and test in europe	date		463BE6FF	17562
7F3C77F8	Hardware/software approach for code synchronization in low-power multi-core sensor nodes	hardware software approach for code synchronization in low power multi core sensor nodes	2014	2014/03		design, automation, and test in europe	date		463BE6FF	17606
77996104	Detection of defective sensor elements using Î£Î” -modulation and a matched filter	detection of defective sensor elements using ÏƒÎ´ modulation and a matched filter	2000	2000/01/01	10.1109/DATE.2000.840846	design, automation, and test in europe	date		463BE6FF	19318
7E0B429E	Mapping scientific applications on a large-scale data-path accelerator implemented by single-flux quantum (SFQ) circuits	mapping scientific applications on a large scale data path accelerator implemented by single flux quantum sfq circuits	2010	2010/03/08	10.1109/DATE.2010.5456902	design, automation, and test in europe	date		463BE6FF	19362
81578186	An efficient on-line task allocation algorithm for QoS and energy efficiency in multicore multimedia platforms	an efficient on line task allocation algorithm for qos and energy efficiency in multicore multimedia platforms	2011	2011/03	10.1109/DATE.2011.5763025	design, automation, and test in europe	date		463BE6FF	19259
7BAFBAF3	Identifying redundant inter-cell margins and its application to reducing routing congestion	identifying redundant inter cell margins and its application to reducing routing congestion	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19444
817729B4	DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement	dpa on quasi delay insensitive asynchronous circuits formalization and improvement	2005	2005/03/07	10.1109/DATE.2005.124	design, automation, and test in europe	date		463BE6FF	18690
7E9839A2	Application Specific NoC Design	application specific noc design	2006	2006	10.1109/DATE.2006.243857	design, automation, and test in europe	date		463BE6FF	18208
7E5E92EB	Architecture exploration of NAND flash-based multimedia card	architecture exploration of nand flash based multimedia card	2008	2008/03/10	10.1109/DATE.2008.4484689	design, automation, and test in europe	date		463BE6FF	19010
7BA300B9	Comparison of multi-purpose cores of Keccak and AES	comparison of multi purpose cores of keccak and aes	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80C2AC1E	Verification by simulation comparison using interface synthesi	verification by simulation comparison using interface synthesi	1998	1998/02/23	10.1109/DATE.1998.655894	design, automation, and test in europe	date		463BE6FF	19292
80F74B00	Enhancing non-linear kernels by an optimized memory hierarchy in a high level synthesis flow	enhancing non linear kernels by an optimized memory hierarchy in a high level synthesis flow	2012	2012/03/12	10.1109/DATE.2012.6176666	design, automation, and test in europe	date		463BE6FF	19555
7F301F5F	Efficient Conflict-Based Learning in an RTL Circuit Constraint Solver	efficient conflict based learning in an rtl circuit constraint solver	2005	2005/03/07	10.1109/DATE.2005.127	design, automation, and test in europe	date		463BE6FF	19038
7700CF6B	An analog performance estimator for improving the effectiveness of CMOS analog systems circuit synthesis	an analog performance estimator for improving the effectiveness of cmos analog systems circuit synthesis	1999	1999/01/01	10.1109/DATE.1999.761156	design, automation, and test in europe	date		463BE6FF	18486
815E24A4	A Fully Qualified Top-Down and Bottom-Up Mixed-Signal Design Flow for Non Volatile Memories Technologies	a fully qualified top down and bottom up mixed signal design flow for non volatile memories technologies	2003	2003/03/03	10.1109/DATE.2003.1186708	design, automation, and test in europe	date		463BE6FF	19555
8103504A	Techniques for reducing read latency of core bus wrappers	techniques for reducing read latency of core bus wrappers	2000	2000/01/01	10.1109/DATE.2000.840021	design, automation, and test in europe	date		463BE6FF	18526
812C4BFC	Self-Checking Scheme for the On-Line Testing of Power Supply Noise	self checking scheme for the on line testing of power supply noise	2002	2002/03/04	10.1109/DATE.2002.998395	design, automation, and test in europe	date		463BE6FF	19140
7759F79A	Scheduling for register file energy minimization in explicit datapath architectures	scheduling for register file energy minimization in explicit datapath architectures	2012	2012/03/12	10.1109/DATE.2012.6176502	design, automation, and test in europe	date		463BE6FF	17468
80713E5C	Search-Based SAT Using Zero-Suppressed BDDs	search based sat using zero suppressed bdds	2002	2002/03/04	10.1109/DATE.2002.998438	design, automation, and test in europe	date		463BE6FF	19297
7E3011E9	SH-4 RISC microprocessor for multimedia, game machine	sh 4 risc microprocessor for multimedia game machine	2001	2001/03/13	10.1109/DATE.2001.915103	design, automation, and test in europe	date		463BE6FF	19555
80D1F26D	Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms	trace based kpn composability analysis for mapping simultaneous applications to mpsoc platforms	2010	2010/03/08	10.1109/DATE.2010.5456950	design, automation, and test in europe	date		463BE6FF	19238
7EBB7330	SPIN: A Scalable, Packet Switched, On-Chip Micro-Network	spin a scalable packet switched on chip micro network	2003	2003/03/03	10.1109/DATE.2003.1253808	design, automation, and test in europe	date		463BE6FF	16982
80D39636	MEDEA: a hybrid shared-memory/message-passing multiprocessor NoC-based architecture	medea a hybrid shared memory message passing multiprocessor noc based architecture	2010	2010/03/08	10.1109/DATE.2010.5457237	design, automation, and test in europe	date		463BE6FF	19022
7D0B1F01	Technology mapping and retargeting for field-programmable analog arrays	technology mapping and retargeting for field programmable analog arrays	2000	2000/01/01	10.1109/DATE.2000.840016	design, automation, and test in europe	date		463BE6FF	18863
7EF0E4F1	Power Efficiency through Application-Specific Instruction Memory Transformations	power efficiency through application specific instruction memory transformations	2003	2003/03/03	10.1109/DATE.2003.1253583	design, automation, and test in europe	date		463BE6FF	19468
7E6A3F7F	Scalable hybrid verification for embedded software	scalable hybrid verification for embedded software	2011	2011/03	10.1109/DATE.2011.5763039	design, automation, and test in europe	date		463BE6FF	19483
80D7C7BC	Lifetime reliability-aware task allocation and scheduling for MPSoC platforms	lifetime reliability aware task allocation and scheduling for mpsoc platforms	2009	2009/04/20	10.1109/DATE.2009.5090632	design, automation, and test in europe	date		463BE6FF	18621
044A0500	Energy-and performance-driven cus-tomized architecture synthesis using a decomposition approach	energy and performance driven cus tomized architecture synthesis using a decomposition approach	2005			design, automation, and test in europe	date		463BE6FF	17541
810984F9	Fast Method to Include Parasitic Coupling in Circuit Simulations	fast method to include parasitic coupling in circuit simulations	2002	2002/03/04	10.1109/DATE.2002.998427	design, automation, and test in europe	date		463BE6FF	19224
7E947ADE	PUF modeling attacks: An introduction and overview	puf modeling attacks an introduction and overview	2014	2014/03	10.7873/DATE.2014.361	design, automation, and test in europe	date		463BE6FF	17648
7D07C8C1	A self-tuning cache architecture for embedded systems	a self tuning cache architecture for embedded systems	2004	2004/02/16	10.1109/DATE.2004.1268840	design, automation, and test in europe	date		463BE6FF	18601
81559095	A Prediction Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation	a prediction packetizing scheme for reducing channel traffic in transaction level hardware software co emulation	2005	2005/03/07	10.1109/DATE.2005.30	design, automation, and test in europe	date		463BE6FF	19392
80BB0779	An industrial design space exploration framework for supporting run-time resource management on multi-core systems	an industrial design space exploration framework for supporting run time resource management on multi core systems	2010	2010/03/08	10.1109/DATE.2010.5457211	design, automation, and test in europe	date		463BE6FF	16904
7F0AA698	Decoupling capacitor planning with analytical delay model on RLC power grid	decoupling capacitor planning with analytical delay model on rlc power grid	2009	2009/04/20	10.1109/DATE.2009.5090779	design, automation, and test in europe	date		463BE6FF	19494
7C5B1154	Biconditional BDD: a novel canonical BDD for logic synthesis targeting XOR-rich circuits	biconditional bdd a novel canonical bdd for logic synthesis targeting xor rich circuits	2013	2013/03/18	10.7873/DATE.2013.211	design, automation, and test in europe	date		463BE6FF	19225
7CF33A25	Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits Including Interconnect Resistance	simulation methodology for analysis of substrate noise impact on analog rf circuits including interconnect resistance	2005	2005/03/07	10.1109/DATE.2005.268	design, automation, and test in europe	date		463BE6FF	18580
80B1AAE6	Temperature and voltage aware timing analysis: application to voltage drops	temperature and voltage aware timing analysis application to voltage drops	2007	2007/04/16	10.1109/DATE.2007.364426	design, automation, and test in europe	date		463BE6FF	19089
7D1810A4	Quantitative Analysis of Transaction Level Models for the AMBA Bus	quantitative analysis of transaction level models for the amba bus	2006	2006	10.1109/DATE.2006.244108	design, automation, and test in europe	date		463BE6FF	18374
7F01026A	Efficient BIST hardware insertion with low test application time for synthesized data paths	efficient bist hardware insertion with low test application time for synthesized data paths	1999	1999/01/01	10.1109/DATE.1999.761136	design, automation, and test in europe	date		463BE6FF	19420
76F7E978	Reli: hardware/software checkpoint and recovery scheme for embedded processors	reli hardware software checkpoint and recovery scheme for embedded processors	2012	2012/03/12	10.1109/DATE.2012.6176621	design, automation, and test in europe	date		463BE6FF	17364
00B3E34F	The Compaan Tool Chain: Converting Matlab into Process Networks	the compaan tool chain converting matlab into process networks	2003			design, automation, and test in europe	date		463BE6FF	16860
7714D595	Hybrid interconnect design for heterogeneous hardware accelerators	hybrid interconnect design for heterogeneous hardware accelerators	2013	2013/03/18	10.7873/DATE.2013.178	design, automation, and test in europe	date		463BE6FF	17597
79166AC9	Hardware/software partitioning of operating systems [SoC applications]	hardware software partitioning of operating systems soc applications	2003	2003		design, automation, and test in europe	date		463BE6FF	19555
80FEAEFB	Generalized Early Evaluation in Self-Timed Circuits	generalized early evaluation in self timed circuits	2002	2002/03/04	10.1109/DATE.2002.998281	design, automation, and test in europe	date		463BE6FF	18970
808E9821	A Secure Web-Based Framework for Electronic System Level Design	a secure web based framework for electronic system level design	2003	2003/03/03	10.1109/DATE.2003.1253772	design, automation, and test in europe	date		463BE6FF	19271
80761310	Parametric fault simulation and test vector generation	parametric fault simulation and test vector generation	2000	2000/01/01	10.1109/DATE.2000.840855	design, automation, and test in europe	date		463BE6FF	18109
7D5DDB53	Coordinated resource optimization in behavioral synthesis	coordinated resource optimization in behavioral synthesis	2010	2010/03/08	10.1109/DATE.2010.5457001	design, automation, and test in europe	date		463BE6FF	19312
7630B957	Advances in asynchronous logic: from principles to GALS & NoC, recent industry applications, and commercial CAD tools	advances in asynchronous logic from principles to gals noc recent industry applications and commercial cad tools	2013	2013/03/18	10.7873/DATE.2013.346	design, automation, and test in europe	date		463BE6FF	17579
77F8F0EA	Panel: What does the power industry need from the EDA industry and what is the EDA industry doing about it?	panel what does the power industry need from the eda industry and what is the eda industry doing about it	2011	2011/03	10.1109/DATE.2011.5763243	design, automation, and test in europe	date		463BE6FF	19555
81146728	A graph grammar based approach to automated multi-objective analog circuit design	a graph grammar based approach to automated multi objective analog circuit design	2009	2009/04/20	10.1109/DATE.2009.5090755	design, automation, and test in europe	date		463BE6FF	19118
77FEC758	Cost reduction and evaluation of temporary faults detecting technique	cost reduction and evaluation of temporary faults detecting technique	2000	2000/01/01	10.1109/DATE.2000.840845	design, automation, and test in europe	date		463BE6FF	16728
7C9F83A3	Quality-aware media scheduling on MPSoC platforms	quality aware media scheduling on mpsoc platforms	2013	2013/03/18	10.7873/DATE.2013.204	design, automation, and test in europe	date		463BE6FF	17597
7EFA1DB3	Memory-map selection for firm real-time SDRAM controllers	memory map selection for firm real time sdram controllers	2012	2012/03/12	10.1109/DATE.2012.6176609	design, automation, and test in europe	date		463BE6FF	17548
809D6C54	An object-oriented model for specification, prototyping, implementation and reuse	an object oriented model for specification prototyping implementation and reuse	1998	1998/02/23	10.1109/DATE.1998.655873	design, automation, and test in europe	date		463BE6FF	18445
81692682	Keynote: next generation architectures can dramatically reduce the 4G deployment cycle	keynote next generation architectures can dramatically reduce the 4g deployment cycle	2006	2006	10.1109/DATE.2006.243992	design, automation, and test in europe	date		463BE6FF	19555
7C7BABDA	A TDM NoC supporting QoS, multicast, and fast connection set-up	a tdm noc supporting qos multicast and fast connection set up	2012	2012/03/12	10.1109/DATE.2012.6176690	design, automation, and test in europe	date		463BE6FF	17409
80422B01	Accurate Area and Delay Estimators for FPGAs	accurate area and delay estimators for fpgas	2002	2002/03/04	10.1109/DATE.2002.998400	design, automation, and test in europe	date		463BE6FF	18098
5FAA2E55	Exploring the combination of I/sub DDQ/ and i/sub DDt/ testing: energy testing	exploring the combination of i sub ddq and i sub ddt testing energy testing	1999	1999		design, automation, and test in europe	date		463BE6FF	19555
7F485BAB	Scheduling under Resource Constraints using Dis-Equations	scheduling under resource constraints using dis equations	2006	2006	10.1109/DATE.2006.243957	design, automation, and test in europe	date		463BE6FF	19483
805CB7F3	Order determination for frequency compensation of negative-feedback systems	order determination for frequency compensation of negative feedback systems	2001	2001/03/13	10.1109/DATE.2001.915155	design, automation, and test in europe	date		463BE6FF	18921
7E7BA76C	Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter	systematic design of a 200 ms s 8 bit interpolating a d converter	2002	2002/03/04	10.1109/DATE.2002.998298	design, automation, and test in europe	date		463BE6FF	18459
809A5BB8	Data cache sizing for embedded processor applications	data cache sizing for embedded processor applications	1998	1998/02/23	10.1109/DATE.1998.655972	design, automation, and test in europe	date		463BE6FF	17066
814EB53C	Approximation Approach for Timing Jitter Characterization in Circuit Simulators	approximation approach for timing jitter characterization in circuit simulators	2003	2003/03/03	10.1109/DATE.2003.1253602	design, automation, and test in europe	date		463BE6FF	19060
7BF81820	Thermal analysis and model identification techniques for a logic + WIDEIO stacked DRAM test chip	thermal analysis and model identification techniques for a logic wideio stacked dram test chip	2014	2014/03	10.7873/DATE.2014.345	design, automation, and test in europe	date		463BE6FF	19555
798FAB97	Efficient grÃ¶bner basis reductions for formal verification of galois field multipliers	efficient grobner basis reductions for formal verification of galois field multipliers	2012	2012/03/12	10.1109/DATE.2012.6176625	design, automation, and test in europe	date		463BE6FF	17615
78B9050C	Empowering study of delay bound tightness with simulated annealing	empowering study of delay bound tightness with simulated annealing	2014	2014/03	10.7873/DATE2014.263	design, automation, and test in europe	date		463BE6FF	17632
801E611E	Static memory allocation by pointer analysis and coloring	static memory allocation by pointer analysis and coloring	2001	2001/03/13	10.1109/DATE.2001.915121	design, automation, and test in europe	date		463BE6FF	18888
7F1AE73E	Sizing rules for bipolar analog circuit design	sizing rules for bipolar analog circuit design	2008	2008/03/10	10.1109/DATE.2008.4484676	design, automation, and test in europe	date		463BE6FF	19319
81656683	Ultra-high throughput string matching for deep packet inspection	ultra high throughput string matching for deep packet inspection	2010	2010/03/08	10.1109/DATE.2010.5457172	design, automation, and test in europe	date		463BE6FF	19422
7F528F4E	Innovative system-level design environment based on FORM for transport processing system	innovative system level design environment based on form for transport processing system	1998	1998/02/23	10.1109/DATE.1998.655962	design, automation, and test in europe	date		463BE6FF	19134
5D96E37D	A model of computation for continuous-time /spl Delta//spl Sigma/ modulators	a model of computation for continuous time spl delta spl sigma modulators	2003	2003		design, automation, and test in europe	date		463BE6FF	19555
814FE625	Verifying Safety-Critical Timing and Memory-Usage Properties of Embedded Software by Abstract Interpretation	verifying safety critical timing and memory usage properties of embedded software by abstract interpretation	2005	2005/03/07	10.1109/DATE.2005.326	design, automation, and test in europe	date		463BE6FF	18963
79944B88	From algorithm to first 3.5G call in record time: a novel system design approach based on virtual prototyping and its consequences for interdisciplinary system design teams	from algorithm to first 3 5g call in record time a novel system design approach based on virtual prototyping and its consequences for interdisciplinary system design teams	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	16770
80E39A1B	Automatic March Tests Generations for Static Linked Faults in SRAMs	automatic march tests generations for static linked faults in srams	2006	2006	10.1109/DATE.2006.244097	design, automation, and test in europe	date		463BE6FF	19263
7C1B078A	Interactive presentation: Optimizing analog filter designs for minimum nonlinear distortions using multisine excitations	interactive presentation optimizing analog filter designs for minimum nonlinear distortions using multisine excitations	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19555
8015ACA4	Energy-Efficient, Utility Accrual Real-Time Scheduling Under the Unimodal Arbitrary Arrival Model	energy efficient utility accrual real time scheduling under the unimodal arbitrary arrival model	2005	2005/03/07	10.1109/DATE.2005.139	design, automation, and test in europe	date		463BE6FF	18869
79E70744	Energy efficient neural networks for big data analytics	energy efficient neural networks for big data analytics	2014	2014/03	10.7873/DATE.2014.358	design, automation, and test in europe	date		463BE6FF	17492
7FF5641E	Sigma-delta testability for pipeline A/D converters	sigma delta testability for pipeline a d converters	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19555
79B8B238	Architecting a common-source-line array for bipolar non-volatile memory devices	architecting a common source line array for bipolar non volatile memory devices	2012	2012/03/12	10.1109/DATE.2012.6176594	design, automation, and test in europe	date		463BE6FF	17576
7A00FE4C	FBLT: a real-time contention manager with improved schedulability	fblt a real time contention manager with improved schedulability	2013	2013/03/18	10.7873/DATE.2013.273	design, automation, and test in europe	date		463BE6FF	17595
7F073A46	aelite: a flit-synchronous network on chip with composable and predictable services	aelite a flit synchronous network on chip with composable and predictable services	2009	2009/04/20	10.1109/DATE.2009.5090666	design, automation, and test in europe	date		463BE6FF	19145
79300199	Placement optimization of power supply pads based on locality	placement optimization of power supply pads based on locality	2013	2013/03/18	10.7873/DATE.2013.335	design, automation, and test in europe	date		463BE6FF	19513
7FD4D74A	Synthesis of communicating controllers for concurrent hardware/software systems	synthesis of communicating controllers for concurrent hardware software systems	1998	1998/02/23	10.1109/DATE.1998.655966	design, automation, and test in europe	date		463BE6FF	19059
7EDB472A	Area optimization of analog circuits considering matching constraints	area optimization of analog circuits considering matching constraints	2000	2000	10.1109/DATE.2000.840871	design automation and test in europe	date		463BE6FF	17608
80CFA50C	Towards Designing Robust QCA Architectures in the Presence of Sneak Noise Paths	towards designing robust qca architectures in the presence of sneak noise paths	2005	2005/03/07	10.1109/DATE.2005.316	design, automation, and test in europe	date		463BE6FF	18654
7F994CCF	Co-processor synthesis: a new methodology for embedded software acceleration	co processor synthesis a new methodology for embedded software acceleration	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17012
8143592A	Exploring &#8220;temperature-aware&#8221; design in low-power MPSoCs	exploring temperature aware design in low power mpsocs	2006	2006	10.1109/DATE.2006.243741	design, automation, and test in europe	date		463BE6FF	18197
80E8DAFB	A reconfigurable cache memory with heterogeneous banks	a reconfigurable cache memory with heterogeneous banks	2010	2010/03/08	10.1109/DATE.2010.5456936	design, automation, and test in europe	date		463BE6FF	19477
7C063ACD	Specification and validation of disstributed IP-based designs with JavaCAD	specification and validation of disstributed ip based designs with javacad	1999	1999/01/01	10.1145/307418.307588	design, automation, and test in europe	date		463BE6FF	18191
8091DC8F	Implementation and Evaluation of an On-Demand Parameter-Passing Strategy for Reducing Energy	implementation and evaluation of an on demand parameter passing strategy for reducing energy	2003	2003/03/03	10.1109/DATE.2003.1253744	design, automation, and test in europe	date		463BE6FF	19489
80089CBF	Congestion-controlled best-effort communication for networks-on-chip	congestion controlled best effort communication for networks on chip	2007	2007/04/16	10.1109/DATE.2007.364415	design, automation, and test in europe	date		463BE6FF	18341
7F76A7AF	IEEE 1149.4 Compatible ABMs for Basic RF Measurements	ieee 1149 4 compatible abms for basic rf measurements	2005	2005/03/07	10.1109/DATE.2005.178	design, automation, and test in europe	date		463BE6FF	19242
81475698	Analysis and modeling of energy reducing source code transformations	analysis and modeling of energy reducing source code transformations	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19351
81756671	Mapping multi-dimensional signals into hierarchical memory organizations	mapping multi dimensional signals into hierarchical memory organizations	2007	2007/04/16	10.1109/DATE.2007.364622	design, automation, and test in europe	date		463BE6FF	19377
810D614A	Accurate timed RTOS model for transaction level modeling	accurate timed rtos model for transaction level modeling	2010	2010/03/08	10.1109/DATE.2010.5457015	design, automation, and test in europe	date		463BE6FF	19358
79BF1C6D	Priority assignment for event-triggered systems using mathematical programming	priority assignment for event triggered systems using mathematical programming	2013	2013/03/18	10.7873/DATE.2013.205	design, automation, and test in europe	date		463BE6FF	17616
7F9CB2A9	Enhanced design of filterless class-D audio amplifier	enhanced design of filterless class d audio amplifier	2009	2009/04/20	10.1109/DATE.2009.5090882	design, automation, and test in europe	date		463BE6FF	19127
81275101	Toward a scalable test methodology for 2D-mesh Network-on-Chips	toward a scalable test methodology for 2d mesh network on chips	2007	2007/04/16	10.1109/DATE.2007.364619	design, automation, and test in europe	date		463BE6FF	19159
802FD4F7	Modeling and validating globally asynchronous design in synchronous frameworks	modeling and validating globally asynchronous design in synchronous frameworks	2004	2004/02/16	10.1109/DATE.2004.1268877	design, automation, and test in europe	date		463BE6FF	19068
7FA299B7	SystemC Modeling of a Bluetooth Transceiver: Dynamic Management of Packet Type in a Noisy Channel	systemc modeling of a bluetooth transceiver dynamic management of packet type in a noisy channel	2003	2003/03/03	10.1109/DATE.2003.1253831	design, automation, and test in europe	date		463BE6FF	18852
80151DFE	On test conditions for the detection of open defects	on test conditions for the detection of open defects	2006	2006	10.1109/DATE.2006.243804	design, automation, and test in europe	date		463BE6FF	19224
7CB4B37B	PRMDL: a machine description language for clustered VLIW architectures	prmdl a machine description language for clustered vliw architectures	2001	2001/03/13	10.1109/DATE.2001.915170	design, automation, and test in europe	date		463BE6FF	19096
7931B2B6	A robust authentication methodology using physically unclonable functions in DRAM arrays	a robust authentication methodology using physically unclonable functions in dram arrays	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
8039399C	Simultaneously Improving Code Size, Performance, and Energy in Embedded Processors	simultaneously improving code size performance and energy in embedded processors	2006	2006	10.1109/DATE.2006.244090	design, automation, and test in europe	date		463BE6FF	19281
7A3005FA	Layout compaction for yield optimization via critical area minimization	layout compaction for yield optimization via critical area minimization	2000	2000/01/01	10.1109/DATE.2000.840027	design, automation, and test in europe	date		463BE6FF	18546
7DD7946E	Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study	testing logic cores using a bist p1500 compliant approach a case of study	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	19036
806F592F	Impact of voltage scaling on nanoscale SRAM reliability	impact of voltage scaling on nanoscale sram reliability	2009	2009/04/20	10.1109/DATE.2009.5090694	design, automation, and test in europe	date		463BE6FF	19124
78E8F931	Towards a generic verification methodology for system models	towards a generic verification methodology for system models	2013	2013/03/18	10.7873/DATE.2013.248	design, automation, and test in europe	date		463BE6FF	17528
77AE2629	Electronic system design methodology: Europe's positioning	electronic system design methodology europe s positioning	2001	2001/03/13	10.1109/DATE.2001.915107	design, automation, and test in europe	date		463BE6FF	19555
77DA4299	The Use of Runtime Configuration Capabilities for Networked Embedded Systems	the use of runtime configuration capabilities for networked embedded systems	2002	2002/03/04	10.1109/DATE.2002.998449	design, automation, and test in europe	date		463BE6FF	17505
7FDE5B0D	High-Frequency Nonlinear Amplifier Model for the Efficient Evaluation of Inband Distortion Under Nonlinear Load-Pull Conditions	high frequency nonlinear amplifier model for the efficient evaluation of inband distortion under nonlinear load pull conditions	2002	2002/03/04	10.1109/DATE.2002.998360	design, automation, and test in europe	date		463BE6FF	19042
77E47A7F	Periodic jitter and bounded uncorrelated jitter decomposition using incoherent undersampling	periodic jitter and bounded uncorrelated jitter decomposition using incoherent undersampling	2013	2013/03/18	10.7873/DATE.2013.337	design, automation, and test in europe	date		463BE6FF	17600
75C5D63E	Efficient transient thermal simulation of 3D ICs with liquid-cooling and through silicon vias	efficient transient thermal simulation of 3d ics with liquid cooling and through silicon vias	2014	2014/03	10.7873/DATE.2014.087	design, automation, and test in europe	date		463BE6FF	19555
7A4BD67B	Panel: "will 3D-IC remain a technology of the future... even in the future?"	panel will 3d ic remain a technology of the future even in the future	2013	2013/03/18	10.7873/DATE.2013.310	design, automation, and test in europe	date		463BE6FF	17597
0B86D087	Transport protocol optimizations for energy efficient wireless systems	transport protocol optimizations for energy efficient wireless systems	2003			design, automation, and test in europe	date		463BE6FF	16902
773D89D9	Initial transient response of oscillators with long settling time	initial transient response of oscillators with long settling time	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
8004FBBB	Efficient On-line Interconnect Testing in FPGAs with Provable Detectability for Multiple Faults	efficient on line interconnect testing in fpgas with provable detectability for multiple faults	2006	2006	10.1109/DATE.2006.244017	design, automation, and test in europe	date		463BE6FF	19033
80915758	System level assessment of an optical NoC in an MPSoC platform	system level assessment of an optical noc in an mpsoc platform	2007	2007/04/16	10.1109/DATE.2007.364438	design, automation, and test in europe	date		463BE6FF	17627
7905AF7B	A novel embedded system for vision tracking	a novel embedded system for vision tracking	2014	2014/03	10.7873/DATE.2014.353	design, automation, and test in europe	date		463BE6FF	19555
78AAA2E3	Analysis and evaluation of per-flow delay bound for multiplexing models	analysis and evaluation of per flow delay bound for multiplexing models	2014	2014/03	10.7873/DATE.2014.264	design, automation, and test in europe	date		463BE6FF	19555
7DAA2ED3	Worst-case end-to-end delay analysis of an avionics AFDX network	worst case end to end delay analysis of an avionics afdx network	2010	2010/03/08	10.1109/DATE.2010.5456993	design, automation, and test in europe	date		463BE6FF	17339
7E4FD11E	Energy-efficient real-time task scheduling with task rejection	energy efficient real time task scheduling with task rejection	2007	2007/04/16	10.1109/DATE.2007.364535	design, automation, and test in europe	date		463BE6FF	19200
806BE25F	Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory	towards energy efficient hybrid on chip scratch pad memory with non volatile memory	2011	2011/03	10.1109/DATE.2011.5763127	design, automation, and test in europe	date		463BE6FF	18755
7DFF1A38	Panel Title: Reconfigurable Computing " Different Perspectives	panel title reconfigurable computing different perspectives	2003	2003/03/03	10.1109/DATE.2003.1253654	design, automation, and test in europe	date		463BE6FF	19555
7E280983	RIP: An Efficient Hybrid Repeater Insertion Scheme for Low Power	rip an efficient hybrid repeater insertion scheme for low power	2005	2005/03/07	10.1109/DATE.2005.262	design, automation, and test in europe	date		463BE6FF	19472
7EFE6B57	Parallel subdivision surface rendering and animation on the cell BE processor	parallel subdivision surface rendering and animation on the cell be processor	2010	2010/03/08	10.1109/DATE.2010.5457216	design, automation, and test in europe	date		463BE6FF	19555
7F033AE3	Efficient encoding schemes for symbolic analysis of petri nets	efficient encoding schemes for symbolic analysis of petri nets	1998	1998/02/23	10.1109/DATE.1998.655948	design, automation, and test in europe	date		463BE6FF	18441
78D40DE4	An EDA-friendly protection scheme against side-channel attacks	an eda friendly protection scheme against side channel attacks	2013	2013/03/18	10.7873/DATE.2013.093	design, automation, and test in europe	date		463BE6FF	19448
7DC2B909	Power consumption of logic circuits in ambipolar carbon nanotube technology	power consumption of logic circuits in ambipolar carbon nanotube technology	2010	2010/03/08	10.1109/DATE.2010.5457189	design, automation, and test in europe	date		463BE6FF	19446
7801E049	Energy-oriented dynamic SPM allocation based on time-slotted Cache conflict graph	energy oriented dynamic spm allocation based on time slotted cache conflict graph	2010	2010/03/08	10.1109/DATE.2010.5457138	design, automation, and test in europe	date		463BE6FF	19555
76B6792F	Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment	exploiting dynamic timing margins in microprocessors for frequency over scaling with instruction based clock adjustment	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
79F950B6	SPDF: a schedulable parametric data-flow MoC	spdf a schedulable parametric data flow moc	2012	2012/03/12	10.1109/DATE.2012.6176572	design, automation, and test in europe	date		463BE6FF	19262
7D2B84BD	Selectively Clocked CMOS Logic Style for Low-Power Noise-Immune Operations in Scaled Technologies	selectively clocked cmos logic style for low power noise immune operations in scaled technologies	2003	2003/03/03	10.1109/DATE.2003.1253781	design, automation, and test in europe	date		463BE6FF	19189
7F3CB4AB	Stream communication between real-time tasks in a high-performance multiprocessor	stream communication between real time tasks in a high performance multiprocessor	1998	1998/02/23	10.1109/DATE.1998.655846	design, automation, and test in europe	date		463BE6FF	16877
7CFCB3BF	An algorithm to improve accuracy of criticality in statistical static timing analysis	an algorithm to improve accuracy of criticality in statistical static timing analysis	2011	2011/03	10.1109/DATE.2011.5763327	design, automation, and test in europe	date		463BE6FF	19468
800728CA	Streaming BDD manipulation for large-scale combinatorial problems	streaming bdd manipulation for large scale combinatorial problems	2001	2001/03/13	10.1109/DATE.2001.915104	design, automation, and test in europe	date		463BE6FF	19283
7930D0BF	Optimal dimensioning of active cell balancing architectures	optimal dimensioning of active cell balancing architectures	2014	2014/03	10.7873/DATE.2014.153	design, automation, and test in europe	date		463BE6FF	17460
7EF2993E	Fault-tolerant deployment of embedded software for cost-sensitive real-time feedback-control applications	fault tolerant deployment of embedded software for cost sensitive real time feedback control applications	2004	2004/02/16	10.1109/DATE.2004.1269049	design, automation, and test in europe	date		463BE6FF	18172
77B11CB8	Architectures and integration for programmable SoCs	architectures and integration for programmable socs	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19555
7EC261D3	Extracting useful computation from error-prone processors for streaming applications	extracting useful computation from error prone processors for streaming applications	2013	2013/03/18	10.7873/DATE.2013.055	design, automation, and test in europe	date		463BE6FF	19372
76C18149	Interactive presentation: An efficient hardware architecture for H.264 intra prediction algorithm	interactive presentation an efficient hardware architecture for h 264 intra prediction algorithm	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19370
5D71F925	Low-power design tools: are EDA vendors taking this matter seriously?	low power design tools are eda vendors taking this matter seriously	2006	2006/03/06		design, automation, and test in europe	date		463BE6FF	19555
6F8D79BD	Polychrony for refinement-based design [high-level synthesis]	polychrony for refinement based design high level synthesis	2003	2003	10.1109/DATE.2003.1253786	design, automation, and test in europe	date		463BE6FF	19555
75D2E22B	Exploiting area/delay tradeoffs in high-level synthesis	exploiting area delay tradeoffs in high level synthesis	2012	2012/03/12	10.1109/DATE.2012.6176646	design, automation, and test in europe	date		463BE6FF	19555
7F1A7B7D	Disclosing the LDPC code decoder design space	disclosing the ldpc code decoder design space	2006	2006	10.1109/DATE.2006.244086	design, automation, and test in europe	date		463BE6FF	18542
7D292CF7	Improving utilization of reconfigurable resources using two dimensional compaction	improving utilization of reconfigurable resources using two dimensional compaction	2007	2007/04/16	10.1109/DATE.2007.364580	design, automation, and test in europe	date		463BE6FF	19163
0C525E76	Proceedings. Design, Automation and Test in Europe Conference and Exhibition	proceedings design automation and test in europe conference and exhibition	2004			design, automation, and test in europe	date		463BE6FF	19555
808AD44A	A formal approach to verification of linear analog circuits wth parameter tolerances	a formal approach to verification of linear analog circuits wth parameter tolerances	1998	1998/02/23	10.1109/DATE.1998.655927	design, automation, and test in europe	date		463BE6FF	18634
7A07673E	From device to system: cross-layer design exploration of racetrack memory	from device to system cross layer design exploration of racetrack memory	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7741A6DF	Time-decoupled parallel SystemC simulation	time decoupled parallel systemc simulation	2014	2014/03	10.7873/DATE.2014.204	design, automation, and test in europe	date		463BE6FF	19555
7528E643	Minimum current consumption transition time optimization methodology for low power CTS	minimum current consumption transition time optimization methodology for low power cts	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7DFE6D7D	Integration of orthogonal QBF solving techniques	integration of orthogonal qbf solving techniques	2011	2011/03	10.1109/DATE.2011.5763034	design, automation, and test in europe	date		463BE6FF	19471
7E46F297	Realistic performance-constrained pipelining in high-level synthesis	realistic performance constrained pipelining in high level synthesis	2011	2011/03	10.1109/DATE.2011.5763223	design, automation, and test in europe	date		463BE6FF	19053
7E8A43F8	Performance analysis of complex systems by integration of dataflow graphs and compositional performance analysis	performance analysis of complex systems by integration of dataflow graphs and compositional performance analysis	2007	2007/04/16	10.1109/DATE.2007.364603	design, automation, and test in europe	date		463BE6FF	19163
8086C400	Analytical model for SRAM dynamic write-ability degradation due to gate oxide breakdown	analytical model for sram dynamic write ability degradation due to gate oxide breakdown	2011	2011/03	10.1109/DATE.2011.5763306	design, automation, and test in europe	date		463BE6FF	19405
7554BF0D	A new approach for adaptive failure diagnostics based on emulation test: concept and system architecture for a new way of boundary scan emulation based testing	a new approach for adaptive failure diagnostics based on emulation test concept and system architecture for a new way of boundary scan emulation based testing	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19555
7E4DBF2D	A digital test for first-order S? modulators	a digital test for first order s modulators	2004			design, automation, and test in europe	date		463BE6FF	19104
7E5F456F	An efficient path-oriented bitvector encoding width computation algorithm for bit-precise verification	an efficient path oriented bitvector encoding width computation algorithm for bit precise verification	2009	2009/04/20	10.1109/DATE.2009.5090920	design, automation, and test in europe	date		463BE6FF	19489
7842700E	Crosstalk avoidance codes for 3D VLSI	crosstalk avoidance codes for 3d vlsi	2013	2013/03/18	10.7873/DATE.2013.338	design, automation, and test in europe	date		463BE6FF	17484
7DF8F133	Balanced excitation and its effect on the fortuitous detection of dynamic defects	balanced excitation and its effect on the fortuitous detection of dynamic defects	2004	2004/02/16	10.1109/DATE.2004.1269034	design, automation, and test in europe	date		463BE6FF	19001
800FDD85	Increasing efficiency of symbolic model checking by accelerating dynamic variable reordering	increasing efficiency of symbolic model checking by accelerating dynamic variable reordering	1999	1999/01/01	10.1109/DATE.1999.761218	design, automation, and test in europe	date		463BE6FF	19003
773C81BE	A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures	a closed loop transmitting power self calibration scheme for energy efficient winoc architectures	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19444
785DAA4E	A virtual prototyping platform for real-time systems with a case study for a two-wheeled robot	a virtual prototyping platform for real time systems with a case study for a two wheeled robot	2013	2013/03/18	10.7873/DATE.2013.274	design, automation, and test in europe	date		463BE6FF	19555
7D0F5169	Simulation and Analysis of Embedded DSP Systems Using MASIC Methodology	simulation and analysis of embedded dsp systems using masic methodology	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19402
800D9ABF	Integrated Data Relocation and Bus Reconfiguration for Adaptive System-on-Chip Platforms	integrated data relocation and bus reconfiguration for adaptive system on chip platforms	2006	2006	10.1109/DATE.2006.244091	design, automation, and test in europe	date		463BE6FF	19378
7CFD939D	Meeting the Embedded Design Needs of Automotive Applications	meeting the embedded design needs of automotive applications	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	17558
7F4B1D33	Statistical aspects of NBTI/PBTI and impact on SRAM yield	statistical aspects of nbti pbti and impact on sram yield	2011	2011/03	10.1109/DATE.2011.5763240	design, automation, and test in europe	date		463BE6FF	19427
7EAB6E35	An O(bn^2) Time Algorithm for Optimal Buffer Insertion with b Buffer Types	an o bn 2 time algorithm for optimal buffer insertion with b buffer types	2005	2005/03/07	10.1109/DATE.2005.63	design, automation, and test in europe	date		463BE6FF	19046
7E774685	PhoenixSim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks	phoenixsim a simulator for physical layer analysis of chip scale photonic interconnection networks	2010	2010/03/08	10.1109/DATE.2010.5457114	design, automation, and test in europe	date		463BE6FF	18258
7EE6887F	Fine-grain OpenMP runtime support with explicit communication hardware primitives	fine grain openmp runtime support with explicit communication hardware primitives	2011	2011/03	10.1109/DATE.2011.5763299	design, automation, and test in europe	date		463BE6FF	19483
7B562050	Exploiting replicated checkpoints for soft error detection and correction	exploiting replicated checkpoints for soft error detection and correction	2013	2013/03/18	10.7873/DATE.2013.304	design, automation, and test in europe	date		463BE6FF	19555
7E6F7CB8	Wire Placement for Crosstalk Energy Minimization in Address Buses	wire placement for crosstalk energy minimization in address buses	2002	2002/03/04	10.1109/DATE.2002.998264	design, automation, and test in europe	date		463BE6FF	18053
782A74D0	Interactive presentation: Automatic model generation for black box real-time systems	interactive presentation automatic model generation for black box real time systems	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19555
650EE5D1	A high quality/low computational cost technique for block matching motion estimation [video coding applications]	a high quality low computational cost technique for block matching motion estimation video coding applications	2005	2005	10.1109/DATE.2005.17	design, automation, and test in europe	date		463BE6FF	19555
7E454F4D	Communication architecture optimization: making the shortest path shorter in regular networks-on-chip	communication architecture optimization making the shortest path shorter in regular networks on chip	2006	2006	10.1109/DATE.2006.244068	design, automation, and test in europe	date		463BE6FF	18524
79F58940	Special sessionâ€”virtual socket interface alliance	special session virtual socket interface alliance	1999	1999/01/01		design, automation, and test in europe	date		463BE6FF	17634
80961995	Area Fill Generation With Inherent Data Volume Reduction	area fill generation with inherent data volume reduction	2003	2003/03/03	10.1109/DATE.2003.1253715	design, automation, and test in europe	date		463BE6FF	19241
766E5C3C	Make it real: Effective floating-point reasoning via exact arithmetic	make it real effective floating point reasoning via exact arithmetic	2014	2014/03	10.7873/DATE.2014.130	design, automation, and test in europe	date		463BE6FF	17473
7E94F43F	Block-enabled memory macros: design space exploration and application-specific tuning	block enabled memory macros design space exploration and application specific tuning	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19244
85C5F1D2	A 3D Stacked Multi-Core Processor Platform with Improved Testability	a 3d stacked multi core processor platform with improved testability	2012	2012		design automation and test in europe	date		463BE6FF	19555
806C9019	Intelligent merging online task placement algorithm for partial reconfigurable systems	intelligent merging online task placement algorithm for partial reconfigurable systems	2008	2008/03/10	10.1109/DATE.2008.4484866	design, automation, and test in europe	date		463BE6FF	18790
7DF8B3B3	Software bit-slicing: a technique for improving simulation performance	software bit slicing a technique for improving simulation performance	1999	1999/01/01	10.1109/DATE.1999.761231	design, automation, and test in europe	date		463BE6FF	19318
8040C6A4	Compact Macromodel for Lossy Coupled Transmission Lines	compact macromodel for lossy coupled transmission lines	2002	2002/03/04	10.1109/DATE.2002.998469	design, automation, and test in europe	date		463BE6FF	19318
80272AF6	Stochastic Power Grid Analysis Considering Process Variations	stochastic power grid analysis considering process variations	2005	2005/03/07	10.1109/DATE.2005.282	design, automation, and test in europe	date		463BE6FF	18333
7AD4C8BD	Share with care: a quantitative evaluation of sharing approaches in high-level synthesis	share with care a quantitative evaluation of sharing approaches in high level synthesis	2013	2013/03/18	10.7873/DATE.2013.315	design, automation, and test in europe	date		463BE6FF	19555
7879EC61	The road to better reliability and yield embedded DFM tools	the road to better reliability and yield embedded dfm tools	2000	2000/01/01	10.1145/343647.343702	design, automation, and test in europe	date		463BE6FF	18537
7D40D38E	Differential power analysis enhancement with statistical preprocessing	differential power analysis enhancement with statistical preprocessing	2010	2010/03/08	10.1109/DATE.2010.5457007	design, automation, and test in europe	date		463BE6FF	19253
743D48BF	An efficient heuristic approach to solve the unate covering problem [logic minimisation]	an efficient heuristic approach to solve the unate covering problem logic minimisation	2000	2000	10.1109/DATE.2000.840297	design automation and test in europe	date		463BE6FF	19555
751DAE89	A network-flow based algorithm for power density mitigation at post-placement stage	a network flow based algorithm for power density mitigation at post placement stage	2013	2013/03/18	10.7873/DATE.2013.344	design, automation, and test in europe	date		463BE6FF	19511
7D25C6BD	Security aspects in 6LowPan networks	security aspects in 6lowpan networks	2010	2010/03/08	10.1109/DATE.2010.5457120	design, automation, and test in europe	date		463BE6FF	17540
808E182C	Improving efficiency of extensible processors by using approximate custom instructions	improving efficiency of extensible processors by using approximate custom instructions	2014	2014/03	10.7873/DATE.2014.238	design, automation, and test in europe	date		463BE6FF	19555
80846032	Power and performance of read-write aware hybrid caches with non-volatile memories	power and performance of read write aware hybrid caches with non volatile memories	2009	2009/04/20	10.1109/DATE.2009.5090762	design, automation, and test in europe	date		463BE6FF	18540
77BB6A38	Statistical simulation of high-frequency bipolar circuits	statistical simulation of high frequency bipolar circuits	2007	2007/04	10.1109/DATE.2007.364493	design, automation, and test in europe	date		463BE6FF	19355
7D3749B5	Reliable mode changes in real-time systems with fixed priority or EDF scheduling	reliable mode changes in real time systems with fixed priority or edf scheduling	2009	2009/04/20	10.1109/DATE.2009.5090640	design, automation, and test in europe	date		463BE6FF	18779
7E29B316	Communication minimization for in-network processing in body sensor networks: a buffer assignment technique	communication minimization for in network processing in body sensor networks a buffer assignment technique	2009	2009/04/20	10.1109/DATE.2009.5090688	design, automation, and test in europe	date		463BE6FF	19173
143B3302	MATLAB/SIMULINK-Based High-Level Synthesis of Discrete-Time and Continuous-Time [Sigma, Delta] Modul	matlab simulink based high level synthesis of discrete time and continuous time sigma delta modul	2004		10.1109/DATE.2004.1269222	design, automation, and test in europe	date		463BE6FF	19555
799E6BB3	Analysis and design of sub-harmonically injection locked oscillators	analysis and design of sub harmonically injection locked oscillators	2012	2012/03/12	10.1109/DATE.2012.6176677	design, automation, and test in europe	date		463BE6FF	17562
799D3AC7	A survey of multi-source energy harvesting systems	a survey of multi source energy harvesting systems	2013	2013/03/18	10.7873/DATE.2013.190	design, automation, and test in europe	date		463BE6FF	17146
7554C945	TempoMP : integrated prediction and management of temperature in heterogeneous MPSoCs	tempomp integrated prediction and management of temperature in heterogeneous mpsocs	2012	2012/03/12	10.1109/DATE.2012.6176542	design, automation, and test in europe	date		463BE6FF	19175
7E432A02	Linear Model-Based Error Identification and Calibration for Data Converters	linear model based error identification and calibration for data converters	2003	2003/03/03	10.1109/DATE.2003.1253678	design, automation, and test in europe	date		463BE6FF	18982
7DE863B3	Behavioral level dual-V th design for reduced leakage power with thermal awareness	behavioral level dual v th design for reduced leakage power with thermal awareness	2010	2010/03/08	10.1109/DATE.2010.5457000	design, automation, and test in europe	date		463BE6FF	17601
7D8F2A6B	A game-theoretic approach to real-time system testing	a game theoretic approach to real time system testing	2008	2008/03/10	10.1145/1403375.1403491	design, automation, and test in europe	date		463BE6FF	19171
7DFC9E62	Compositional specification of behavioral semantics	compositional specification of behavioral semantics	2007	2007/04/16	10.1109/DATE.2007.364408	design, automation, and test in europe	date		463BE6FF	18639
5B00C28D	Virtual Socket Interface Alliance	virtual socket interface alliance	1999	1999	10.1109/DATE.1999.761118	design, automation, and test in europe	date		463BE6FF	16208
76E757E6	Minimizing the number of process corner simulations during design verification	minimizing the number of process corner simulations during design verification	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19427
7DDA8FE1	A new design-for-test technique for SRAM core-cell stability faults	a new design for test technique for sram core cell stability faults	2009	2009/04/20	10.1109/DATE.2009.5090873	design, automation, and test in europe	date		463BE6FF	17448
7D5FE616	Parallel Processing Architectures for Reconfigurable Systems	parallel processing architectures for reconfigurable systems	2003	2003/03/03	10.1109/DATE.2003.1253640	design, automation, and test in europe	date		463BE6FF	17310
7DFA2656	Generation of minimal size code for scheduling graphs	generation of minimal size code for scheduling graphs	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19272
771F79C7	A 100 GOPS ASP based baseband processor for wireless communication	a 100 gops asp based baseband processor for wireless communication	2013	2013/03/18	10.7873/DATE.2013.038	design, automation, and test in europe	date		463BE6FF	17593
76FFC0D6	Systematic design of nanomagnet logic circuits	systematic design of nanomagnet logic circuits	2013	2013/03/18	10.7873/DATE.2013.360	design, automation, and test in europe	date		463BE6FF	19555
80B09E38	Compositional memory systems for data intensive applications	compositional memory systems for data intensive applications	2004	2004/02/16	10.1109/DATE.2004.1268950	design, automation, and test in europe	date		463BE6FF	19289
781E7482	Design-manufacturing interface: Part II - applications	design manufacturing interface part ii applications	1998	1998/02/23		design, automation, and test in europe	date		463BE6FF	19016
08F7D77F	Towards model-driven engineering for mixed-criticality systems: multiPARTES approach	towards model driven engineering for mixed criticality systems multipartes approach	2013	2013		design automation and test in europe	date		463BE6FF	17407
7EBA2F4D	Susceptibility of analog cells to substrate interference	susceptibility of analog cells to substrate interference	2001	2001/03/13	10.1109/DATE.2001.915153	design, automation, and test in europe	date		463BE6FF	19003
7F951B1D	System level design using C++	system level design using c	2000	2000/01/01	10.1109/DATE.2000.840020	design, automation, and test in europe	date		463BE6FF	18035
7ECE1221	UPaRCâ€”Ultra-fast power-aware reconfiguration controller	uparc ultra fast power aware reconfiguration controller	2012	2012/03	10.1109/DATE.2012.6176705	design, automation, and test in europe	date		463BE6FF	19555
80CDB125	Efficient simulation and modelling of non-rectangular NoC topologies	efficient simulation and modelling of non rectangular noc topologies	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19427
763CF13A	Reliable information extraction for single trace attacks	reliable information extraction for single trace attacks	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
813B77A9	Glitch power minimization by gate freezing	glitch power minimization by gate freezing	1999	1999/01/01		design, automation, and test in europe	date		463BE6FF	19100
7E7EDD4F	A general method to make multi-clock system deterministic	a general method to make multi clock system deterministic	2010	2010/03/08	10.1109/DATE.2010.5457045	design, automation, and test in europe	date		463BE6FF	17617
7E9D4E9A	Architectural rule checking for high-level synthesis	architectural rule checking for high level synthesis	1998	1998/02/23	10.1109/DATE.1998.655983	design, automation, and test in europe	date		463BE6FF	19224
7DC581F7	Theoretical and practical aspects of Iddq Settling: impact on measurement timing and quality	theoretical and practical aspects of iddq settling impact on measurement timing and quality	2008	2008/03/10	10.1109/DATE.2008.4484860	design, automation, and test in europe	date		463BE6FF	19374
771E18B3	Hardware trojan detection for gate-level ICs using signal correlation based clustering	hardware trojan detection for gate level ics using signal correlation based clustering	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
75AA0AA4	ApproxANN: an approximate computing framework for artificial neural network	approxann an approximate computing framework for artificial neural network	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17562
76F0D0E9	Integrated resource assignment and scheduling of task graphs using finite domain constraints	integrated resource assignment and scheduling of task graphs using finite domain constraints	1999	1999/01/01	10.1109/DATE.1999.761224	design, automation, and test in europe	date		463BE6FF	18780
7704E040	On applying incremental satisfiability to delay fault testing	on applying incremental satisfiability to delay fault testing	2000	2000/01/01	10.1109/DATE.2000.840299	design, automation, and test in europe	date		463BE6FF	18550
813A925F	An integrated scratch-pad allocator for affine and non-affine code	an integrated scratch pad allocator for affine and non affine code	2006	2006	10.1109/DATE.2006.243809	design, automation, and test in europe	date		463BE6FF	18916
8594F5CB	Towards Formally Verified Optimizing Compilation in Flight Control Software	towards formally verified optimizing compilation in flight control software	2011			design, automation, and test in europe	date		463BE6FF	19555
7FAB7A89	Model-Order Reduction Based on PRONY's Method	model order reduction based on prony s method	2003	2003/03/03	10.1109/DATE.2003.1253663	design, automation, and test in europe	date		463BE6FF	19224
7DBCF438	A complexity adaptive channel estimator for low power	a complexity adaptive channel estimator for low power	2012	2012/03/12	10.1109/DATE.2012.6176716	design, automation, and test in europe	date		463BE6FF	17591
7C8E58BA	Effective power network prototyping via statistical-based clustering and sequential linear programming	effective power network prototyping via statistical based clustering and sequential linear programming	2013	2013/03/18	10.7873/DATE.2013.343	design, automation, and test in europe	date		463BE6FF	19555
7E603925	System Design Using Kahn Process Networks: The Compaan/Laura Approach	system design using kahn process networks the compaan laura approach	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17582
7C49B5A9	Weighted area technique for electromechanically enabled logic computation with cantilever-based NEMS switches	weighted area technique for electromechanically enabled logic computation with cantilever based nems switches	2012	2012/03/12	10.1109/DATE.2012.6176565	design, automation, and test in europe	date		463BE6FF	19555
780F4033	Bloom filter-based dynamic wear leveling for phase-change RAM	bloom filter based dynamic wear leveling for phase change ram	2012	2012/03/12	10.1109/DATE.2012.6176713	design, automation, and test in europe	date		463BE6FF	19281
7FAE8A3B	Optimized implementations of the multi-configuration DFT technique for analog circuits	optimized implementations of the multi configuration dft technique for analog circuits	1998	1998/02/23	10.1109/DATE.1998.655952	design, automation, and test in europe	date		463BE6FF	19416
811F7A1C	A robust ADC code hit counting technique	a robust adc code hit counting technique	2010	2010/03/08	10.1109/DATE.2010.5457097	design, automation, and test in europe	date		463BE6FF	19483
80A6F3D7	Models for deterministic execution of real-time multiprocessor applications	models for deterministic execution of real time multiprocessor applications	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19305
75F249CA	Power-Efficient Trace Caches	power efficient trace caches	2002	2002/03/04	10.1109/DATE.2002.999209	design, automation, and test in europe	date		463BE6FF	17446
80CBD948	Design of routing-constrained low power scan chains	design of routing constrained low power scan chains	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18706
7F779C74	Behavioral Modeling of Delay-Locked Loops and its Application to Jitter Optimization in Ultra Wide-Band Impulse Radio Systems	behavioral modeling of delay locked loops and its application to jitter optimization in ultra wide band impulse radio systems	2007	2007/04	10.1109/DATE.2007.364499	design, automation, and test in europe	date		463BE6FF	19444
7D277D94	The simulation semantics of systemC	the simulation semantics of systemc	2001	2001/03/13	10.1109/DATE.2001.915002	design, automation, and test in europe	date		463BE6FF	17425
7E37B71A	Executable system-level specification models containing UML-based behavioral patterns	executable system level specification models containing uml based behavioral patterns	2007	2007/04	10.1109/DATE.2007.364608	design, automation, and test in europe	date		463BE6FF	19358
7F7703BB	Impact of data transformations on memory bank locality	impact of data transformations on memory bank locality	2004	2004/02/16	10.1109/DATE.2004.1268896	design, automation, and test in europe	date		463BE6FF	19274
810C0E24	Polychrony for Refinement-Based Design	polychrony for refinement based design	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19003
764F9187	IIR filters using stochastic arithmetic	iir filters using stochastic arithmetic	2014	2014/03	10.7873/DATE.2014.086	design, automation, and test in europe	date		463BE6FF	17499
7DE6BB0F	A modeling approach to include mechanical microsystem components into the system simulation	a modeling approach to include mechanical microsystem components into the system simulation	1998	1998/02/23	10.1109/DATE.1998.655906	design, automation, and test in europe	date		463BE6FF	18987
80A84C0D	SAMURAI: An accurate method for modelling and simulating non-stationary Random Telegraph Noise in SRAMs	samurai an accurate method for modelling and simulating non stationary random telegraph noise in srams	2011	2011/03	10.1109/DATE.2011.5763183	design, automation, and test in europe	date		463BE6FF	19307
80FCF7C9	Towards coverage closure: Using GoldMine assertions for generating design validation stimulus	towards coverage closure using goldmine assertions for generating design validation stimulus	2011	2011/03	10.1109/DATE.2011.5763038	design, automation, and test in europe	date		463BE6FF	19423
7648EDAF	Future memory and interconnect technologies	future memory and interconnect technologies	2013	2013/03/18	10.7873/DATE.2013.202	design, automation, and test in europe	date		463BE6FF	17475
7B7F86F7	Non-speculative double-sampling technique to increase energy-efficiency in a high-performance processor	non speculative double sampling technique to increase energy efficiency in a high performance processor	2013	2013/03/18	10.7873/DATE.2013.064	design, automation, and test in europe	date		463BE6FF	19318
7E02F75B	System-level performance analysis in SystemC	system level performance analysis in systemc	2004	2004/02/16	10.1109/DATE.2004.1268876	design, automation, and test in europe	date		463BE6FF	18475
7D6F9F57	Panel and embedded tutorial â€” Logic synthesis and place and route: After 20 years of engagement, wedding in view?	panel and embedded tutorial logic synthesis and place and route after 20 years of engagement wedding in view	2011	2011/03	10.1109/DATE.2011.5763016	design, automation, and test in europe	date		463BE6FF	19555
7806A0B2	Using explicit output comparisons for fault tolerant scheduling (FTS) on modern high-performance processors	using explicit output comparisons for fault tolerant scheduling fts on modern high performance processors	2013	2013/03/18	10.7873/DATE.2013.195	design, automation, and test in europe	date		463BE6FF	17569
81341A08	Developing an integrated verification and debug methodology	developing an integrated verification and debug methodology	2011	2011/03	10.1109/DATE.2011.5763087	design, automation, and test in europe	date		463BE6FF	19003
80788CFD	PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors	pbexplore a framework for compiler in the loop exploration of partial bypassing in embedded processors	2005	2005/03/07	10.1109/DATE.2005.236	design, automation, and test in europe	date		463BE6FF	18985
7A6D1977	A dynamic self-adaptive correction method for error resilient application	a dynamic self adaptive correction method for error resilient application	2013	2013/03/18	10.7873/DATE.2013.198	design, automation, and test in europe	date		463BE6FF	19555
7F32409E	Core interconnect testing hazards	core interconnect testing hazards	1998	1998/02/23	10.1109/DATE.1998.655985	design, automation, and test in europe	date		463BE6FF	19224
7B74D613	An experimental study of satisfiability search heuristics (poster paper)	an experimental study of satisfiability search heuristics poster paper	2000	2000/01/01	10.1145/343647.344133	design, automation, and test in europe	date		463BE6FF	17623
7F4E707A	Optimizing High Speed Arithmetic Circuits Using Three-Term Extraction	optimizing high speed arithmetic circuits using three term extraction	2006	2006	10.1109/DATE.2006.244103	design, automation, and test in europe	date		463BE6FF	19075
7F620DEA	Modeling crosstalk noise for deep submicron verification tools	modeling crosstalk noise for deep submicron verification tools	2001	2001/03/13	10.1109/DATE.2001.915074	design, automation, and test in europe	date		463BE6FF	19402
80B979D0	Exact High Level WCET Analysis of Synchronous Programs by Symbolic State Space Exploration	exact high level wcet analysis of synchronous programs by symbolic state space exploration	2003	2003/03/03	10.1109/DATE.2003.1253608	design, automation, and test in europe	date		463BE6FF	18814
77066111	Fast shared on-chip memory architecture for efficient hybrid computing with CGRAs	fast shared on chip memory architecture for efficient hybrid computing with cgras	2013	2013/03/18	10.7873/DATE.2013.320	design, automation, and test in europe	date		463BE6FF	19555
06BEE98B	Algebraic Semantics of Configuration Relocation in Reconfigurable Computing	algebraic semantics of configuration relocation in reconfigurable computing	2002			design, automation, and test in europe	date		463BE6FF	19224
7E14E78E	Reliability-Centric High-Level Synthesis	reliability centric high level synthesis	2005	2005/03/07	10.1109/DATE.2005.258	design, automation, and test in europe	date		463BE6FF	18466
7EE309B8	Automatic ADL-based Operand Isolation for Embedded Processors	automatic adl based operand isolation for embedded processors	2006	2006	10.1109/DATE.2006.243993	design, automation, and test in europe	date		463BE6FF	19272
7E6394AF	Case study: Alleviating hotspots and improving chip reliability via carbon nanotube thermal interface	case study alleviating hotspots and improving chip reliability via carbon nanotube thermal interface	2011	2011/03	10.1109/DATE.2011.5763176	design, automation, and test in europe	date		463BE6FF	19475
80A4F953	Optimization of an on-chip active cooling system based on thin-film thermoelectric coolers	optimization of an on chip active cooling system based on thin film thermoelectric coolers	2010	2010/03/08	10.1109/DATE.2010.5457225	design, automation, and test in europe	date		463BE6FF	18991
7E0A6DEB	High-quality real-time hardware stereo matching based on guided image filtering	high quality real time hardware stereo matching based on guided image filtering	2014	2014/03	10.7873/DATE.2014.369	design, automation, and test in europe	date		463BE6FF	19555
805189E0	Area optimization of multi-cycle operators in high-level synthesis	area optimization of multi cycle operators in high level synthesis	2007	2007/04/16	10.1109/DATE.2007.364633	design, automation, and test in europe	date		463BE6FF	19322
81755784	An Application-Specific Design Methodology for STbus Crossbar Generation	an application specific design methodology for stbus crossbar generation	2005	2005/03/07	10.1109/DATE.2005.50	design, automation, and test in europe	date		463BE6FF	18243
7BABB9E1	Coherence based message prediction for optically interconnected chip multiprocessors	coherence based message prediction for optically interconnected chip multiprocessors	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E17C732	A smart space application to dynamically relate medical and environmental information	a smart space application to dynamically relate medical and environmental information	2010	2010/03/08	10.1109/DATE.2010.5457056	design, automation, and test in europe	date		463BE6FF	18930
7E277286	Worst case delay analysis for memory interference in multicore systems	worst case delay analysis for memory interference in multicore systems	2010	2010/03/08	10.1109/DATE.2010.5456952	design, automation, and test in europe	date		463BE6FF	16417
80BF0B56	Large power grid analysis using domain decomposition	large power grid analysis using domain decomposition	2006	2006	10.1109/DATE.2006.243964	design, automation, and test in europe	date		463BE6FF	18344
80C0986E	aEqualized: a novel routing algorithm for the Spidergon network on chip	aequalized a novel routing algorithm for the spidergon network on chip	2009	2009/04/20	10.1109/DATE.2009.5090764	design, automation, and test in europe	date		463BE6FF	19266
8072E997	On hierarchical statistical static timing analysis	on hierarchical statistical static timing analysis	2009	2009/04/20	10.1109/DATE.2009.5090869	design, automation, and test in europe	date		463BE6FF	19391
7E2D569B	A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application	a novel low overhead delay testing technique for arbitrary two pattern test application	2005	2005/03/07	10.1109/DATE.2005.27	design, automation, and test in europe	date		463BE6FF	18782
815DBDDA	Distributed hardware matcher framework for SoC survivability	distributed hardware matcher framework for soc survivability	2011	2011/03	10.1109/DATE.2011.5763054	design, automation, and test in europe	date		463BE6FF	19404
7FB4B914	Towards a Kernel Language for Heterogeneous Computing	towards a kernel language for heterogeneous computing	2002	2002/03/04	10.1109/DATE.2002.998494	design, automation, and test in europe	date		463BE6FF	19318
813CAB5C	jTLM: An experimentation framework for the simulation of transaction-level models of Systems-on-Chip	jtlm an experimentation framework for the simulation of transaction level models of systems on chip	2011	2011/03	10.1109/DATE.2011.5763309	design, automation, and test in europe	date		463BE6FF	19324
7A6C50B6	Panel Discussion: Life Begins at 65 - Unless You Are Mixed Signal?	panel discussion life begins at 65 unless you are mixed signal	2007	2007/04	10.1109/DATE.2007.364413	design, automation, and test in europe	date		463BE6FF	19555
7F88E4E0	Cost-efficient fault-tolerant decoder for hybrid nanoelectronic memories	cost efficient fault tolerant decoder for hybrid nanoelectronic memories	2011	2011/03	10.1109/DATE.2011.5763271	design, automation, and test in europe	date		463BE6FF	19489
72B70B8F	An experimental study of satisfiability search heuristics	an experimental study of satisfiability search heuristics	2000	2000	10.1109/DATE.2000.840878	design automation and test in europe	date		463BE6FF	17623
815DC4D7	Low-power FinFET circuit synthesis using surface orientation optimization	low power finfet circuit synthesis using surface orientation optimization	2010	2010/03/08	10.1109/DATE.2010.5457187	design, automation, and test in europe	date		463BE6FF	19146
7F69E421	An integrated design environment for early stage conceptual design	an integrated design environment for early stage conceptual design	2000	2000	10.1109/DATE.2000.840887	design automation and test in europe	date		463BE6FF	17154
7C7427CA	Software-based Pauli tracking in fault-tolerant quantum circuits	software based pauli tracking in fault tolerant quantum circuits	2014	2014/03	10.7873/DATE.2014.137	design, automation, and test in europe	date		463BE6FF	19447
80DD96AD	Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio	automatic generation of common centroid capacitor arrays with arbitrary capacitor ratio	2002	2002/03/04	10.1109/DATE.2002.998358	design, automation, and test in europe	date		463BE6FF	18643
7F4014E9	An Improved RF Loopback for Test Time Reduction	an improved rf loopback for test time reduction	2006	2006	10.1109/DATE.2006.244012	design, automation, and test in europe	date		463BE6FF	19238
77694E90	SCC thermal model identification via advanced bias-compensated least-squares	scc thermal model identification via advanced bias compensated least squares	2013	2013/03/18	10.7873/DATE.2013.060	design, automation, and test in europe	date		463BE6FF	17585
81174F4E	Integrating the synchronous dataflow model with UML	integrating the synchronous dataflow model with uml	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19066
777C5CFC	Innovative energy storage solutions for future electromobility in smart cities	innovative energy storage solutions for future electromobility in smart cities	2013	2013/03/18	10.7873/DATE.2013.348	design, automation, and test in europe	date		463BE6FF	17560
7F87B80F	A methodology and tool suite for C compiler generation from ADL processor models	a methodology and tool suite for c compiler generation from adl processor models	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18860
7F400E1C	Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks	managing dynamic reconfiguration overhead in systems on a chip design using reconfigurable datapaths and optimized interconnection networks	2001	2001/03/13	10.1109/DATE.2001.915110	design, automation, and test in europe	date		463BE6FF	18228
8144B394	A reconfiguration approach for fault-tolerant FlexRay networks	a reconfiguration approach for fault tolerant flexray networks	2011	2011/03	10.1109/DATE.2011.5763022	design, automation, and test in europe	date		463BE6FF	19261
810F9786	A re-entrant flowshop heuristic for online scheduling of the paper path in a large scale printer	a re entrant flowshop heuristic for online scheduling of the paper path in a large scale printer	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F7F1FA6	Analysis of the test data volume reduction benefit of modular SOC testing	analysis of the test data volume reduction benefit of modular soc testing	2008	2008/03/10	10.1109/DATE.2008.4484683	design, automation, and test in europe	date		463BE6FF	19332
77216D0C	Efficient techniques for accurate extraction and modeling of substrate coupling in mixed-signal IC's	efficient techniques for accurate extraction and modeling of substrate coupling in mixed signal ic s	1999	1999/01/01	10.1109/DATE.1999.761154	design, automation, and test in europe	date		463BE6FF	19001
7FEFFFA8	Automatic synthesis of compressor trees: reevaluating large counters	automatic synthesis of compressor trees reevaluating large counters	2007	2007/04/16	10.1109/DATE.2007.364632	design, automation, and test in europe	date		463BE6FF	18941
7FDF6160	Worst-case design and margin for embedded SRAM	worst case design and margin for embedded sram	2007	2007/04/16	10.1109/DATE.2007.364475	design, automation, and test in europe	date		463BE6FF	18660
7CC6B6E9	Real-time trust evaluation in integrated circuits	real time trust evaluation in integrated circuits	2014	2014/03	10.7873/DATE.2014.104	design, automation, and test in europe	date		463BE6FF	17572
813F9A8D	Scalable stochastic processors	scalable stochastic processors	2010	2010/03/08	10.1109/DATE.2010.5457181	design, automation, and test in europe	date		463BE6FF	18174
8170AB03	Predictable Embedding of Large Data Structures in Multiprocessor Networks-on-Chip	predictable embedding of large data structures in multiprocessor networks on chip	2005	2005/03/07	10.1109/DATE.2005.244	design, automation, and test in europe	date		463BE6FF	19129
7C185A74	Interactive presentation: An FPGA implementation of decision tree classification	interactive presentation an fpga implementation of decision tree classification	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19373
812CB30D	Hardware/software co-design of a fuzzy RISC processor	hardware software co design of a fuzzy risc processor	1998	1998/02/23	10.1109/DATE.1998.655961	design, automation, and test in europe	date		463BE6FF	18998
7A3DCD73	Reliability analysis reloaded: how will we survive?	reliability analysis reloaded how will we survive	2013	2013/03/18	10.7873/DATE.2013.084	design, automation, and test in europe	date		463BE6FF	17538
77751A2E	An efficient temperature-gradient based burn-in technique for 3D stacked ICs	an efficient temperature gradient based burn in technique for 3d stacked ics	2014	2014/03	10.7873/DATE2014.142	design, automation, and test in europe	date		463BE6FF	17520
80797E0B	Functional test generation for full scan circuits	functional test generation for full scan circuits	2000	2000/01/01	10.1109/DATE.2000.840302	design, automation, and test in europe	date		463BE6FF	19386
7C038AD6	HW/SW codesign of an engine management system	hw sw codesign of an engine management system	2000	2000/01/01	10.1109/DATE.2000.840049	design, automation, and test in europe	date		463BE6FF	18146
7907BA5F	An automatic tool flow for the combined implementation of multi-mode circuits	an automatic tool flow for the combined implementation of multi mode circuits	2013	2013/03/18	10.7873/DATE.2013.174	design, automation, and test in europe	date		463BE6FF	17413
774052B6	Hot-swapping architecture with back-biased testing for mitigation of permanent faults in functional unit array	hot swapping architecture with back biased testing for mitigation of permanent faults in functional unit array	2013	2013/03/18	10.7873/DATE.2013.120	design, automation, and test in europe	date		463BE6FF	19555
7ACA7E1F	Multi-node static logic implications for redundancy identification	multi node static logic implications for redundancy identification	2000	2000/01/01	10.1109/DATE.2000.840868	design, automation, and test in europe	date		463BE6FF	19153
7B8F4F9A	Tightly-coupled hardware support to dynamic parallelism acceleration in embedded shared memory clusters	tightly coupled hardware support to dynamic parallelism acceleration in embedded shared memory clusters	2014	2014/03	10.7873/DATE.2014.169	design, automation, and test in europe	date		463BE6FF	19555
7FDCCD19	Minimization of NBTI performance degradation using internal node control	minimization of nbti performance degradation using internal node control	2009	2009/04/20	10.1109/DATE.2009.5090649	design, automation, and test in europe	date		463BE6FF	18572
809D61FF	Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs	cycle accurate binary translation for simulation acceleration in rapid prototyping of socs	2005	2005/03/07	10.1109/DATE.2005.106	design, automation, and test in europe	date		463BE6FF	19027
80ECF443	Time-Constrained Clustering for DSE of Clustered VLIW-ASP	time constrained clustering for dse of clustered vliw asp	2007	2007/04	10.1109/DATE.2007.364636	design, automation, and test in europe	date		463BE6FF	19502
8051F818	A low-cost SEE mitigation solution for soft-processors embedded in systems on programmable chips	a low cost see mitigation solution for soft processors embedded in systems on programmable chips	2009	2009/04/20	10.1109/DATE.2009.5090687	design, automation, and test in europe	date		463BE6FF	19044
7B007A58	DoE-based performance optimization of energy management in sensor nodes powered by tunable energy-harvesters	doe based performance optimization of energy management in sensor nodes powered by tunable energy harvesters	2013	2013/03/18	10.7873/DATE.2013.110	design, automation, and test in europe	date		463BE6FF	19555
7F7FA76A	How to speed-up your NLFSR-based stream cipher	how to speed up your nlfsr based stream cipher	2009	2009/04/20	10.1109/DATE.2009.5090786	design, automation, and test in europe	date		463BE6FF	18821
7F516D4A	Analogue mixed signal simulation using Spice and SystemC	analogue mixed signal simulation using spice and systemc	2009	2009/04/20	10.1109/DATE.2009.5090672	design, automation, and test in europe	date		463BE6FF	19187
7DCCAB8C	Inductive and Capacitive Coupling Aware Routing Methodology Driven by a Higher Order RLCK Moment Metric	inductive and capacitive coupling aware routing methodology driven by a higher order rlck moment metric	2005	2005/03/07	10.1109/DATE.2005.182	design, automation, and test in europe	date		463BE6FF	19365
7F848455	Supporting non-contiguous processor allocation in mesh-based CMPs using virtual point-to-point links	supporting non contiguous processor allocation in mesh based cmps using virtual point to point links	2011	2011/03	10.1109/DATE.2011.5763072	design, automation, and test in europe	date		463BE6FF	19323
750A9110	SAPPHIRE: an always-on context-aware computer vision system for portable devices	sapphire an always on context aware computer vision system for portable devices	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
78C8EDF6	Sparse-rotary oscillator array (SROA) design for power and skew reduction	sparse rotary oscillator array sroa design for power and skew reduction	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	17597
7DD8586A	C Compiler Retargeting Based on Instruction Semantics Models	c compiler retargeting based on instruction semantics models	2005	2005/03/07	10.1109/DATE.2005.88	design, automation, and test in europe	date		463BE6FF	19059
7DC2C506	IMPACT: a high-level synthesis system for low power control-flow intensive circuits	impact a high level synthesis system for low power control flow intensive circuits	1998	1998/02/23	10.1109/DATE.1998.655957	design, automation, and test in europe	date		463BE6FF	18992
77EF1904	Transformational placement and synthesis	transformational placement and synthesis	2000	2000/01/01	10.1109/DATE.2000.840038	design, automation, and test in europe	date		463BE6FF	18057
7E93A546	Power estimation of behavioral descriptions	power estimation of behavioral descriptions	1998	1998/02/23	10.1109/DATE.1998.655944	design, automation, and test in europe	date		463BE6FF	18925
7F2E9606	Temperature control of high-performance multi-core platforms using convex optimization	temperature control of high performance multi core platforms using convex optimization	2008	2008/03/10	10.1109/DATE.2008.4484671	design, automation, and test in europe	date		463BE6FF	18483
7D202A5D	Efficient and scalable compiler-directed energy optimization for realtime applications	efficient and scalable compiler directed energy optimization for realtime applications	2007	2007/04/16	10.1109/DATE.2007.364386	design, automation, and test in europe	date		463BE6FF	19468
802C9012	Optimizing the Generation of Object-Oriented Real-Time Embedded Applications Based on the Real-Time Specification for Java	optimizing the generation of object oriented real time embedded applications based on the real time specification for java	2006	2006	10.1109/DATE.2006.244147	design, automation, and test in europe	date		463BE6FF	18988
7FD46974	A novel recursive algorithm for bit-efficient realization of arbitrary length inverse modified cosine transforms	a novel recursive algorithm for bit efficient realization of arbitrary length inverse modified cosine transforms	2008	2008/03/10	10.1109/DATE.2008.4484743	design, automation, and test in europe	date		463BE6FF	19389
0BD039E3	Towards Bridging the Precision Gap between SoC Transactional and Cycle-Accurate Levels	towards bridging the precision gap between soc transactional and cycle accurate levels	2002			design, automation, and test in europe	date		463BE6FF	16565
10D143F0	Proceedings of the Conference on Design, Automation and Test in Europe: Designers' Forum, DATE 2006, Munich, Germany, March 6-10, 2006	proceedings of the conference on design automation and test in europe designers forum date 2006 munich germany march 6 10 2006	2006			design, automation, and test in europe	date		463BE6FF	19555
73B33F90	Estimation of bus performance for a tuplespace in an embedded architecture [factory automation application]	estimation of bus performance for a tuplespace in an embedded architecture factory automation application	2003	2003	10.1109/DATE.2003.1186693	design, automation, and test in europe	date		463BE6FF	19555
7B13C7BF	Optimal energy management and recovery for FEV	optimal energy management and recovery for fev	2012	2012/03/12	10.1109/DATE.2012.6176557	design, automation, and test in europe	date		463BE6FF	17601
7D21E35A	Value-conscious cache: simple technique for reducing cache access power	value conscious cache simple technique for reducing cache access power	2004	2004/02/16	10.1109/DATE.2004.1268821	design, automation, and test in europe	date		463BE6FF	18719
7889244C	Design space pruning through hybrid analysis in system-level design space exploration	design space pruning through hybrid analysis in system level design space exploration	2012	2012/03/12	10.1109/DATE.2012.6176600	design, automation, and test in europe	date		463BE6FF	17455
7DD564A1	Interactive cosimulation with partial evaluation	interactive cosimulation with partial evaluation	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18312
7D59288D	A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits	a test design method for floating gate defects fgd in analog integrated circuits	2002	2002/03/04	10.1109/DATE.2002.998252	design, automation, and test in europe	date		463BE6FF	19318
79F78127	Interactive presentation: Capturing the interaction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms	interactive presentation capturing the interaction of the communication memory and i o subsystems in memory centric industrial mpsoc platforms	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19278
7F433FE3	The design and test of a smartcard chip using a CHAIN self-timed network-on-chip	the design and test of a smartcard chip using a chain self timed network on chip	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18943
7EAFB1C6	Equivalent circuit modeling of multilayered power/ground planes for fast transient simulation	equivalent circuit modeling of multilayered power ground planes for fast transient simulation	2010	2010/03/08	10.1109/DATE.2010.5456982	design, automation, and test in europe	date		463BE6FF	17610
7AE60CA5	Embedded systems and software challenges in electric vehicles	embedded systems and software challenges in electric vehicles	2012	2012/03/12	10.1109/DATE.2012.6176508	design, automation, and test in europe	date		463BE6FF	17117
7EAC0103	Clustering based fast clock scheduling for light clock-tree	clustering based fast clock scheduling for light clock tree	2001	2001/03/13	10.1109/DATE.2001.915032	design, automation, and test in europe	date		463BE6FF	19239
7D93367F	Simple interpolants for linear arithmetic	simple interpolants for linear arithmetic	2014	2014/03	10.7873/DATE.2014.128	design, automation, and test in europe	date		463BE6FF	19555
7F1F52D4	Synthesis of CMOS Analog Cells Using AMIGO	synthesis of cmos analog cells using amigo	2003	2003/03/03	10.1109/DATE.2003.1253845	design, automation, and test in europe	date		463BE6FF	19070
7E8A669B	Performance analysis of SoC architectures based on latency-rate servers	performance analysis of soc architectures based on latency rate servers	2008	2008/03/10	10.1109/DATE.2008.4484686	design, automation, and test in europe	date		463BE6FF	19117
7EB6E1E2	Panel: Test and Reliability Challenges in Automotive Microelectronics	panel test and reliability challenges in automotive microelectronics	2006	2006	10.1109/DATE.2006.243894	design, automation, and test in europe	date		463BE6FF	19555
7F836730	Power-Constrained Test Scheduling for Multi-Clock Domain SoCs	power constrained test scheduling for multi clock domain socs	2006	2006		design, automation, and test in europe	date		463BE6FF	19170
808BC8AD	Practical Instruction Set Design and Compiler Retargetability Using Static Resource Models	practical instruction set design and compiler retargetability using static resource models	2002	2002/03/04	10.1109/DATE.2002.998425	design, automation, and test in europe	date		463BE6FF	18980
781E4474	Reliable services in an imperfect world	reliable services in an imperfect world	2008	2008/03/10	10.1109/DATE.2008.4484826	design, automation, and test in europe	date		463BE6FF	19555
801502A8	Design fault directed test generation for microprocessor validation	design fault directed test generation for microprocessor validation	2007	2007/04/16	10.1109/DATE.2007.364687	design, automation, and test in europe	date		463BE6FF	19263
7D91AB5E	Correct-by-construction multi-component SoC design	correct by construction multi component soc design	2012	2012/03/12	10.1109/DATE.2012.6176551	design, automation, and test in europe	date		463BE6FF	19337
7A02AB2F	DRAM selection and configuration for real-time mobile systems	dram selection and configuration for real time mobile systems	2012	2012/03/12	10.1109/DATE.2012.6176432	design, automation, and test in europe	date		463BE6FF	17360
805FB62F	Unknown blocking scheme for low control data volume and high observability	unknown blocking scheme for low control data volume and high observability	2007	2007/04/16	10.1109/DATE.2007.364563	design, automation, and test in europe	date		463BE6FF	19132
7DEC0A27	Mode-based reconfiguration of critical software component architectures	mode based reconfiguration of critical software component architectures	2009	2009/04/20	10.1109/DATE.2009.5090838	design, automation, and test in europe	date		463BE6FF	19279
7CF8A8B5	Modeling electromagnetic emission of integrated circuits for system analysis	modeling electromagnetic emission of integrated circuits for system analysis	2001	2001/03/13	10.1109/DATE.2001.915046	design, automation, and test in europe	date		463BE6FF	18490
7F91A252	Processor/Memory Co-Exploration on Multiple Abstraction Levels	processor memory co exploration on multiple abstraction levels	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18566
75732F87	Run-time spatial resource management for real-time applications on heterogeneous MPSoCs	run time spatial resource management for real time applications on heterogeneous mpsocs	2010	2010/03/08	10.1109/DATE.2010.5457177	design, automation, and test in europe	date		463BE6FF	17336
7F977C00	System Design for Flexibility	system design for flexibility	2002	2002/03/04	10.1109/DATE.2002.998399	design, automation, and test in europe	date		463BE6FF	18644
75E6AA13	A wear-leveling-aware dynamic stack for PCM memory in embedded systems	a wear leveling aware dynamic stack for pcm memory in embedded systems	2014	2014/03	10.7873/DATE.2014.102	design, automation, and test in europe	date		463BE6FF	17625
7953448E	System-level scheduling of real-time streaming applications using a semi-partitioned approach	system level scheduling of real time streaming applications using a semi partitioned approach	2014	2014/03	10.7873/DATE.2014.376	design, automation, and test in europe	date		463BE6FF	19555
77C08026	FPGA Placement by Thermodynamic Combinatorial Optimization	fpga placement by thermodynamic combinatorial optimization	2002	2002/03/04	10.1109/DATE.2002.998249	design, automation, and test in europe	date		463BE6FF	17571
75988363	Large European programs in microelectronic system and circuit design	large european programs in microelectronic system and circuit design	1999	1999/01/01	10.1145/307418.307600	design, automation, and test in europe	date		463BE6FF	19555
7E6B28E6	Systems on chips design: system manufacturer point of view	systems on chips design system manufacturer point of view	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17167
784CBE7F	Panel Session - Caution Ahead: The Road to Design and Manufacturing at 32 and 22 nm	panel session caution ahead the road to design and manufacturing at 32 and 22 nm	2008	2008/03	10.1109/DATE.2008.4484732	design, automation, and test in europe	date		463BE6FF	19555
7E9FFCC2	TSV redundancy: architecture and design issues in 3D IC	tsv redundancy architecture and design issues in 3d ic	2010	2010/03/08	10.1109/DATE.2010.5457218	design, automation, and test in europe	date		463BE6FF	16805
80421752	Digital design at a crossroads: how to make statistical design methodologies industrially relevant	digital design at a crossroads how to make statistical design methodologies industrially relevant	2009	2009/04/20	10.1109/DATE.2009.5090907	design, automation, and test in europe	date		463BE6FF	19229
7FD58F63	Temperature-aware NBTI modeling and the impact of input vector control on performance degradation	temperature aware nbti modeling and the impact of input vector control on performance degradation	2007	2007/04/16	10.1109/DATE.2007.364650	design, automation, and test in europe	date		463BE6FF	18505
7FAD3B72	Fault Detection and Diagnosis Using Wavelet Based Transient Current Analysis	fault detection and diagnosis using wavelet based transient current analysis	2002	2002/03/04	10.1109/DATE.2002.998474	design, automation, and test in europe	date		463BE6FF	17556
7D155309	BIST Method for Die-Level Process Parameter Variation Monitoring in Analog/Mixed-Signal Integrated Circuits	bist method for die level process parameter variation monitoring in analog mixed signal integrated circuits	2007	2007/04	10.1109/DATE.2007.364477	design, automation, and test in europe	date		463BE6FF	19444
79E8917D	Panel: The future of electronics, semiconductors, and design in Europe	panel the future of electronics semiconductors and design in europe	2015	2015/03		design, automation, and test in europe	date		463BE6FF	19555
800B379F	Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression	improving compression ratio area overhead and test application time for system on a chip test data compression decompression	2002	2002/03/04	10.1109/DATE.2002.998363	design, automation, and test in europe	date		463BE6FF	17675
77D74577	Time- and angle-triggered real-time kernel	time and angle triggered real time kernel	2013	2013/03/18	10.7873/DATE.2013.223	design, automation, and test in europe	date		463BE6FF	19555
7AB1BCA6	PWL: a progressive wear leveling to minimize data migration overheads for nand flash devices	pwl a progressive wear leveling to minimize data migration overheads for nand flash devices	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19427
753F8B55	Energy-efficient multicore chip design through cross-layer approach	energy efficient multicore chip design through cross layer approach	2013	2013/03/18	10.7873/DATE.2013.156	design, automation, and test in europe	date		463BE6FF	17501
7F3A3401	On-the-fly layout generation for PTL macrocells	on the fly layout generation for ptl macrocells	2001	2001/03/13	10.1109/DATE.2001.915077	design, automation, and test in europe	date		463BE6FF	18713
7D977046	Verification-guided voter minimization in triple-modular redundant circuits	verification guided voter minimization in triple modular redundant circuits	2014	2014/03	10.7873/DATE.2014.105	design, automation, and test in europe	date		463BE6FF	17547
7F054466	Efficient high-performance ASIC implementation of JPEG-LS encoder	efficient high performance asic implementation of jpeg ls encoder	2007	2007/04/16	10.1109/DATE.2007.364584	design, automation, and test in europe	date		463BE6FF	18865
7EA3BD7D	Efficient verification using generalized partial order analysis	efficient verification using generalized partial order analysis	1998	1998/02/23	10.1109/DATE.1998.655947	design, automation, and test in europe	date		463BE6FF	19434
787801A4	Diagnostic testing of embedded memories using BIST	diagnostic testing of embedded memories using bist	2000	2000/01/01	10.1109/DATE.2000.840288	design, automation, and test in europe	date		463BE6FF	17792
7E6CFE5B	Leveraging dominators for preprocessing QBF	leveraging dominators for preprocessing qbf	2010	2010/03/08	10.1109/DATE.2010.5457088	design, automation, and test in europe	date		463BE6FF	17564
7D26D747	Bounding the shared resource load for the performance analysis of multiprocessor systems	bounding the shared resource load for the performance analysis of multiprocessor systems	2010	2010/03/08	10.1109/DATE.2010.5456951	design, automation, and test in europe	date		463BE6FF	16963
7B26A72E	Exploration and design of embedded systems including neural algorithms	exploration and design of embedded systems including neural algorithms	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19427
7EDBDC18	3D FPGA using high-density interconnect Monolithic Integration	3d fpga using high density interconnect monolithic integration	2014	2014/03	10.7873/DATE.2014.351	design, automation, and test in europe	date		463BE6FF	19444
7DEE3331	Hardware Acceleration of Hidden Markov Model Decoding for Person Detection	hardware acceleration of hidden markov model decoding for person detection	2005	2005/03/07	10.1109/DATE.2005.169	design, automation, and test in europe	date		463BE6FF	19238
7DA8B09C	Performance analysis of multimedia applications using correlated streams	performance analysis of multimedia applications using correlated streams	2007	2007/04/16	10.1109/DATE.2007.364409	design, automation, and test in europe	date		463BE6FF	19388
07D60A56	Proceedings of the conference on Design, automation and test in Europe: Designers' forum	proceedings of the conference on design automation and test in europe designers forum	2006	2006/03/06		design, automation, and test in europe	date		463BE6FF	19555
77E0D120	System-on-a-chip processor synchronization support in hardware	system on a chip processor synchronization support in hardware	2001	2001	10.1109/DATE.2001.915090	design, automation, and test in europe	date		463BE6FF	19468
753DDB88	VRCon: Dynamic reconfiguration of voltage regulators in a multicore platform	vrcon dynamic reconfiguration of voltage regulators in a multicore platform	2014	2014/03	10.7873/DATE.2014.378	design, automation, and test in europe	date		463BE6FF	17571
7D6C8A76	On test generation by input cube avoidance	on test generation by input cube avoidance	2007	2007/04/16	10.1109/DATE.2007.364646	design, automation, and test in europe	date		463BE6FF	19472
7F2CCDFB	Evaluation of a Refinement-Driven SystemC"-Based Design Flow	evaluation of a refinement driven systemc based design flow	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19003
7D7AA9D2	A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing	a low power asip for ieee 802 15 4a ultra wideband impulse radio baseband processing	2009	2009/04/20	10.1109/DATE.2009.5090922	design, automation, and test in europe	date		463BE6FF	19271
802CEBE8	Reliable estimation of execution time of embedded software	reliable estimation of execution time of embedded software	2001	2001/03/13	10.1109/DATE.2001.915082	design, automation, and test in europe	date		463BE6FF	17830
80654E2E	Programmable aging sensor for automotive safety-critical applications	programmable aging sensor for automotive safety critical applications	2010	2010/03/08	10.1109/DATE.2010.5457131	design, automation, and test in europe	date		463BE6FF	17377
7F6B60FC	Fault grading of software-based self-test procedures for dependable automotive applications	fault grading of software based self test procedures for dependable automotive applications	2011	2011/03	10.1109/DATE.2011.5763092	design, automation, and test in europe	date		463BE6FF	18904
7D1720BF	SAT-Based Complete Don't-Care Computation for Network Optimization	sat based complete don t care computation for network optimization	2005	2005/03/07	10.1109/DATE.2005.264	design, automation, and test in europe	date		463BE6FF	18433
7944BD0D	Comparative analysis of SRAM memories used as PUF primitives	comparative analysis of sram memories used as puf primitives	2012	2012/03/12	10.1109/DATE.2012.6176696	design, automation, and test in europe	date		463BE6FF	17299
81740834	Model abstraction for formal verification	model abstraction for formal verification	1998	1998/02/23	10.1109/DATE.1998.655848	design, automation, and test in europe	date		463BE6FF	17457
7E41D8CF	Stability optimization of embedded 8T SRAMs using Word-Line Voltage modulation	stability optimization of embedded 8t srams using word line voltage modulation	2011	2011/03	10.1109/DATE.2011.5763160	design, automation, and test in europe	date		463BE6FF	19403
80AB9928	Reliable System Specification for Self-Checking Data-Paths	reliable system specification for self checking data paths	2005	2005/03/07	10.1109/DATE.2005.259	design, automation, and test in europe	date		463BE6FF	19417
7B8DC57C	Brain-inspired computing with spin torque devices	brain inspired computing with spin torque devices	2014	2014/03	10.7873/DATE.2014.245	design, automation, and test in europe	date		463BE6FF	17645
7D91273E	Incremental ABV for functional validation of TL-to-RTL design refinement	incremental abv for functional validation of tl to rtl design refinement	2007	2007/04/16	10.1109/DATE.2007.364404	design, automation, and test in europe	date		463BE6FF	18966
7D197911	Scenario-based analysis and synthesis of real-time systems using UPPAAL	scenario based analysis and synthesis of real time systems using uppaal	2010	2010/03/08	10.1109/DATE.2010.5457164	design, automation, and test in europe	date		463BE6FF	17522
774983D5	Power-efficient error-resiliency for H.264/AVC context-adaptive variable length coding	power efficient error resiliency for h 264 avc context adaptive variable length coding	2012	2012/03/12	10.1109/DATE.2012.6176560	design, automation, and test in europe	date		463BE6FF	17398
761BF3AC	Workload-aware voltage regulator optimization for power efficient multi-core processors	workload aware voltage regulator optimization for power efficient multi core processors	2012	2012/03/12	10.1109/DATE.2012.6176667	design, automation, and test in europe	date		463BE6FF	17566
771A2F5A	Automotive electronicsâ€”a challenge for systems engineering	automotive electronics a challenge for systems engineering	1999	1999/01/01	10.1109/DATE.1999.761088	design, automation, and test in europe	date		463BE6FF	17229
7C99ABAB	Improving MPSoC reliability through adapting runtime task schedule based on time-correlated fault behavior	improving mpsoc reliability through adapting runtime task schedule based on time correlated fault behavior	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19483
76B3D27C	Compositional analysis of switched ethernet topologies	compositional analysis of switched ethernet topologies	2013	2013/03/18	10.7873/DATE.2013.231	design, automation, and test in europe	date		463BE6FF	19555
813D434F	Compositional design of isochronous systems	compositional design of isochronous systems	2008	2008/03/10	10.1109/DATE.2008.4484793	design, automation, and test in europe	date		463BE6FF	19255
760B9D5B	Empirical modelling of FDSOI CMOS inverter for signal/power integrity simulation	empirical modelling of fdsoi cmos inverter for signal power integrity simulation	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80F11A52	Design of an application-specific instruction set processor for high-throughput and scalable FFT	design of an application specific instruction set processor for high throughput and scalable fft	2009	2009/04/20	10.1109/DATE.2009.5090866	design, automation, and test in europe	date		463BE6FF	19002
7EE4804C	A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification	a design flow for application specific networks on chip with guaranteed performance to accelerate soc design and verification	2005	2005/03/07	10.1109/DATE.2005.11	design, automation, and test in europe	date		463BE6FF	17506
77F7BF48	EPIC: ending piracy of integrated circuits	epic ending piracy of integrated circuits	2008	2008/03/10	10.1109/DATE.2008.4484823	design, automation, and test in europe	date		463BE6FF	17717
7B5A4ED1	Application of Workflow Petri Nets to Modeling of Formal Verification Processes in Design Flow of Digital Integrated Circuits	application of workflow petri nets to modeling of formal verification processes in design flow of digital integrated circuits	2008	2008/03	10.1109/DATE.2008.4484798	design, automation, and test in europe	date		463BE6FF	17621
7F5A5305	Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips	design of fault tolerant and dynamically reconfigurable microfluidic biochips	2005	2005/03/07	10.1109/DATE.2005.115	design, automation, and test in europe	date		463BE6FF	18574
7E7CD1E6	Scalable codeword generation for coupled buses	scalable codeword generation for coupled buses	2010	2010/03/08	10.1109/DATE.2010.5456954	design, automation, and test in europe	date		463BE6FF	19555
762ED3FF	Substitute-and-simplify: a unified design paradigm for approximate and quality configurable circuits	substitute and simplify a unified design paradigm for approximate and quality configurable circuits	2013	2013/03/18	10.7873/DATE.2013.280	design, automation, and test in europe	date		463BE6FF	19077
7D01AE55	Definition and SIMD implementation of a multi-processing architecture approach on FPGA	definition and simd implementation of a multi processing architecture approach on fpga	2008	2008/03/10	10.1109/DATE.2008.4484744	design, automation, and test in europe	date		463BE6FF	18935
80CC6D08	Sizing and characterization of leakage-control cells for layout-aware distributed power-gating	sizing and characterization of leakage control cells for layout aware distributed power gating	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	16601
7CB3F78A	Asymmetric underlapped FinFET based robust SRAM design at 7nm node	asymmetric underlapped finfet based robust sram design at 7nm node	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D1E28CF	STEPS: experimenting a new software-based strategy for testing SoCs containing P1500-compliant IP cores	steps experimenting a new software based strategy for testing socs containing p1500 compliant ip cores	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19050
75212CA8	An on chip ADC test structure	an on chip adc test structure	2000	2000/01/01	10.1109/DATE.2000.840042	design, automation, and test in europe	date		463BE6FF	17575
7E98EC8B	A fault-tolerant deadlock-free adaptive routing for on chip interconnects	a fault tolerant deadlock free adaptive routing for on chip interconnects	2011	2011/03	10.1109/DATE.2011.5763303	design, automation, and test in europe	date		463BE6FF	19118
7DB2FCBA	Theoretical modeling of the Itoh-Tsujii Inversion algorithm for enhanced performance on k-LUT based FPGAs	theoretical modeling of the itoh tsujii inversion algorithm for enhanced performance on k lut based fpgas	2011	2011/03	10.1109/DATE.2011.5763197	design, automation, and test in europe	date		463BE6FF	19214
80BEDAC8	Task-accurate performance modeling in SystemC for real-time multi-processor architectures	task accurate performance modeling in systemc for real time multi processor architectures	2006	2006	10.1109/DATE.2006.243832	design, automation, and test in europe	date		463BE6FF	18248
81086B1C	Power-driven global routing for multi-supply voltage domains	power driven global routing for multi supply voltage domains	2011	2011/03	10.1109/DATE.2011.5763077	design, automation, and test in europe	date		463BE6FF	19419
7769784E	Modeling and testing of interference faults in the nano NAND flash memory	modeling and testing of interference faults in the nano nand flash memory	2012	2012/03/12	10.1109/DATE.2012.6176525	design, automation, and test in europe	date		463BE6FF	17620
757817D8	New testing procedure for finding insertion sites of stealthy hardware trojans	new testing procedure for finding insertion sites of stealthy hardware trojans	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
77D7CEFC	Comparison of self-timed ring and inverter ring oscillators as entropy sources in FPGAs	comparison of self timed ring and inverter ring oscillators as entropy sources in fpgas	2012	2012/03/12	10.1109/DATE.2012.6176697	design, automation, and test in europe	date		463BE6FF	17623
7DCCAA3F	A universal communication model for an automotive system integration platform	a universal communication model for an automotive system integration platform	2001	2001/03/13	10.1109/DATE.2001.915000	design, automation, and test in europe	date		463BE6FF	17633
80A6EBC5	A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning	a study of the speedups and competitiveness of fpga soft processor cores using dynamic hardware software partitioning	2005	2005/03/07	10.1109/DATE.2005.38	design, automation, and test in europe	date		463BE6FF	18140
7ECE3581	Direct Conversion Pulsed UWB Transceiver Architecture	direct conversion pulsed uwb transceiver architecture	2005	2005/03/07	10.1109/DATE.2005.122	design, automation, and test in europe	date		463BE6FF	18298
7D1ADAFE	Thermal balancing policy for streaming computing on multiprocessor architectures	thermal balancing policy for streaming computing on multiprocessor architectures	2008	2008/03/10	10.1109/DATE.2008.4484766	design, automation, and test in europe	date		463BE6FF	18784
7E71821D	Cost modeling and cycle-accurate co-simulation of heterogeneous multiprocessor systems	cost modeling and cycle accurate co simulation of heterogeneous multiprocessor systems	2010	2010/03/08	10.1109/DATE.2010.5457006	design, automation, and test in europe	date		463BE6FF	19555
7EE528AA	What lies between Design Intent Coverage and Model Checking?	what lies between design intent coverage and model checking	2006	2006	10.1109/DATE.2006.244051	design, automation, and test in europe	date		463BE6FF	18618
7E635165	On the efficient reduction of complete EM based parametric models	on the efficient reduction of complete em based parametric models	2009	2009/04/20	10.1109/DATE.2009.5090840	design, automation, and test in europe	date		463BE6FF	19401
7BFAD3A1	Timing verification for adaptive integrated circuits	timing verification for adaptive integrated circuits	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19476
5B6A0B58	Interactive presentation: Evaluation of test measures for LNA production testing using a multinormal	interactive presentation evaluation of test measures for lna production testing using a multinormal	2007			design, automation, and test in europe	date		463BE6FF	19555
7F024A6E	Distributed Loop Controller Architecture for Multi-threading in Uni-threaded VLIW Processors	distributed loop controller architecture for multi threading in uni threaded vliw processors	2006	2006	10.1109/DATE.2006.243733	design, automation, and test in europe	date		463BE6FF	19313
5FE095E1	Enhanced diameter bounding via structural transformation	enhanced diameter bounding via structural transformation	2004	2004	10.1109/DATE.2004.1268824	design, automation, and test in europe	date		463BE6FF	17648
7EDB89AA	A low cost individual-well adaptive body bias (IWABB) scheme for leakage power reduction and performance enhancement in the presence of intra-die variations	a low cost individual well adaptive body bias iwabb scheme for leakage power reduction and performance enhancement in the presence of intra die variations	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18961
7E2B1256	A bypass scheme for core-based system fault testing	a bypass scheme for core based system fault testing	1998	1998/02/23	10.1109/DATE.1998.655998	design, automation, and test in europe	date		463BE6FF	19415
80DB6E6D	A tool for automatic generation of RTL-level VHDL description of RNS FIR filters	a tool for automatic generation of rtl level vhdl description of rns fir filters	2004	2004/02/16	10.1109/DATE.2004.1268931	design, automation, and test in europe	date		463BE6FF	18673
7791401C	Area optimization on fixed analog floorplans using convex area functions	area optimization on fixed analog floorplans using convex area functions	2013	2013/03/18	10.7873/DATE.2013.368	design, automation, and test in europe	date		463BE6FF	17631
77CD6649	A BDD-based satisfiability infrastructure using the unate recursive paradigm	a bdd based satisfiability infrastructure using the unate recursive paradigm	2000	2000/01/01	10.1109/DATE.2000.840044	design, automation, and test in europe	date		463BE6FF	18848
7DA5AECF	Hierarchical Current Density Verification for Electromigration Analysis in Arbitrary Shaped Metallization Patterns of Analog Circuits	hierarchical current density verification for electromigration analysis in arbitrary shaped metallization patterns of analog circuits	2002	2002/03/04	10.1109/DATE.2002.998314	design, automation, and test in europe	date		463BE6FF	19383
80FD1151	Linear programming approach for performance-driven data aggregation in networks of embedded sensors	linear programming approach for performance driven data aggregation in networks of embedded sensors	2010	2010/03/08	10.1109/DATE.2010.5457041	design, automation, and test in europe	date		463BE6FF	19555
7C992F0E	Memristor based computation-in-memory architecture for data-intensive applications	memristor based computation in memory architecture for data intensive applications	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80BC427C	Statistical Timing Analysis Using Bounds	statistical timing analysis using bounds	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	17845
7D3E155B	Quantum Circuit Simplification Using Templates	quantum circuit simplification using templates	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	18180
59F154A7	Stuctured ASIC tutorial: essential information on devices and design flow (industrial tutorial)	stuctured asic tutorial essential information on devices and design flow industrial tutorial	2004	2004	10.1109/DATE.2004.1268813	design, automation, and test in europe	date		463BE6FF	19555
7D030AA8	Bluetooth Transceiver Design with VHDL-AMS	bluetooth transceiver design with vhdl ams	2003	2003/03/03	10.1109/DATE.2003.1186707	design, automation, and test in europe	date		463BE6FF	17402
78509CD4	Cycle-based simulation algorithms for digital systems using high-level decision diagrams (poster paper)	cycle based simulation algorithms for digital systems using high level decision diagrams poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19003
7D83BCBF	Berger Code-Based Concurrent Error Detection in Asynchronous Burst-Mode Machines	berger code based concurrent error detection in asynchronous burst mode machines	2006	2006	10.1109/DATE.2006.243984	design, automation, and test in europe	date		463BE6FF	19370
7D7892FF	A generic standard cell design methodology for differential circuit styles	a generic standard cell design methodology for differential circuit styles	2008	2008/03/10	10.1109/DATE.2008.4484779	design, automation, and test in europe	date		463BE6FF	18989
813ED6B1	Constraints space management for the layout of analog IC's	constraints space management for the layout of analog ic s	1998	1998/02/23	10.1109/DATE.1998.655994	design, automation, and test in europe	date		463BE6FF	19182
7D31BA44	Design for Verification of SystemC Transaction Level Models	design for verification of systemc transaction level models	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	18164
8104EAC9	Cross-correlation of specification and RTL for soft IP analysis	cross correlation of specification and rtl for soft ip analysis	2014	2014/03	10.7873/DATE.2014.303	design, automation, and test in europe	date		463BE6FF	17645
79266635	Optimal hardware pattern generation for functional BIST	optimal hardware pattern generation for functional bist	2000	2000/01/01	10.1109/DATE.2000.840286	design, automation, and test in europe	date		463BE6FF	18405
770D9479	MARTHA: architecture for control and emulation of power electronics and smart grid systems	martha architecture for control and emulation of power electronics and smart grid systems	2013	2013/03/18	10.7873/DATE.2013.117	design, automation, and test in europe	date		463BE6FF	19555
5FBB401B	Identification and modelling of nonlinear dynamic behaviour in analogue circuits	identification and modelling of nonlinear dynamic behaviour in analogue circuits	2004	2004	10.1109/DATE.2004.1268889	design, automation, and test in europe	date		463BE6FF	19555
73E3FCD0	Design automation for deepsubmicron: present and future	design automation for deepsubmicron present and future	2002	2002	10.1109/DATE.2002.998368	design, automation, and test in europe	date		463BE6FF	16965
7DC57E95	Microarchitecture floorplanning for sub-threshold leakage reduction	microarchitecture floorplanning for sub threshold leakage reduction	2007	2007/04/16	10.1109/DATE.2007.364465	design, automation, and test in europe	date		463BE6FF	19301
7FCFD60D	A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors	a decomposition based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors	2007	2007/04/16	10.1109/DATE.2007.364567	design, automation, and test in europe	date		463BE6FF	19311
7F2196DF	XFridge: a SPICE-based, portable, user-Friendly cell-level sizing tool	xfridge a spice based portable user friendly cell level sizing tool	2000	2000/01/01	10.1109/DATE.2000.840872	design, automation, and test in europe	date		463BE6FF	19311
5F8E56E4	Evaluation of a refinement-driven systemC/spl trade/-based design flow	evaluation of a refinement driven systemc spl trade based design flow	2004	2004		design, automation, and test in europe	date		463BE6FF	19555
8108E64E	Design and implementation of a group-based RO PUF	design and implementation of a group based ro puf	2013	2013/03/18	10.7873/DATE.2013.094	design, automation, and test in europe	date		463BE6FF	17395
7E075EAD	Variability-aware reliability simulation of mixed-signal ICs with quasi-linear complexity	variability aware reliability simulation of mixed signal ics with quasi linear complexity	2010	2010/03/08	10.1109/DATE.2010.5456972	design, automation, and test in europe	date		463BE6FF	17175
764554A1	Resynchronization of Cyclo-Static Dataflow graphs	resynchronization of cyclo static dataflow graphs	2011	2011/03	10.1109/DATE.2011.5763211	design, automation, and test in europe	date		463BE6FF	17583
59655171	Proceedings of the Conference on Design, Automation and Test in Europe	proceedings of the conference on design automation and test in europe	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19555
80DFF964	A method to remove deadlocks in networks-on-chips with wormhole flow control	a method to remove deadlocks in networks on chips with wormhole flow control	2010	2010/03/08	10.1109/DATE.2010.5457071	design, automation, and test in europe	date		463BE6FF	19242
7F442DE4	A confidence-driven model for error-resilient computing	a confidence driven model for error resilient computing	2011	2011/03	10.1109/DATE.2011.5763255	design, automation, and test in europe	date		463BE6FF	19406
775A9546	Parametric built-in self-test of VLSI systems	parametric built in self test of vlsi systems	1999	1999/01/01	10.1109/DATE.1999.761149	design, automation, and test in europe	date		463BE6FF	19289
7F32FAD7	PUFs at a glance	pufs at a glance	2014	2014/03	10.7873/DATE.2014.360	design, automation, and test in europe	date		463BE6FF	17585
7AA7ECD4	ESL methodology for SoC	esl methodology for soc	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19555
7D878E07	DPR in high energy physics	dpr in high energy physics	2009	2009/04/20	10.1109/DATE.2009.5090630	design, automation, and test in europe	date		463BE6FF	19315
743F425C	Cycle-based simulation algorithms for digital systems using high-level decision diagrams	cycle based simulation algorithms for digital systems using high level decision diagrams	2000	2000	10.1109/DATE.2000.840876	design automation and test in europe	date		463BE6FF	19555
7ACC5A8C	CATALYST: planning layer directives for effective design closure	catalyst planning layer directives for effective design closure	2013	2013/03/18	10.7873/DATE.2013.373	design, automation, and test in europe	date		463BE6FF	19393
7CB7A8B7	Bounding WCET of applications using SDRAM with priority based budget scheduling in MPSoCs	bounding wcet of applications using sdram with priority based budget scheduling in mpsocs	2012	2012/03/12	10.1109/DATE.2012.6176554	design, automation, and test in europe	date		463BE6FF	19027
7DA19BDC	Cross-layer resilience challenges: metrics and optimization	cross layer resilience challenges metrics and optimization	2010	2010/03/08	10.1109/DATE.2010.5456961	design, automation, and test in europe	date		463BE6FF	17378
80020EBF	A technique for high ratio LZW compression [logic test vector compression]	a technique for high ratio lzw compression logic test vector compression	2003	2003	10.1109/DATE.2003.1253596	design, automation, and test in europe	date		463BE6FF	17527
7B8DD8D4	Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach	proactive aging management in heterogeneous nocs through a criticality driven routing approach	2013	2013/03/18	10.7873/DATE.2013.215	design, automation, and test in europe	date		463BE6FF	19555
8070606D	A SAT Solver Using Software and Reconfigurable Hardware	a sat solver using software and reconfigurable hardware	2002	2002/03/04	10.1109/DATE.2002.998450	design, automation, and test in europe	date		463BE6FF	17451
7DE674B5	mRTS: Run-time system for reconfigurable processors with multi-grained instruction-set extensions	mrts run time system for reconfigurable processors with multi grained instruction set extensions	2011	2011/03	10.1109/DATE.2011.5763246	design, automation, and test in europe	date		463BE6FF	19327
7A6CF045	Utilizing voltage-frequency islands in C-to-RTL synthesis for streaming applications	utilizing voltage frequency islands in c to rtl synthesis for streaming applications	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19555
79472FAD	A fast and Effective DFT for test and diagnosis of power switches in SoCs	a fast and effective dft for test and diagnosis of power switches in socs	2013	2013/03/18	10.7873/DATE.2013.229	design, automation, and test in europe	date		463BE6FF	19404
8001521F	MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues	mtj based nonvolatile logic in memory circuit future prospects and issues	2009	2009/04/20	10.1109/DATE.2009.5090704	design, automation, and test in europe	date		463BE6FF	19249
805E4AAA	Designing self test programs for embedded DSP cores	designing self test programs for embedded dsp cores	2004	2004/02/16	10.1109/DATE.2004.1268982	design, automation, and test in europe	date		463BE6FF	19056
7D9C8834	Efficient power co-estimation techniques for system-on-chip design	efficient power co estimation techniques for system on chip design	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	18140
7D9676CF	Novel front-end circuit architectures for integrated bio-electronic interfaces	novel front end circuit architectures for integrated bio electronic interfaces	2008	2008/03/10	10.1109/DATE.2008.4484863	design, automation, and test in europe	date		463BE6FF	19357
7E177218	Design techniques for cross-layer resilience	design techniques for cross layer resilience	2010	2010/03/08	10.1109/DATE.2010.5456960	design, automation, and test in europe	date		463BE6FF	17410
5ED7F57C	Formal verification for real-world designs: today's technologies [Tutorial]	formal verification for real world designs today s technologies tutorial	2004	2004	10.1109/DATE.2004.1268804	design, automation, and test in europe	date		463BE6FF	19555
7FE11B7D	Space-efficient FPGA-accelerated collision detection for virtual prototyping	space efficient fpga accelerated collision detection for virtual prototyping	2006	2006	10.1109/DATE.2006.243875	design, automation, and test in europe	date		463BE6FF	19205
79529FCC	A hierarchical approach for the symbolic analysis of large analog circuits	a hierarchical approach for the symbolic analysis of large analog circuits	2000	2000/01/01	10.1145/343647.343697	design, automation, and test in europe	date		463BE6FF	19290
7DBDA586	A circuit technology platform for medical data acquisition and communication: Outline of a collaboration project within the Swiss Nano-Tera.ch Initiative	a circuit technology platform for medical data acquisition and communication outline of a collaboration project within the swiss nano tera ch initiative	2011	2011/03	10.1109/DATE.2011.5763238	design, automation, and test in europe	date		463BE6FF	19003
7E1F31BF	On design of test structures for lithographic process corner identification	on design of test structures for lithographic process corner identification	2011	2011/03	10.1109/DATE.2011.5763136	design, automation, and test in europe	date		463BE6FF	19444
80138AA5	Hardware aging-based software metering	hardware aging based software metering	2009	2009/04/20	10.1109/DATE.2009.5090709	design, automation, and test in europe	date		463BE6FF	19136
7DD060A6	Exploiting Dynamic Workload Variation in Low Energy Preemptive Task Scheduling	exploiting dynamic workload variation in low energy preemptive task scheduling	2005	2005/03/07	10.1109/DATE.2005.146	design, automation, and test in europe	date		463BE6FF	19304
764CC4D5	MatEx: efficient transient and peak temperature computation for compact thermal models	matex efficient transient and peak temperature computation for compact thermal models	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17509
59F73041	Virtual Platform for Embedded System Power Estimation	virtual platform for embedded system power estimation	2012	2012/03/13		design, automation, and test in europe	date		463BE6FF	19555
7AEC7E7B	Anti-counterfeiting with hardware intrinsic security	anti counterfeiting with hardware intrinsic security	2013	2013/03/18	10.7873/DATE.2013.238	design, automation, and test in europe	date		463BE6FF	17555
80F5B5B2	Crosstalk noise in future digital CMOS circuits	crosstalk noise in future digital cmos circuits	2001	2001/03/13	10.1109/DATE.2001.915045	design, automation, and test in europe	date		463BE6FF	17132
807E47D4	SunFloor 3D: a tool for networks on chip topology synthesis for 3D systems on chips	sunfloor 3d a tool for networks on chip topology synthesis for 3d systems on chips	2009	2009/04/20	10.1109/DATE.2009.5090625	design, automation, and test in europe	date		463BE6FF	18462
7657B07D	Detection of asymmetric aging-critical voltage conditions in analog power-down mode	detection of asymmetric aging critical voltage conditions in analog power down mode	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19427
7ECC5C84	Formal Semantics of Synchronous SystemC	formal semantics of synchronous systemc	2003	2003/03/03	10.1109/DATE.2003.1253637	design, automation, and test in europe	date		463BE6FF	18087
7C7A8E0E	Online scheduling for multi-core shared reconfigurable fabric	online scheduling for multi core shared reconfigurable fabric	2012	2012/03/12	10.1109/DATE.2012.6176537	design, automation, and test in europe	date		463BE6FF	19335
7E3B46C3	Hiding cache miss penalty using priority-based execution for embedded processors	hiding cache miss penalty using priority based execution for embedded processors	2008	2008/03/10	10.1145/1403375.1403665	design, automation, and test in europe	date		463BE6FF	19439
81DCE313	Verifying dynamic aspects of UML models	verifying dynamic aspects of uml models	2011	2011/03	10.1109/DATE.2011.5763177	design, automation, and test in europe	date		463BE6FF	19513
80C19955	A novel implementation of tile-based address mapping	a novel implementation of tile based address mapping	2004	2004/02/16	10.1109/DATE.2004.1268865	design, automation, and test in europe	date		463BE6FF	19437
7657B211	Spintronic memristor based temperature sensor design with CMOS current reference	spintronic memristor based temperature sensor design with cmos current reference	2012	2012/03/12	10.1109/DATE.2012.6176693	design, automation, and test in europe	date		463BE6FF	19555
771F4F73	Experiences with modeling of analog and mixed A/D systems based on PWL technique	experiences with modeling of analog and mixed a d systems based on pwl technique	1999	1999/01/01		design, automation, and test in europe	date		463BE6FF	19003
794C8ACD	System-level design methodology enabling fast development of baseband MP-SoC for 4G small cell base station	system level design methodology enabling fast development of baseband mp soc for 4g small cell base station	2014	2014/03	10.7873/DATE.2014.211	design, automation, and test in europe	date		463BE6FF	17601
8166C56D	Statistical Timing Based Optimization using Gate Sizing	statistical timing based optimization using gate sizing	2005	2005/03/07	10.1109/DATE.2005.281	design, automation, and test in europe	date		463BE6FF	18402
7E2BB4A4	An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip	an fpga design flow for reconfigurable network based multi processor systems on chip	2007	2007/04	10.1109/DATE.2007.364577	design, automation, and test in europe	date		463BE6FF	18580
7FDEBDA6	Multithreaded Extension to Multicluster VLIW Processors for Embedded Applications	multithreaded extension to multicluster vliw processors for embedded applications	2005	2005/03/07	10.1109/DATE.2005.219	design, automation, and test in europe	date		463BE6FF	19155
813F3A4B	Floorplanning exploration and performance evaluation of a new Network-on-Chip	floorplanning exploration and performance evaluation of a new network on chip	2011	2011/03	10.1109/DATE.2011.5763103	design, automation, and test in europe	date		463BE6FF	19521
7E570E43	Using non-volatile memory to save energy in servers	using non volatile memory to save energy in servers	2009	2009/04/20	10.1109/DATE.2009.5090763	design, automation, and test in europe	date		463BE6FF	19062
802C00FE	Trade-off design of analog circuits using goal attainment and "Wave Front" sequential quadratic programming	trade off design of analog circuits using goal attainment and wave front sequential quadratic programming	2007	2007/04/16	10.1109/DATE.2007.364570	design, automation, and test in europe	date		463BE6FF	19202
7E2CF055	Hybrid delay scan: a low hardware overhead scan-based delay test technique for high fault coverage and compact test sets	hybrid delay scan a low hardware overhead scan based delay test technique for high fault coverage and compact test sets	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18053
799926B1	PUF-based secure test wrapper design for cryptographic SoC testing	puf based secure test wrapper design for cryptographic soc testing	2012	2012/03/12	10.1109/DATE.2012.6176618	design, automation, and test in europe	date		463BE6FF	17530
8073C2D8	A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors	a way memoization technique for reducing power consumption of caches in application specific integrated processors	2005	2005/03/07	10.1109/DATE.2005.45	design, automation, and test in europe	date		463BE6FF	19415
80DAA38B	Hardware-Software Design of a Smart Sensor for Fully-Electronic DNA Hybridization Detection	hardware software design of a smart sensor for fully electronic dna hybridization detection	2005	2005/03/07	10.1109/DATE.2005.173	design, automation, and test in europe	date		463BE6FF	19415
79F5F31A	Testing PUF-based secure key storage circuits	testing puf based secure key storage circuits	2014	2014/03	10.7873/DATE.2014.207	design, automation, and test in europe	date		463BE6FF	17571
7F9A5343	Dynamic Tool Integration in Heterogeneous Computer Networks	dynamic tool integration in heterogeneous computer networks	2003	2003/03/03	10.1109/DATE.2003.1253727	design, automation, and test in europe	date		463BE6FF	18634
79BBB2AC	Hazard driven test generation for SMT processors	hazard driven test generation for smt processors	2012	2012/03/12	10.1109/DATE.2012.6176472	design, automation, and test in europe	date		463BE6FF	19555
75C230F0	Virtual Manycore platforms: Moving towards 100+ processor cores	virtual manycore platforms moving towards 100 processor cores	2011	2011/03	10.1109/DATE.2011.5763121	design, automation, and test in europe	date		463BE6FF	17526
7FC929D6	A set-based mapping strategy for flash-memory reliability enhancement	a set based mapping strategy for flash memory reliability enhancement	2009	2009/04/20	10.1109/DATE.2009.5090697	design, automation, and test in europe	date		463BE6FF	18975
7AF693DA	Memory array protection: check on read or check on write?	memory array protection check on read or check on write	2013	2013/03/18	10.7873/DATE.2013.057	design, automation, and test in europe	date		463BE6FF	19502
802EE7FB	Smart antenna receiver based on a single chip solution for GSM/DCS basehand processing	smart antenna receiver based on a single chip solution for gsm dcs basehand processing	2000	2000/01/01	10.1109/DATE.2000.840036	design, automation, and test in europe	date		463BE6FF	18859
7FE4F30D	Memory bank aware dynamic loop scheduling	memory bank aware dynamic loop scheduling	2007	2007/04/16	10.1109/DATE.2007.364542	design, automation, and test in europe	date		463BE6FF	19479
7D79C101	An ILP formulation for system-level application mapping on network processor architectures	an ilp formulation for system level application mapping on network processor architectures	2007	2007/04/16	10.1109/DATE.2007.364574	design, automation, and test in europe	date		463BE6FF	19075
7A0F4D4B	State-based full predication for low power coarse-grained reconfigurable architecture	state based full predication for low power coarse grained reconfigurable architecture	2012	2012/03/12	10.1109/DATE.2012.6176704	design, automation, and test in europe	date		463BE6FF	19127
75F702C1	Power minimization for data center with guaranteed QoS	power minimization for data center with guaranteed qos	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7D65BB83	Pre-Characterization Free, Efficient Power/Performance Analysis of Embedded and General Purpose Software Applications	pre characterization free efficient power performance analysis of embedded and general purpose software applications	2003	2003/03/03	10.1109/DATE.2003.1253659	design, automation, and test in europe	date		463BE6FF	18720
7A483C32	A VHDL-AMS compiler and architecture generator for behavioral synthesis of analog systems	a vhdl ams compiler and architecture generator for behavioral synthesis of analog systems	1999	1999/01/01	10.1145/307418.307518	design, automation, and test in europe	date		463BE6FF	18716
7F920110	Fast Computation of Data Correlation Using BDDs	fast computation of data correlation using bdds	2003	2003/03/03	10.1109/DATE.2003.1253597	design, automation, and test in europe	date		463BE6FF	19390
7E83B06F	A New Task Model for Streaming Applications and Its Schedulability Analysis	a new task model for streaming applications and its schedulability analysis	2005	2005/03/07	10.1109/DATE.2005.26	design, automation, and test in europe	date		463BE6FF	18762
7E9B215F	Compact hardware design of Whirlpool hashing core	compact hardware design of whirlpool hashing core	2007	2007/04/16	10.1109/DATE.2007.364468	design, automation, and test in europe	date		463BE6FF	19111
7ABA169C	Testing RF circuits with true non-intrusive built-in sensors	testing rf circuits with true non intrusive built in sensors	2012	2012/03/12		design, automation, and test in europe	date		463BE6FF	17637
7FA9E5BB	Automatic transition between structural system views in a safety relevant embedded systems development process	automatic transition between structural system views in a safety relevant embedded systems development process	2012	2012/03/12	10.1109/DATE.2012.6176607	design, automation, and test in europe	date		463BE6FF	19555
79AFDA68	Spatial pattern prediction based management of faulty data caches	spatial pattern prediction based management of faulty data caches	2014	2014/03	10.7873/DATE.2014.073	design, automation, and test in europe	date		463BE6FF	17577
7CF4F41D	Competitive Analysis of Dynamic Power Management Strategies for Systems with Multiple Power Savings States	competitive analysis of dynamic power management strategies for systems with multiple power savings states	2002	2002/03/04	10.1109/DATE.2002.998258	design, automation, and test in europe	date		463BE6FF	17610
77DA119E	Simultaneous budget and buffer size computation for throughput-constrained task graphs	simultaneous budget and buffer size computation for throughput constrained task graphs	2010	2010/03/08	10.1109/DATE.2010.5457082	design, automation, and test in europe	date		463BE6FF	17429
79B6D9EE	Capturing post-silicon variation by layout-aware path-delay testing	capturing post silicon variation by layout aware path delay testing	2013	2013/03/18	10.7873/DATE.2013.071	design, automation, and test in europe	date		463BE6FF	17605
7CF7BDB2	Energy-Aware Adaptive Checkpointing in Embedded Real-Time Systems	energy aware adaptive checkpointing in embedded real time systems	2003	2003/03/03	10.1109/DATE.2003.1253723	design, automation, and test in europe	date		463BE6FF	17944
79CCFCD0	Memory arbitration and cache management in stream-based systems	memory arbitration and cache management in stream based systems	2000	2000/01/01	10.1109/DATE.2000.840048	design, automation, and test in europe	date		463BE6FF	18256
7CFDECEB	Energy and execution time analysis of a software-based trusted platform module	energy and execution time analysis of a software based trusted platform module	2007	2007/04/16	10.1109/DATE.2007.364446	design, automation, and test in europe	date		463BE6FF	18760
7D501A46	Efficient Computation of Discharge Current Upper Bounds for Clustered Sleep Transistor Sizing	efficient computation of discharge current upper bounds for clustered sleep transistor sizing	2007	2007/04	10.1109/DATE.2007.364520	design, automation, and test in europe	date		463BE6FF	18965
7581CDBB	A case study on the application of real phase-change RAM to main memory subsystem	a case study on the application of real phase change ram to main memory subsystem	2012	2012/03/12	10.1109/DATE.2012.6176474	design, automation, and test in europe	date		463BE6FF	19461
7D031202	Systematic and optimal design of CMOS two-stage opamps with hybrid cascode compensation	systematic and optimal design of cmos two stage opamps with hybrid cascode compensation	2006	2006	10.1109/DATE.2006.244037	design, automation, and test in europe	date		463BE6FF	19012
724B9820	Designing closer to the edge [deep submicron processes]	designing closer to the edge deep submicron processes	2000	2000	10.1109/DATE.2000.840852	design automation and test in europe	date		463BE6FF	17464
7F770105	Formal semantics for PSL modeling layer and application to the verification of transactional models	formal semantics for psl modeling layer and application to the verification of transactional models	2010	2010/03/08	10.1109/DATE.2010.5456991	design, automation, and test in europe	date		463BE6FF	17508
85BB9D88	Formal Verification of SystemC Designs Using a Petri-Net based Representation	formal verification of systemc designs using a petri net based representation	2006	2006	10.1109/DATE.2006.244076	design automation and test in europe	date		463BE6FF	19555
7A85FC6B	Interactive presentation: Pulse propagation for the detection of small delay defects	interactive presentation pulse propagation for the detection of small delay defects	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	17619
7FD474F5	A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation	a logic level design methodology for a secure dpa resistant asic or fpga implementation	2004	2004/02/16	10.1109/DATE.2004.1268856	design, automation, and test in europe	date		463BE6FF	16496
8035C0DD	Systematic design of a programmable low-noise CMOS neural interface for cell activity recording	systematic design of a programmable low noise cmos neural interface for cell activity recording	2011	2011/03	10.1109/DATE.2011.5763139	design, automation, and test in europe	date		463BE6FF	19505
783F2314	A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation	a spice compatible model of graphene nano ribbon field effect transistors enabling circuit level delay and power analysis under process variation	2013	2013/03/18	10.7873/DATE.2013.359	design, automation, and test in europe	date		463BE6FF	17539
7A64BF53	Fast cache and bus power estimation for parameterized system-on-a-chip design	fast cache and bus power estimation for parameterized system on a chip design	2000	2000/01/01	10.1109/DATE.2000.840292	design, automation, and test in europe	date		463BE6FF	18734
7D45BF82	Constructing Symbolic Models for the Input/Output Behavior of Periodically Time-Varying Systems Using Harmonic Transfer Matrices	constructing symbolic models for the input output behavior of periodically time varying systems using harmonic transfer matrices	2002	2002/03/04	10.1109/DATE.2002.998285	design, automation, and test in europe	date		463BE6FF	19377
7D8D336A	The influence of real-time constraints on the design of FlexRay-based systems	the influence of real time constraints on the design of flexray based systems	2009	2009/04/20	10.1109/DATE.2009.5090782	design, automation, and test in europe	date		463BE6FF	19141
81299CA0	Improving constant-coefficient multiplier verification by partial product identification	improving constant coefficient multiplier verification by partial product identification	2008	2008/03/10	10.1109/DATE.2008.4484774	design, automation, and test in europe	date		463BE6FF	19406
7E861747	Automatic scan insertion and pattern generation for asynchronous circuits	automatic scan insertion and pattern generation for asynchronous circuits	2004	2004/02/16	10.1109/DATE.2004.1268924	design, automation, and test in europe	date		463BE6FF	19167
7E56247A	Controlled timing-error acceptance for low energy IDCT design	controlled timing error acceptance for low energy idct design	2011	2011/03	10.1109/DATE.2011.5763129	design, automation, and test in europe	date		463BE6FF	19320
76E6EB3E	State-of-the-art tools and techniques for quantitative modeling and analysis of embedded systems	state of the art tools and techniques for quantitative modeling and analysis of embedded systems	2012	2012/03/12	10.1109/DATE.2012.6176499	design, automation, and test in europe	date		463BE6FF	17628
8616B444	Buffer Space Optimisation with Communication Synthesis and Traffic Shaping for NoCs	buffer space optimisation with communication synthesis and traffic shaping for nocs	2006	2006	10.1109/DATE.2006.244069	design automation and test in europe	date		463BE6FF	19555
8152DB05	An automated design flow for vibration-based energy harvester systems	an automated design flow for vibration based energy harvester systems	2009	2009/04/20	10.1109/DATE.2009.5090881	design, automation, and test in europe	date		463BE6FF	19184
7D033B3B	Refinement of Mixed-Signal Systems with Affine Arithmetic	refinement of mixed signal systems with affine arithmetic	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18798
7B206117	Hardware synthesis from C/C++	hardware synthesis from c c	1999	1999/01/01	10.1109/DATE.1999.761152	design, automation, and test in europe	date		463BE6FF	18032
78C257DD	A compression-based area-efficient recovery architecture for nonvolatile processors	a compression based area efficient recovery architecture for nonvolatile processors	2012	2012/03/12	10.1109/DATE.2012.6176714	design, automation, and test in europe	date		463BE6FF	16905
7EA6454E	Reducing the Sub-threshold and Gate-tunneling Leakage of SRAM Cells using Dual-Vt and Dual-Tox Assignment	reducing the sub threshold and gate tunneling leakage of sram cells using dual vt and dual tox assignment	2006	2006	10.1109/DATE.2006.243896	design, automation, and test in europe	date		463BE6FF	18820
812B5CD7	A multi-objective decision-theoretic exploration algorithm for platform-based design	a multi objective decision theoretic exploration algorithm for platform based design	2011	2011/03	10.1109/DATE.2011.5763311	design, automation, and test in europe	date		463BE6FF	19411
7D9FDE16	Efficient Assertion Based Verification using TLM	efficient assertion based verification using tlm	2006	2006	10.1109/DATE.2006.244005	design, automation, and test in europe	date		463BE6FF	18980
7E50531D	Time properties of the BuST protocol under the NPA budget allocation scheme	time properties of the bust protocol under the npa budget allocation scheme	2008	2008/03/10	10.1109/DATE.2008.4484820	design, automation, and test in europe	date		463BE6FF	19494
7C5C05E5	Interactive presentation: An SoC test scheduling algorithm using reconfigurable union wrappers	interactive presentation an soc test scheduling algorithm using reconfigurable union wrappers	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19345
77FB2BB7	Radix 4 SRT Division with Quotient Prediction and Operand Scaling	radix 4 srt division with quotient prediction and operand scaling	2007	2007/04	10.1109/DATE.2007.364590	design, automation, and test in europe	date		463BE6FF	17631
7E4405E8	Integration of an advanced emergency call subsystem into a car-gateway platform	integration of an advanced emergency call subsystem into a car gateway platform	2009	2009/04/20	10.1109/DATE.2009.5090828	design, automation, and test in europe	date		463BE6FF	19317
80B632D5	Heterogeneous Behavioral Hierarchy for System Level Designs	heterogeneous behavioral hierarchy for system level designs	2006	2006	10.1109/DATE.2006.243955	design, automation, and test in europe	date		463BE6FF	19049
760C06A7	On Power-profiling and Pattern Generation for Power-safe Scan Tests	on power profiling and pattern generation for power safe scan tests	2007	2007/04	10.1109/DATE.2007.364648	design, automation, and test in europe	date		463BE6FF	19428
7E0C9CDE	Timing Verification with Crosstalk for Transparently Latched Circuits	timing verification with crosstalk for transparently latched circuits	2003	2003/03/03	10.1109/DATE.2003.1253587	design, automation, and test in europe	date		463BE6FF	19483
7B0365B5	Run and be safe: mixed-criticality scheduling with temporary processor speedup	run and be safe mixed criticality scheduling with temporary processor speedup	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80CF1194	As-Robust-As-Possible test generation in the presence of small delay defects using pseudo-Boolean optimization	as robust as possible test generation in the presence of small delay defects using pseudo boolean optimization	2011	2011/03	10.1109/DATE.2011.5763207	design, automation, and test in europe	date		463BE6FF	19453
80C199C7	An asynchronous synthesis toolset using Verilog	an asynchronous synthesis toolset using verilog	2004	2004/02/16	10.1109/DATE.2004.1268948	design, automation, and test in europe	date		463BE6FF	19301
5C226A01	Interactive presentation: Efficient computation of discharge current upper bounds for clustered slee	interactive presentation efficient computation of discharge current upper bounds for clustered slee	2007			design, automation, and test in europe	date		463BE6FF	19555
7DCAA0B7	Concurrent placement, capacity provisioning, and request flow control for a distributed cloud infrastructure	concurrent placement capacity provisioning and request flow control for a distributed cloud infrastructure	2014	2014/03	10.7873/DATE.2014.292	design, automation, and test in europe	date		463BE6FF	19555
7703A51C	Design of an ultra-low power device for aircraft structural health monitoring	design of an ultra low power device for aircraft structural health monitoring	2013	2013/03/18	10.7873/DATE.2013.236	design, automation, and test in europe	date		463BE6FF	17484
8154F1BE	A Solution for Hardware Emulation of Non Volatile Memory Macrocells	a solution for hardware emulation of non volatile memory macrocells	2003	2003/03/03	10.1109/DATE.2003.1186706	design, automation, and test in europe	date		463BE6FF	19246
7DD1BB01	An efficient learning procedure for multiple implication checks	an efficient learning procedure for multiple implication checks	2001	2001/03/13	10.1109/DATE.2001.915012	design, automation, and test in europe	date		463BE6FF	19419
7C131CEC	Effective resource management towards efficient computing	effective resource management towards efficient computing	2014	2014/03	10.7873/DATE.2014.148	design, automation, and test in europe	date		463BE6FF	19555
7E4EC49F	The ARTEMIS cross-domain architecture for embedded systems	the artemis cross domain architecture for embedded systems	2007	2007/04/16	10.1109/DATE.2007.364506	design, automation, and test in europe	date		463BE6FF	17578
7DCA85C0	Closing the gap between UML-based modeling, simulation and synthesis of combined HW/SW systems	closing the gap between uml based modeling simulation and synthesis of combined hw sw systems	2010	2010/03/08	10.1109/DATE.2010.5456990	design, automation, and test in europe	date		463BE6FF	17026
7E69F916	Energy-aware system design for wireless multimedia	energy aware system design for wireless multimedia	2004	2004/02/16	10.1109/DATE.2004.1269043	design, automation, and test in europe	date		463BE6FF	18795
7DDA67AC	An Efficient Static Algorithm for Computing the Soft Error Rates of Combinational Circuits	an efficient static algorithm for computing the soft error rates of combinational circuits	2006	2006	10.1109/DATE.2006.244060	design, automation, and test in europe	date		463BE6FF	18579
59A1F33C	Reliable design: a system perspective [Tutorial]	reliable design a system perspective tutorial	2004	2004	10.1109/DATE.2004.1268811	design, automation, and test in europe	date		463BE6FF	19555
81009BCA	A Low Device Occupation IP to Implement Rijndael Algorithm	a low device occupation ip to implement rijndael algorithm	2003	2003/03/03	10.1109/DATE.2003.1253799	design, automation, and test in europe	date		463BE6FF	19194
7CF20DB4	Scalable liveness verification for communication fabrics	scalable liveness verification for communication fabrics	2014	2014/03	10.7873/DATE.2014.126	design, automation, and test in europe	date		463BE6FF	19555
81004390	Load Distribution with the Proximity Congestion Awareness in a Network on Chip	load distribution with the proximity congestion awareness in a network on chip	2003	2003/03/03	10.1109/DATE.2003.1253765	design, automation, and test in europe	date		463BE6FF	17113
7E4FC654	Analog test design with IDD measurements for the detection of parametric and catastrophic faults	analog test design with idd measurements for the detection of parametric and catastrophic faults	1998	1998/02/23	10.1109/DATE.1998.655953	design, automation, and test in europe	date		463BE6FF	18672
7609FB37	Wavefront technology mapping	wavefront technology mapping	1999	1999/01/01	10.1109/DATE.1999.761178	design, automation, and test in europe	date		463BE6FF	18413
7F2FB0CD	Analog circuit reliability in sub-32 nanometer CMOS: Analysis and mitigation	analog circuit reliability in sub 32 nanometer cmos analysis and mitigation	2011	2011/03	10.1109/DATE.2011.5763239	design, automation, and test in europe	date		463BE6FF	19338
7E643C2F	Exploring parallelizations of applications for MPSoC platforms using MPA	exploring parallelizations of applications for mpsoc platforms using mpa	2009	2009/04/20	10.1109/DATE.2009.5090836	design, automation, and test in europe	date		463BE6FF	18890
0465911E	Proceedings of the conference on Design, automation and test in Europe	proceedings of the conference on design automation and test in europe	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19555
7DC44417	Run-time power-gating in caches of GPUs for leakage energy savings	run time power gating in caches of gpus for leakage energy savings	2012	2012/03/12	10.1109/DATE.2012.6176483	design, automation, and test in europe	date		463BE6FF	18854
812FFD7B	A network-on-chip with 3Gbps/wire serialized on-chip interconnect using adaptive control schemes	a network on chip with 3gbps wire serialized on chip interconnect using adaptive control schemes	2006	2006	10.1109/DATE.2006.243986	design, automation, and test in europe	date		463BE6FF	19318
80CDE576	Power-Performance Trade-Offs in Nanometer-Scale Multi-Level Caches Considering Total Leakage	power performance trade offs in nanometer scale multi level caches considering total leakage	2005	2005/03/07	10.1109/DATE.2005.243	design, automation, and test in europe	date		463BE6FF	19163
7D7CA164	Dual-Vth leakage reduction with fast clock skew scheduling enhancement	dual vth leakage reduction with fast clock skew scheduling enhancement	2010	2010/03/08	10.1109/DATE.2010.5457149	design, automation, and test in europe	date		463BE6FF	17496
77AEA78E	Yield and timing constrained spare TSV assignment for three-dimensional integrated circuits	yield and timing constrained spare tsv assignment for three dimensional integrated circuits	2014	2014/03	10.7873/DATE.2014.118	design, automation, and test in europe	date		463BE6FF	19404
7F2A269B	Low complexity LDPC code decoders for next generation standards	low complexity ldpc code decoders for next generation standards	2007	2007/04/16	10.1109/DATE.2007.364613	design, automation, and test in europe	date		463BE6FF	18241
814DDD47	Efficient cache architectures for reliable hybrid voltage operation using EDC codes	efficient cache architectures for reliable hybrid voltage operation using edc codes	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	17645
777942C0	Accelerating complex brain-model simulations on GPU platforms	accelerating complex brain model simulations on gpu platforms	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
8073B420	Energy minimization with soft real-time and DVS for uniprocessor and multiprocessor embedded systems	energy minimization with soft real time and dvs for uniprocessor and multiprocessor embedded systems	2007	2007/04/16	10.1109/DATE.2007.364537	design, automation, and test in europe	date		463BE6FF	19128
7DCBDD38	Peripheral-Conscious Scheduling on Energy Minimization for Weakly Hard Real-time Systems	peripheral conscious scheduling on energy minimization for weakly hard real time systems	2007	2007/04	10.1109/DATE.2007.364387	design, automation, and test in europe	date		463BE6FF	19214
78146FF1	Wireless interconnect for board and chip level	wireless interconnect for board and chip level	2013	2013/03/18	10.7873/DATE.2013.201	design, automation, and test in europe	date		463BE6FF	17309
812601BD	Statistical Timing Analysis with Extended Pseudo-Canonical Timing Model	statistical timing analysis with extended pseudo canonical timing model	2005	2005/03/07	10.1109/DATE.2005.280	design, automation, and test in europe	date		463BE6FF	16897
80C9690D	Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors	performance asymmetry aware topology virtualization for defect tolerant noc based many core processors	2010	2010/03/08	10.1109/DATE.2010.5457060	design, automation, and test in europe	date		463BE6FF	19366
7CF0717E	Ultra low-power 12-bit SAR ADC for RFID applications	ultra low power 12 bit sar adc for rfid applications	2010	2010/03/08	10.1109/DATE.2010.5456968	design, automation, and test in europe	date		463BE6FF	19359
7DACBCE6	MOUSSE: scaling MOdelling and verification to complex heterogeneoUS embedded systems evolution	mousse scaling modelling and verification to complex heterogeneous embedded systems evolution	2012	2012/03/12		design, automation, and test in europe	date		463BE6FF	19483
7BFA05D6	STABLE: A new QF-BV SMT solver for hard verification problems combining Boolean reasoning with computer algebra	stable a new qf bv smt solver for hard verification problems combining boolean reasoning with computer algebra	2011	2011/03	10.1109/DATE.2011.5763035	design, automation, and test in europe	date		463BE6FF	17399
80B0124C	A Code Transformation-Based Methodology for Improving I-Cache Performance of DSP Applications	a code transformation based methodology for improving i cache performance of dsp applications	2002	2002/03/04	10.1109/DATE.2002.998418	design, automation, and test in europe	date		463BE6FF	18800
7F01172F	Clock skew scheduling for soft-error-tolerant sequential circuits	clock skew scheduling for soft error tolerant sequential circuits	2010	2010/03/08	10.1109/DATE.2010.5456956	design, automation, and test in europe	date		463BE6FF	17613
7EE3758F	Compiler-driven FPGA-area allocation for reconfigurable computing	compiler driven fpga area allocation for reconfigurable computing	2006	2006	10.1109/DATE.2006.243738	design, automation, and test in europe	date		463BE6FF	18627
7CD1B593	Lower bounds on the power consumption in scheduled data flow graphs with resource constraints (poster paper)	lower bounds on the power consumption in scheduled data flow graphs with resource constraints poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	18373
7DC81F16	Scalable adaptive scan (SAS)	scalable adaptive scan sas	2009	2009/04/20	10.1109/DATE.2009.5090896	design, automation, and test in europe	date		463BE6FF	19256
7EE1D0A9	Networks on Chip: A New Paradigm for Systems on Chip Design	networks on chip a new paradigm for systems on chip design	2002	2002/03/04	10.1109/DATE.2002.998307	design, automation, and test in europe	date		463BE6FF	16520
7E85E494	Research and innovation on advanced computing: an EU Perspective	research and innovation on advanced computing an eu perspective	2012	2012/03/12	10.1109/DATE.2012.6176539	design, automation, and test in europe	date		463BE6FF	19555
7DBF059A	Noise Figure Evaluation Using Low Cost BIST	noise figure evaluation using low cost bist	2005	2005/03/07	10.1109/DATE.2005.224	design, automation, and test in europe	date		463BE6FF	19476
7E6292C2	Designing micro/nano systems for a safer and healthier tomorrow	designing micro nano systems for a safer and healthier tomorrow	2008	2008/03/10	10.1109/DATE.2008.4484649	design, automation, and test in europe	date		463BE6FF	19555
7DE07CE0	System level clock tree synthesis for power optimization	system level clock tree synthesis for power optimization	2007	2007/04/16	10.1109/DATE.2007.364543	design, automation, and test in europe	date		463BE6FF	19440
7DC268B5	Machine learning-based anomaly detection for post-silicon bug diagnosis	machine learning based anomaly detection for post silicon bug diagnosis	2013	2013/03/18	10.7873/DATE.2013.112	design, automation, and test in europe	date		463BE6FF	19375
80FB8F13	SoftContract: an assertion-based software development process that enables design-by-contract	softcontract an assertion based software development process that enables design by contract	2004	2004/02/16	10.1109/DATE.2004.1268873	design, automation, and test in europe	date		463BE6FF	18846
786C1FFB	HLC: software-based half-level-cell flash memory	hlc software based half level cell flash memory	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
5EE1E462	Hot topic session: How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level?	hot topic session how to solve the current memory access and data transfer bottlenecks at the processor architecture or at the compiler level	2000			design, automation, and test in europe	date		463BE6FF	19483
7EB6405D	Evaluation of Applying SpecC to the Integrated Design Method of Device Driver and Device	evaluation of applying specc to the integrated design method of device driver and device	2003	2003/03/03	10.1109/DATE.2003.1253819	design, automation, and test in europe	date		463BE6FF	19226
7C1F67CF	Profit maximization through process variation aware high level synthesis with speed binning	profit maximization through process variation aware high level synthesis with speed binning	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19555
7ED2C92B	Code placement in hardware/software co-synthesis to improve performance and reduce cost	code placement in hardware software co synthesis to improve performance and reduce cost	2001	2001/03/13	10.1109/DATE.2001.915089	design, automation, and test in europe	date		463BE6FF	19057
76164351	Interactive presentation: Single-ended coding techniques for off-chip interconnects to commodity memory	interactive presentation single ended coding techniques for off chip interconnects to commodity memory	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19525
7DCE17E1	Supporting Task Migration in Multi-Processor Systems-on-Chip: A Feasibility Study	supporting task migration in multi processor systems on chip a feasibility study	2006	2006	10.1109/DATE.2006.243952	design, automation, and test in europe	date		463BE6FF	17959
779F5FF1	Synthesis algorithm of parallel index generation units	synthesis algorithm of parallel index generation units	2014	2014/03	10.7873/DATE.2014.310	design, automation, and test in europe	date		463BE6FF	17560
7C9C517E	Engine control: task modeling and analysis	engine control task modeling and analysis	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17601
7F069935	Network processing challenges and an experimental NPU platform [network processor unit]	network processing challenges and an experimental npu platform network processor unit	2003	2003	10.1109/DATE.2003.1253807	design, automation, and test in europe	date		463BE6FF	19555
7EFCAF7B	SEU-aware resource binding for modular redundancy based designs on FPGAs	seu aware resource binding for modular redundancy based designs on fpgas	2009	2009/04/20	10.1109/DATE.2009.5090832	design, automation, and test in europe	date		463BE6FF	17586
7EFC6D81	A Lightweight Approach for Embedded Reconfiguration of FPGAs	a lightweight approach for embedded reconfiguration of fpgas	2003	2003/03/03	10.1109/DATE.2003.1253642	design, automation, and test in europe	date		463BE6FF	14823
76709F7F	Evaluation of a new RFID system performance monitoring approach	evaluation of a new rfid system performance monitoring approach	2012	2012/03/12	10.1109/DATE.2012.6176591	design, automation, and test in europe	date		463BE6FF	19555
7B667A5D	Mutation analysis with coverage discounting	mutation analysis with coverage discounting	2013	2013/03/18	10.7873/DATE.2013.021	design, automation, and test in europe	date		463BE6FF	17614
7EDE8424	Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures	buffer minimization of real time streaming applications scheduling on hybrid cpu fpga architectures	2009	2009/04/20	10.1109/DATE.2009.5090901	design, automation, and test in europe	date		463BE6FF	19180
812DF6BB	Deterministic software-based self-testing of embedded processor cores	deterministic software based self testing of embedded processor cores	2001	2001/03/13	10.1109/DATE.2001.915006	design, automation, and test in europe	date		463BE6FF	18219
7F3DBEDF	Design as you see FIT: system-level soft error analysis of sequential circuits	design as you see fit system level soft error analysis of sequential circuits	2009	2009/04/20	10.1109/DATE.2009.5090770	design, automation, and test in europe	date		463BE6FF	19307
7C46254E	Advancing CMOS with carbon electronics	advancing cmos with carbon electronics	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19403
800E44E8	Creating Value Through Test	creating value through test	2003	2003/03/03	10.1109/DATE.2003.1253643	design, automation, and test in europe	date		463BE6FF	19380
7F70C8CF	A system level exploration platform and methodology for network applications based on configurable processors	a system level exploration platform and methodology for network applications based on configurable processors	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18870
7D5E17D4	Timing correction and optimization with adaptive delay sequential elements	timing correction and optimization with adaptive delay sequential elements	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19380
80B55373	Clock domain crossing fault model and coverage metric for validation of SoC design	clock domain crossing fault model and coverage metric for validation of soc design	2007	2007/04/16	10.1109/DATE.2007.364491	design, automation, and test in europe	date		463BE6FF	19429
7F3CC509	A method for design of impulse bursts noise filters optimized for FPGA implementations	a method for design of impulse bursts noise filters optimized for fpga implementations	2010	2010/03/08	10.1109/DATE.2010.5457094	design, automation, and test in europe	date		463BE6FF	17574
80A3A94C	Data-flow transformations using Taylor expansion diagrams	data flow transformations using taylor expansion diagrams	2007	2007/04/16	10.1109/DATE.2007.364634	design, automation, and test in europe	date		463BE6FF	19178
7A9281ED	Embedded HW/SW platform for on-the-fly testing of true random number generators	embedded hw sw platform for on the fly testing of true random number generators	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
75CBAF42	Sensor-wise methodology to face NBTI stress of NoC buffers	sensor wise methodology to face nbti stress of noc buffers	2013	2013/03/18	10.7873/DATE.2013.216	design, automation, and test in europe	date		463BE6FF	19498
7995A4AA	Over-approximating loops to prove properties using bounded model checking	over approximating loops to prove properties using bounded model checking	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19318
8159FA9C	Ultra-low power mixed-signal design platform using subthreshold source-coupled circuits	ultra low power mixed signal design platform using subthreshold source coupled circuits	2010	2010/03/08	10.1109/DATE.2010.5457110	design, automation, and test in europe	date		463BE6FF	19380
80BAC789	High-quality sub-function construction in functional decomposition based on information relationship measures	high quality sub function construction in functional decomposition based on information relationship measures	2001	2001/03/13	10.1109/DATE.2001.915053	design, automation, and test in europe	date		463BE6FF	19266
7F123750	Performance modeling of analog integrated circuits using least-squares support vector machines	performance modeling of analog integrated circuits using least squares support vector machines	2004	2004/02/16	10.1109/DATE.2004.1268887	design, automation, and test in europe	date		463BE6FF	18167
7F0EAC82	A power optimized display memory organization for handheld user terminals	a power optimized display memory organization for handheld user terminals	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19003
813BBCB4	Systematic Power-Performance Trade-Off in MPEG-4 by Means of Selective Function Inlining Steered by Address Optimization Opportunities	systematic power performance trade off in mpeg 4 by means of selective function inlining steered by address optimization opportunities	2002	2002/03/04	10.1109/DATE.2002.998435	design, automation, and test in europe	date		463BE6FF	19470
809D8355	An Approach to Model Checking for Nonlinear Analog Systems	an approach to model checking for nonlinear analog systems	2002	2002/03/04	10.1109/DATE.2002.998436	design, automation, and test in europe	date		463BE6FF	19555
7C801422	Exploring topologies for source-synchronous ring-based network-on-chip	exploring topologies for source synchronous ring based network on chip	2013	2013/03/18	10.7873/DATE.2013.214	design, automation, and test in europe	date		463BE6FF	17605
7959204F	Pipelets: self-organizing software pipelines for many-core architectures	pipelets self organizing software pipelines for many core architectures	2013	2013/03/18	10.7873/DATE.2013.308	design, automation, and test in europe	date		463BE6FF	17605
78FF068C	Reverse engineering digital circuits using functional analysis	reverse engineering digital circuits using functional analysis	2013	2013/03/18	10.7873/DATE.2013.264	design, automation, and test in europe	date		463BE6FF	19231
80102D1A	Conservative open-page policy for mixed time-criticality memory controllers	conservative open page policy for mixed time criticality memory controllers	2013	2013/03/18	10.7873/DATE.2013.118	design, automation, and test in europe	date		463BE6FF	18970
7AD52659	The future of flexible HW platform architectures	the future of flexible hw platform architectures	2000	2000	10.1109/DATE.2000.840851	design automation and test in europe	date		463BE6FF	19555
78A24685	AIL: description of a global electronic architecture at the vehicle scale	ail description of a global electronic architecture at the vehicle scale	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19555
79BBF6FA	Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors	characterizing power delivery systems with on off chip voltage regulators for many core processors	2014	2014/03	10.7873/DATE.2014.060	design, automation, and test in europe	date		463BE6FF	17633
816D227F	Layout-driven high level synthesis for FPGA based architectures	layout driven high level synthesis for fpga based architectures	1998	1998/02/23	10.1109/DATE.1998.655896	design, automation, and test in europe	date		463BE6FF	16464
804FC8D3	A concurrent testing method for NoC switches	a concurrent testing method for noc switches	2006	2006	10.1109/DATE.2006.244018	design, automation, and test in europe	date		463BE6FF	18617
7BA94F0F	Smart devices panel session â€” Integrating the real world interfaces	smart devices panel session integrating the real world interfaces	2011	2011/03	10.1109/DATE.2011.5763147	design, automation, and test in europe	date		463BE6FF	19555
807D872C	Programming MPSoC platforms: road works ahead!	programming mpsoc platforms road works ahead	2009	2009/04/20	10.1109/DATE.2009.5090917	design, automation, and test in europe	date		463BE6FF	18989
81584C63	Masking the Energy Behavior of DES Encryption	masking the energy behavior of des encryption	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	17497
7A99BF16	Crosstalk Alleviation for Dynamic PLAs	crosstalk alleviation for dynamic plas	2002	2002/03/04	10.1109/DATE.2002.998373	design, automation, and test in europe	date		463BE6FF	19555
78D09809	S/DC: a storage and energy efficient data prefetcher	s dc a storage and energy efficient data prefetcher	2012	2012/03/12	10.1109/DATE.2012.6176515	design, automation, and test in europe	date		463BE6FF	17624
803ACAF4	Graphical model debugger framework for embedded systems	graphical model debugger framework for embedded systems	2010	2010/03/08	10.1109/DATE.2010.5457232	design, automation, and test in europe	date		463BE6FF	17656
816A999C	Butterfly and benes-based on-chip communication networks for multiprocessor turbo decoding	butterfly and benes based on chip communication networks for multiprocessor turbo decoding	2007	2007/04/16	10.1109/DATE.2007.364668	design, automation, and test in europe	date		463BE6FF	18627
7D576958	An Improved FPGA Implementation of the Modified Hybrid Hiding Encryption Algorithm (MHHEA) for Data Communication Security	an improved fpga implementation of the modified hybrid hiding encryption algorithm mhhea for data communication security	2005	2005/03/07	10.1109/DATE.2005.58	design, automation, and test in europe	date		463BE6FF	19303
75F8BF2B	Interactive presentation: Boosting SER test for RF transceivers by simple DSP technique	interactive presentation boosting ser test for rf transceivers by simple dsp technique	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19393
7A50C96F	Combining adaptive alternate test and multi-site	combining adaptive alternate test and multi site	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19406
799DCCAF	Power-efficient accelerator allocation in adaptive dark silicon many-core systems	power efficient accelerator allocation in adaptive dark silicon many core systems	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
81608996	The Accidental Detection Index as a Fault Ordering Heuristic for Full-Scan Circuits	the accidental detection index as a fault ordering heuristic for full scan circuits	2005	2005/03/07	10.1109/DATE.2005.306	design, automation, and test in europe	date		463BE6FF	19410
79B37138	Static timing analysis taking crosstallk into account	static timing analysis taking crosstallk into account	2000	2000/01/01	10.1109/DATE.2000.840310	design, automation, and test in europe	date		463BE6FF	19280
80D90F6F	Layout-Driven SOC Test Architecture Design for Test Time and Wire Length Minimization	layout driven soc test architecture design for test time and wire length minimization	2003	2003/03/03	10.1109/DATE.2003.1253695	design, automation, and test in europe	date		463BE6FF	18582
7BAFC71F	MEDS: mockup electronic data sheets for automated testing of cyber-physical systems using digital mockups	meds mockup electronic data sheets for automated testing of cyber physical systems using digital mockups	2012	2012/03/12	10.1109/DATE.2012.6176585	design, automation, and test in europe	date		463BE6FF	19555
7D4E969A	An adaptable FPGA-based system for regular expression matching	an adaptable fpga based system for regular expression matching	2008	2008/03/10	10.1145/1403375.1403681	design, automation, and test in europe	date		463BE6FF	19163
7F1E738B	Facilitating timing debug by logic path correspondence	facilitating timing debug by logic path correspondence	2014	2014/03	10.7873/DATE.2014.270	design, automation, and test in europe	date		463BE6FF	19555
80A7714F	On-chip Stack Based Memory Organization for Low Power Embedded Architectures	on chip stack based memory organization for low power embedded architectures	2003	2003/03/03	10.1109/DATE.2003.1253748	design, automation, and test in europe	date		463BE6FF	19077
8049DAF0	Reuse-aware modulo scheduling for stream processors	reuse aware modulo scheduling for stream processors	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19419
7D742313	Power Saving Techniques for Wireless LANs	power saving techniques for wireless lans	2005	2005/03/07	10.1109/DATE.2005.242	design, automation, and test in europe	date		463BE6FF	19079
807984C8	Context-aware performance analysis for efficient embedded system design	context aware performance analysis for efficient embedded system design	2004	2004/02/16	10.1007/978-1-4020-6488-3_5	design, automation, and test in europe	date		463BE6FF	18018
7D211986	Hardware Accelerated Collision Detection - An Architecture and Simulation Results	hardware accelerated collision detection an architecture and simulation results	2005	2005/03/07	10.1109/DATE.2005.167	design, automation, and test in europe	date		463BE6FF	19133
7D32E979	Improved visibility in one-to-many trace concretization	improved visibility in one to many trace concretization	2008	2008/03/10	10.1109/DATE.2008.4484775	design, automation, and test in europe	date		463BE6FF	19468
7EEB70C1	MINCE: matching instructions using combinational equivalence for extensible processor	mince matching instructions using combinational equivalence for extensible processor	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19099
7FA9DF51	Increased accuracy through noise injection in abstract RTOS simulation	increased accuracy through noise injection in abstract rtos simulation	2009	2009/04/20	10.1109/DATE.2009.5090925	design, automation, and test in europe	date		463BE6FF	19418
804746C6	Simulation-guided property checking based on a multi-valued AR-automata	simulation guided property checking based on a multi valued ar automata	2001	2001/03/13	10.1109/DATE.2001.915111	design, automation, and test in europe	date		463BE6FF	18159
7F74BAC7	Energy evaluation of software implementations of block ciphers under memory constraints	energy evaluation of software implementations of block ciphers under memory constraints	2007	2007/04/16	10.1109/DATE.2007.364443	design, automation, and test in europe	date		463BE6FF	18696
7A80933C	High-speed software-based platform for embedded software of a single-chip MPEG-2 video encoder LSI with HDTV scalability	high speed software based platform for embedded software of a single chip mpeg 2 video encoder lsi with hdtv scalability	1999	1999/01/01	10.1109/DATE.1999.761138	design, automation, and test in europe	date		463BE6FF	18742
7B363734	Embedded tutorial: TRP: integrating embedded test and ATE	embedded tutorial trp integrating embedded test and ate	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19224
807FA543	Can IP quality be objectively measured?	can ip quality be objectively measured	2004	2004/02/16	10.1109/DATE.2004.1269264	design, automation, and test in europe	date		463BE6FF	18958
7DE32742	I 2 CRF: Incremental interconnect customization for embedded reconfigurable fabrics	i 2 crf incremental interconnect customization for embedded reconfigurable fabrics	2011	2011/03	10.1109/DATE.2011.5763217	design, automation, and test in europe	date		463BE6FF	19425
7D3A28D8	Compiler Support for Reducing Leakage Energy Consumption	compiler support for reducing leakage energy consumption	2003	2003/03/03	10.1109/DATE.2003.1253774	design, automation, and test in europe	date		463BE6FF	18363
01AAA3FF	Towards Network Topology Exploration of Mesh-Based Coarse-Grained Reconfigurable Architectures	towards network topology exploration of mesh based coarse grained reconfigurable architectures	2004			design, automation, and test in europe	date		463BE6FF	17573
7EF2D026	Formal refinement and model checking of an echo cancellation unit	formal refinement and model checking of an echo cancellation unit	2004	2004/02/16	10.1109/DATE.2004.1269214	design, automation, and test in europe	date		463BE6FF	19418
75BDB2D8	Optimizing remote accesses for offloaded kernels: application to high-level synthesis for FPGA	optimizing remote accesses for offloaded kernels application to high level synthesis for fpga	2013	2013/03/18	10.7873/DATE.2013.127	design, automation, and test in europe	date		463BE6FF	19555
77A44EA0	dSVM: Energy-efficient distributed Scratchpad Video Memory Architecture for the next-generation High Efficiency Video Coding	dsvm energy efficient distributed scratchpad video memory architecture for the next generation high efficiency video coding	2014	2014/03	10.7873/DATE.2014.033	design, automation, and test in europe	date		463BE6FF	17620
7FE5A9EC	A 6bit, 1.2GSps Low-Power Flash-ADC in 0.13"m Digital CMOS	a 6bit 1 2gsps low power flash adc in 0 13 m digital cmos	2005	2005/03/07	10.1109/DATE.2005.2	design, automation, and test in europe	date		463BE6FF	19318
78D4FDC6	Model-based protocol log generation for testing a telecommunication test harness using CLP	model based protocol log generation for testing a telecommunication test harness using clp	2014	2014/03	10.7873/DATE.2014.203	design, automation, and test in europe	date		463BE6FF	17181
775E7AB7	Consolidation, a modern "Moor of Venice" tale	consolidation a modern moor of venice tale	2009	2009/04/20		design, automation, and test in europe	date		463BE6FF	19555
7D915154	A crosstalk aware interconnect with variable cycle transmission	a crosstalk aware interconnect with variable cycle transmission	2004	2004/02/16	10.1109/DATE.2004.1268834	design, automation, and test in europe	date		463BE6FF	18223
7F6EFBD9	Network topology exploration of mesh-based coarse-grain reconfigurable architectures	network topology exploration of mesh based coarse grain reconfigurable architectures	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18254
7F069B0B	Virtual platforms: breaking new grounds	virtual platforms breaking new grounds	2012	2012/03/12	10.1109/DATE.2012.6176558	design, automation, and test in europe	date		463BE6FF	17185
7DE82E99	A Coverage Metric for the Validation of Interacting Processes	a coverage metric for the validation of interacting processes	2006	2006	10.1109/DATE.2006.243900	design, automation, and test in europe	date		463BE6FF	19267
794CD041	Automatic extraction of micro-architectural models of communication fabrics from register transfer level designs	automatic extraction of micro architectural models of communication fabrics from register transfer level designs	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7EF3C2BF	Understanding voltage variations in chip multiprocessors using a distributed power-delivery network	understanding voltage variations in chip multiprocessors using a distributed power delivery network	2007	2007/04/16	10.1109/DATE.2007.364663	design, automation, and test in europe	date		463BE6FF	17819
78D2BEE7	Scalable fault localization for SystemC TLM designs	scalable fault localization for systemc tlm designs	2013	2013/03/18	10.7873/DATE.2013.022	design, automation, and test in europe	date		463BE6FF	19336
79888082	On candidate fault sets for fault diagnosis and dominance graphs of equivalence classes	on candidate fault sets for fault diagnosis and dominance graphs of equivalence classes	2013	2013/03/18	10.7873/DATE.2013.228	design, automation, and test in europe	date		463BE6FF	19489
7DA2BAA2	On routing fixed escaped boundary pins for high speed boards	on routing fixed escaped boundary pins for high speed boards	2011	2011/03	10.1109/DATE.2011.5763080	design, automation, and test in europe	date		463BE6FF	19305
8095A7A4	An Enhanced Q-Sequence Augmented with Empty-Room-Insertion and Parenthesis Trees	an enhanced q sequence augmented with empty room insertion and parenthesis trees	2002	2002/03/04	10.1109/DATE.2002.998250	design, automation, and test in europe	date		463BE6FF	18208
7D34927A	Testing TSV-based three-dimensional stacked ICs	testing tsv based three dimensional stacked ics	2010	2010/03/08	10.1109/DATE.2010.5457087	design, automation, and test in europe	date		463BE6FF	18513
78B95CAC	DARP: Dynamically Adaptable Resilient Pipeline design in microprocessors	darp dynamically adaptable resilient pipeline design in microprocessors	2014	2014/03	10.7873/DATE.2014.075	design, automation, and test in europe	date		463BE6FF	17637
7EDDAB18	Globally optimized robust systems to overcome scaled CMOS reliability challenges	globally optimized robust systems to overcome scaled cmos reliability challenges	2008	2008/03/10	10.1109/DATE.2008.4484801	design, automation, and test in europe	date		463BE6FF	18980
774F04BD	Low-cost implementations of on-the-fly tests for random number generators	low cost implementations of on the fly tests for random number generators	2012	2012/03/12	10.1109/DATE.2012.6176635	design, automation, and test in europe	date		463BE6FF	19111
7E6FF969	NeuroFPGA-implementing artificial neural networks on programmable logic devices	neurofpga implementing artificial neural networks on programmable logic devices	2004	2004/02/16	10.1109/DATE.2004.1269233	design, automation, and test in europe	date		463BE6FF	18839
807219A4	Shock immunity enhancement via resonance damping in gyroscopes for automotive applications	shock immunity enhancement via resonance damping in gyroscopes for automotive applications	2009	2009/04/20	10.1109/DATE.2009.5090827	design, automation, and test in europe	date		463BE6FF	19318
7EF67BED	Computational Intelligence Characterization Method of Semiconductor Device	computational intelligence characterization method of semiconductor device	2005	2005/03/07	10.1109/DATE.2005.100	design, automation, and test in europe	date		463BE6FF	19555
77C03A05	Novel inexact memory aware algorithm co-design for energy efficient computation: algorithmic principles	novel inexact memory aware algorithm co design for energy efficient computation algorithmic principles	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7E3D1159	SubCALM: a program for hierarchical substrate coupling simulation on floorplan level	subcalm a program for hierarchical substrate coupling simulation on floorplan level	2004	2004/02/16	10.1109/DATE.2004.1268913	design, automation, and test in europe	date		463BE6FF	19209
7727A6D4	Multi-disciplinary integrated design automation tool for automotive cyber-physical systems	multi disciplinary integrated design automation tool for automotive cyber physical systems	2014	2014/03	10.7873/DATE.2014.328	design, automation, and test in europe	date		463BE6FF	17567
7B4BC4BB	Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores	adaptive cache management for a combined sram and dram cache hierarchy for multi cores	2013	2013/03/18	10.7873/DATE.2013.030	design, automation, and test in europe	date		463BE6FF	19306
7E54AD89	Optimal sizing of configurable devices to reduce variability in integrated circuits	optimal sizing of configurable devices to reduce variability in integrated circuits	2009	2009/04/20	10.1109/DATE.2009.5090880	design, automation, and test in europe	date		463BE6FF	19468
760A8BC8	Approximating the age of RF/analog circuits through re-characterization and statistical estimation	approximating the age of rf analog circuits through re characterization and statistical estimation	2014	2014/03	10.7873/DATE.2014.048	design, automation, and test in europe	date		463BE6FF	19555
78A53D05	Exact and approximate task assignment algorithms for pipelined software synthesis	exact and approximate task assignment algorithms for pipelined software synthesis	2008	2008/03/10	10.1109/DATE.2008.4484768	design, automation, and test in europe	date		463BE6FF	19391
7668683B	Device/circuit/architecture co-design of reliable STT-MRAM	device circuit architecture co design of reliable stt mram	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7B5572BC	Quantifying the impact of frequency scaling on the energy efficiency of the single-chip cloud computer	quantifying the impact of frequency scaling on the energy efficiency of the single chip cloud computer	2012	2012/03/12	10.1109/DATE.2012.6176459	design, automation, and test in europe	date		463BE6FF	19385
808FA6C2	Energy-efficient design for highly associative instruction caches in next-generation embedded processors	energy efficient design for highly associative instruction caches in next generation embedded processors	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19349
7EACED1A	Demand code paging for NAND flash in MMU-less embedded systems	demand code paging for nand flash in mmu less embedded systems	2011	2011/03		design, automation, and test in europe	date		463BE6FF	19390
7DC31FC9	Refinement Maps for Efficient Verification of Processor Models	refinement maps for efficient verification of processor models	2005	2005/03/07	10.1109/DATE.2005.257	design, automation, and test in europe	date		463BE6FF	18820
801811B6	Performance analysis of greedy shapers in real-time systems	performance analysis of greedy shapers in real time systems	2006	2006	10.1109/DATE.2006.243801	design, automation, and test in europe	date		463BE6FF	18753
7E628521	Fast statistical circuit analysis with finite-point based transistor model	fast statistical circuit analysis with finite point based transistor model	2007	2007/04/16	10.1109/DATE.2007.364492	design, automation, and test in europe	date		463BE6FF	19172
8052C66B	Synthesis for mixed CMOS/PTL logic	synthesis for mixed cmos ptl logic	2000	2000	10.1109/DATE.2000.840883	design automation and test in europe	date		463BE6FF	19370
7D9D5F40	Optimal regulation of traffic flows in networks-on-chip	optimal regulation of traffic flows in networks on chip	2010	2010/03/08	10.1109/DATE.2010.5457070	design, automation, and test in europe	date		463BE6FF	19148
759E9283	(Self-)reconfigurable Finite State Machines: Theory and Implementation	self reconfigurable finite state machines theory and implementation	2002	2002/03/04	10.1109/DATE.2002.998356	design, automation, and test in europe	date		463BE6FF	16216
7F418EC0	Performance-driven dual-rail insertion for chip-level pre-fabricated design	performance driven dual rail insertion for chip level pre fabricated design	2009	2009/04/20	10.1109/DATE.2009.5090678	design, automation, and test in europe	date		463BE6FF	19468
776DAE0A	On effective flip-chip routing via pseudo single redistribution layer	on effective flip chip routing via pseudo single redistribution layer	2012	2012/03/12	10.1109/DATE.2012.6176727	design, automation, and test in europe	date		463BE6FF	17507
7DF3B6F1	Temperature-aware scheduler based on thermal behavior grouping in multicore systems	temperature aware scheduler based on thermal behavior grouping in multicore systems	2009	2009/04/20	10.1109/DATE.2009.5090801	design, automation, and test in europe	date		463BE6FF	19216
75D97B25	Verifying jitter in an analog and mixed signal design using dynamic time warping	verifying jitter in an analog and mixed signal design using dynamic time warping	2012	2012/03/12	10.1109/DATE.2012.6176584	design, automation, and test in europe	date		463BE6FF	19555
77A55944	The RecoBlock SoC platform: a flexible array of reusable run-time-reconfigurable IP-blocks	the recoblock soc platform a flexible array of reusable run time reconfigurable ip blocks	2013	2013/03/18	10.7873/DATE.2013.176	design, automation, and test in europe	date		463BE6FF	17608
7D64FE55	Simultaneous FU and register binding based on network flow method	simultaneous fu and register binding based on network flow method	2008	2008/03/10	10.1109/DATE.2008.4484821	design, automation, and test in europe	date		463BE6FF	18408
7F25673E	Architectural and Technology Influence on the Optimal Total Power Consumption	architectural and technology influence on the optimal total power consumption	2006	2006	10.1109/DATE.2006.243869	design, automation, and test in europe	date		463BE6FF	19404
7A9FE2C1	MSim: A general cycle accurate simulation platform for memcomputing studies	msim a general cycle accurate simulation platform for memcomputing studies	2014	2014/03	10.7873/DATE.2014.278	design, automation, and test in europe	date		463BE6FF	19427
0DAD3183	Power Analysis of System-Level On-Chip Communication Architectures	power analysis of system level on chip communication architectures	2002			design, automation, and test in europe	date		463BE6FF	19555
7F1842D2	Implementation of parallel LFSR-based applications on an adaptive DSP featuring a pipelined configurable Gate Array	implementation of parallel lfsr based applications on an adaptive dsp featuring a pipelined configurable gate array	2008	2008/03/10	10.1109/DATE.2008.4484877	design, automation, and test in europe	date		463BE6FF	19358
8077FC4D	FPGA design for algebraic tori-based public-key cryptography	fpga design for algebraic tori based public key cryptography	2008	2008/03/10	10.1109/DATE.2008.4484857	design, automation, and test in europe	date		463BE6FF	19444
78F0F22F	A versatile built-in self test scheme for delay fault testing (poster paper)	a versatile built in self test scheme for delay fault testing poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	19555
78B9647B	Ambient variation-tolerant and inter components aware thermal management for mobile system on chips	ambient variation tolerant and inter components aware thermal management for mobile system on chips	2014	2014/03	10.7873/DATE.2014.223	design, automation, and test in europe	date		463BE6FF	17622
80A0313A	Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures	evaluation of bus based interconnect mechanisms in clustered vliw architectures	2005	2005/03/07	10.1109/DATE.2005.141	design, automation, and test in europe	date		463BE6FF	19302
77B7E4F0	The Real-Time UML Standard: Definition and Application	the real time uml standard definition and application	2002	2002/03/04	10.1109/DATE.2002.998385	design, automation, and test in europe	date		463BE6FF	18321
7E65F389	Self recovering controller and datapath codesign	self recovering controller and datapath codesign	1999	1999/01/01	10.1109/DATE.1999.761188	design, automation, and test in europe	date		463BE6FF	19476
79690D91	Side channel analysis of the SHA-3 finalists	side channel analysis of the sha 3 finalists	2012	2012/03/12	10.1109/DATE.2012.6176644	design, automation, and test in europe	date		463BE6FF	17380
7FE0D4F5	Trace-driven steady-state probability estimation in FSMs with application to power estimation	trace driven steady state probability estimation in fsms with application to power estimation	1998	1998/02/23	10.1109/DATE.1998.655946	design, automation, and test in europe	date		463BE6FF	18602
7EA34844	Uniformly-Switching Logic for Cryptographic Hardware	uniformly switching logic for cryptographic hardware	2005	2005/03/07	10.1109/DATE.2005.323	design, automation, and test in europe	date		463BE6FF	19318
7561B7BF	Combining module selection and replication for throughput-driven streaming programs	combining module selection and replication for throughput driven streaming programs	2012	2012/03/12	10.1109/DATE.2012.6176645	design, automation, and test in europe	date		463BE6FF	17523
7D38A06F	An embedded platform for privacy-friendly road charging applications	an embedded platform for privacy friendly road charging applications	2010	2010/03/08	10.1109/DATE.2010.5456931	design, automation, and test in europe	date		463BE6FF	17448
7B087CE9	Hybrid adaptive clock management for FPGA processor acceleration	hybrid adaptive clock management for fpga processor acceleration	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7F53300F	Visual quality analysis for dynamic backlight scaling in LCD systems	visual quality analysis for dynamic backlight scaling in lcd systems	2009	2009/04/20	10.1109/DATE.2009.5090888	design, automation, and test in europe	date		463BE6FF	18926
7E6C94EA	Parallel VHDL simulation	parallel vhdl simulation	1998	1998/02/23	10.1109/DATE.1998.655851	design, automation, and test in europe	date		463BE6FF	18471
7E3BE759	Tag Overflow Buffering: An Energy-Efficient Cache Architecture	tag overflow buffering an energy efficient cache architecture	2005	2005/03/07	10.1109/DATE.2005.298	design, automation, and test in europe	date		463BE6FF	19288
7AD03745	SODA: software defined FPGA based accelerators for big data	soda software defined fpga based accelerators for big data	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17631
7D8B2EC2	Enhancing testability of system on chips using network management protocols	enhancing testability of system on chips using network management protocols	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18969
7D7CE6F4	Synthesis of System Verilog Assertions	synthesis of system verilog assertions	2006	2006	10.1109/DATE.2006.243776	design, automation, and test in europe	date		463BE6FF	17916
7E25CA18	Ultralow Power Computing with Sub-threshold Leakage: A Comparative Study of Bulk and SOI Technologies	ultralow power computing with sub threshold leakage a comparative study of bulk and soi technologies	2006	2006	10.1109/DATE.2006.243768	design, automation, and test in europe	date		463BE6FF	19162
7D5142BA	FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations	foray gen automatic generation of affine functions for memory optimizations	2005	2005/03/07	10.1109/DATE.2005.157	design, automation, and test in europe	date		463BE6FF	18867
7E1A068D	An efficient methodology for hierarchical synthesis of mixed-signal systems with fully integrated building block topology selection	an efficient methodology for hierarchical synthesis of mixed signal systems with fully integrated building block topology selection	2007	2007/04/16	10.1109/DATE.2007.364571	design, automation, and test in europe	date		463BE6FF	19119
79FA7F1F	Making it harder to unlock an LSIB: Honeytraps and misdirection in a P1687 network	making it harder to unlock an lsib honeytraps and misdirection in a p1687 network	2014	2014/03	10.7873/DATE.2014.208	design, automation, and test in europe	date		463BE6FF	17586
7E4191FE	Analysis of oscillator injection locking by harmonic balance method	analysis of oscillator injection locking by harmonic balance method	2008	2008/03/10	10.1109/DATE.2008.4484699	design, automation, and test in europe	date		463BE6FF	19359
7E207CF4	On automated trigger event generation in post-silicon validation	on automated trigger event generation in post silicon validation	2008	2008/03/10	10.1109/DATE.2008.4484892	design, automation, and test in europe	date		463BE6FF	19069
781A2308	Sub-threshold logic circuit design using feedback equalization	sub threshold logic circuit design using feedback equalization	2014	2014/03	10.7873/DATE.2014.121	design, automation, and test in europe	date		463BE6FF	19555
7D5609D1	Top-Down Heterogeneous Synthesis of Analog and Mixed-Signal Systems	top down heterogeneous synthesis of analog and mixed signal systems	2006	2006	10.1109/DATE.2006.244137	design, automation, and test in europe	date		463BE6FF	19070
76D72197	ReliNoC: A reliable network for priority-based on-chip communication	relinoc a reliable network for priority based on chip communication	2011	2011/03	10.1109/DATE.2011.5763112	design, automation, and test in europe	date		463BE6FF	17323
7D9F2738	Bitstream processing for embedded systems using C++ metaprogramming	bitstream processing for embedded systems using c metaprogramming	2010	2010/03/08	10.1109/DATE.2010.5456922	design, automation, and test in europe	date		463BE6FF	19318
7E05F8C4	A multi-core debug platform for NoC-based systems	a multi core debug platform for noc based systems	2007	2007/04/16	10.1109/DATE.2007.364402	design, automation, and test in europe	date		463BE6FF	18417
76CA4719	An elastic mixed-criticality task model and its scheduling algorithm	an elastic mixed criticality task model and its scheduling algorithm	2013	2013/03/18	10.7873/DATE.2013.043	design, automation, and test in europe	date		463BE6FF	18882
7C7E9077	A novel concurrent cache-friendly binary decision diagram construction for multi-core platforms	a novel concurrent cache friendly binary decision diagram construction for multi core platforms	2013	2013/03/18	10.7873/DATE.2013.291	design, automation, and test in europe	date		463BE6FF	17605
7EA4D407	Exploiting symbolic techniques for partial scan flip flop selection	exploiting symbolic techniques for partial scan flip flop selection	1998	1998/02/23	10.1109/DATE.1998.655930	design, automation, and test in europe	date		463BE6FF	19401
7D6442B8	Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers	hierarchical memory mapping during synthesis in fpga based reconfigurable computers	2001	2001/03/13	10.1109/DATE.2001.915092	design, automation, and test in europe	date		463BE6FF	18621
7D43001A	Power aware microarchitecture resource scaling	power aware microarchitecture resource scaling	2001	2001/03/13	10.1109/DATE.2001.915023	design, automation, and test in europe	date		463BE6FF	17479
7D8F95D3	A flat, timing-driven design system for a high-performance CMOS processor chipset	a flat timing driven design system for a high performance cmos processor chipset	1998	1998/02/23	10.1109/DATE.1998.655874	design, automation, and test in europe	date		463BE6FF	17500
80DC7462	Compiler-Directed ILP Extraction for Clustered VLIW/EPIC Machines: Predication, Speculation and Modulo Scheduling	compiler directed ilp extraction for clustered vliw epic machines predication speculation and modulo scheduling	2003	2003/03/03	10.1109/DATE.2003.1253646	design, automation, and test in europe	date		463BE6FF	19327
7D113514	Effective Lower Bounding Techniques for Pseudo-Boolean Optimization	effective lower bounding techniques for pseudo boolean optimization	2005	2005/03/07	10.1109/DATE.2005.126	design, automation, and test in europe	date		463BE6FF	18376
7D8B4EF1	A New Asymmetric SRAM Cell to Reduce Soft Errors and Leakage Power in FPGA	a new asymmetric sram cell to reduce soft errors and leakage power in fpga	2007	2007/04	10.1109/DATE.2007.364504	design, automation, and test in europe	date		463BE6FF	18993
76F9A6B1	Static analysis of asynchronous clock domain crossings	static analysis of asynchronous clock domain crossings	2012	2012/03/12	10.1109/DATE.2012.6176664	design, automation, and test in europe	date		463BE6FF	19555
7DBE3533	Timing analysis of cyber-physical applications for hybrid communication protocols	timing analysis of cyber physical applications for hybrid communication protocols	2012	2012/03/12	10.1109/DATE.2012.6176681	design, automation, and test in europe	date		463BE6FF	19502
7CF20460	Digital bit stream jitter testing using jitter expansion	digital bit stream jitter testing using jitter expansion	2008	2008/03/10	10.1109/DATE.2008.4484881	design, automation, and test in europe	date		463BE6FF	19404
7E0039EF	Combining Algorithm Exploration with Instruction Set Design: A Case Study in Elliptic Curve Cryptography	combining algorithm exploration with instruction set design a case study in elliptic curve cryptography	2006	2006	10.1109/DATE.2006.244089	design, automation, and test in europe	date		463BE6FF	19291
802837D0	Dueling CLOCK: adaptive cache replacement policy based on the CLOCK algorithm	dueling clock adaptive cache replacement policy based on the clock algorithm	2010	2010/03/08	10.1109/DATE.2010.5456920	design, automation, and test in europe	date		463BE6FF	19264
7D27D661	Optimizing data flow graphs to minimize hardware implementation	optimizing data flow graphs to minimize hardware implementation	2009	2009/04/20	10.1109/DATE.2009.5090643	design, automation, and test in europe	date		463BE6FF	19343
7835E753	Reducing Cache Access Energy in Array-Intensive Applications	reducing cache access energy in array intensive applications	2002	2002/03/04	10.1109/DATE.2002.998448	design, automation, and test in europe	date		463BE6FF	17327
8120A343	Design of a real-time optimized emulation method	design of a real time optimized emulation method	2010	2010/03/08	10.1109/DATE.2010.5457126	design, automation, and test in europe	date		463BE6FF	17611
7355783D	Translating Dataflow Programs to Efficient Hardware: an MPEG-4 Simple ProfileDecoder Case Study	translating dataflow programs to efficient hardware an mpeg 4 simple profiledecoder case study	2008	2008		design, automation, and test in europe	date		463BE6FF	19555
7E181885	Adaptive filesystem compression for embedded systems	adaptive filesystem compression for embedded systems	2008	2008/03/10	10.1109/DATE.2008.4484931	design, automation, and test in europe	date		463BE6FF	19327
7D1D3684	A sensor fusion algorithm for an integrated angular position estimation with inertial measurement units	a sensor fusion algorithm for an integrated angular position estimation with inertial measurement units	2011	2011/03	10.1109/DATE.2011.5763273	design, automation, and test in europe	date		463BE6FF	19333
7D78B07B	Practical implementation of a network analyzer for analog BIST applications	practical implementation of a network analyzer for analog bist applications	2008	2008/03/10	10.1109/DATE.2008.4484664	design, automation, and test in europe	date		463BE6FF	19324
7D4B733A	Utilizing formal assertions for system design of network processors	utilizing formal assertions for system design of network processors	2004	2004/02/16	10.1109/DATE.2004.1269218	design, automation, and test in europe	date		463BE6FF	18727
76E22A43	Non-intrusive integration of advanced diagnosis features in automotive E/E-architectures	non intrusive integration of advanced diagnosis features in automotive e e architectures	2014	2014/03	10.7873/DATE.2014.373	design, automation, and test in europe	date		463BE6FF	17639
7D68DFA5	Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching	transistor level static timing analysis by piecewise quadratic waveform matching	2003	2003/03/03	10.1109/DATE.2003.1253739	design, automation, and test in europe	date		463BE6FF	19472
7E189753	An analytical method for evaluating network-on-chip performance	an analytical method for evaluating network on chip performance	2010	2010/03/08	10.1109/DATE.2010.5457072	design, automation, and test in europe	date		463BE6FF	19134
7D455538	Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessors	exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessors	2004	2004/02/16	10.1109/DATE.2004.1269048	design, automation, and test in europe	date		463BE6FF	18354
7FA8235A	Data windows: a data-centric approach for query execution in memory-resident databases	data windows a data centric approach for query execution in memory resident databases	2004	2004/02/16	10.1109/DATE.2004.1269083	design, automation, and test in europe	date		463BE6FF	19318
7FCB32CF	Thermal-aware memory mapping in 3D designs	thermal aware memory mapping in 3d designs	2009	2009/04/20	10.1109/DATE.2009.5090876	design, automation, and test in europe	date		463BE6FF	19409
77F4F381	Metastability challenges for 65nm and beyond: simulation and measurements	metastability challenges for 65nm and beyond simulation and measurements	2013	2013/03/18	10.7873/DATE.2013.268	design, automation, and test in europe	date		463BE6FF	17572
7D926D7E	Battery-aware Code Partitioning for a Text to Speech System	battery aware code partitioning for a text to speech system	2006	2006	10.1109/DATE.2006.244041	design, automation, and test in europe	date		463BE6FF	19408
759EFA12	Advanced analog filters for telecommunications	advanced analog filters for telecommunications	2008	2008/03/10	10.1109/DATE.2008.4484861	design, automation, and test in europe	date		463BE6FF	19222
781DF3E6	Switch folding: network-on-chip routers with time-multiplexed output ports	switch folding network on chip routers with time multiplexed output ports	2013	2013/03/18	10.7873/DATE.2013.081	design, automation, and test in europe	date		463BE6FF	19498
79F0C99A	Multi-language system design	multi language system design	1999	1999/01/01	10.1109/DATE.1999.761205	design, automation, and test in europe	date		463BE6FF	18418
775BE2DE	SKETCHILOG: Sketching combinational circuits	sketchilog sketching combinational circuits	2014	2014/03		design, automation, and test in europe	date		463BE6FF	19555
7FD19683	An automated parallel simulation flow for heterogeneous embedded systems	an automated parallel simulation flow for heterogeneous embedded systems	2013	2013/03/18	10.7873/DATE.2013.020	design, automation, and test in europe	date		463BE6FF	19427
7E8FAC0B	XFVHDL: a tool for the synthesis of fuzzy logic controllers	xfvhdl a tool for the synthesis of fuzzy logic controllers	1998	1998/02/23	10.1109/DATE.1998.655843	design, automation, and test in europe	date		463BE6FF	18459
7A008EC9	QF BV model checking with property directed reachability	qf bv model checking with property directed reachability	2013	2013/03/18	10.7873/DATE.2013.168	design, automation, and test in europe	date		463BE6FF	17613
7E4B020E	Deterministic, predictable and light-weight multithreading using PRET-C	deterministic predictable and light weight multithreading using pret c	2010	2010/03/08	10.1109/DATE.2010.5457078	design, automation, and test in europe	date		463BE6FF	19214
78359EDD	Selective flexibility: breaking the rigidity of datapath merging	selective flexibility breaking the rigidity of datapath merging	2012	2012/03/12	10.1109/DATE.2012.6176718	design, automation, and test in europe	date		463BE6FF	17630
80D6A6CF	Static analysis tools for soft-core reviews and audits	static analysis tools for soft core reviews and audits	1998	1998/02/23	10.1109/DATE.1998.655977	design, automation, and test in europe	date		463BE6FF	17503
7DB620C4	A Network Traffic Generator Model for Fast Network-on-Chip Simulation	a network traffic generator model for fast network on chip simulation	2005	2005/03/07	10.1109/DATE.2005.22	design, automation, and test in europe	date		463BE6FF	18408
7E7E06E2	Accurate estimation of parasitic capacitances in analog circuits	accurate estimation of parasitic capacitances in analog circuits	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18972
7EABFC08	Fast field solvers for thermal and electrostatic analysis	fast field solvers for thermal and electrostatic analysis	1998	1998/02/23	10.1109/DATE.1998.655907	design, automation, and test in europe	date		463BE6FF	17817
8136344E	High-level system modeling and architecture exploration with SystemC on a network SoC: S3C2510 case study	high level system modeling and architecture exploration with systemc on a network soc s3c2510 case study	2004	2004/02/16	10.1109/DATE.2004.1268901	design, automation, and test in europe	date		463BE6FF	18169
7E267844	Always energy-optimal microscopic wireless systems	always energy optimal microscopic wireless systems	2010	2010/03/08	10.1109/DATE.2010.5457121	design, automation, and test in europe	date		463BE6FF	19555
7D79655C	ClockPUF: physical unclonable functions based on clock networks	clockpuf physical unclonable functions based on clock networks	2013	2013/03/18	10.7873/DATE.2013.095	design, automation, and test in europe	date		463BE6FF	19411
7CC84BF6	A methodology and design environment for DSP ASIC fixed point refinement	a methodology and design environment for dsp asic fixed point refinement	1999	1999/01/01	10.1145/307418.307503	design, automation, and test in europe	date		463BE6FF	16775
77854422	Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations	custom on chip sensors for post silicon failing path isolation in the presence of process variations	2012	2012/03/12	10.1109/DATE.2012.6176726	design, automation, and test in europe	date		463BE6FF	17583
6DE8E186	Clock and Power Distribution Networks for 3-D ICs	clock and power distribution networks for 3 d ics	2009	2009		design automation and test in europe	date		463BE6FF	19555
81027C75	A reconfigurable multiprocessor architecture for a reliable face recognition implementation	a reconfigurable multiprocessor architecture for a reliable face recognition implementation	2010	2010/03/08	10.1109/DATE.2010.5457185	design, automation, and test in europe	date		463BE6FF	17555
80F37362	Robust non-preemptive hard real-time scheduling for clustered multicore platforms	robust non preemptive hard real time scheduling for clustered multicore platforms	2009	2009/04/20	10.1109/DATE.2009.5090773	design, automation, and test in europe	date		463BE6FF	19319
80D5F424	Energy-efficient real-time task scheduling with temperature-dependent leakage	energy efficient real time task scheduling with temperature dependent leakage	2010	2010/03/08	10.1109/DATE.2010.5457243	design, automation, and test in europe	date		463BE6FF	17151
8159801D	Platform-Based Testbench Generation	platform based testbench generation	2003	2003/03/03	10.1109/DATE.2003.1253741	design, automation, and test in europe	date		463BE6FF	18682
8103B8E7	Data reuse analysis technique for software-controlled memory hierarchies	data reuse analysis technique for software controlled memory hierarchies	2004	2004/02/16	10.1109/DATE.2004.1268849	design, automation, and test in europe	date		463BE6FF	18091
80CCEC74	Thermal resilient bounded-skew clock tree optimization methodology	thermal resilient bounded skew clock tree optimization methodology	2006	2006	10.1109/DATE.2006.243740	design, automation, and test in europe	date		463BE6FF	18855
7AA9604F	Efficient importance sampling for high-sigma yield analysis with adaptive online surrogate modeling	efficient importance sampling for high sigma yield analysis with adaptive online surrogate modeling	2013	2013/03/18	10.7873/DATE.2013.267	design, automation, and test in europe	date		463BE6FF	19323
7E120174	A New Crosstalk Noise Model for DOMINO Logic Circuits	a new crosstalk noise model for domino logic circuits	2003	2003/03/03	10.1109/DATE.2003.1253759	design, automation, and test in europe	date		463BE6FF	19318
76FCF2D6	Exploiting subarrays inside a bank to improve phase change memory performance	exploiting subarrays inside a bank to improve phase change memory performance	2013	2013/03/18	10.7873/DATE.2013.088	design, automation, and test in europe	date		463BE6FF	17500
80BAC100	Optimizations of an application-level protocol for enhanced dependability in FlexRay	optimizations of an application level protocol for enhanced dependability in flexray	2009	2009/04/20	10.1109/DATE.2009.5090824	design, automation, and test in europe	date		463BE6FF	18999
7DAF9CAA	A new approach to compress the configuration information of programmable devices	a new approach to compress the configuration information of programmable devices	2006	2006	10.1109/DATE.2006.243747	design, automation, and test in europe	date		463BE6FF	18815
803416E7	Architecture and FPGA-implementation of a high throughput K + -Best detector	architecture and fpga implementation of a high throughput k best detector	2011	2011/03	10.1109/DATE.2011.5763049	design, automation, and test in europe	date		463BE6FF	19416
7FD912E8	Transmitting TLM transactions over analogue wire models	transmitting tlm transactions over analogue wire models	2010	2010/03/08	10.1109/DATE.2010.5457067	design, automation, and test in europe	date		463BE6FF	19555
807E057C	Optimal temporal partitioning and synthesis for reconfigurable architectures	optimal temporal partitioning and synthesis for reconfigurable architectures	1998	1998/02/23	10.1109/DATE.1998.655887	design, automation, and test in europe	date		463BE6FF	17394
7F852E02	Resolving the memory bottleneck for single supply near-threshold computing	resolving the memory bottleneck for single supply near threshold computing	2014	2014/03	10.7873/DATE.2014.215	design, automation, and test in europe	date		463BE6FF	19235
7FAC9639	Arithmetic logic units with high error detection rates to counteract fault attacks	arithmetic logic units with high error detection rates to counteract fault attacks	2011	2011/03	10.1109/DATE.2011.5763261	design, automation, and test in europe	date		463BE6FF	19511
7B95DA17	A retargetable, ultra-fast instruction set simulator	a retargetable ultra fast instruction set simulator	1999	1999/01/01	10.1109/DATE.1999.761137	design, automation, and test in europe	date		463BE6FF	17672
7F766482	Application of a multi-processor SoC platform to high-speed packet forwarding	application of a multi processor soc platform to high speed packet forwarding	2004	2004/02/16	10.1109/DATE.2004.1269203	design, automation, and test in europe	date		463BE6FF	18257
7B95DFDC	Enabling advanced inference on sensor nodes through direct use of compressively-sensed signals	enabling advanced inference on sensor nodes through direct use of compressively sensed signals	2012	2012/03/12	10.1109/DATE.2012.6176511	design, automation, and test in europe	date		463BE6FF	19489
7CE0C5AA	Built-in self-test and characterization of polar transmitter parameters in the loop-back mode	built in self test and characterization of polar transmitter parameters in the loop back mode	2014	2014/03	10.7873/DATE.2014.382	design, automation, and test in europe	date		463BE6FF	17597
7A4A495E	Great challenges in nanoelectronics and impact on academic research: more than Moore or beyond CMOS?	great challenges in nanoelectronics and impact on academic research more than moore or beyond cmos	2010	2010/03/08		design, automation, and test in europe	date		463BE6FF	19555
7F3BF753	A diagnosis algorithm for extreme space compaction	a diagnosis algorithm for extreme space compaction	2009	2009/04/20	10.1109/DATE.2009.5090875	design, automation, and test in europe	date		463BE6FF	19295
7B93D6A2	Equivalence checking for function pipelining in behavioral synthesis	equivalence checking for function pipelining in behavioral synthesis	2014	2014/03	10.7873/DATE.2014.163	design, automation, and test in europe	date		463BE6FF	19555
80AC3893	Energy-efficient in-memory database computing	energy efficient in memory database computing	2013	2013/03/18	10.7873/DATE.2013.105	design, automation, and test in europe	date		463BE6FF	19555
8608EA8E	The PLiM Computer: Computing within a Resistive Memory Array (Invited)	the plim computer computing within a resistive memory array invited	2016	2016		design automation and test in europe	date		463BE6FF	19555
80A68DF0	Scheduling and energy-distortion tradeoffs with operational refinement of image processing	scheduling and energy distortion tradeoffs with operational refinement of image processing	2010	2010/03/08	10.1109/DATE.2010.5457092	design, automation, and test in europe	date		463BE6FF	19555
80210DCA	Loosely time-triggered architectures for cyber-physical systems	loosely time triggered architectures for cyber physical systems	2010	2010/03/08	10.1109/DATE.2010.5457246	design, automation, and test in europe	date		463BE6FF	19292
80C58448	Restructuring Field Layouts for Embedded Memory Systems	restructuring field layouts for embedded memory systems	2006	2006	10.1109/DATE.2006.243834	design, automation, and test in europe	date		463BE6FF	19224
76A95427	An efficient framework for passive compact dynamical modeling of multiport linear systems	an efficient framework for passive compact dynamical modeling of multiport linear systems	2012	2012/03/12	10.1109/DATE.2012.6176676	design, automation, and test in europe	date		463BE6FF	19435
7F722435	Efficient DC fault simulation of nonlinear analog circuits	efficient dc fault simulation of nonlinear analog circuits	1998	1998/02/23	10.1109/DATE.1998.655964	design, automation, and test in europe	date		463BE6FF	16981
7F473B50	Scheduling of Soft Real-Time Systems for Context-Aware Applications	scheduling of soft real time systems for context aware applications	2005	2005/03/07	10.1109/DATE.2005.265	design, automation, and test in europe	date		463BE6FF	19498
7FCF693E	Analog design for reuse-case study: very low-voltage Î”Î£ modulator	analog design for reuse case study very low voltage Î´Ïƒ modulator	2001	2001	10.1109/DATE.2001.915049	design, automation, and test in europe	date		463BE6FF	19224
810CE757	Issues in implementing latency insensitive protocols	issues in implementing latency insensitive protocols	2004	2004/02/16	10.1109/DATE.2004.1269102	design, automation, and test in europe	date		463BE6FF	18940
79FEE214	A CAD framework for generating self-checking multipliers based on residue codes	a cad framework for generating self checking multipliers based on residue codes	1999	1999/01/01	10.1109/DATE.1999.761107	design, automation, and test in europe	date		463BE6FF	18067
80B0F076	Towards a formal semantics for the AADL behavior annex	towards a formal semantics for the aadl behavior annex	2009	2009/04/20	10.1109/DATE.2009.5090839	design, automation, and test in europe	date		463BE6FF	18577
78680907	Fast and accurate BER estimation methodology for I/O links based on extreme value theory	fast and accurate ber estimation methodology for i o links based on extreme value theory	2013	2013/03/18	10.7873/DATE.2013.114	design, automation, and test in europe	date		463BE6FF	19555
811832EB	Internet-Based Collaborative Test Generation with MOSCITO	internet based collaborative test generation with moscito	2002	2002/03/04	10.1109/DATE.2002.998273	design, automation, and test in europe	date		463BE6FF	18447
809001C2	Equivalence verification of arithmetic datapaths with multiple word-length operands	equivalence verification of arithmetic datapaths with multiple word length operands	2006	2006	10.1109/DATE.2006.244150	design, automation, and test in europe	date		463BE6FF	19328
76CA25B8	Dynamic power management of laptop hard disk (poster paper)	dynamic power management of laptop hard disk poster paper	2000	2000/01/01		design, automation, and test in europe	date		463BE6FF	18733
7F6F221D	Source-level timing annotation and simulation for a heterogeneous multiprocessor	source level timing annotation and simulation for a heterogeneous multiprocessor	2008	2008/03/10	10.1109/DATE.2008.4484897	design, automation, and test in europe	date		463BE6FF	18464
7DC0CA07	An efficient Quantum-Dot Cellular Automata adder	an efficient quantum dot cellular automata adder	2011	2011/03	10.1109/DATE.2011.5763318	design, automation, and test in europe	date		463BE6FF	19436
791BA0A1	Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems	reliability driven task mapping for lifetime extension of networks on chip based multiprocessor systems	2013	2013/03/18	10.7873/DATE.2013.149	design, automation, and test in europe	date		463BE6FF	19155
7DE0D63B	E-Design Based on the Reuse Paradigm	e design based on the reuse paradigm	2002	2002/03/04	10.1109/DATE.2002.998272	design, automation, and test in europe	date		463BE6FF	17311
076DC791	Optimized Generation of Data - Path from C Codes	optimized generation of data path from c codes	2005			design, automation, and test in europe	date		463BE6FF	17034
802BE92E	Process Oriented Software Quality Assurance - An Experience Report in Process Improvement - OEM Perspective	process oriented software quality assurance an experience report in process improvement oem perspective	2005	2005/03/07	10.1109/DATE.2005.245	design, automation, and test in europe	date		463BE6FF	19555
7EFF7449	An efficient decoupling capacitance optimization using piecewise polynomial models	an efficient decoupling capacitance optimization using piecewise polynomial models	2009	2009/04/20	10.1109/DATE.2009.5090843	design, automation, and test in europe	date		463BE6FF	19483
801AC558	A secure Scan Design Methodology	a secure scan design methodology	2006	2006	10.1109/DATE.2006.244019	design, automation, and test in europe	date		463BE6FF	18629
810A9681	On ESL verification of memory consistency for system-on-chip multiprocessing	on esl verification of memory consistency for system on chip multiprocessing	2012	2012/03/12	10.1109/DATE.2012.6176424	design, automation, and test in europe	date		463BE6FF	17637
7F61D00E	An 830mW, 586kbps 1024-bit RSA chip design	an 830mw 586kbps 1024 bit rsa chip design	2006	2006	10.1109/DATE.2006.244159	design, automation, and test in europe	date		463BE6FF	19089
76A2FBB9	Designing tightly-coupled extension units for the STxP70 processor	designing tightly coupled extension units for the stxp70 processor	2013	2013/03/18	10.7873/DATE.2013.219	design, automation, and test in europe	date		463BE6FF	19555
7EF6A729	A single phase latch for high speed GaAs domino circuits	a single phase latch for high speed gaas domino circuits	2000	2000	10.1109/DATE.2000.840893	design automation and test in europe	date		463BE6FF	19224
7FE6B9DA	Multimedia Applications of Multiprocessor Systems-on-Chips	multimedia applications of multiprocessor systems on chips	2005	2005/03/07	10.1109/DATE.2005.217	design, automation, and test in europe	date		463BE6FF	18417
809CD4A8	DEW: a fast level 1 cache simulation approach for embedded processors with FIFO replacement policy	dew a fast level 1 cache simulation approach for embedded processors with fifo replacement policy	2010	2010/03/08	10.1109/DATE.2010.5457153	design, automation, and test in europe	date		463BE6FF	19137
80CAA4F7	Random sampling of moment graph: a stochastic Krylov-reduction algorithm	random sampling of moment graph a stochastic krylov reduction algorithm	2007	2007/04/16	10.1109/DATE.2007.364513	design, automation, and test in europe	date		463BE6FF	18976
7FCE2453	A same/different fault dictionary: an extended pass/fail fault dictionary with improved diagnostic resolution	a same different fault dictionary an extended pass fail fault dictionary with improved diagnostic resolution	2008	2008/03/10	10.1109/DATE.2008.4484882	design, automation, and test in europe	date		463BE6FF	19125
812D91CF	Health-care electronics: the market, the challenges, the progress	health care electronics the market the challenges the progress	2009	2009/04/20	10.1109/DATE.2009.5090815	design, automation, and test in europe	date		463BE6FF	19555
7D8C9A12	Towards trojan-free trusted ICs: problem analysis and detection scheme	towards trojan free trusted ics problem analysis and detection scheme	2008	2008/03/10	10.1145/1403375.1403703	design, automation, and test in europe	date		463BE6FF	17500
7F38303A	Set Manipulation with Boolean Functional Vectors for Symbolic Reachability Analysis	set manipulation with boolean functional vectors for symbolic reachability analysis	2003	2003/03/03	10.1109/DATE.2003.1253707	design, automation, and test in europe	date		463BE6FF	19311
8148487B	Systematic design for optimization of high-resolution pipelined ADCs	systematic design for optimization of high resolution pipelined adcs	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19258
81560488	Temporal memoization for energy-efficient timing error recovery in GPGPUs	temporal memoization for energy efficient timing error recovery in gpgpus	2014	2014/03	10.7873/DATE.2014.113	design, automation, and test in europe	date		463BE6FF	17519
7EF6DFD9	Mixed-Signal Design of a Digital Input Power Amplifier for Automotive Audio Applications	mixed signal design of a digital input power amplifier for automotive audio applications	2006	2006	10.1109/DATE.2006.243903	design, automation, and test in europe	date		463BE6FF	19427
80306CA6	Panel: what is EDA doing for trailing edge technologies?	panel what is eda doing for trailing edge technologies	2012	2012/03/12	10.1109/DATE.2012.6176620	design, automation, and test in europe	date		463BE6FF	19555
8157EC89	VHDL-AMS library development for pacemaker applications	vhdl ams library development for pacemaker applications	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19555
7B1EB4AA	Isochronous networks by construction	isochronous networks by construction	2014	2014/03	10.7873/DATE.2014.168	design, automation, and test in europe	date		463BE6FF	17631
7FC80CD7	An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits	an efficient transistor level piecewise linear macromodeling approach for model order reduction of nonlinear circuits	2010	2010/03/08	10.1109/DATE.2010.5457083	design, automation, and test in europe	date		463BE6FF	19555
7AA73A83	Digital statistical analysis using VHDL: impact of variations on timing and power using gate-level Monte Carlo simulation	digital statistical analysis using vhdl impact of variations on timing and power using gate level monte carlo simulation	2010	2010/03/08	10.1109/DATE.2010.5456899	design, automation, and test in europe	date		463BE6FF	17327
7FCCD04E	Towards no-cost adaptive MPSoC static schedules through exploitation of logical-to-physical core mapping latitude	towards no cost adaptive mpsoc static schedules through exploitation of logical to physical core mapping latitude	2009	2009/04/20	10.1109/DATE.2009.5090634	design, automation, and test in europe	date		463BE6FF	19175
7F3E23CC	Vision for cross-layer optimization to address the dual challenges of energy and reliability	vision for cross layer optimization to address the dual challenges of energy and reliability	2010	2010/03/08	10.1109/DATE.2010.5456959	design, automation, and test in europe	date		463BE6FF	19281
8005B944	Fault-Trajectory Approach for Fault Diagnosis on Analog Circuits	fault trajectory approach for fault diagnosis on analog circuits	2005	2005/03/07	10.1109/DATE.2005.154	design, automation, and test in europe	date		463BE6FF	19318
7949AA9C	Spintastic: spin -based s t och astic logic for energy-efficient computing	spintastic spin based s t och astic logic for energy efficient computing	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7ED786CD	Faster SAT solving with better CNF generation	faster sat solving with better cnf generation	2009	2009/04/20	10.1109/DATE.2009.5090918	design, automation, and test in europe	date		463BE6FF	18606
81043ABC	Automatic equivalence check of circuit descriptions at clocked algorithmic and register transfer level	automatic equivalence check of circuit descriptions at clocked algorithmic and register transfer level	2000	2000	10.1109/DATE.2000.840892	design automation and test in europe	date		463BE6FF	19555
814FC7A3	A High Quality/Low Computational Cost Technique for Block Matching Motion Estimation	a high quality low computational cost technique for block matching motion estimation	2005	2005/03/07		design, automation, and test in europe	date		463BE6FF	19424
7F6408D3	Toward a runtime system for reconfigurable computers: a virtualization approach	toward a runtime system for reconfigurable computers a virtualization approach	2009	2009/04/20	10.1109/DATE.2009.5090915	design, automation, and test in europe	date		463BE6FF	17287
6A880B51	Stay away from minimum design-rule values [DFM in ultra-deep submicron processes]	stay away from minimum design rule values dfm in ultra deep submicron processes	2000	2000	10.1109/DATE.2000.840019	design automation and test in europe	date		463BE6FF	17633
7B5EE33D	Modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads	modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads	2014	2014/03	10.7873/DATE.2014.160	design, automation, and test in europe	date		463BE6FF	17303
80F81B8D	An efficient and deterministic multi-tasking run-time environment for Ada and the Ravenscar profile on the Atmel AVRÂ®32 UC3 microcontroller	an efficient and deterministic multi tasking run time environment for ada and the ravenscar profile on the atmel avr 32 uc3 microcontroller	2009	2009/04/20	10.1109/DATE.2009.5090914	design, automation, and test in europe	date		463BE6FF	19427
78801017	Side-channel attacks from static power: when should we care?	side channel attacks from static power when should we care	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19498
5E8F03CE	Algorithmic Principles 1	algorithmic principles 1	2015	2015/03		design, automation, and test in europe	date		463BE6FF	19555
7FA288AD	Speeding up model checking by exploiting explicit and hidden verification constraints	speeding up model checking by exploiting explicit and hidden verification constraints	2009	2009/04/20	10.1109/DATE.2009.5090934	design, automation, and test in europe	date		463BE6FF	19142
7F9ACB88	Adaptive power management in energy harvesting systems	adaptive power management in energy harvesting systems	2007	2007/04/16	10.1109/DATE.2007.364689	design, automation, and test in europe	date		463BE6FF	18237
816B7E05	Customisable EPIC processor: architecture and tools	customisable epic processor architecture and tools	2004	2004/02/16	10.1109/DATE.2004.1269236	design, automation, and test in europe	date		463BE6FF	19058
7CA2527A	Model-based actor multiplexing with application to complex communication protocols	model based actor multiplexing with application to complex communication protocols	2014	2014/03	10.7873/DATE.2014.229	design, automation, and test in europe	date		463BE6FF	19555
80A6263B	On concurrent error detection with bounded latency in FSMs	on concurrent error detection with bounded latency in fsms	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19187
7DC40D86	Efficient compression and handling of current source model library waveforms	efficient compression and handling of current source model library waveforms	2009	2009/04/20	10.1109/DATE.2009.5090841	design, automation, and test in europe	date		463BE6FF	19331
7DAD7331	Increasing the power efficiency of PCs by improving the hardware/OS interaction	increasing the power efficiency of pcs by improving the hardware os interaction	2010	2010/03/08	10.1109/DATE.2010.5456901	design, automation, and test in europe	date		463BE6FF	19555
7D3F6255	Crosstalk minimization in logic synthesis for PLA	crosstalk minimization in logic synthesis for pla	2004	2004/02/16	10.1109/DATE.2004.1268976	design, automation, and test in europe	date		463BE6FF	19458
7F961AB0	dibSIM: a parallel functional logic simulator allowing dynamic load balancing	dibsim a parallel functional logic simulator allowing dynamic load balancing	2001	2001/03/13	10.1109/DATE.2001.915066	design, automation, and test in europe	date		463BE6FF	19289
7D6BB47D	Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design	scheduling and timing analysis of hw sw on chip communication in mp soc design	2003	2003/03/03	10.1109/DATE.2003.1186684	design, automation, and test in europe	date		463BE6FF	19227
7EACF631	Dynamic memory management design methodology for reduced memory footprint in multimedia and wireless network applications	dynamic memory management design methodology for reduced memory footprint in multimedia and wireless network applications	2004	2004/02/16	10.1109/DATE.2004.1268900	design, automation, and test in europe	date		463BE6FF	18972
7F835E57	A high-level analytical model for application specific CMP design exploration	a high level analytical model for application specific cmp design exploration	2011	2011/03	10.1109/DATE.2011.5763180	design, automation, and test in europe	date		463BE6FF	19345
7D424AE3	Run-time system for an extensible embedded processor with dynamic instruction set	run time system for an extensible embedded processor with dynamic instruction set	2008	2008/03/10	10.1109/DATE.2008.4484769	design, automation, and test in europe	date		463BE6FF	18926
7E8F500C	Automated critical device identification for configurable analogue transistors	automated critical device identification for configurable analogue transistors	2012	2012/03/12		design, automation, and test in europe	date		463BE6FF	19555
7FCE985D	A Novel Metric for Interconnect Architecture Performance	a novel metric for interconnect architecture performance	2003	2003/03/03	10.1109/DATE.2003.1253650	design, automation, and test in europe	date		463BE6FF	19263
7EC1BCF4	Generalized latency-insensitive systems for single-clock and multi-clock architectures	generalized latency insensitive systems for single clock and multi clock architectures	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18133
7562BE25	Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline	assessing the energy break even point between an optical noc architecture and an aggressive electronic baseline	2014	2014/03	10.7873/DATE.2014.321	design, automation, and test in europe	date		463BE6FF	17269
7F72A32D	A Method of Test Generation fo Path Delay Faults Using Stuck-at Fault Test Generation Algorithms	a method of test generation fo path delay faults using stuck at fault test generation algorithms	2003	2003/03/03	10.1109/DATE.2003.1253625	design, automation, and test in europe	date		463BE6FF	19119
0CA6817C	An Efficient Dynamic Multicast Routing Protocol for Distributing Traffic in NOCs	an efficient dynamic multicast routing protocol for distributing traffic in nocs	2009	2009		design automation and test in europe	date		463BE6FF	19555
7E2325E1	On bounding response times under software transactional memory in distributed multiprocessor real-time systems	on bounding response times under software transactional memory in distributed multiprocessor real time systems	2009	2009/04/20	10.1109/DATE.2009.5090753	design, automation, and test in europe	date		463BE6FF	18953
79A4E294	Determining the Technical Complexity of Integrated Circuits	determining the technical complexity of integrated circuits	2008	2008/03	10.1109/DATE.2008.4484795	design, automation, and test in europe	date		463BE6FF	19555
795B7A13	SVR-NoC: a performance analysis tool for network-on-chips using learning-based support vector regression model	svr noc a performance analysis tool for network on chips using learning based support vector regression model	2013	2013/03/18	10.7873/DATE.2013.083	design, automation, and test in europe	date		463BE6FF	19555
7D72FF87	Profile-Driven Selective Code Compression	profile driven selective code compression	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	18713
77059758	Electrical calibration of spring-mass MEMS capacitive accelerometers	electrical calibration of spring mass mems capacitive accelerometers	2013	2013/03/18	10.7873/DATE.2013.126	design, automation, and test in europe	date		463BE6FF	19555
77059A4A	A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits	a gate level methodology for efficient statistical leakage estimation in complex 32nm circuits	2013	2013/03/18	10.7873/DATE.2013.221	design, automation, and test in europe	date		463BE6FF	19427
78328DCE	On the use of GP-GPUs for accelerating compute-intensive EDA applications	on the use of gp gpus for accelerating compute intensive eda applications	2013	2013/03/18	10.7873/DATE.2013.279	design, automation, and test in europe	date		463BE6FF	19465
7F7D0FB6	An ILP formulation for task mapping and scheduling on multi-core architectures	an ilp formulation for task mapping and scheduling on multi core architectures	2009	2009/04/20	10.1109/DATE.2009.5090629	design, automation, and test in europe	date		463BE6FF	16966
7EC45BF1	A Fast Algorithm for the Layout Based Electro-Thermal Simulation	a fast algorithm for the layout based electro thermal simulation	2003	2003/03/03	10.1109/DATE.2003.1253740	design, automation, and test in europe	date		463BE6FF	19067
7E651818	Circuit and Platform Design Challenges in Technologies beyond 90nm	circuit and platform design challenges in technologies beyond 90nm	2003	2003/03/03	10.1109/DATE.2003.1253585	design, automation, and test in europe	date		463BE6FF	19360
7FDF40D0	High Speed and Highly Testable Parallel Two-Rail Code Checker	high speed and highly testable parallel two rail code checker	2003	2003/03/03	10.1109/DATE.2003.1253675	design, automation, and test in europe	date		463BE6FF	19121
7D0F12EB	Boosting: min-cut placement with improved signal delay	boosting min cut placement with improved signal delay	2004	2004/02/16	10.1109/DATE.2004.1269039	design, automation, and test in europe	date		463BE6FF	19110
7592A6AE	Test and non-test cubes for diagnostic test generation based on merging of test cubes	test and non test cubes for diagnostic test generation based on merging of test cubes	2014	2014/03	10.7873/DATE.2014.143	design, automation, and test in europe	date		463BE6FF	17609
7EADE0E1	Analog and Digital Circuit Design in 65 nm CMOS: End of the Road?	analog and digital circuit design in 65 nm cmos end of the road	2005	2005/03/07	10.1109/DATE.2005.64	design, automation, and test in europe	date		463BE6FF	18603
7F8970BA	A Time Slice Based Scheduler Model for System Level Design	a time slice based scheduler model for system level design	2005	2005/03/07	10.1109/DATE.2005.41	design, automation, and test in europe	date		463BE6FF	19312
7A0AAC39	Towards accurate hardware stereo correspondence: a real-time FPGA implementation of a segmentation-based adaptive support weight algorithm	towards accurate hardware stereo correspondence a real time fpga implementation of a segmentation based adaptive support weight algorithm	2012	2012/03/12	10.1109/DATE.2012.6176561	design, automation, and test in europe	date		463BE6FF	17299
780F9876	An energy-efficient virtual channel power-gating mechanism for on-chip networks	an energy efficient virtual channel power gating mechanism for on chip networks	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19508
7EA18514	Formal verification: a new standard CAD tool for the industrial design flow	formal verification a new standard cad tool for the industrial design flow	1998	1998/02/23		design, automation, and test in europe	date		463BE6FF	19555
7E4E0367	Defect Aware Test Patterns	defect aware test patterns	2005	2005/03/07	10.1109/DATE.2005.110	design, automation, and test in europe	date		463BE6FF	18772
7FA85BFF	An approach to improve accuracy of source-level TLMs of embedded software	an approach to improve accuracy of source level tlms of embedded software	2011	2011/03	10.1109/DATE.2011.5763045	design, automation, and test in europe	date		463BE6FF	19111
7F5C3DDD	Make Your SoC Design a Winner: Select the Right Memory IP	make your soc design a winner select the right memory ip	2002	2002/03/04	10.1109/DATE.2002.998242	design, automation, and test in europe	date		463BE6FF	17611
798E6E19	Quantitative productivity measurement in IC design	quantitative productivity measurement in ic design	2008	2008/03/10	10.1145/1403375.1403600	design, automation, and test in europe	date		463BE6FF	19427
779EBBF3	ATPG tools for delay faults at the functional level	atpg tools for delay faults at the functional level	1999	1999/01/01	10.1109/DATE.1999.761195	design, automation, and test in europe	date		463BE6FF	18700
75293809	MAPG: memory access power gating	mapg memory access power gating	2012	2012/03/12	10.1109/DATE.2012.6176651	design, automation, and test in europe	date		463BE6FF	19413
7D775AC8	Process variation aware SRAM/cache for aggressive voltage-frequency scaling	process variation aware sram cache for aggressive voltage frequency scaling	2009	2009/04/20	10.1109/DATE.2009.5090795	design, automation, and test in europe	date		463BE6FF	19201
7FD9EEFC	A systematic approach to the test of combined HW/SW systems	a systematic approach to the test of combined hw sw systems	2010	2010/03/08	10.1109/DATE.2010.5457186	design, automation, and test in europe	date		463BE6FF	19555
7D34B37E	A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method	a scalable timing safe network on chip architecture with an integrated clock distribution method	2007	2007/04/16	10.1109/DATE.2007.364667	design, automation, and test in europe	date		463BE6FF	19257
7969D5F4	Interactive presentation: Hard- and software modularity of the NOVA MPSoC platform	interactive presentation hard and software modularity of the nova mpsoc platform	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19444
7D101BCB	Test instrumentation for a laser scanning localization technique for analysis of high speed DRAM devices	test instrumentation for a laser scanning localization technique for analysis of high speed dram devices	2008	2008/03/10	10.1109/DATE.2008.4484909	design, automation, and test in europe	date		463BE6FF	17585
0EDDBDE7	A flexible system-level design methodolofy applied to NoC	a flexible system level design methodolofy applied to noc	2006	2006		design automation and test in europe	date		463BE6FF	19555
7FE293BD	DynAHeal: dynamic energy efficient task assignment for wireless healthcare systems	dynaheal dynamic energy efficient task assignment for wireless healthcare systems	2010	2010/03/08	10.1109/DATE.2010.5457080	design, automation, and test in europe	date		463BE6FF	19310
7FC1770D	An energy-conscious exploration methodology for reconfigurable DSPs	an energy conscious exploration methodology for reconfigurable dsps	1998	1998/02/23	10.1109/DATE.1998.655879	design, automation, and test in europe	date		463BE6FF	19370
7E6EBC92	IP testing - the future differentiator?	ip testing the future differentiator	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17400
7FAEEC86	Memory centric thread synchronization on platform FPGAs	memory centric thread synchronization on platform fpgas	2006	2006	10.1109/DATE.2006.243863	design, automation, and test in europe	date		463BE6FF	19444
5CAF2143	Improved symoblic simulation by dynamic funtional space partitioning [symoblic read symbolic] [funtional read functional]	improved symoblic simulation by dynamic funtional space partitioning symoblic read symbolic funtional read functional	2004	2004		design, automation, and test in europe	date		463BE6FF	19555
7E54A11F	A practical implementation of the fault-tolerant Daisy-chain clock synchronization algorithm on CAN	a practical implementation of the fault tolerant daisy chain clock synchronization algorithm on can	2006	2006	10.1109/DATE.2006.243872	design, automation, and test in europe	date		463BE6FF	19300
7EC28325	Efficient static compaction of test sequence sets through the application of set covering techniques	efficient static compaction of test sequence sets through the application of set covering techniques	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19073
7E82AEB1	Architecture-level performance estimation for IP-based embedded systems	architecture level performance estimation for ip based embedded systems	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19009
771E863E	Panel session - Consolidation, a modern â€œMoor of Veniceâ€ tale	panel session consolidation a modern moor of venice tale	2009	2009/04	10.1109/DATE.2009.5090647	design, automation, and test in europe	date		463BE6FF	19555
7FF1A6AD	Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs)	soft error rate estimation of digital circuits in the presence of multiple event transients mets	2011	2011/03	10.1109/DATE.2011.5763020	design, automation, and test in europe	date		463BE6FF	19283
7E930E7E	Simulation-directed invariant mining for software verification	simulation directed invariant mining for software verification	2008	2008/03/10	10.1109/DATE.2008.4484757	design, automation, and test in europe	date		463BE6FF	19203
7FAD3047	FaulTM: error detection and recovery using hardware transactional memory	faultm error detection and recovery using hardware transactional memory	2013	2013/03/18	10.7873/DATE.2013.058	design, automation, and test in europe	date		463BE6FF	19450
7A3CFEBA	A fast analog circuit yield estimation method for medium and high dimensional problems	a fast analog circuit yield estimation method for medium and high dimensional problems	2012	2012/03/12	10.1109/DATE.2012.6176569	design, automation, and test in europe	date		463BE6FF	19392
7A086362	Design flow and run-time management for compressed FPGA configurations	design flow and run time management for compressed fpga configurations	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19427
7D0D0CCB	Modeling Noise Transfer Characteristic of Dynamic Logic Gates	modeling noise transfer characteristic of dynamic logic gates	2003	2003/03/03	10.1109/DATE.2003.1253760	design, automation, and test in europe	date		463BE6FF	19404
7F978B16	Layout-driven robustness analysis for misaligned carbon nanotubes in CNTFET-based standard cells	layout driven robustness analysis for misaligned carbon nanotubes in cntfet based standard cells	2012	2012/03/12	10.1109/DATE.2012.6176729	design, automation, and test in europe	date		463BE6FF	19555
7CEAA63D	Low power Illinois scan architecture for simultaneous power and test data volume reduction	low power illinois scan architecture for simultaneous power and test data volume reduction	2008	2008/03/10	10.1109/DATE.2008.4484724	design, automation, and test in europe	date		463BE6FF	18964
8153B8F5	DAISY-CT: a high-level simulation tool for continuous-time Î”Î£ modulators	daisy ct a high level simulation tool for continuous time Î´Ïƒ modulators	2002	2002	10.1109/DATE.2002.998466	design, automation, and test in europe	date		463BE6FF	19555
81193EAF	Random stimulus generation using entropy and XOR constraints	random stimulus generation using entropy and xor constraints	2008	2008/03/10	10.1109/DATE.2008.4484754	design, automation, and test in europe	date		463BE6FF	19007
7B857668	Race to idle or not: balancing the memory sleep time with DVS for energy minimization	race to idle or not balancing the memory sleep time with dvs for energy minimization	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
8036C4B8	PowerShake: a low power driven clustering and factoring methodology for Boolean expressions	powershake a low power driven clustering and factoring methodology for boolean expressions	1998	1998/02/23	10.1109/DATE.1998.655992	design, automation, and test in europe	date		463BE6FF	19270
7CC167B4	EDA solutions to new-defect detection in advanced process technologies	eda solutions to new defect detection in advanced process technologies	2012	2012/03/12	10.1109/DATE.2012.6176444	design, automation, and test in europe	date		463BE6FF	19555
815418B5	Verifying Clock Schedules in the Presence of Cross Talk	verifying clock schedules in the presence of cross talk	2002	2002/03/04	10.1109/DATE.2002.998296	design, automation, and test in europe	date		463BE6FF	19338
7DCE618B	DFT for Testing igh-Performance Pipelined Circuits with Slow-Speed Testers	dft for testing igh performance pipelined circuits with slow speed testers	2003	2003/03/03	10.1109/DATE.2003.1253610	design, automation, and test in europe	date		463BE6FF	19224
7CAD305A	Chip-level verification for parasitic coupling effects in deep-submicron digital designs	chip level verification for parasitic coupling effects in deep submicron digital designs	1999	1999/01/01	10.1109/DATE.1999.761199	design, automation, and test in europe	date		463BE6FF	19483
7F1A7A38	AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors	accupower an accurate power estimation tool for superscalar microprocessors	2002	2002/03/04	10.1109/DATE.2002.998259	design, automation, and test in europe	date		463BE6FF	18597
80E2D34B	A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication	a delay insensitive bus invert code and hardware support for robust asynchronous global communication	2011	2011/03	10.1109/DATE.2011.5763221	design, automation, and test in europe	date		463BE6FF	19517
773C0961	System integration â€” The bridge between More than Moore and More Moore	system integration the bridge between more than moore and more moore	2014	2014/03	10.7873/DATE.2014.145	design, automation, and test in europe	date		463BE6FF	19555
7E607577	Massively multi-topology sizing of analog integrated circuits	massively multi topology sizing of analog integrated circuits	2009	2009/04/20	10.1109/DATE.2009.5090756	design, automation, and test in europe	date		463BE6FF	19109
80E38DD7	Low-Cost Software-Based Self-Testing of RISC Processor Cores	low cost software based self testing of risc processor cores	2003	2003/03/03	10.1109/DATE.2003.1253691	design, automation, and test in europe	date		463BE6FF	19022
7B797E48	Algorithms for solving Boolean satisfiability in combinational circuits	algorithms for solving boolean satisfiability in combinational circuits	1999	1999/01/01	10.1109/DATE.1999.761177	design, automation, and test in europe	date		463BE6FF	17719
7FF855B6	Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique	exploring noc mapping strategies an energy and timing aware technique	2005	2005/03/07	10.1109/DATE.2005.149	design, automation, and test in europe	date		463BE6FF	18211
7673635F	Revealing side-channel issues of complex circuits by enhanced leakage models	revealing side channel issues of complex circuits by enhanced leakage models	2012	2012/03/12	10.1109/DATE.2012.6176672	design, automation, and test in europe	date		463BE6FF	18975
7913F85E	Logical equivalence checking of asynchronous circuits using commercial tools	logical equivalence checking of asynchronous circuits using commercial tools	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19489
7E4BD50D	Challenges and emerging solutions in testing TSV-based 2 1/2D- and 3D-stacked ICs	challenges and emerging solutions in testing tsv based 2 1 2d and 3d stacked ics	2012	2012/03/12	10.1109/DATE.2012.6176689	design, automation, and test in europe	date		463BE6FF	19534
80B4521D	Estimating functional coverage in bounded model checking	estimating functional coverage in bounded model checking	2007	2007/04/16	10.1109/DATE.2007.364454	design, automation, and test in europe	date		463BE6FF	19052
7B71C7E4	Data mining MPSoC simulation traces to identify concurrent memory access patterns	data mining mpsoc simulation traces to identify concurrent memory access patterns	2013	2013/03/18	10.7873/DATE.2013.161	design, automation, and test in europe	date		463BE6FF	19555
7F23AFFB	A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits	a pseudo delay insensitive timing model to synthesizing low power asynchronous circuits	2001	2001/03/13		design, automation, and test in europe	date		463BE6FF	19003
7ED81FF6	A generic RTOS model for real-time systems simulation with systemC	a generic rtos model for real time systems simulation with systemc	2004	2004/02/16	10.1109/DATE.2004.1269211	design, automation, and test in europe	date		463BE6FF	17885
8133D9FD	Combinational equivalence checking using Boolean satisfiability and binary decision diagrams	combinational equivalence checking using boolean satisfiability and binary decision diagrams	2001	2001/03/13	10.1109/DATE.2001.915011	design, automation, and test in europe	date		463BE6FF	19073
80DB90A0	Statistical SRAM analysis for yield enhancement	statistical sram analysis for yield enhancement	2010	2010/03/08	10.1109/DATE.2010.5457235	design, automation, and test in europe	date		463BE6FF	17460
7CDF1BD1	Accurate and efficient reliability estimation techniques during ADL-driven embedded processor design	accurate and efficient reliability estimation techniques during adl driven embedded processor design	2013	2013/03/18	10.7873/DATE.2013.122	design, automation, and test in europe	date		463BE6FF	17611
7C41679C	Exploiting DRAM restore time variations in deep sub-micron scaling	exploiting dram restore time variations in deep sub micron scaling	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19451
80191134	A phase-frequency transfer description of analog and mixed-signal front-end architectures for system-level design	a phase frequency transfer description of analog and mixed signal front end architectures for system level design	2004	2004/02/16	10.1109/DATE.2004.1268885	design, automation, and test in europe	date		463BE6FF	19370
7C4024E0	Digital circuits reliability with in-situ monitors in 28nm fully depleted SOI	digital circuits reliability with in situ monitors in 28nm fully depleted soi	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
7DF98C61	Novel Test Infrastructure and Methodology Used for Accelerated Bring-Up and In-System Characterization of the Multi-Gigahertz Interfaces on the Cell Processor	novel test infrastructure and methodology used for accelerated bring up and in system characterization of the multi gigahertz interfaces on the cell processor	2007	2007/04	10.1109/DATE.2007.364681	design, automation, and test in europe	date		463BE6FF	19003
7DB0CA92	A fault simulation methodology for MEMS	a fault simulation methodology for mems	2000	2000/01/01	10.1109/DATE.2000.840828	design, automation, and test in europe	date		463BE6FF	18913
80246B3C	Ultra-Efficient (Embedded) SOC Architectures based on Probabilistic CMOS (PCMOS) Technology	ultra efficient embedded soc architectures based on probabilistic cmos pcmos technology	2006	2006	10.1109/DATE.2006.243978	design, automation, and test in europe	date		463BE6FF	18649
8114F456	Enhanced Diameter Bounding via Structural	enhanced diameter bounding via structural	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19502
7C86D79F	Multi-level phase analysis for sampling simulation	multi level phase analysis for sampling simulation	2013	2013/03/18	10.7873/DATE.2013.141	design, automation, and test in europe	date		463BE6FF	19555
7AB2FFAD	AVICA: an access-time variation insensitive L1 cache architecture	avica an access time variation insensitive l1 cache architecture	2013	2013/03/18	10.7873/DATE.2013.028	design, automation, and test in europe	date		463BE6FF	19511
7F200BF2	Improving the Efficiency of Memory Partitioning by Address Clustering	improving the efficiency of memory partitioning by address clustering	2003	2003/03/03	10.1109/DATE.2003.1253581	design, automation, and test in europe	date		463BE6FF	16937
7ABB40C2	A demonstration of co-design and co-verification in a synchronous language	a demonstration of co design and co verification in a synchronous language	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19003
8068C1DC	STAX: Statistical Crosstalk Target Set Compaction	stax statistical crosstalk target set compaction	2006	2006	10.1109/DATE.2006.243844	design, automation, and test in europe	date		463BE6FF	19468
8160C0E6	IPSIM: SystemC 3.0 Enhancements for Communication Refinement	ipsim systemc 3 0 enhancements for communication refinement	2003	2003/03/03	10.1109/DATE.2003.1253814	design, automation, and test in europe	date		463BE6FF	18908
810A715D	Programming shared memory multiprocessors with deterministic message-passing concurrency: compiling SHIM to Pthreads	programming shared memory multiprocessors with deterministic message passing concurrency compiling shim to pthreads	2008	2008/03/10	10.1109/DATE.2008.4484886	design, automation, and test in europe	date		463BE6FF	18992
7DD38F89	Soft faults and the importance of stresses in memory testing	soft faults and the importance of stresses in memory testing	2004	2004/02/16	10.1109/DATE.2004.1269037	design, automation, and test in europe	date		463BE6FF	19190
789D9E40	Probabilistic standard cell modeling considering non-Gaussian parameters and correlations	probabilistic standard cell modeling considering non gaussian parameters and correlations	2014	2014/03	10.7873/DATE.2014.243	design, automation, and test in europe	date		463BE6FF	19555
7F3C0D7A	A memory- and time-efficient on-chip TCAM minimizer for IP lookup	a memory and time efficient on chip tcam minimizer for ip lookup	2010	2010/03/08	10.1109/DATE.2010.5456921	design, automation, and test in europe	date		463BE6FF	17586
7924EBB8	Architecture exploration of parameterizable EPIC SOS architectures (poster paper)	architecture exploration of parameterizable epic sos architectures poster paper	2000	2000/01/01	10.1145/343647.344138	design, automation, and test in europe	date		463BE6FF	19003
78A83B9B	A discrete-time battery model for high-level power estimation	a discrete time battery model for high level power estimation	2000	2000/01/01	10.1109/DATE.2000.840012	design, automation, and test in europe	date		463BE6FF	16600
766148EA	Optimized selection of reliable and cost-effective cyber-physical system architectures	optimized selection of reliable and cost effective cyber physical system architectures	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	17651
7EEE66DE	CoMik: A predictable and cycle-accurately composable real-time microkernel	comik a predictable and cycle accurately composable real time microkernel	2014	2014/03	10.7873/DATE.2014.235	design, automation, and test in europe	date		463BE6FF	17386
7A506FFF	A VHDL-based methodology for the design and verification of pipeline A/D converters	a vhdl based methodology for the design and verification of pipeline a d converters	2000	2000/01/01	10.1109/DATE.2000.840837	design, automation, and test in europe	date		463BE6FF	18427
803447A8	CACTI-3DD: architecture-level modeling for 3D die-stacked DRAM main memory	cacti 3dd architecture level modeling for 3d die stacked dram main memory	2012	2012/03/12	10.1109/DATE.2012.6176428	design, automation, and test in europe	date		463BE6FF	16979
7DE94840	Dynamic Conditional Branch Balancing during the High-Level Synthesis of Control-Intensive Designs	dynamic conditional branch balancing during the high level synthesis of control intensive designs	2003	2003/03/03	10.1109/DATE.2003.1253619	design, automation, and test in europe	date		463BE6FF	19347
81219B6E	ASIP Design and Synthesis for Non Linear Filtering in Image Processing	asip design and synthesis for non linear filtering in image processing	2006	2006	10.1109/DATE.2006.243908	design, automation, and test in europe	date		463BE6FF	19392
80806E3C	RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC	rtk spec tron a simulation model of an itron based rtos kernel in systemc	2005	2005/03/07	10.1109/DATE.2005.263	design, automation, and test in europe	date		463BE6FF	18530
809C5B52	Adaptation of an event-driven simulation environment to sequentially propagated concurrent fault simulation	adaptation of an event driven simulation environment to sequentially propagated concurrent fault simulation	2001	2001/03/13	10.1109/DATE.2001.915173	design, automation, and test in europe	date		463BE6FF	18997
7E10E924	Automatic Formal Verification of Fused-Multiply-Add FPUs	automatic formal verification of fused multiply add fpus	2005	2005/03/07	10.1109/DATE.2005.75	design, automation, and test in europe	date		463BE6FF	18569
7BA9B4F2	IP is All About Implementation and Customer Satisfaction	ip is all about implementation and customer satisfaction	2002	2002/03/04	10.1109/DATE.2002.998260	design, automation, and test in europe	date		463BE6FF	19555
7DF502A0	Communication Mechanisms for Parallel DSP Systems on a Chip	communication mechanisms for parallel dsp systems on a chip	2002	2002/03/04	10.1109/DATE.2002.998308	design, automation, and test in europe	date		463BE6FF	19184
803F0080	Vulnerability Analysis of L2 Cache Elements to Single Event Upsets	vulnerability analysis of l2 cache elements to single event upsets	2006	2006	10.1109/DATE.2006.244100	design, automation, and test in europe	date		463BE6FF	18792
7DE04DE1	Multi-clock SoC design using protocol conversion	multi clock soc design using protocol conversion	2009	2009/04/20	10.1109/DATE.2009.5090644	design, automation, and test in europe	date		463BE6FF	19015
7B547F72	Embedded Tutorial - Software for Wireless Networked Embedded Systems	embedded tutorial software for wireless networked embedded systems	2008	2008/03	10.1109/DATE.2008.4484708	design, automation, and test in europe	date		463BE6FF	19555
7655E4EF	Interactive presentation: Techniques for designing noise-tolerant multi-level combinational circuits	interactive presentation techniques for designing noise tolerant multi level combinational circuits	2007	2007/04/16		design, automation, and test in europe	date		463BE6FF	19458
7DFF8CC1	HEBS: Histogram Equalization for Backlight Scaling	hebs histogram equalization for backlight scaling	2005	2005/03/07	10.1109/DATE.2005.174	design, automation, and test in europe	date		463BE6FF	17763
7DBBC88B	Net and pin distribution for 3D package global routing	net and pin distribution for 3d package global routing	2004	2004/02/16	10.1109/DATE.2004.1269111	design, automation, and test in europe	date		463BE6FF	19073
80C30896	Optimized integration of test compression and sharing for SOC testing	optimized integration of test compression and sharing for soc testing	2007	2007/04/16	10.1109/DATE.2007.364592	design, automation, and test in europe	date		463BE6FF	19380
7E23875A	Adaptive power allocation for many-core systems inspired from multiagent auction model	adaptive power allocation for many core systems inspired from multiagent auction model	2014	2014/03	10.7873/DATE.2014.346	design, automation, and test in europe	date		463BE6FF	19468
8090EA78	Two-level microprocessor-accelerator partitioning	two level microprocessor accelerator partitioning	2007	2007/04/16	10.1109/DATE.2007.364610	design, automation, and test in europe	date		463BE6FF	19369
7E19424C	Library Functions Timing Characterization for Source-Level Analysis	library functions timing characterization for source level analysis	2003	2003/03/03	10.1109/DATE.2003.1253768	design, automation, and test in europe	date		463BE6FF	18497
7C500F37	Handling discontinuous effects in modeling spatial correlation of wafer-level analog/RF tests	handling discontinuous effects in modeling spatial correlation of wafer level analog rf tests	2013	2013/03/18	10.7873/DATE.2013.123	design, automation, and test in europe	date		463BE6FF	17513
80E9CCEE	Low power design of the X-GOLDÂ® SDR 20 baseband processor	low power design of the x gold sdr 20 baseband processor	2010	2010/03/08	10.1109/DATE.2010.5456945	design, automation, and test in europe	date		463BE6FF	17644
7EE5495E	Evaluation of an object-oriented hardware design methodology for automotive applications	evaluation of an object oriented hardware design methodology for automotive applications	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19175
7C38365B	Substrate Parasitic Extraction for RF Integrated Circuits	substrate parasitic extraction for rf integrated circuits	2002	2002/03/04	10.1109/DATE.2002.998463	design, automation, and test in europe	date		463BE6FF	17614
5ABC0C0E	Defect diagnosis and silicon debug: the continuing detective story [Tutorial]	defect diagnosis and silicon debug the continuing detective story tutorial	2004	2004	10.1109/DATE.2004.1268812	design, automation, and test in europe	date		463BE6FF	19555
7F497683	Instruction-set extension under process variation and aging effects	instruction set extension under process variation and aging effects	2013	2013/03/18	10.7873/DATE.2013.051	design, automation, and test in europe	date		463BE6FF	17648
80D76906	Hogthrob: towards a sensor network infrastructure for sow monitoring (wireless sensor network special day)	hogthrob towards a sensor network infrastructure for sow monitoring wireless sensor network special day	2006	2006	10.1109/DATE.2006.243977	design, automation, and test in europe	date		463BE6FF	17481
817588CE	A Linear-Centric Simulation Framework for Parametric Fluctuations	a linear centric simulation framework for parametric fluctuations	2002	2002/03/04	10.1109/DATE.2002.998357	design, automation, and test in europe	date		463BE6FF	18532
7C3961B8	Standard bus vs. bus wrapper: what is the best solution for future SoC integration?	standard bus vs bus wrapper what is the best solution for future soc integration	2001	2001/03/13	10.1109/DATE.2001.915119	design, automation, and test in europe	date		463BE6FF	17482
7843BE01	An Energy Estimation Method for Asynchronous Circuits with Application to an Asynchronous Microprocessor	an energy estimation method for asynchronous circuits with application to an asynchronous microprocessor	2002	2002/03/04	10.1109/DATE.2002.999207	design, automation, and test in europe	date		463BE6FF	16982
803DD585	Analytical Design Space Exploration of Caches for Embedded Systems	analytical design space exploration of caches for embedded systems	2003	2003/03/03	10.1109/DATE.2003.1253681	design, automation, and test in europe	date		463BE6FF	18843
7F4A55AB	Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits	physical aware simulated annealing optimization of gate leakage in nanoscale datapath circuits	2006	2006	10.1109/DATE.2006.244046	design, automation, and test in europe	date		463BE6FF	19312
7EECB7A1	Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints	energy aware communication and task scheduling for network on chip architectures under real time constraints	2004	2004/02/16	10.1109/DATE.2004.1268854	design, automation, and test in europe	date		463BE6FF	17140
7D1CD006	IR-drop analysis of graphene-based power distribution networks	ir drop analysis of graphene based power distribution networks	2012	2012/03/12	10.1109/DATE.2012.6176437	design, automation, and test in europe	date		463BE6FF	19498
7F707599	Automated dynamic throughput-constrained structural-level pipelining in streaming applications	automated dynamic throughput constrained structural level pipelining in streaming applications	2008	2008/03/10	10.1109/DATE.2008.4484927	design, automation, and test in europe	date		463BE6FF	19434
7578B561	Aging-aware standard cell library design	aging aware standard cell library design	2014	2014/03	10.7873/DATE.2014.274	design, automation, and test in europe	date		463BE6FF	17582
81466ABD	Test cost reduction for SoC using a combined approach to test data compression and test scheduling	test cost reduction for soc using a combined approach to test data compression and test scheduling	2007	2007/04/16	10.1109/DATE.2007.364564	design, automation, and test in europe	date		463BE6FF	19108
7EC3A850	An accurate system architecture refinement methodology with mixed abstraction-level virtual platform	an accurate system architecture refinement methodology with mixed abstraction level virtual platform	2010	2010/03/08	10.1109/DATE.2010.5457141	design, automation, and test in europe	date		463BE6FF	17164
79270128	Garbage collection for multi-version index on flash memory	garbage collection for multi version index on flash memory	2014	2014/03	10.7873/DATE.2014.070	design, automation, and test in europe	date		463BE6FF	17643
80741855	A cross-referencing-based droplet manipulation method for high-throughput and pin-constrained digital microfluidic arrays	a cross referencing based droplet manipulation method for high throughput and pin constrained digital microfluidic arrays	2007	2007/04/16	10.1109/DATE.2007.364651	design, automation, and test in europe	date		463BE6FF	18808
7A3308A7	Incorporation of hard-fault-coverage in model-based testing of mixed-signal ICs	incorporation of hard fault coverage in model based testing of mixed signal ics	2000	2000/01/01	10.1109/DATE.2000.840898	design, automation, and test in europe	date		463BE6FF	19030
804AC46F	Model checking of analog systems using an analog specification language	model checking of analog systems using an analog specification language	2008	2008/03/10	10.1109/DATE.2008.4484700	design, automation, and test in europe	date		463BE6FF	18845
80322D1A	A reconfigurable HW/SW platform for computation intensive high-resolution real-time digital film applications	a reconfigurable hw sw platform for computation intensive high resolution real time digital film applications	2006	2006	10.1109/DATE.2006.244085	design, automation, and test in europe	date		463BE6FF	19029
81260CAC	Redressing timing issues for speed-independent circuits in deep submicron age	redressing timing issues for speed independent circuits in deep submicron age	2011	2011/03	10.1109/DATE.2011.5763222	design, automation, and test in europe	date		463BE6FF	19468
7AFA1C5F	Topologically homogeneous power-performance heterogeneous multicore systems	topologically homogeneous power performance heterogeneous multicore systems	2011	2011/03	10.1109/DATE.2011.5763030	design, automation, and test in europe	date		463BE6FF	17448
814741FB	MPSoCs run-time monitoring through networks-on-chip	mpsocs run time monitoring through networks on chip	2009	2009/04/20	10.1109/DATE.2009.5090726	design, automation, and test in europe	date		463BE6FF	19044
805DD8C6	Adaptive scheduling and voltage scaling for multiprocessor real-time applications with non-deterministic workload	adaptive scheduling and voltage scaling for multiprocessor real time applications with non deterministic workload	2008	2008/03/10	10.1109/DATE.2008.4484751	design, automation, and test in europe	date		463BE6FF	19235
7962F9F3	Multi-variant-based design space exploration for automotive embedded systems	multi variant based design space exploration for automotive embedded systems	2014	2014/03	10.7873/DATE.2014.020	design, automation, and test in europe	date		463BE6FF	17488
7CBF8B44	System design challenges for next generation wireless and embedded systems	system design challenges for next generation wireless and embedded systems	2014	2014/03	10.7873/DATE.2014.014	design, automation, and test in europe	date		463BE6FF	19555
7D1FD6F0	Extending JTAG for Testing Signal Integrity in SoCs	extending jtag for testing signal integrity in socs	2003	2003/03/03	10.1109/DATE.2003.1253611	design, automation, and test in europe	date		463BE6FF	18992
7F37E504	Concurrent Core Test for SOC Using Shared Test Set and Scan Chain Disable	concurrent core test for soc using shared test set and scan chain disable	2006	2006	10.1109/DATE.2006.243928	design, automation, and test in europe	date		463BE6FF	19309
7FCC44A2	HOLMES: Capturing the Yield-Optimized Design Space Boundaries of Analog and RF Integrated Circuits	holmes capturing the yield optimized design space boundaries of analog and rf integrated circuits	2003	2003/03/03	10.1109/DATE.2003.1186395	design, automation, and test in europe	date		463BE6FF	18857
78D5065F	Parallel probe based dynamic connection setup in TDM NoCs	parallel probe based dynamic connection setup in tdm nocs	2014	2014/03	10.7873/DATE.2014.252	design, automation, and test in europe	date		463BE6FF	17629
7D1F1B27	Flip-Flop and Repeater Insertion for Early Interconnect Planning	flip flop and repeater insertion for early interconnect planning	2002	2002/03/04	10.1109/DATE.2002.998374	design, automation, and test in europe	date		463BE6FF	17934
815D7750	Vacuity analysis for property qualification by mutation of checkers	vacuity analysis for property qualification by mutation of checkers	2010	2010/03/08	10.1109/DATE.2010.5457158	design, automation, and test in europe	date		463BE6FF	17545
4BF619F6	HW/SW Codesign of a Multiple Injection Driver Automotive Subsystem Using a Configurable System-on-Ch	hw sw codesign of a multiple injection driver automotive subsystem using a configurable system on ch	2002			design, automation, and test in europe	date		463BE6FF	19555
8042811F	A 0.964mW digital hearing aid system	a 0 964mw digital hearing aid system	2011	2011/03	10.1109/DATE.2011.5763297	design, automation, and test in europe	date		463BE6FF	19555
7AE05363	Cache aging reduction with improved performance using dynamically re-sizable cache	cache aging reduction with improved performance using dynamically re sizable cache	2014	2014/03	10.7873/DATE.2014.187	design, automation, and test in europe	date		463BE6FF	17628
7F44CC09	A Parallel Configuration Model for Reducing the Run-Time Reconfiguration Overhead	a parallel configuration model for reducing the run time reconfiguration overhead	2006	2006	10.1109/DATE.2006.243864	design, automation, and test in europe	date		463BE6FF	18639
5FBFD349	Digital MOS Circuit Partitioning with Symbolic Modeling	digital mos circuit partitioning with symbolic modeling	1999			design, automation, and test in europe	date		463BE6FF	19555
807A9C02	A link arbitration scheme for quality of service in a latency-optimized network-on-chip	a link arbitration scheme for quality of service in a latency optimized network on chip	2009	2009/04/20	10.1109/DATE.2009.5090730	design, automation, and test in europe	date		463BE6FF	19427
7D140E87	Timing modeling and analysis for AUTOSAR-based software development: a case study	timing modeling and analysis for autosar based software development a case study	2010	2010/03/08	10.1109/DATE.2010.5457125	design, automation, and test in europe	date		463BE6FF	16908
80EC7317	Low Cost Debug Architecture using Lossy Compression for Silicon Debug	low cost debug architecture using lossy compression for silicon debug	2007	2007/04	10.1109/DATE.2007.364595	design, automation, and test in europe	date		463BE6FF	18338
7F03804F	VESPA: Variability emulation for System-on-Chip performance analysis	vespa variability emulation for system on chip performance analysis	2011	2011/03	10.1109/DATE.2011.5763007	design, automation, and test in europe	date		463BE6FF	19374
7CF8E8E5	A Complete and Fully Qualified Design Flow for Verification of Mixed-Signal SoC with Embedded Flash Memories	a complete and fully qualified design flow for verification of mixed signal soc with embedded flash memories	2006	2006	10.1109/DATE.2006.243780	design, automation, and test in europe	date		463BE6FF	19003
7F5E72D0	Run-Time Management of Logic Resources on Reconfigurable Systems	run time management of logic resources on reconfigurable systems	2003	2003/03/03	10.1109/DATE.2003.1253731	design, automation, and test in europe	date		463BE6FF	18686
7ED7EDAE	An algorithm for nano-pipelining of circuits and architectures for a nanotechnology	an algorithm for nano pipelining of circuits and architectures for a nanotechnology	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	18677
7EDB564F	A low-cost concurrent error detection technique for processor control logic	a low cost concurrent error detection technique for processor control logic	2008	2008/03/10	10.1109/DATE.2008.4484788	design, automation, and test in europe	date		463BE6FF	19272
7EC768D2	Timing-constrained I/O buffer placement for flip-chip designs	timing constrained i o buffer placement for flip chip designs	2011	2011/03	10.1109/DATE.2011.5763102	design, automation, and test in europe	date		463BE6FF	19458
7D58378C	Generator based approach for analog circuit and layout design and optimization	generator based approach for analog circuit and layout design and optimization	2011	2011/03	10.1109/DATE.2011.5763267	design, automation, and test in europe	date		463BE6FF	19265
81491F40	A design methodology for fully reconfigurable delta-sigma data converters	a design methodology for fully reconfigurable delta sigma data converters	2009	2009/04/20	10.1109/DATE.2009.5090879	design, automation, and test in europe	date		463BE6FF	19150
7D697E1E	FlexRay Transceiver in a 0.35&#181;m CMOS High-Voltage Technology	flexray transceiver in a 0 35Âµm cmos high voltage technology	2006	2006	10.1109/DATE.2006.243874	design, automation, and test in europe	date		463BE6FF	18979
7FE67302	Software assisted non-volatile register reduction for energy harvesting based cyber-physical system	software assisted non volatile register reduction for energy harvesting based cyber physical system	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19345
7CFBAC28	A cell and macrocell compiler for GaAs VLSI full-custom design	a cell and macrocell compiler for gaas vlsi full custom design	1998	1998/02/23	10.1109/DATE.1998.655982	design, automation, and test in europe	date		463BE6FF	18885
8586BAFF	A Methodology for Mapping Multiple Use-Cases onto Networks on Chips	a methodology for mapping multiple use cases onto networks on chips	2006	2006		design automation and test in europe	date		463BE6FF	19555
7EDCF509	Timing simulation of digital circuits with binary decision diagrams	timing simulation of digital circuits with binary decision diagrams	2001	2001/03/13	10.1109/DATE.2001.915063	design, automation, and test in europe	date		463BE6FF	19210
7D5D164D	Test strategies for low power devices	test strategies for low power devices	2008	2008/03/10	10.1109/DATE.2008.4484765	design, automation, and test in europe	date		463BE6FF	18602
7F329F9E	A Direct Mapping System for Datapath Module and FSM Implementation into LUT-Based FPGAs	a direct mapping system for datapath module and fsm implementation into lut based fpgas	2002	2002/03/04	10.1109/DATE.2002.998441	design, automation, and test in europe	date		463BE6FF	19224
7EC99254	Preemption delay analysis for floating non-preemptive region scheduling	preemption delay analysis for floating non preemptive region scheduling	2012	2012/03/12	10.1109/DATE.2012.6176520	design, automation, and test in europe	date		463BE6FF	19318
7EEACC87	An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems	an approximation scheme for energy efficient scheduling of real time tasks in heterogeneous multiprocessor systems	2009	2009/04/20	10.1109/DATE.2009.5090754	design, automation, and test in europe	date		463BE6FF	18945
7F82894F	Automatic Evaluation of the Accuracy of Fixed-Point Algorithms	automatic evaluation of the accuracy of fixed point algorithms	2002	2002/03/04	10.1109/DATE.2002.998351	design, automation, and test in europe	date		463BE6FF	17957
7EF06E49	A polynomial time optimal algorithm for simultaneous buffer and wire sizing	a polynomial time optimal algorithm for simultaneous buffer and wire sizing	1998	1998/02/23	10.1109/DATE.1998.655901	design, automation, and test in europe	date		463BE6FF	18990
7EBE608D	On testing prebond dies with incomplete clock networks in a 3D IC using DLLs	on testing prebond dies with incomplete clock networks in a 3d ic using dlls	2011	2011/03	10.1109/DATE.2011.5763229	design, automation, and test in europe	date		463BE6FF	19404
801FAA65	Detecting errors using multi-cycle invariance information	detecting errors using multi cycle invariance information	2009	2009/04/20	10.1109/DATE.2009.5090771	design, automation, and test in europe	date		463BE6FF	19293
7EAD5BD2	An efficient polynomial multiplier in GF(2 m ) and its application to ECC designs	an efficient polynomial multiplier in gf 2 m and its application to ecc designs	2007	2007/04/16	10.1109/DATE.2007.364469	design, automation, and test in europe	date		463BE6FF	18985
7F89E964	High security smartcards	high security smartcards	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	17915
7FB5437D	Striking a New Balance in the Nanometer Era: First-Time-Right and Time-to-Market Demands Versus Technology Challenges	striking a new balance in the nanometer era first time right and time to market demands versus technology challenges	2005	2005/03/07	10.1109/DATE.2005.283	design, automation, and test in europe	date		463BE6FF	17579
78DFF254	3D integration for power-efficient computing	3d integration for power efficient computing	2013	2013/03/18		design, automation, and test in europe	date		463BE6FF	19555
7D3CAEDC	Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications	highly scalable dynamically reconfigurable systolic ring architecture for dsp applications	2002	2002/03/04	10.1109/DATE.2002.998355	design, automation, and test in europe	date		463BE6FF	18728
813562E0	Are our design for testability features fault secure?	are our design for testability features fault secure	2004	2004/02/16	10.1109/DATE.2004.1268944	design, automation, and test in europe	date		463BE6FF	19295
5AFFBB68	Towards the implementation and evaluation of semi-partitioned multi-core scheduling	towards the implementation and evaluation of semi partitioned multi core scheduling	2011	2011	10.4230/OASIcs.PPES.2011.42	design, automation, and test in europe	date		463BE6FF	19555
807ED802	Test generation based diagnosis of device parameters for analog circuits	test generation based diagnosis of device parameters for analog circuits	2001	2001/03/13	10.1109/DATE.2001.915084	design, automation, and test in europe	date		463BE6FF	18497
8003C5CB	An Efficient Transparent Test Scheme for Embedded Word-Oriented Memories	an efficient transparent test scheme for embedded word oriented memories	2005	2005/03/07	10.1109/DATE.2005.56	design, automation, and test in europe	date		463BE6FF	19436
7E95A53F	Sequential equivalence checking without state space traversal	sequential equivalence checking without state space traversal	1998	1998/02/23	10.1109/DATE.1998.655922	design, automation, and test in europe	date		463BE6FF	17701
7F8FE230	Timing analysis for preemptive multi-tasking real-time systems with caches	timing analysis for preemptive multi tasking real time systems with caches	2004	2004/02/16		design, automation, and test in europe	date		463BE6FF	19202
7F283738	Bus access optimisation for FlexRay-based distributed embedded systems	bus access optimisation for flexray based distributed embedded systems	2007	2007/04/16	10.1109/DATE.2007.364566	design, automation, and test in europe	date		463BE6FF	18380
7F6538BE	Behavioral Modeling and Simulation of a Mixed Analog/Digital Automatic Gain Control Loop in a 5 GHz WLAN Receiver	behavioral modeling and simulation of a mixed analog digital automatic gain control loop in a 5 ghz wlan receiver	2003	2003/03/03	10.1109/DATE.2003.1253680	design, automation, and test in europe	date		463BE6FF	19196
7F698704	Soft Delay Error Analysis in Logic Circuits	soft delay error analysis in logic circuits	2006	2006	10.1109/DATE.2006.243968	design, automation, and test in europe	date		463BE6FF	19332
7D5952A2	Yield-aware placement optimization	yield aware placement optimization	2007	2007/04/16	10.1109/DATE.2007.364464	design, automation, and test in europe	date		463BE6FF	19324
77E99F0E	Fast and efficient lagrangian relaxation-based discrete gate sizing	fast and efficient lagrangian relaxation based discrete gate sizing	2013	2013/03/18	10.7873/DATE.2013.370	design, automation, and test in europe	date		463BE6FF	17512
77F1508A	Eliminating intra-warp conflict misses in GPU	eliminating intra warp conflict misses in gpu	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19483
7F7D30EA	Runtime reconfiguration of custom instructions for real-time embedded systems	runtime reconfiguration of custom instructions for real time embedded systems	2009	2009/04/20	10.1109/DATE.2009.5090906	design, automation, and test in europe	date		463BE6FF	19399
8011EA67	Comparison of Test Pattern Decompression Techniques	comparison of test pattern decompression techniques	2003	2003/03/03	10.1109/DATE.2003.1253791	design, automation, and test in europe	date		463BE6FF	19555
755173EE	Roadmap towards ultimately-efficient zeta-scale datacenters	roadmap towards ultimately efficient zeta scale datacenters	2013	2013/03/18	10.7873/DATE.2013.276	design, automation, and test in europe	date		463BE6FF	17599
7F91DA5D	Dynamic Functional Unit Assignment for Low Power	dynamic functional unit assignment for low power	2003	2003/03/03		design, automation, and test in europe	date		463BE6FF	19049
80B757D1	Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors	reducing power consumption for high associativity data caches in embedded processors	2003	2003/03/03	10.1109/DATE.2003.1253745	design, automation, and test in europe	date		463BE6FF	18831
7B89408C	DeBAR: deflection based adaptive router with minimal buffering	debar deflection based adaptive router with minimal buffering	2013	2013/03/18	10.7873/DATE.2013.322	design, automation, and test in europe	date		463BE6FF	17427
80C495FF	Automatically mapping applications to a self-reconfiguring platform	automatically mapping applications to a self reconfiguring platform	2009	2009/04/20	10.1109/DATE.2009.5090804	design, automation, and test in europe	date		463BE6FF	18826
7CD3392C	Inductor optimization for active cell balancing using geometric programming	inductor optimization for active cell balancing using geometric programming	2015	2015/03/09		design, automation, and test in europe	date		463BE6FF	19555
80BD2874	Design and implementation of a database filter for BLAST acceleration	design and implementation of a database filter for blast acceleration	2009	2009/04/20	10.1109/DATE.2009.5090652	design, automation, and test in europe	date		463BE6FF	19458
7CD8C8C4	A flexible BIST strategy for SDR transmitters	a flexible bist strategy for sdr transmitters	2014	2014/03	10.7873/DATE.2014.383	design, automation, and test in europe	date		463BE6FF	19555
80DBAE36	Partitioned mixed-criticality scheduling on multiprocessor platforms	partitioned mixed criticality scheduling on multiprocessor platforms	2014	2014/03	10.7873/DATE.2014.305	design, automation, and test in europe	date		463BE6FF	17499
816F820E	A methodology for system-level analog design space exploration	a methodology for system level analog design space exploration	2004	2004/02/16	10.1109/DATE.2004.1268926	design, automation, and test in europe	date		463BE6FF	18772
80BC1824	A high-speed transceiver architecture implementable as synthesizable IP core	a high speed transceiver architecture implementable as synthesizable ip core	2004	2004/02/16	10.1109/DATE.2004.1269197	design, automation, and test in europe	date		463BE6FF	19489
804A5C9D	BlockLevel Bayesian Diagnosis of Analogue Electronic Circuits	blocklevel bayesian diagnosis of analogue electronic circuits	2010	2010		design automation and test in europe	date	00FDC8F2	463BE6FF	17449
