Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_013.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3210663 heartbeat IPC: 3.11462 cumulative IPC: 3.11462 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6410938 heartbeat IPC: 3.12473 cumulative IPC: 3.11967 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9615146 heartbeat IPC: 3.1209 cumulative IPC: 3.12008 (Simulation time: 0 hr 5 min 16 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 12815018 heartbeat IPC: 3.12512 cumulative IPC: 3.12134 (Simulation time: 0 hr 7 min 4 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16014366 heartbeat IPC: 3.12564 cumulative IPC: 3.1222 (Simulation time: 0 hr 8 min 53 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16014367 (Simulation time: 0 hr 8 min 53 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23656300 heartbeat IPC: 1.30857 cumulative IPC: 1.30857 (Simulation time: 0 hr 10 min 31 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 31461935 heartbeat IPC: 1.28113 cumulative IPC: 1.2947 (Simulation time: 0 hr 12 min 8 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 38754426 heartbeat IPC: 1.37127 cumulative IPC: 1.31926 (Simulation time: 0 hr 13 min 43 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 46223448 heartbeat IPC: 1.33886 cumulative IPC: 1.32411 (Simulation time: 0 hr 15 min 18 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53660439 heartbeat IPC: 1.34463 cumulative IPC: 1.32816 (Simulation time: 0 hr 16 min 39 sec) 
Finished CPU 0 instructions: 50000000 cycles: 37646073 cumulative IPC: 1.32816 (Simulation time: 0 hr 16 min 39 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.32816 instructions: 50000000 cycles: 37646073
L1D TOTAL     ACCESS:   17340009  HIT:   16273566  MISS:    1066443
L1D LOAD      ACCESS:    6326672  HIT:    5825642  MISS:     501030
L1D RFO       ACCESS:    4927595  HIT:    4847409  MISS:      80186
L1D PREFETCH  ACCESS:    6085742  HIT:    5600515  MISS:     485227
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6361330  ISSUED:    6267400  USEFUL:     133680  USELESS:     351556
L1D AVERAGE MISS LATENCY: 42.8384 cycles
L1I TOTAL     ACCESS:   16415800  HIT:   14278641  MISS:    2137159
L1I LOAD      ACCESS:    8717923  HIT:    8588711  MISS:     129212
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    7697877  HIT:    5689930  MISS:    2007947
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    8506273  ISSUED:    8102251  USEFUL:    1414376  USELESS:     593485
L1I AVERAGE MISS LATENCY: 30.2569 cycles
L2C TOTAL     ACCESS:    4228700  HIT:    2842926  MISS:    1385774
L2C LOAD      ACCESS:     534106  HIT:     244285  MISS:     289821
L2C RFO       ACCESS:      78817  HIT:      31441  MISS:      47376
L2C PREFETCH  ACCESS:    3340005  HIT:    2293335  MISS:    1046670
L2C WRITEBACK ACCESS:     275772  HIT:     273865  MISS:       1907
L2C PREFETCH  REQUESTED:    3163560  ISSUED:    3160324  USEFUL:      28963  USELESS:    1017801
L2C AVERAGE MISS LATENCY: 46.8777 cycles
LLC TOTAL     ACCESS:    2533422  HIT:    2351000  MISS:     182422
LLC LOAD      ACCESS:     289699  HIT:     265203  MISS:      24496
LLC RFO       ACCESS:      47373  HIT:      36730  MISS:      10643
LLC PREFETCH  ACCESS:    2024913  HIT:    1877985  MISS:     146928
LLC WRITEBACK ACCESS:     171437  HIT:     171082  MISS:        355
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      12955  USELESS:     133463
LLC AVERAGE MISS LATENCY: 175.918 cycles
Major fault: 0 Minor fault: 6211
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      29798  ROW_BUFFER_MISS:     152254
 DBUS_CONGESTED:      74446
 WQ ROW_BUFFER_HIT:      12703  ROW_BUFFER_MISS:      50989  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4114% MPKI: 1.0933 Average ROB Occupancy at Mispredict: 122.782

Branch types
NOT_BRANCH: 40713277 81.4266%
BRANCH_DIRECT_JUMP: 463701 0.927402%
BRANCH_INDIRECT: 146544 0.293088%
BRANCH_CONDITIONAL: 6981956 13.9639%
BRANCH_DIRECT_CALL: 665005 1.33001%
BRANCH_INDIRECT_CALL: 165152 0.330304%
BRANCH_RETURN: 864314 1.72863%
BRANCH_OTHER: 0 0%

