Classic Timing Analyzer report for ProjetoII
Thu Jun 27 09:49:22 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                         ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 11.520 ns                        ; controle:cont|Ty[0]          ; Ty[0]                        ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 166.33 MHz ( period = 6.012 ns ) ; controle:cont|Ty[1]          ; registradorY:registY|outY[3] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; counter:comb_3|outCounter[2] ; controle:cont|Tz[0]          ; clock      ; clock    ; 19           ;
; Total number of failed paths ;                                          ;               ;                                  ;                              ;                              ;            ;          ; 19           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 166.33 MHz ( period = 6.012 ns )               ; controle:cont|Ty[1]          ; registradorY:registY|outY[0] ; clock      ; clock    ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; 166.33 MHz ( period = 6.012 ns )               ; controle:cont|Ty[1]          ; registradorY:registY|outY[1] ; clock      ; clock    ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; 166.33 MHz ( period = 6.012 ns )               ; controle:cont|Ty[1]          ; registradorY:registY|outY[3] ; clock      ; clock    ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; 166.72 MHz ( period = 5.998 ns )               ; controle:cont|Tx[2]          ; registradorX:registX|outX[0] ; clock      ; clock    ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; 166.72 MHz ( period = 5.998 ns )               ; controle:cont|Tx[2]          ; registradorX:registX|outX[1] ; clock      ; clock    ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; 166.72 MHz ( period = 5.998 ns )               ; controle:cont|Tx[2]          ; registradorX:registX|outX[2] ; clock      ; clock    ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; 167.56 MHz ( period = 5.968 ns )               ; controle:cont|Ty[0]          ; registradorY:registY|outY[0] ; clock      ; clock    ; None                        ; None                      ; 1.431 ns                ;
; N/A   ; 167.56 MHz ( period = 5.968 ns )               ; controle:cont|Ty[0]          ; registradorY:registY|outY[1] ; clock      ; clock    ; None                        ; None                      ; 1.431 ns                ;
; N/A   ; 167.56 MHz ( period = 5.968 ns )               ; controle:cont|Ty[0]          ; registradorY:registY|outY[3] ; clock      ; clock    ; None                        ; None                      ; 1.431 ns                ;
; N/A   ; 167.70 MHz ( period = 5.963 ns )               ; controle:cont|Tz[2]          ; registradorZ:registZ|outZ[0] ; clock      ; clock    ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; 167.70 MHz ( period = 5.963 ns )               ; controle:cont|Tz[2]          ; registradorZ:registZ|outZ[1] ; clock      ; clock    ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; 167.70 MHz ( period = 5.963 ns )               ; controle:cont|Tz[2]          ; registradorZ:registZ|outZ[2] ; clock      ; clock    ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; 167.70 MHz ( period = 5.963 ns )               ; controle:cont|Tz[2]          ; registradorZ:registZ|outZ[3] ; clock      ; clock    ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; 169.72 MHz ( period = 5.892 ns )               ; controle:cont|Tz[0]          ; registradorZ:registZ|outZ[0] ; clock      ; clock    ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 169.72 MHz ( period = 5.892 ns )               ; controle:cont|Tz[0]          ; registradorZ:registZ|outZ[1] ; clock      ; clock    ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 169.72 MHz ( period = 5.892 ns )               ; controle:cont|Tz[0]          ; registradorZ:registZ|outZ[2] ; clock      ; clock    ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 169.72 MHz ( period = 5.892 ns )               ; controle:cont|Tz[0]          ; registradorZ:registZ|outZ[3] ; clock      ; clock    ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 172.95 MHz ( period = 5.782 ns )               ; controle:cont|Ty[2]          ; registradorY:registY|outY[0] ; clock      ; clock    ; None                        ; None                      ; 1.245 ns                ;
; N/A   ; 172.95 MHz ( period = 5.782 ns )               ; controle:cont|Ty[2]          ; registradorY:registY|outY[1] ; clock      ; clock    ; None                        ; None                      ; 1.245 ns                ;
; N/A   ; 172.95 MHz ( period = 5.782 ns )               ; controle:cont|Ty[2]          ; registradorY:registY|outY[3] ; clock      ; clock    ; None                        ; None                      ; 1.245 ns                ;
; N/A   ; 173.07 MHz ( period = 5.778 ns )               ; controle:cont|Tx[0]          ; registradorX:registX|outX[0] ; clock      ; clock    ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; 173.07 MHz ( period = 5.778 ns )               ; controle:cont|Tx[0]          ; registradorX:registX|outX[1] ; clock      ; clock    ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; 173.07 MHz ( period = 5.778 ns )               ; controle:cont|Tx[0]          ; registradorX:registX|outX[2] ; clock      ; clock    ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; 191.64 MHz ( period = 5.218 ns )               ; controle:cont|Ty[2]          ; registradorY:registY|outY[2] ; clock      ; clock    ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; 192.64 MHz ( period = 5.191 ns )               ; controle:cont|Ty[1]          ; registradorY:registY|outY[2] ; clock      ; clock    ; None                        ; None                      ; 0.653 ns                ;
; N/A   ; 196.70 MHz ( period = 5.084 ns )               ; controle:cont|Ty[0]          ; registradorY:registY|outY[2] ; clock      ; clock    ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; 200.92 MHz ( period = 4.977 ns )               ; memoria:comb_4|inX[1]        ; registradorX:registX|outX[1] ; clock      ; clock    ; None                        ; None                      ; 0.429 ns                ;
; N/A   ; 201.05 MHz ( period = 4.974 ns )               ; memoria:comb_4|inX[2]        ; registradorX:registX|outX[2] ; clock      ; clock    ; None                        ; None                      ; 0.428 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; registradorX:registX|outX[0] ; registradorY:registY|outY[3] ; clock      ; clock    ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; 452.28 MHz ( period = 2.211 ns )               ; registradorX:registX|outX[0] ; registradorY:registY|outY[2] ; clock      ; clock    ; None                        ; None                      ; 2.050 ns                ;
; N/A   ; 456.20 MHz ( period = 2.192 ns )               ; registradorX:registX|outX[1] ; registradorY:registY|outY[3] ; clock      ; clock    ; None                        ; None                      ; 2.031 ns                ;
; N/A   ; 459.98 MHz ( period = 2.174 ns )               ; registradorX:registX|outX[1] ; registradorY:registY|outY[2] ; clock      ; clock    ; None                        ; None                      ; 2.013 ns                ;
; N/A   ; 471.92 MHz ( period = 2.119 ns )               ; registradorX:registX|outX[2] ; registradorY:registY|outY[3] ; clock      ; clock    ; None                        ; None                      ; 1.958 ns                ;
; N/A   ; 475.51 MHz ( period = 2.103 ns )               ; registradorX:registX|outX[0] ; registradorY:registY|outY[1] ; clock      ; clock    ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 481.70 MHz ( period = 2.076 ns )               ; registradorX:registX|outX[0] ; registradorY:registY|outY[0] ; clock      ; clock    ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; 482.39 MHz ( period = 2.073 ns )               ; registradorX:registX|outX[2] ; registradorY:registY|outY[2] ; clock      ; clock    ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 490.68 MHz ( period = 2.038 ns )               ; registradorX:registX|outX[1] ; registradorY:registY|outY[1] ; clock      ; clock    ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[3] ; registradorY:registY|outY[3] ; clock      ; clock    ; None                        ; None                      ; 1.706 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[0] ; registradorY:registY|outY[3] ; clock      ; clock    ; None                        ; None                      ; 1.592 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[0] ; registradorY:registY|outY[2] ; clock      ; clock    ; None                        ; None                      ; 1.574 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[1] ; registradorY:registY|outY[3] ; clock      ; clock    ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[1] ; registradorY:registY|outY[2] ; clock      ; clock    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[2] ; registradorY:registY|outY[3] ; clock      ; clock    ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[2] ; registradorY:registY|outY[2] ; clock      ; clock    ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[0] ; registradorY:registY|outY[1] ; clock      ; clock    ; None                        ; None                      ; 1.466 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[0] ; registradorY:registY|outY[0] ; clock      ; clock    ; None                        ; None                      ; 1.426 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[1] ; registradorY:registY|outY[1] ; clock      ; clock    ; None                        ; None                      ; 1.412 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[1] ; registradorZ:registZ|outZ[1] ; clock      ; clock    ; None                        ; None                      ; 1.352 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[2] ; registradorZ:registZ|outZ[2] ; clock      ; clock    ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[0] ; registradorZ:registZ|outZ[0] ; clock      ; clock    ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[3] ; registradorZ:registZ|outZ[3] ; clock      ; clock    ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[3] ; registradorY:registY|outY[2] ; clock      ; clock    ; None                        ; None                      ; 1.031 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|outCounter[1] ; counter:comb_3|outCounter[0] ; clock      ; clock    ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[2] ; registradorY:registY|outY[1] ; clock      ; clock    ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|outCounter[0] ; counter:comb_3|outCounter[1] ; clock      ; clock    ; None                        ; None                      ; 0.805 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|outCounter[0] ; counter:comb_3|outCounter[2] ; clock      ; clock    ; None                        ; None                      ; 0.799 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|outCounter[2] ; counter:comb_3|outCounter[1] ; clock      ; clock    ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|outCounter[1] ; counter:comb_3|outCounter[2] ; clock      ; clock    ; None                        ; None                      ; 0.621 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registradorY:registY|outY[1] ; registradorY:registY|outY[0] ; clock      ; clock    ; None                        ; None                      ; 0.619 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|outCounter[1] ; counter:comb_3|outCounter[1] ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|outCounter[2] ; counter:comb_3|outCounter[2] ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|outCounter[0] ; counter:comb_3|outCounter[0] ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|outCounter[2] ; counter:comb_3|outCounter[0] ; clock      ; clock    ; None                        ; None                      ; 0.432 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                          ;
+------------------------------------------+------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[2] ; controle:cont|Tz[0]   ; clock      ; clock    ; None                       ; None                       ; 0.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[2] ; controle:cont|Tx[0]   ; clock      ; clock    ; None                       ; None                       ; 1.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[1] ; memoria:comb_4|inX[1] ; clock      ; clock    ; None                       ; None                       ; 1.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[1] ; memoria:comb_4|inX[2] ; clock      ; clock    ; None                       ; None                       ; 1.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[0] ; memoria:comb_4|inX[2] ; clock      ; clock    ; None                       ; None                       ; 1.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[1] ; controle:cont|Tz[2]   ; clock      ; clock    ; None                       ; None                       ; 1.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[2] ; controle:cont|Tx[2]   ; clock      ; clock    ; None                       ; None                       ; 1.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[0] ; memoria:comb_4|inX[1] ; clock      ; clock    ; None                       ; None                       ; 1.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[1] ; controle:cont|Tx[0]   ; clock      ; clock    ; None                       ; None                       ; 1.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[0] ; controle:cont|Tz[2]   ; clock      ; clock    ; None                       ; None                       ; 1.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[1] ; controle:cont|Tx[2]   ; clock      ; clock    ; None                       ; None                       ; 1.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[1] ; controle:cont|Ty[2]   ; clock      ; clock    ; None                       ; None                       ; 1.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[2] ; memoria:comb_4|inX[2] ; clock      ; clock    ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[2] ; controle:cont|Tz[2]   ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[0] ; controle:cont|Ty[2]   ; clock      ; clock    ; None                       ; None                       ; 1.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[0] ; controle:cont|Ty[1]   ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[0] ; controle:cont|Ty[0]   ; clock      ; clock    ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[1] ; controle:cont|Ty[1]   ; clock      ; clock    ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|outCounter[1] ; controle:cont|Ty[0]   ; clock      ; clock    ; None                       ; None                       ; 1.748 ns                 ;
+------------------------------------------+------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------+
; tco                                                                                       ;
+-------+--------------+------------+------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                         ; To        ; From Clock ;
+-------+--------------+------------+------------------------------+-----------+------------+
; N/A   ; None         ; 11.520 ns  ; controle:cont|Ty[0]          ; Ty[0]     ; clock      ;
; N/A   ; None         ; 10.983 ns  ; controle:cont|Tx[2]          ; Tx[2]     ; clock      ;
; N/A   ; None         ; 10.755 ns  ; controle:cont|Ty[2]          ; Ty[2]     ; clock      ;
; N/A   ; None         ; 10.361 ns  ; controle:cont|Tz[0]          ; Tz[0]     ; clock      ;
; N/A   ; None         ; 10.338 ns  ; memoria:comb_4|inX[2]        ; inX[2]    ; clock      ;
; N/A   ; None         ; 10.323 ns  ; memoria:comb_4|inX[1]        ; inX[1]    ; clock      ;
; N/A   ; None         ; 9.911 ns   ; controle:cont|Tx[0]          ; Tx[0]     ; clock      ;
; N/A   ; None         ; 9.725 ns   ; controle:cont|Tz[2]          ; Tz[2]     ; clock      ;
; N/A   ; None         ; 9.713 ns   ; controle:cont|Ty[1]          ; Ty[1]     ; clock      ;
; N/A   ; None         ; 9.687 ns   ; controle:cont|Tx[0]          ; inX[0]    ; clock      ;
; N/A   ; None         ; 8.598 ns   ; registradorX:registX|outX[0] ; outULA[0] ; clock      ;
; N/A   ; None         ; 8.134 ns   ; registradorX:registX|outX[0] ; outULA[3] ; clock      ;
; N/A   ; None         ; 8.132 ns   ; registradorY:registY|outY[0] ; outULA[0] ; clock      ;
; N/A   ; None         ; 8.097 ns   ; registradorX:registX|outX[1] ; outULA[3] ; clock      ;
; N/A   ; None         ; 8.024 ns   ; registradorX:registX|outX[2] ; outULA[3] ; clock      ;
; N/A   ; None         ; 7.795 ns   ; registradorY:registY|outY[3] ; outULA[3] ; clock      ;
; N/A   ; None         ; 7.681 ns   ; registradorY:registY|outY[0] ; outULA[3] ; clock      ;
; N/A   ; None         ; 7.662 ns   ; registradorY:registY|outY[1] ; outULA[3] ; clock      ;
; N/A   ; None         ; 7.636 ns   ; registradorY:registY|outY[2] ; outULA[3] ; clock      ;
; N/A   ; None         ; 7.627 ns   ; registradorZ:registZ|outZ[0] ; outZ[0]   ; clock      ;
; N/A   ; None         ; 7.593 ns   ; registradorX:registX|outX[0] ; outULA[2] ; clock      ;
; N/A   ; None         ; 7.581 ns   ; registradorX:registX|outX[0] ; outULA[1] ; clock      ;
; N/A   ; None         ; 7.556 ns   ; registradorX:registX|outX[1] ; outULA[2] ; clock      ;
; N/A   ; None         ; 7.516 ns   ; registradorX:registX|outX[1] ; outULA[1] ; clock      ;
; N/A   ; None         ; 7.484 ns   ; counter:comb_3|outCounter[1] ; count[1]  ; clock      ;
; N/A   ; None         ; 7.455 ns   ; registradorX:registX|outX[2] ; outULA[2] ; clock      ;
; N/A   ; None         ; 7.140 ns   ; registradorY:registY|outY[0] ; outULA[2] ; clock      ;
; N/A   ; None         ; 7.128 ns   ; registradorY:registY|outY[0] ; outULA[1] ; clock      ;
; N/A   ; None         ; 7.121 ns   ; registradorY:registY|outY[1] ; outULA[2] ; clock      ;
; N/A   ; None         ; 7.118 ns   ; counter:comb_3|outCounter[0] ; count[0]  ; clock      ;
; N/A   ; None         ; 7.090 ns   ; registradorX:registX|outX[1] ; outX[1]   ; clock      ;
; N/A   ; None         ; 7.074 ns   ; registradorY:registY|outY[1] ; outULA[1] ; clock      ;
; N/A   ; None         ; 7.060 ns   ; registradorY:registY|outY[2] ; outULA[2] ; clock      ;
; N/A   ; None         ; 6.601 ns   ; counter:comb_3|outCounter[2] ; count[2]  ; clock      ;
; N/A   ; None         ; 6.599 ns   ; registradorY:registY|outY[0] ; outY[0]   ; clock      ;
; N/A   ; None         ; 6.274 ns   ; registradorZ:registZ|outZ[1] ; outZ[1]   ; clock      ;
; N/A   ; None         ; 6.264 ns   ; registradorY:registY|outY[2] ; outY[2]   ; clock      ;
; N/A   ; None         ; 6.235 ns   ; registradorX:registX|outX[0] ; outX[0]   ; clock      ;
; N/A   ; None         ; 5.973 ns   ; registradorZ:registZ|outZ[3] ; outZ[3]   ; clock      ;
; N/A   ; None         ; 5.945 ns   ; registradorX:registX|outX[2] ; outX[2]   ; clock      ;
; N/A   ; None         ; 5.937 ns   ; registradorZ:registZ|outZ[2] ; outZ[2]   ; clock      ;
; N/A   ; None         ; 5.735 ns   ; registradorY:registY|outY[1] ; outY[1]   ; clock      ;
; N/A   ; None         ; 5.512 ns   ; registradorY:registY|outY[3] ; outY[3]   ; clock      ;
+-------+--------------+------------+------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Jun 27 09:49:22 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "controle:cont|Tx[0]" is a latch
    Warning: Node "controle:cont|Ty[1]" is a latch
    Warning: Node "controle:cont|Ty[0]" is a latch
    Warning: Node "controle:cont|Ty[2]" is a latch
    Warning: Node "controle:cont|Tx[2]" is a latch
    Warning: Node "memoria:comb_4|inX[1]" is a latch
    Warning: Node "memoria:comb_4|inX[2]" is a latch
    Warning: Node "controle:cont|Tz[0]" is a latch
    Warning: Node "controle:cont|Tz[2]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "counter:comb_3|outCounter[0]" as buffer
    Info: Detected gated clock "counter:comb_3|LessThan0~0" as buffer
    Info: Detected ripple clock "counter:comb_3|outCounter[2]" as buffer
    Info: Detected ripple clock "counter:comb_3|outCounter[1]" as buffer
Info: Clock "clock" has Internal fmax of 166.33 MHz between source register "controle:cont|Ty[1]" and destination register "registradorY:registY|outY[0]" (period= 6.012 ns)
    Info: + Longest register to register delay is 1.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 6; REG Node = 'controle:cont|Ty[1]'
        Info: 2: + IC(0.278 ns) + CELL(0.228 ns) = 0.506 ns; Loc. = LCCOMB_X22_Y25_N28; Fanout = 3; COMB Node = 'registradorY:registY|Mux3~1'
        Info: 3: + IC(0.222 ns) + CELL(0.746 ns) = 1.474 ns; Loc. = LCFF_X22_Y25_N31; Fanout = 5; REG Node = 'registradorY:registY|outY[0]'
        Info: Total cell delay = 0.974 ns ( 66.08 % )
        Info: Total interconnect delay = 0.500 ns ( 33.92 % )
    Info: - Smallest clock skew is -4.448 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.491 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X22_Y25_N31; Fanout = 5; REG Node = 'registradorY:registY|outY[0]'
            Info: Total cell delay = 1.472 ns ( 59.09 % )
            Info: Total interconnect delay = 1.019 ns ( 40.91 % )
        Info: - Longest clock path from clock "clock" to source register is 6.939 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(1.830 ns) + CELL(0.712 ns) = 3.396 ns; Loc. = LCFF_X18_Y22_N19; Fanout = 11; REG Node = 'counter:comb_3|outCounter[0]'
            Info: 3: + IC(0.294 ns) + CELL(0.228 ns) = 3.918 ns; Loc. = LCCOMB_X18_Y22_N6; Fanout = 1; COMB Node = 'counter:comb_3|LessThan0~0'
            Info: 4: + IC(2.047 ns) + CELL(0.000 ns) = 5.965 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'counter:comb_3|LessThan0~0clkctrl'
            Info: 5: + IC(0.921 ns) + CELL(0.053 ns) = 6.939 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 6; REG Node = 'controle:cont|Ty[1]'
            Info: Total cell delay = 1.847 ns ( 26.62 % )
            Info: Total interconnect delay = 5.092 ns ( 73.38 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:comb_3|outCounter[2]" and destination pin or register "controle:cont|Tz[0]" for clock "clock" (Hold time is 2.562 ns)
    Info: + Largest clock skew is 3.626 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.928 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(1.830 ns) + CELL(0.712 ns) = 3.396 ns; Loc. = LCFF_X18_Y22_N19; Fanout = 11; REG Node = 'counter:comb_3|outCounter[0]'
            Info: 3: + IC(0.294 ns) + CELL(0.228 ns) = 3.918 ns; Loc. = LCCOMB_X18_Y22_N6; Fanout = 1; COMB Node = 'counter:comb_3|LessThan0~0'
            Info: 4: + IC(2.047 ns) + CELL(0.000 ns) = 5.965 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'counter:comb_3|LessThan0~0clkctrl'
            Info: 5: + IC(0.910 ns) + CELL(0.053 ns) = 6.928 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 6; REG Node = 'controle:cont|Tz[0]'
            Info: Total cell delay = 1.847 ns ( 26.66 % )
            Info: Total interconnect delay = 5.081 ns ( 73.34 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.302 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(1.830 ns) + CELL(0.618 ns) = 3.302 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 9; REG Node = 'counter:comb_3|outCounter[2]'
            Info: Total cell delay = 1.472 ns ( 44.58 % )
            Info: Total interconnect delay = 1.830 ns ( 55.42 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.970 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 9; REG Node = 'counter:comb_3|outCounter[2]'
        Info: 2: + IC(0.604 ns) + CELL(0.366 ns) = 0.970 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 6; REG Node = 'controle:cont|Tz[0]'
        Info: Total cell delay = 0.366 ns ( 37.73 % )
        Info: Total interconnect delay = 0.604 ns ( 62.27 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clock" to destination pin "Ty[0]" through register "controle:cont|Ty[0]" is 11.520 ns
    Info: + Longest clock path from clock "clock" to source register is 6.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(1.830 ns) + CELL(0.712 ns) = 3.396 ns; Loc. = LCFF_X18_Y22_N19; Fanout = 11; REG Node = 'counter:comb_3|outCounter[0]'
        Info: 3: + IC(0.294 ns) + CELL(0.228 ns) = 3.918 ns; Loc. = LCCOMB_X18_Y22_N6; Fanout = 1; COMB Node = 'counter:comb_3|LessThan0~0'
        Info: 4: + IC(2.047 ns) + CELL(0.000 ns) = 5.965 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'counter:comb_3|LessThan0~0clkctrl'
        Info: 5: + IC(0.920 ns) + CELL(0.053 ns) = 6.938 ns; Loc. = LCCOMB_X22_Y25_N22; Fanout = 6; REG Node = 'controle:cont|Ty[0]'
        Info: Total cell delay = 1.847 ns ( 26.62 % )
        Info: Total interconnect delay = 5.091 ns ( 73.38 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.582 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y25_N22; Fanout = 6; REG Node = 'controle:cont|Ty[0]'
        Info: 2: + IC(2.478 ns) + CELL(2.104 ns) = 4.582 ns; Loc. = PIN_N15; Fanout = 0; PIN Node = 'Ty[0]'
        Info: Total cell delay = 2.104 ns ( 45.92 % )
        Info: Total interconnect delay = 2.478 ns ( 54.08 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 289 megabytes
    Info: Processing ended: Thu Jun 27 09:49:22 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


