# Setup driver type
adapter driver ftdi
#ftdi device_desc "Dual RS232-HS"
ftdi vid_pid 0x0403 0x6010
# Select interface channel (0 = Port A, or 1 = Port B)
ftdi channel 0
transport select jtag
# Each value is 8 or 16-bit (FT2232H = 16 bit) number corresponding to the concatenation of the high and low FTDI GPIO registers.
# ftdi_layout_init <output_value> <direction>
# output_value: 8-bit value (bits 0â€“7) that sets the default output states of each FTDI pin.
# direction: 8-bit value defining which pins are outputs (1) and which are inputs (0).
# 16-bit, concat of high+low GPIO registers
# ftdi_layout_init <output_value> <direction>I pin.
# direction: 8-bit value defining which pins are outputs (1) and which are inputs (0).
ftdi layout_init 0x0018 0x003b
ftdi layout_signal nTRST -data 0x0010
ftdi layout_signal nSRST -data 0x0020
ftdi layout_signal RTCK -data 0x0040
reset_config separate trst_and_srst trst_push_pull srst_push_pull
adapter srst pulse_width 50
adapter srst delay 800
jtag_ntrst_assert_width 50
jtag_ntrst_delay 10
# Value (0x18 = 0001 1000). This sets:
    # TMS  (bit 3) = HIGH (1)
    # TRST (bit 4) = HIGH (1)
    # SRST (bit 5) = LOW  (0)
	
# Direction (0x3b = 0011 1011). This sets:
    # TCK  (bit 0) = OUTPUT (1)
    # TDI  (bit 1) = OUTPUT (1)
    # TDO  (bit 2) = INPUT  (0)
    # TMS  (bit 3) = OUTPUT (1)
    # TRST (bit 4) = OUTPUT (1)
    # SRST (bit 5) = OUTPUT (1)
    #      (bit 6) = not used
    # RTCK (bit 7) = INPUT  (0)

# List of connections (physical pin numbers for FT2232H in 64-pin LQFP package):
#	Bit	FT2232H ADx	JTAG	FT2232H Pinnr   Raspberry GPIO   Header pin nr   Description             Direction (seen from Raspberry)
#	0	AD0			TCK		     16          25 (ALT4)              22       ARM JTAG clock              out     1
#	1	AD1			TDI/DO	     17          26 (ALT4)              37       ARM JTAG data               out     1
#	2	AD2			TDO/DI	     18          24 (ALT4)              18       ARM JTAG data               in      0
#	3	AD3			TMS		     19          27 (ALT4)              13       ARM JTAG mode               out     1
#	4	GPIOL0		TRST	     21          22 (ALT4)              15       ARM JTAG reset              out     1
#	5	GPIOL1		SRST	     22          RUN Pin (not on P1)
#	6	GPIOL2			         23
#	7	GPIOL3					 24          23 (ALT4)              16       ARM JTAG return clock       in      0   pull up,see note below on adaptive clocking

# see https://pinout.xyz/




