# UARTDesign
This is a UART(universal asynchronous receiver/ transmitter) designed in SystemVerilog. 
