# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Reading C:/Users/marie/modelsim.tcl
# do TS_RECORDER_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/marie/Workspace/TS_RECORDER {C:/Users/marie/Workspace/TS_RECORDER/BUFFER_OP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:43 on Aug 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/marie/Workspace/TS_RECORDER" C:/Users/marie/Workspace/TS_RECORDER/BUFFER_OP.v 
# -- Compiling module BUFFER_OP
# 
# Top level modules:
# 	BUFFER_OP
# End time: 05:00:43 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/marie/Workspace/TS_RECORDER {C:/Users/marie/Workspace/TS_RECORDER/BUFFER_IP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:43 on Aug 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/marie/Workspace/TS_RECORDER" C:/Users/marie/Workspace/TS_RECORDER/BUFFER_IP.v 
# -- Compiling module BUFFER_IP
# 
# Top level modules:
# 	BUFFER_IP
# End time: 05:00:43 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/marie/Workspace/TS_RECORDER {C:/Users/marie/Workspace/TS_RECORDER/BUFFER_COMB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:43 on Aug 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/marie/Workspace/TS_RECORDER" C:/Users/marie/Workspace/TS_RECORDER/BUFFER_COMB.v 
# -- Compiling module BUFFER_COMB
# 
# Top level modules:
# 	BUFFER_COMB
# End time: 05:00:43 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/marie/Workspace/TS_RECORDER {C:/Users/marie/Workspace/TS_RECORDER/ResetSynchroniser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:43 on Aug 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/marie/Workspace/TS_RECORDER" C:/Users/marie/Workspace/TS_RECORDER/ResetSynchroniser.v 
# -- Compiling module ResetSynchroniser
# 
# Top level modules:
# 	ResetSynchroniser
# End time: 05:00:43 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/marie/Workspace/TS_RECORDER {C:/Users/marie/Workspace/TS_RECORDER/NBitSynchroniser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:43 on Aug 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/marie/Workspace/TS_RECORDER" C:/Users/marie/Workspace/TS_RECORDER/NBitSynchroniser.v 
# -- Compiling module NBitSynchroniser
# 
# Top level modules:
# 	NBitSynchroniser
# End time: 05:00:43 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/marie/Workspace/TS_RECORDER {C:/Users/marie/Workspace/TS_RECORDER/BUTTON_REL_DET.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:43 on Aug 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/marie/Workspace/TS_RECORDER" C:/Users/marie/Workspace/TS_RECORDER/BUTTON_REL_DET.v 
# -- Compiling module BUTTON_REL_DET
# 
# Top level modules:
# 	BUTTON_REL_DET
# End time: 05:00:43 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/marie/Workspace/TS_RECORDER {C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:43 on Aug 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/marie/Workspace/TS_RECORDER" C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v 
# -- Compiling module TS_WIRE
# ** Error (suppressible): C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v(102): (vlog-2388) 'STATE' already declared in this scope (TS_WIRE).
# End time: 05:00:43 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./TS_RECORDER_run_msim_rtl_verilog.do line 14
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/marie/Workspace/TS_RECORDER {C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v}"
