{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 11:24:13 2021 " "Info: Processing started: Mon May 17 11:24:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off yibu -c yibu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yibu -c yibu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "rdclk " "Info: Assuming node \"rdclk\" is an undefined clock" {  } { { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 46 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rdclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "wrclk " "Info: Assuming node \"wrclk\" is an undefined clock" {  } { { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 48 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "wrclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "rdclk register memory dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[5\] dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[9\] 210.08 MHz Internal " "Info: Clock \"rdclk\" Internal fmax is restricted to 210.08 MHz between source register \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[5\]\" and destination memory \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[9\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.38 ns 2.38 ns 4.76 ns " "Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.954 ns + Longest register memory " "Info: + Longest register to memory delay is 3.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[5\] 1 REG LCFF_X9_Y3_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y3_N25; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] } "NODE_NAME" } } { "db/dffpipe_1v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/dffpipe_1v8.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.438 ns) 1.203 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~3 2 COMB LCCOMB_X12_Y3_N4 1 " "Info: 2: + IC(0.765 ns) + CELL(0.438 ns) = 1.203 ns; Loc. = LCCOMB_X12_Y3_N4; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 1.875 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X12_Y3_N0 3 " "Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 1.875 ns; Loc. = LCCOMB_X12_Y3_N0; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.282 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|valid_rdreq 4 COMB LCCOMB_X12_Y3_N6 72 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 2.282 ns; Loc. = LCCOMB_X12_Y3_N6; Fanout = 72; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|valid_rdreq'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_uij1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/dcfifo_uij1.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.607 ns) 3.954 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[9\] 5 MEM M4K_X11_Y4 1 " "Info: 5: + IC(1.065 ns) + CELL(0.607 ns) = 3.954 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[9\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.615 ns ( 40.84 % ) " "Info: Total cell delay = 1.615 ns ( 40.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.339 ns ( 59.16 % ) " "Info: Total interconnect delay = 2.339 ns ( 59.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] {} } { 0.000ns 0.765ns 0.252ns 0.257ns 1.065ns } { 0.000ns 0.438ns 0.420ns 0.150ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.036 ns - Smallest " "Info: - Smallest clock skew is 0.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rdclk destination 2.385 ns + Shortest memory " "Info: + Shortest clock path from clock \"rdclk\" to destination memory is 2.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns rdclk 1 CLK PIN_H1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H1; Fanout = 1; CLK Node = 'rdclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns rdclk~clkctrl 2 COMB CLKCTRL_G1 113 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G1; Fanout = 113; COMB Node = 'rdclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { rdclk rdclk~clkctrl } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.636 ns) 2.385 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[9\] 3 MEM M4K_X11_Y4 1 " "Info: 3: + IC(0.648 ns) + CELL(0.636 ns) = 2.385 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[9\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.615 ns ( 67.71 % ) " "Info: Total cell delay = 1.615 ns ( 67.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.770 ns ( 32.29 % ) " "Info: Total interconnect delay = 0.770 ns ( 32.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.385 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] {} } { 0.000ns 0.000ns 0.122ns 0.648ns } { 0.000ns 0.979ns 0.000ns 0.636ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rdclk source 2.349 ns - Longest register " "Info: - Longest clock path from clock \"rdclk\" to source register is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns rdclk 1 CLK PIN_H1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H1; Fanout = 1; CLK Node = 'rdclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns rdclk~clkctrl 2 COMB CLKCTRL_G1 113 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G1; Fanout = 113; COMB Node = 'rdclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { rdclk rdclk~clkctrl } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.537 ns) 2.349 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[5\] 3 REG LCFF_X9_Y3_N25 1 " "Info: 3: + IC(0.711 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X9_Y3_N25; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] } "NODE_NAME" } } { "db/dffpipe_1v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/dffpipe_1v8.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.54 % ) " "Info: Total cell delay = 1.516 ns ( 64.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.833 ns ( 35.46 % ) " "Info: Total interconnect delay = 0.833 ns ( 35.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] {} } { 0.000ns 0.000ns 0.122ns 0.711ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.385 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] {} } { 0.000ns 0.000ns 0.122ns 0.648ns } { 0.000ns 0.979ns 0.000ns 0.636ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] {} } { 0.000ns 0.000ns 0.122ns 0.711ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/dffpipe_1v8.tdf" 32 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] {} } { 0.000ns 0.765ns 0.252ns 0.257ns 1.065ns } { 0.000ns 0.438ns 0.420ns 0.150ns 0.607ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.385 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] {} } { 0.000ns 0.000ns 0.122ns 0.648ns } { 0.000ns 0.979ns 0.000ns 0.636ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] {} } { 0.000ns 0.000ns 0.122ns 0.711ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9] {} } { 0.000ns } { 0.088ns } "" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "wrclk register memory dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\] dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_we_reg 210.08 MHz Internal " "Info: Clock \"wrclk\" Internal fmax is restricted to 210.08 MHz between source register \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\]\" and destination memory \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_we_reg\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.38 ns 2.38 ns 4.76 ns " "Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.837 ns + Longest register memory " "Info: + Longest register to memory delay is 3.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\] 1 REG LCFF_X13_Y3_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y3_N29; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] } "NODE_NAME" } } { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.420 ns) 0.940 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~1 2 COMB LCCOMB_X14_Y3_N24 1 " "Info: 2: + IC(0.520 ns) + CELL(0.420 ns) = 0.940 ns; Loc. = LCCOMB_X14_Y3_N24; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 1.645 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X14_Y3_N26 3 " "Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 1.645 ns; Loc. = LCCOMB_X14_Y3_N26; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.055 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|valid_wrreq 4 COMB LCCOMB_X14_Y3_N28 50 " "Info: 4: + IC(0.260 ns) + CELL(0.150 ns) = 2.055 ns; Loc. = LCCOMB_X14_Y3_N28; Fanout = 50; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|valid_wrreq'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq } "NODE_NAME" } } { "db/dcfifo_uij1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/dcfifo_uij1.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.632 ns) 3.837 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_we_reg 5 MEM M4K_X11_Y4 0 " "Info: 5: + IC(1.150 ns) + CELL(0.632 ns) = 3.837 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/altsyncram_cnu.tdf" 319 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 42.74 % ) " "Info: Total cell delay = 1.640 ns ( 42.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.197 ns ( 57.26 % ) " "Info: Total interconnect delay = 2.197 ns ( 57.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.837 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.837 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg {} } { 0.000ns 0.520ns 0.267ns 0.260ns 1.150ns } { 0.000ns 0.420ns 0.438ns 0.150ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.056 ns - Smallest " "Info: - Smallest clock skew is 0.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wrclk destination 2.410 ns + Shortest memory " "Info: + Shortest clock path from clock \"wrclk\" to destination memory is 2.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns wrclk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'wrclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrclk } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns wrclk~clkctrl 2 COMB CLKCTRL_G2 97 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { wrclk wrclk~clkctrl } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.661 ns) 2.410 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_we_reg 3 MEM M4K_X11_Y4 0 " "Info: 3: + IC(0.648 ns) + CELL(0.661 ns) = 2.410 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/altsyncram_cnu.tdf" 319 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 68.05 % ) " "Info: Total cell delay = 1.640 ns ( 68.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.770 ns ( 31.95 % ) " "Info: Total interconnect delay = 0.770 ns ( 31.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.410 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.410 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg {} } { 0.000ns 0.000ns 0.122ns 0.648ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wrclk source 2.354 ns - Longest register " "Info: - Longest clock path from clock \"wrclk\" to source register is 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns wrclk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'wrclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrclk } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns wrclk~clkctrl 2 COMB CLKCTRL_G2 97 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { wrclk wrclk~clkctrl } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.537 ns) 2.354 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\] 3 REG LCFF_X13_Y3_N29 1 " "Info: 3: + IC(0.716 ns) + CELL(0.537 ns) = 2.354 ns; Loc. = LCFF_X13_Y3_N29; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] } "NODE_NAME" } } { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.40 % ) " "Info: Total cell delay = 1.516 ns ( 64.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 35.60 % ) " "Info: Total interconnect delay = 0.838 ns ( 35.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.410 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.410 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg {} } { 0.000ns 0.000ns 0.122ns 0.648ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/altsyncram_cnu.tdf" 319 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.837 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.837 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg {} } { 0.000ns 0.520ns 0.267ns 0.260ns 1.150ns } { 0.000ns 0.420ns 0.438ns 0.150ns 0.632ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.410 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.410 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg {} } { 0.000ns 0.000ns 0.122ns 0.648ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg {} } {  } {  } "" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/altsyncram_cnu.tdf" 319 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\] wrreq wrclk 6.142 ns register " "Info: tsu for register \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\]\" (data pin = \"wrreq\", clock pin = \"wrclk\") is 6.142 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.517 ns + Longest pin register " "Info: + Longest pin to register delay is 8.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns wrreq 1 PIN PIN_T13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T13; Fanout = 2; PIN Node = 'wrreq'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrreq } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.561 ns) + CELL(0.393 ns) 6.784 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|_~1 2 COMB LCCOMB_X14_Y3_N30 4 " "Info: 2: + IC(5.561 ns) + CELL(0.393 ns) = 6.784 ns; Loc. = LCCOMB_X14_Y3_N30; Fanout = 4; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|_~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { wrreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 } "NODE_NAME" } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 72 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.393 ns) 7.438 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|parity~COUT 3 COMB LCCOMB_X14_Y3_N2 2 " "Info: 3: + IC(0.261 ns) + CELL(0.393 ns) = 7.438 ns; Loc. = LCCOMB_X14_Y3_N2; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|parity~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.509 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera0~COUT 4 COMB LCCOMB_X14_Y3_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.509 ns; Loc. = LCCOMB_X14_Y3_N4; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera0~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.580 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera1~COUT 5 COMB LCCOMB_X14_Y3_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.580 ns; Loc. = LCCOMB_X14_Y3_N6; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera1~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.651 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera2~COUT 6 COMB LCCOMB_X14_Y3_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.651 ns; Loc. = LCCOMB_X14_Y3_N8; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera2~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.722 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera3~COUT 7 COMB LCCOMB_X14_Y3_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.722 ns; Loc. = LCCOMB_X14_Y3_N10; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera3~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.793 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera4~COUT 8 COMB LCCOMB_X14_Y3_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.793 ns; Loc. = LCCOMB_X14_Y3_N12; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera4~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.952 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera5~COUT 9 COMB LCCOMB_X14_Y3_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 7.952 ns; Loc. = LCCOMB_X14_Y3_N14; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera5~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.023 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera6~COUT 10 COMB LCCOMB_X14_Y3_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.023 ns; Loc. = LCCOMB_X14_Y3_N16; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera6~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.433 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera7 11 COMB LCCOMB_X14_Y3_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 8.433 ns; Loc. = LCCOMB_X14_Y3_N18; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.517 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\] 12 REG LCFF_X14_Y3_N19 2 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 8.517 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 79 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.695 ns ( 31.64 % ) " "Info: Total cell delay = 2.695 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.822 ns ( 68.36 % ) " "Info: Total interconnect delay = 5.822 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { wrreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { wrreq {} wrreq~combout {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.000ns 5.561ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.830ns 0.393ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 79 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wrclk destination 2.339 ns - Shortest register " "Info: - Shortest clock path from clock \"wrclk\" to destination register is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns wrclk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'wrclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrclk } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns wrclk~clkctrl 2 COMB CLKCTRL_G2 97 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { wrclk wrclk~clkctrl } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.537 ns) 2.339 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\] 3 REG LCFF_X14_Y3_N19 2 " "Info: 3: + IC(0.701 ns) + CELL(0.537 ns) = 2.339 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/a_graycounter_31c.tdf" 79 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.81 % ) " "Info: Total cell delay = 1.516 ns ( 64.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 35.19 % ) " "Info: Total interconnect delay = 0.823 ns ( 35.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.000ns 0.122ns 0.701ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { wrreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { wrreq {} wrreq~combout {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.000ns 5.561ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.830ns 0.393ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.000ns 0.122ns 0.701ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "wrclk wrfull dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\] 8.389 ns register " "Info: tco from clock \"wrclk\" to destination pin \"wrfull\" through register \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\]\" is 8.389 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wrclk source 2.354 ns + Longest register " "Info: + Longest clock path from clock \"wrclk\" to source register is 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns wrclk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'wrclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrclk } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns wrclk~clkctrl 2 COMB CLKCTRL_G2 97 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { wrclk wrclk~clkctrl } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.537 ns) 2.354 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\] 3 REG LCFF_X13_Y3_N29 1 " "Info: 3: + IC(0.716 ns) + CELL(0.537 ns) = 2.354 ns; Loc. = LCFF_X13_Y3_N29; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] } "NODE_NAME" } } { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.40 % ) " "Info: Total cell delay = 1.516 ns ( 64.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 35.60 % ) " "Info: Total interconnect delay = 0.838 ns ( 35.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.785 ns + Longest register pin " "Info: + Longest register to pin delay is 5.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\] 1 REG LCFF_X13_Y3_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y3_N29; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] } "NODE_NAME" } } { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.420 ns) 0.940 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~1 2 COMB LCCOMB_X14_Y3_N24 1 " "Info: 2: + IC(0.520 ns) + CELL(0.420 ns) = 0.940 ns; Loc. = LCCOMB_X14_Y3_N24; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 1.645 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X14_Y3_N26 3 " "Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 1.645 ns; Loc. = LCCOMB_X14_Y3_N26; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(2.778 ns) 5.785 ns wrfull 4 PIN PIN_R13 0 " "Info: 4: + IC(1.362 ns) + CELL(2.778 ns) = 5.785 ns; Loc. = PIN_R13; Fanout = 0; PIN Node = 'wrfull'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.140 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 wrfull } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.636 ns ( 62.85 % ) " "Info: Total cell delay = 3.636 ns ( 62.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.149 ns ( 37.15 % ) " "Info: Total interconnect delay = 2.149 ns ( 37.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.785 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 wrfull } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.785 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} wrfull {} } { 0.000ns 0.520ns 0.267ns 1.362ns } { 0.000ns 0.420ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.785 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 wrfull } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.785 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} wrfull {} } { 0.000ns 0.520ns 0.267ns 1.362ns } { 0.000ns 0.420ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_datain_reg4 data\[13\] wrclk 0.376 ns memory " "Info: th for memory \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_datain_reg4\" (data pin = \"data\[13\]\", clock pin = \"wrclk\") is 0.376 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wrclk destination 2.409 ns + Longest memory " "Info: + Longest clock path from clock \"wrclk\" to destination memory is 2.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns wrclk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'wrclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrclk } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns wrclk~clkctrl 2 COMB CLKCTRL_G2 97 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { wrclk wrclk~clkctrl } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.660 ns) 2.409 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_datain_reg4 3 MEM M4K_X11_Y4 1 " "Info: 3: + IC(0.648 ns) + CELL(0.660 ns) = 2.409 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_datain_reg4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/altsyncram_cnu.tdf" 319 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 68.04 % ) " "Info: Total cell delay = 1.639 ns ( 68.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.770 ns ( 31.96 % ) " "Info: Total interconnect delay = 0.770 ns ( 31.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.409 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.122ns 0.648ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/altsyncram_cnu.tdf" 319 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.267 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.969 ns) 0.969 ns data\[13\] 1 PIN PIN_J16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_J16; Fanout = 1; PIN Node = 'data\[13\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "yibu.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/yibu.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.106 ns) 2.267 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_datain_reg4 2 MEM M4K_X11_Y4 1 " "Info: 2: + IC(1.192 ns) + CELL(0.106 ns) = 2.267 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a9~porta_datain_reg4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { data[13] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/b级任务/db/altsyncram_cnu.tdf" 319 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.075 ns ( 47.42 % ) " "Info: Total cell delay = 1.075 ns ( 47.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.192 ns ( 52.58 % ) " "Info: Total interconnect delay = 1.192 ns ( 52.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { data[13] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { data[13] {} data[13]~combout {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4 {} } { 0.000ns 0.000ns 1.192ns } { 0.000ns 0.969ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.409 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.122ns 0.648ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { data[13] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { data[13] {} data[13]~combout {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4 {} } { 0.000ns 0.000ns 1.192ns } { 0.000ns 0.969ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 11:24:13 2021 " "Info: Processing ended: Mon May 17 11:24:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
