$date
	Mon Mar  7 16:44:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module mux2_tb $end
$var wire 8 ! mux_out [7:0] $end
$var reg 8 " mux_in_a [7:0] $end
$var reg 8 # mux_in_b [7:0] $end
$var reg 1 $ mux_sel $end
$scope module MUX2_1 $end
$var wire 8 % in_a [7:0] $end
$var wire 8 & in_b [7:0] $end
$var wire 1 $ sel $end
$var wire 8 ' out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010 '
b0 &
b10101010 %
0$
b0 #
b10101010 "
b10101010 !
$end
#1000
b0 !
b0 '
1$
#2000
b11111111 !
b11111111 '
b11111111 #
b11111111 &
#3000
b10101010 !
b10101010 '
0$
#5000
