# ACCURATE 2A Evaluation Board Project

## Overview
This repository hosts the complete design and source code for the **ACCURATE 2A Evaluation Board**. This system is designed to facilitate ultra-low current measurements using the ACCURATE 2A ASIC.

The system incorporates:
*   **Hardware**: A custom PCB hosting the ASIC, a Lattice iCE5LP FPGA, an Atsam SAMD21 MCU, and various sensors (SHT41, DAC7578).
*   **Gateware (RTL)**: VHDL code running on the iCE5LP FPGA to control the ASIC and manage timing.
*   **Firmware**: Arduino-based C++ code running on the SAMD21 MCU to orchestrate operations and communicate via USB.
*   **Software**: An Avalonia-based GUI (cross-platform) for real-time monitoring and data analysis on a host computer.

**For full details, documentation, and usage guides, please visit the [Project Wiki](https://gitlab.cern.ch/AIGROUP-crome-support/accurate2_eval_pcb/-/wikis/home).**

---

## Repository Structure

The repository is organized into the following modules. Each folder contains its own detailed `README.md` with specific installation and usage instructions.

| Folder | Component | Description |
| :--- | :--- | :--- |
| **[`hardware_source/`](./hardware_source)** | **Hardware** | KiCad Design files (Schematics, PCB Layout, Symbol Libraries). |
| **[`gateware/`](./gateware)** | **RTL / FPGA** | VHDL source code, constraints, and build scripts for the Lattice iCE40 FPGA. |
| **[`firmware/`](./firmware)** | **Firmware** | Arduino sketch and libraries for the SAMD21 Microcontroller. |
| **[`software/`](./software)** | **Software** | .NET/Avalonia GUI application for PC (Windows/Mac/Linux). |
| **[`manufacturing_outputs/`](./manufacturing_outputs)** | **Docs** | Generated Schematics (PDF), Datasheets, and Images. |

---

## Getting Started & First Start

To get the board running from scratch, follow this sequence:

1.  **Hardware setup**: Ensure the board is powered and connected via USB. 
    *   *Reference*: [`hardware_source/README.md`](./hardware_source/README.md)
2.  **Program the FPGA**: The FPGA controls the ASIC. You must load the bitstream.
    *   A pre-compiled `hardware.bin` is often available, or you can build it using `oss-cad-suite`.
    *   *Instructions*: [`gateware/README.md`](./gateware/README.md)
3.  **Flash the MCU**: The SAMD21 microcontroller coordinates the board.
    *   You need to install the custom `accurate_2a_eval` board package in Arduino IDE.
    *   *Instructions*: [`firmware/README.md`](./firmware/README.md)
4.  **Run the Software**: Launch the GUI on your computer to visualize data.
    *   *Instructions*: [`software/README.md`](./software/README.md)

---

## Authors
*   **Dr. Hamza Boukabache** (Project Lead, Review) - CERN HSE-RP-IL
*   **Håkon Liverud** (Schematics, Software, Firmware) - CERN HSE-RP-IL
*   **Mattia Consani** (Schematics, Software) - CERN HSE-RP-IL
*   **Clyde Laforge** (Software, Review) - CERN HSE-RP-IL
*   **Dr. Sarath Mohanan** (Review) - CERN HSE-RP-IL
*   **Gael Ducos** (Review) - CERN HSE-RP-IL


## Acknowledgement
The development of this project was supported by funding from the **CERN KT CVC Programme**.
We sincerely thank the programme for enabling this work.

## License
This project operates under a mixed-license model to suit hardware and software components:

*   **Hardware (Schematics, Layout)**: [CERN Open Hardware Licence Version 2 - Permissive (CERN-OHL-P)](LICENSE.md)
*   **Software / Firmware / Gateware**: [GNU General Public License v3.0](LICENSE.md)

## Contact
For any queries or contributions, please contact the CERN HSE-RP-IL section.
