

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Thu Oct  1 20:52:00 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        parta
* Solution:       solution1_mm_non_optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.31|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  9020201|    2|  9020202|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+---------+-------------+-----------+-----------+------+----------+
        |              |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +--------------+-------+---------+-------------+-----------+-----------+------+----------+
        |- Row         |  20200|  9020200| 202 ~ 90202 |          -|          -|   100|    no    |
        | + Col        |    200|    90200|   2 ~ 902   |          -|          -|   100|    no    |
        |  ++ Product  |    200|      900|    2 ~ 9    |          -|          -|   100|    no    |
        +--------------+-------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    185|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    133|
|Register         |        -|      -|     295|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     295|    318|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+-------+---+----+
    |             Instance             |             Module            | BRAM_18K| DSP48E| FF| LUT|
    +----------------------------------+-------------------------------+---------+-------+---+----+
    |MAT_Multiply_mul_32s_32s_32_6_U1  |MAT_Multiply_mul_32s_32s_32_6  |        0|      4|  0|   0|
    +----------------------------------+-------------------------------+---------+-------+---+----+
    |Total                             |                               |        0|      4|  0|   0|
    +----------------------------------+-------------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_230_p2        |     +    |      0|  0|   7|           7|           1|
    |j_1_fu_251_p2        |     +    |      0|  0|   7|           7|           1|
    |k_1_fu_292_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul1_fu_214_p2  |     +    |      0|  0|  14|          14|           7|
    |next_mul_fu_303_p2   |     +    |      0|  0|  14|          14|           7|
    |p_addr1_fu_313_p2    |     +    |      0|  0|  14|          14|          14|
    |p_addr4_fu_324_p2    |     +    |      0|  0|  14|          14|          14|
    |p_addr8_fu_271_p2    |     +    |      0|  0|  14|          14|          14|
    |tmp_13_fu_341_p2     |     +    |      0|  0|  64|          64|          64|
    |tmp1_fu_202_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_4_fu_208_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_9_fu_262_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_245_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_224_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_fu_286_p2   |   icmp   |      0|  0|   3|           7|           6|
    |tmp_1_fu_190_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_3_fu_196_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_5_fu_236_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_7_fu_298_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_8_fu_257_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_fu_184_p2        |   icmp   |      0|  0|   3|           8|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 185|         227|         192|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |C_address0        |  14|          3|   14|         42|
    |C_d0              |  64|          3|   64|        192|
    |ap_NS_fsm         |   6|         13|    1|         13|
    |i_reg_127         |   7|          2|    7|         14|
    |j_reg_150         |   7|          2|    7|         14|
    |k_reg_161         |   7|          2|    7|         14|
    |phi_mul9_reg_138  |  14|          2|   14|         28|
    |phi_mul_reg_172   |  14|          2|   14|         28|
    +------------------+----+-----------+-----+-----------+
    |Total             | 133|         29|  128|        345|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |A_load_reg_433         |  32|   0|   32|          0|
    |B_load_reg_438         |  32|   0|   32|          0|
    |C_addr_reg_401         |  14|   0|   14|          0|
    |C_load_reg_448         |  64|   0|   64|          0|
    |ap_CS_fsm              |  12|   0|   12|          0|
    |i_1_reg_374            |   7|   0|    7|          0|
    |i_reg_127              |   7|   0|    7|          0|
    |j_1_reg_387            |   7|   0|    7|          0|
    |j_reg_150              |   7|   0|    7|          0|
    |k_1_reg_409            |   7|   0|    7|          0|
    |k_reg_161              |   7|   0|    7|          0|
    |next_mul1_reg_366      |  14|   0|   14|          0|
    |next_mul_reg_418       |  14|   0|   14|          0|
    |phi_mul9_reg_138       |  14|   0|   14|          0|
    |phi_mul_reg_172        |  14|   0|   14|          0|
    |tmp_11_reg_443         |  32|   0|   32|          0|
    |tmp_4_reg_362          |   1|   0|    1|          0|
    |tmp_5_reg_379          |   1|   0|    1|          0|
    |tmp_7_reg_414          |   1|   0|    1|          0|
    |tmp_9_reg_392          |   1|   0|    1|          0|
    |tmp_trn6_cast_reg_396  |   7|   0|   14|          7|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 295|   0|  302|          7|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_start    |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_done     | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_idle     | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_ready    | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   64|  ap_memory |       C      |     array    |
|C_q0        |  in |   64|  ap_memory |       C      |     array    |
|mA          |  in |    8|   ap_none  |      mA      |    scalar    |
|nA          |  in |    8|   ap_none  |      nA      |    scalar    |
|mB          |  in |    8|   ap_none  |      mB      |    scalar    |
|nB          |  in |    8|   ap_none  |      nB      |    scalar    |
|mC          |  in |    8|   ap_none  |      mC      |    scalar    |
|nC          |  in |    8|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_4 & !exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (tmp_9 & !exitcond & tmp_7)
	12  / (tmp_9 & !exitcond & !tmp_7)
	3  / (!tmp_9) | (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	4  / true
* FSM state operations: 

 <State 1>: 6.31ns
ST_1: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !0

ST_1: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !6

ST_1: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i64]* %C) nounwind, !map !10

ST_1: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

ST_1: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

ST_1: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

ST_1: stg_19 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

ST_1: stg_20 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

ST_1: stg_21 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

ST_1: stg_22 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC) nounwind

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC) nounwind

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB) nounwind

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB) nounwind

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA) nounwind

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA) nounwind

ST_1: tmp [1/1] 2.00ns
:16  %tmp = icmp eq i8 %nA_read, %mB_read

ST_1: tmp_1 [1/1] 2.00ns
:17  %tmp_1 = icmp eq i8 %mA_read, %mC_read

ST_1: tmp_3 [1/1] 2.00ns
:18  %tmp_3 = icmp eq i8 %nB_read, %nC_read

ST_1: tmp1 [1/1] 1.37ns
:19  %tmp1 = and i1 %tmp_1, %tmp_3

ST_1: tmp_4 [1/1] 1.37ns
:20  %tmp_4 = and i1 %tmp1, %tmp

ST_1: stg_34 [1/1] 1.57ns
:21  br i1 %tmp_4, label %.preheader, label %.loopexit3


 <State 2>: 2.00ns
ST_2: i [1/1] 0.00ns
.preheader:0  %i = phi i7 [ %i_1, %8 ], [ 0, %0 ]

ST_2: phi_mul9 [1/1] 0.00ns
.preheader:1  %phi_mul9 = phi i14 [ %next_mul1, %8 ], [ 0, %0 ]

ST_2: next_mul1 [1/1] 1.96ns
.preheader:2  %next_mul1 = add i14 %phi_mul9, 100

ST_2: i_cast [1/1] 0.00ns
.preheader:3  %i_cast = zext i7 %i to i8

ST_2: exitcond2 [1/1] 1.97ns
.preheader:4  %exitcond2 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
.preheader:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_1 [1/1] 1.72ns
.preheader:6  %i_1 = add i7 %i, 1

ST_2: stg_42 [1/1] 0.00ns
.preheader:7  br i1 %exitcond2, label %.loopexit3, label %1

ST_2: stg_43 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_2: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_2: tmp_5 [1/1] 2.00ns
:2  %tmp_5 = icmp ult i8 %i_cast, %mC_read

ST_2: stg_46 [1/1] 1.57ns
:3  br label %2

ST_2: stg_47 [1/1] 0.00ns
.loopexit3:0  ret void


 <State 3>: 4.67ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i7 [ 0, %1 ], [ %j_1, %.loopexit ]

ST_3: j_cast [1/1] 0.00ns
:1  %j_cast = zext i7 %j to i8

ST_3: exitcond1 [1/1] 1.97ns
:2  %exitcond1 = icmp eq i7 %j, -28

ST_3: empty_2 [1/1] 0.00ns
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_3: j_1 [1/1] 1.72ns
:4  %j_1 = add i7 %j, 1

ST_3: stg_53 [1/1] 0.00ns
:5  br i1 %exitcond1, label %8, label %3

ST_3: stg_54 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_3: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_3: tmp_8 [1/1] 2.00ns
:2  %tmp_8 = icmp ult i8 %j_cast, %nC_read

ST_3: tmp_9 [1/1] 1.37ns
:3  %tmp_9 = and i1 %tmp_5, %tmp_8

ST_3: stg_58 [1/1] 0.00ns
:4  br i1 %tmp_9, label %4, label %.loopexit

ST_3: tmp_trn6_cast [1/1] 0.00ns
:0  %tmp_trn6_cast = zext i7 %j to i14

ST_3: p_addr8 [1/1] 1.96ns
:1  %p_addr8 = add i14 %tmp_trn6_cast, %phi_mul9

ST_3: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = zext i14 %p_addr8 to i64

ST_3: C_addr [1/1] 0.00ns
:3  %C_addr = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_6

ST_3: stg_63 [1/1] 2.71ns
:4  store i64 0, i64* %C_addr, align 8

ST_3: stg_64 [1/1] 1.57ns
:5  br label %5

ST_3: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_2) nounwind

ST_3: stg_66 [1/1] 0.00ns
:1  br label %.preheader


 <State 4>: 4.67ns
ST_4: k [1/1] 0.00ns
:0  %k = phi i7 [ 0, %4 ], [ %k_1, %._crit_edge ]

ST_4: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i14 [ 0, %4 ], [ %next_mul, %._crit_edge ]

ST_4: k_cast [1/1] 0.00ns
:2  %k_cast = zext i7 %k to i8

ST_4: exitcond [1/1] 1.97ns
:3  %exitcond = icmp eq i7 %k, -28

ST_4: empty_3 [1/1] 0.00ns
:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_4: k_1 [1/1] 1.72ns
:5  %k_1 = add i7 %k, 1

ST_4: stg_73 [1/1] 0.00ns
:6  br i1 %exitcond, label %.loopexit, label %6

ST_4: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

ST_4: tmp_7 [1/1] 2.00ns
:1  %tmp_7 = icmp ult i8 %k_cast, %mB_read

ST_4: next_mul [1/1] 1.96ns
:2  %next_mul = add i14 %phi_mul, 100

ST_4: stg_77 [1/1] 0.00ns
:3  br i1 %tmp_7, label %7, label %._crit_edge

ST_4: tmp_10_trn_cast [1/1] 0.00ns
:0  %tmp_10_trn_cast = zext i7 %k to i14

ST_4: p_addr1 [1/1] 1.96ns
:1  %p_addr1 = add i14 %tmp_10_trn_cast, %phi_mul9

ST_4: tmp_10 [1/1] 0.00ns
:2  %tmp_10 = zext i14 %p_addr1 to i64

ST_4: A_addr [1/1] 0.00ns
:3  %A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_10

ST_4: A_load [2/2] 2.71ns
:4  %A_load = load i32* %A_addr, align 4

ST_4: p_addr4 [1/1] 1.96ns
:5  %p_addr4 = add i14 %tmp_trn6_cast, %phi_mul

ST_4: tmp_14 [1/1] 0.00ns
:6  %tmp_14 = zext i14 %p_addr4 to i64

ST_4: B_addr [1/1] 0.00ns
:7  %B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_14

ST_4: B_load [2/2] 2.71ns
:8  %B_load = load i32* %B_addr, align 4

ST_4: empty_4 [1/1] 0.00ns
.loopexit:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_s) nounwind

ST_4: stg_88 [1/1] 0.00ns
.loopexit:1  br label %2


 <State 5>: 2.71ns
ST_5: A_load [1/2] 2.71ns
:4  %A_load = load i32* %A_addr, align 4

ST_5: B_load [1/2] 2.71ns
:8  %B_load = load i32* %B_addr, align 4


 <State 6>: 6.08ns
ST_6: tmp_11 [6/6] 6.08ns
:9  %tmp_11 = mul nsw i32 %B_load, %A_load


 <State 7>: 6.08ns
ST_7: tmp_11 [5/6] 6.08ns
:9  %tmp_11 = mul nsw i32 %B_load, %A_load


 <State 8>: 6.08ns
ST_8: tmp_11 [4/6] 6.08ns
:9  %tmp_11 = mul nsw i32 %B_load, %A_load


 <State 9>: 6.08ns
ST_9: tmp_11 [3/6] 6.08ns
:9  %tmp_11 = mul nsw i32 %B_load, %A_load


 <State 10>: 6.08ns
ST_10: tmp_11 [2/6] 6.08ns
:9  %tmp_11 = mul nsw i32 %B_load, %A_load

ST_10: C_load [2/2] 2.71ns
:11  %C_load = load i64* %C_addr, align 8


 <State 11>: 6.08ns
ST_11: tmp_11 [1/6] 6.08ns
:9  %tmp_11 = mul nsw i32 %B_load, %A_load

ST_11: C_load [1/2] 2.71ns
:11  %C_load = load i64* %C_addr, align 8


 <State 12>: 6.11ns
ST_12: tmp_12 [1/1] 0.00ns
:10  %tmp_12 = sext i32 %tmp_11 to i64

ST_12: tmp_13 [1/1] 3.40ns
:12  %tmp_13 = add nsw i64 %C_load, %tmp_12

ST_12: stg_101 [1/1] 2.71ns
:13  store i64 %tmp_13, i64* %C_addr, align 8

ST_12: stg_102 [1/1] 0.00ns
:14  br label %._crit_edge

ST_12: stg_103 [1/1] 0.00ns
._crit_edge:0  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f12d2baa620; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f12d25c2780; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x7f12d262b920; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f12d2bec070; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f12d2becdc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f12d2bea720; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f12d2b61630; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f12d25c7b90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f12d2bf6c50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_13          (specbitsmap      ) [ 0000000000000]
stg_14          (specbitsmap      ) [ 0000000000000]
stg_15          (specbitsmap      ) [ 0000000000000]
stg_16          (specbitsmap      ) [ 0000000000000]
stg_17          (specbitsmap      ) [ 0000000000000]
stg_18          (specbitsmap      ) [ 0000000000000]
stg_19          (specbitsmap      ) [ 0000000000000]
stg_20          (specbitsmap      ) [ 0000000000000]
stg_21          (specbitsmap      ) [ 0000000000000]
stg_22          (spectopmodule    ) [ 0000000000000]
nC_read         (read             ) [ 0011111111111]
mC_read         (read             ) [ 0011111111111]
nB_read         (read             ) [ 0000000000000]
mB_read         (read             ) [ 0011111111111]
nA_read         (read             ) [ 0000000000000]
mA_read         (read             ) [ 0000000000000]
tmp             (icmp             ) [ 0000000000000]
tmp_1           (icmp             ) [ 0000000000000]
tmp_3           (icmp             ) [ 0000000000000]
tmp1            (and              ) [ 0000000000000]
tmp_4           (and              ) [ 0011111111111]
stg_34          (br               ) [ 0111111111111]
i               (phi              ) [ 0010000000000]
phi_mul9        (phi              ) [ 0011111111111]
next_mul1       (add              ) [ 0111111111111]
i_cast          (zext             ) [ 0000000000000]
exitcond2       (icmp             ) [ 0011111111111]
empty           (speclooptripcount) [ 0000000000000]
i_1             (add              ) [ 0111111111111]
stg_42          (br               ) [ 0000000000000]
stg_43          (specloopname     ) [ 0000000000000]
tmp_2           (specregionbegin  ) [ 0001111111111]
tmp_5           (icmp             ) [ 0001111111111]
stg_46          (br               ) [ 0011111111111]
stg_47          (ret              ) [ 0000000000000]
j               (phi              ) [ 0001000000000]
j_cast          (zext             ) [ 0000000000000]
exitcond1       (icmp             ) [ 0011111111111]
empty_2         (speclooptripcount) [ 0000000000000]
j_1             (add              ) [ 0011111111111]
stg_53          (br               ) [ 0000000000000]
stg_54          (specloopname     ) [ 0000000000000]
tmp_s           (specregionbegin  ) [ 0000111111111]
tmp_8           (icmp             ) [ 0000000000000]
tmp_9           (and              ) [ 0011111111111]
stg_58          (br               ) [ 0000000000000]
tmp_trn6_cast   (zext             ) [ 0000111111111]
p_addr8         (add              ) [ 0000000000000]
tmp_6           (zext             ) [ 0000000000000]
C_addr          (getelementptr    ) [ 0000111111111]
stg_63          (store            ) [ 0000000000000]
stg_64          (br               ) [ 0011111111111]
empty_5         (specregionend    ) [ 0000000000000]
stg_66          (br               ) [ 0111111111111]
k               (phi              ) [ 0000100000000]
phi_mul         (phi              ) [ 0000100000000]
k_cast          (zext             ) [ 0000000000000]
exitcond        (icmp             ) [ 0011111111111]
empty_3         (speclooptripcount) [ 0000000000000]
k_1             (add              ) [ 0011111111111]
stg_73          (br               ) [ 0000000000000]
stg_74          (specloopname     ) [ 0000000000000]
tmp_7           (icmp             ) [ 0011111111111]
next_mul        (add              ) [ 0011111111111]
stg_77          (br               ) [ 0000000000000]
tmp_10_trn_cast (zext             ) [ 0000000000000]
p_addr1         (add              ) [ 0000000000000]
tmp_10          (zext             ) [ 0000000000000]
A_addr          (getelementptr    ) [ 0000010000000]
p_addr4         (add              ) [ 0000000000000]
tmp_14          (zext             ) [ 0000000000000]
B_addr          (getelementptr    ) [ 0000010000000]
empty_4         (specregionend    ) [ 0000000000000]
stg_88          (br               ) [ 0011111111111]
A_load          (load             ) [ 0000001111110]
B_load          (load             ) [ 0000001111110]
tmp_11          (mul              ) [ 0011100000001]
C_load          (load             ) [ 0011100000001]
tmp_12          (sext             ) [ 0000000000000]
tmp_13          (add              ) [ 0000000000000]
stg_101         (store            ) [ 0000000000000]
stg_102         (br               ) [ 0000000000000]
stg_103         (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="nC_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mC_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="nB_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mB_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="nA_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mA_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="C_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="14" slack="0"/>
<pin id="94" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_63/3 C_load/10 stg_101/12 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="B_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="14" slack="0"/>
<pin id="119" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="1"/>
<pin id="129" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="phi_mul9_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="1"/>
<pin id="140" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul9 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="phi_mul9_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul9/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="j_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="k_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="1"/>
<pin id="163" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="k_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="phi_mul_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="1"/>
<pin id="174" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="phi_mul_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="14" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="next_mul1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="14" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="exitcond2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_5_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="1"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_8_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="2"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_9_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_trn6_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn6_cast/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_addr8_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="0" index="1" bw="14" slack="1"/>
<pin id="274" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr8/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_6_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="14" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="k_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="exitcond_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="k_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="3"/>
<pin id="301" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="next_mul_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="14" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_10_trn_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_trn_cast/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_addr1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="14" slack="2"/>
<pin id="316" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_10_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_addr4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="1"/>
<pin id="326" dir="0" index="1" bw="14" slack="0"/>
<pin id="327" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_14_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="14" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_12_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_13_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="347" class="1005" name="nC_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="2"/>
<pin id="349" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="mC_read_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="mB_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="3"/>
<pin id="359" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_4_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="366" class="1005" name="next_mul1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="14" slack="0"/>
<pin id="368" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_5_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="387" class="1005" name="j_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_9_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_trn6_cast_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="1"/>
<pin id="398" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_trn6_cast "/>
</bind>
</comp>

<comp id="401" class="1005" name="C_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="14" slack="7"/>
<pin id="403" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="k_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_7_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="8"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="418" class="1005" name="next_mul_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="0"/>
<pin id="420" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="423" class="1005" name="A_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="14" slack="1"/>
<pin id="425" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="B_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="14" slack="1"/>
<pin id="430" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="A_load_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="438" class="1005" name="B_load_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_11_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="448" class="1005" name="C_load_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="1"/>
<pin id="450" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="48" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="78" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="72" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="84" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="60" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="66" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="54" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="190" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="184" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="142" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="131" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="131" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="131" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="220" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="154" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="154" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="154" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="241" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="154" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="138" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="285"><net_src comp="165" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="165" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="165" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="282" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="176" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="165" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="138" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="328"><net_src comp="176" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="346"><net_src comp="341" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="350"><net_src comp="54" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="355"><net_src comp="60" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="360"><net_src comp="72" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="365"><net_src comp="208" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="214" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="377"><net_src comp="230" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="382"><net_src comp="236" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="390"><net_src comp="251" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="395"><net_src comp="262" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="267" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="404"><net_src comp="90" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="412"><net_src comp="292" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="417"><net_src comp="298" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="303" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="426"><net_src comp="103" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="431"><net_src comp="115" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="436"><net_src comp="110" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="441"><net_src comp="122" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="446"><net_src comp="334" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="451"><net_src comp="97" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="341" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		tmp1 : 1
		tmp_4 : 1
		stg_34 : 1
	State 2
		next_mul1 : 1
		i_cast : 1
		exitcond2 : 1
		i_1 : 1
		stg_42 : 2
		tmp_5 : 2
	State 3
		j_cast : 1
		exitcond1 : 1
		j_1 : 1
		stg_53 : 2
		tmp_8 : 2
		tmp_9 : 3
		stg_58 : 3
		tmp_trn6_cast : 1
		p_addr8 : 2
		tmp_6 : 3
		C_addr : 4
		stg_63 : 5
	State 4
		k_cast : 1
		exitcond : 1
		k_1 : 1
		stg_73 : 2
		tmp_7 : 2
		next_mul : 1
		stg_77 : 3
		tmp_10_trn_cast : 1
		p_addr1 : 2
		tmp_10 : 3
		A_addr : 4
		A_load : 5
		p_addr4 : 1
		tmp_14 : 2
		B_addr : 3
		B_load : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp_13 : 1
		stg_101 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    next_mul1_fu_214    |    0    |    0    |    14   |
|          |       i_1_fu_230       |    0    |    0    |    7    |
|          |       j_1_fu_251       |    0    |    0    |    7    |
|          |     p_addr8_fu_271     |    0    |    0    |    14   |
|    add   |       k_1_fu_292       |    0    |    0    |    7    |
|          |     next_mul_fu_303    |    0    |    0    |    14   |
|          |     p_addr1_fu_313     |    0    |    0    |    14   |
|          |     p_addr4_fu_324     |    0    |    0    |    14   |
|          |      tmp_13_fu_341     |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_184       |    0    |    0    |    3    |
|          |      tmp_1_fu_190      |    0    |    0    |    3    |
|          |      tmp_3_fu_196      |    0    |    0    |    3    |
|          |    exitcond2_fu_224    |    0    |    0    |    3    |
|   icmp   |      tmp_5_fu_236      |    0    |    0    |    3    |
|          |    exitcond1_fu_245    |    0    |    0    |    3    |
|          |      tmp_8_fu_257      |    0    |    0    |    3    |
|          |     exitcond_fu_286    |    0    |    0    |    3    |
|          |      tmp_7_fu_298      |    0    |    0    |    3    |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_334       |    4    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp1_fu_202      |    0    |    0    |    1    |
|    and   |      tmp_4_fu_208      |    0    |    0    |    1    |
|          |      tmp_9_fu_262      |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|          |   nC_read_read_fu_54   |    0    |    0    |    0    |
|          |   mC_read_read_fu_60   |    0    |    0    |    0    |
|   read   |   nB_read_read_fu_66   |    0    |    0    |    0    |
|          |   mB_read_read_fu_72   |    0    |    0    |    0    |
|          |   nA_read_read_fu_78   |    0    |    0    |    0    |
|          |   mA_read_read_fu_84   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      i_cast_fu_220     |    0    |    0    |    0    |
|          |      j_cast_fu_241     |    0    |    0    |    0    |
|          |  tmp_trn6_cast_fu_267  |    0    |    0    |    0    |
|   zext   |      tmp_6_fu_277      |    0    |    0    |    0    |
|          |      k_cast_fu_282     |    0    |    0    |    0    |
|          | tmp_10_trn_cast_fu_309 |    0    |    0    |    0    |
|          |      tmp_10_fu_319     |    0    |    0    |    0    |
|          |      tmp_14_fu_329     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |      tmp_12_fu_338     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |    0    |   185   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    A_addr_reg_423   |   14   |
|    A_load_reg_433   |   32   |
|    B_addr_reg_428   |   14   |
|    B_load_reg_438   |   32   |
|    C_addr_reg_401   |   14   |
|    C_load_reg_448   |   64   |
|     i_1_reg_374     |    7   |
|      i_reg_127      |    7   |
|     j_1_reg_387     |    7   |
|      j_reg_150      |    7   |
|     k_1_reg_409     |    7   |
|      k_reg_161      |    7   |
|   mB_read_reg_357   |    8   |
|   mC_read_reg_352   |    8   |
|   nC_read_reg_347   |    8   |
|  next_mul1_reg_366  |   14   |
|   next_mul_reg_418  |   14   |
|   phi_mul9_reg_138  |   14   |
|   phi_mul_reg_172   |   14   |
|    tmp_11_reg_443   |   32   |
|    tmp_4_reg_362    |    1   |
|    tmp_5_reg_379    |    1   |
|    tmp_7_reg_414    |    1   |
|    tmp_9_reg_392    |    1   |
|tmp_trn6_cast_reg_396|   14   |
+---------------------+--------+
|        Total        |   342  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   2  |  14  |   28   ||    14   |
|  grp_access_fu_97 |  p1  |   2  |  64  |   128  ||    64   |
| grp_access_fu_110 |  p0  |   2  |  14  |   28   ||    14   |
| grp_access_fu_122 |  p0  |   2  |  14  |   28   ||    14   |
|  phi_mul9_reg_138 |  p0  |   2  |  14  |   28   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  ||  7.855  ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   185  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   120  |
|  Register |    -   |    -   |   342  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    7   |   342  |   305  |
+-----------+--------+--------+--------+--------+
