// Seed: 2019062972
module module_0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output supply0 id_3
);
  assign id_3 = id_2;
  assign id_3 = 1;
  module_0 modCall_1 ();
  logic id_5;
  wire  id_6;
  parameter id_7 = 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd17,
    parameter id_3 = 32'd17
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire _id_3;
  output wire id_2;
  input wire _id_1;
  logic id_6 = id_3 * id_6;
  wire  id_7;
  assign id_5 = -1;
  logic [7:0][id_3  ==  1 'b0 : id_3] id_8;
  final @(posedge id_8[id_1] or posedge -1'h0);
endmodule
