
Diplom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a38  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  08005b48  08005b48  00015b48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005ec8  08005ec8  00015ec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005ecc  08005ecc  00015ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000021c  20000000  08005ed0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000003d8  2000021c  080060ec  0002021c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200005f4  080060ec  000205f4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00017366  00000000  00000000  00020245  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003796  00000000  00000000  000375ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000075a4  00000000  00000000  0003ad41  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c90  00000000  00000000  000422e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f78  00000000  00000000  00042f78  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007728  00000000  00000000  00043ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004932  00000000  00000000  0004b618  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004ff4a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002dec  00000000  00000000  0004ffc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000021c 	.word	0x2000021c
 800012c:	00000000 	.word	0x00000000
 8000130:	08005b30 	.word	0x08005b30

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000220 	.word	0x20000220
 800014c:	08005b30 	.word	0x08005b30

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002b2:	f1a4 0401 	sub.w	r4, r4, #1
 80002b6:	d1e9      	bne.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f092 0f00 	teq	r2, #0
 800045e:	bf14      	ite	ne
 8000460:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 7460 	mov.w	r4, #896	; 0x380
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000474:	e720      	b.n	80002b8 <__adddf3+0x138>
 8000476:	bf00      	nop

08000478 <__aeabi_ul2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f04f 0500 	mov.w	r5, #0
 8000486:	e00a      	b.n	800049e <__aeabi_l2d+0x16>

08000488 <__aeabi_l2d>:
 8000488:	ea50 0201 	orrs.w	r2, r0, r1
 800048c:	bf08      	it	eq
 800048e:	4770      	bxeq	lr
 8000490:	b530      	push	{r4, r5, lr}
 8000492:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000496:	d502      	bpl.n	800049e <__aeabi_l2d+0x16>
 8000498:	4240      	negs	r0, r0
 800049a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800049e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004aa:	f43f aedc 	beq.w	8000266 <__adddf3+0xe6>
 80004ae:	f04f 0203 	mov.w	r2, #3
 80004b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b6:	bf18      	it	ne
 80004b8:	3203      	addne	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004c6:	f1c2 0320 	rsb	r3, r2, #32
 80004ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ce:	fa20 f002 	lsr.w	r0, r0, r2
 80004d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004d6:	ea40 000e 	orr.w	r0, r0, lr
 80004da:	fa21 f102 	lsr.w	r1, r1, r2
 80004de:	4414      	add	r4, r2
 80004e0:	e6c1      	b.n	8000266 <__adddf3+0xe6>
 80004e2:	bf00      	nop

080004e4 <__aeabi_dmul>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f2:	bf1d      	ittte	ne
 80004f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004f8:	ea94 0f0c 	teqne	r4, ip
 80004fc:	ea95 0f0c 	teqne	r5, ip
 8000500:	f000 f8de 	bleq	80006c0 <__aeabi_dmul+0x1dc>
 8000504:	442c      	add	r4, r5
 8000506:	ea81 0603 	eor.w	r6, r1, r3
 800050a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800050e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000512:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000516:	bf18      	it	ne
 8000518:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800051c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000520:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000524:	d038      	beq.n	8000598 <__aeabi_dmul+0xb4>
 8000526:	fba0 ce02 	umull	ip, lr, r0, r2
 800052a:	f04f 0500 	mov.w	r5, #0
 800052e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000532:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000536:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053a:	f04f 0600 	mov.w	r6, #0
 800053e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000542:	f09c 0f00 	teq	ip, #0
 8000546:	bf18      	it	ne
 8000548:	f04e 0e01 	orrne.w	lr, lr, #1
 800054c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000550:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000554:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000558:	d204      	bcs.n	8000564 <__aeabi_dmul+0x80>
 800055a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800055e:	416d      	adcs	r5, r5
 8000560:	eb46 0606 	adc.w	r6, r6, r6
 8000564:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000568:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800056c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000570:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000574:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000578:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800057c:	bf88      	it	hi
 800057e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000582:	d81e      	bhi.n	80005c2 <__aeabi_dmul+0xde>
 8000584:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	bd70      	pop	{r4, r5, r6, pc}
 8000598:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800059c:	ea46 0101 	orr.w	r1, r6, r1
 80005a0:	ea40 0002 	orr.w	r0, r0, r2
 80005a4:	ea81 0103 	eor.w	r1, r1, r3
 80005a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005ac:	bfc2      	ittt	gt
 80005ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005b6:	bd70      	popgt	{r4, r5, r6, pc}
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f04f 0e00 	mov.w	lr, #0
 80005c0:	3c01      	subs	r4, #1
 80005c2:	f300 80ab 	bgt.w	800071c <__aeabi_dmul+0x238>
 80005c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ca:	bfde      	ittt	le
 80005cc:	2000      	movle	r0, #0
 80005ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d2:	bd70      	pople	{r4, r5, r6, pc}
 80005d4:	f1c4 0400 	rsb	r4, r4, #0
 80005d8:	3c20      	subs	r4, #32
 80005da:	da35      	bge.n	8000648 <__aeabi_dmul+0x164>
 80005dc:	340c      	adds	r4, #12
 80005de:	dc1b      	bgt.n	8000618 <__aeabi_dmul+0x134>
 80005e0:	f104 0414 	add.w	r4, r4, #20
 80005e4:	f1c4 0520 	rsb	r5, r4, #32
 80005e8:	fa00 f305 	lsl.w	r3, r0, r5
 80005ec:	fa20 f004 	lsr.w	r0, r0, r4
 80005f0:	fa01 f205 	lsl.w	r2, r1, r5
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000600:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000604:	fa21 f604 	lsr.w	r6, r1, r4
 8000608:	eb42 0106 	adc.w	r1, r2, r6
 800060c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000610:	bf08      	it	eq
 8000612:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	f1c4 040c 	rsb	r4, r4, #12
 800061c:	f1c4 0520 	rsb	r5, r4, #32
 8000620:	fa00 f304 	lsl.w	r3, r0, r4
 8000624:	fa20 f005 	lsr.w	r0, r0, r5
 8000628:	fa01 f204 	lsl.w	r2, r1, r4
 800062c:	ea40 0002 	orr.w	r0, r0, r2
 8000630:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000634:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000638:	f141 0100 	adc.w	r1, r1, #0
 800063c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000640:	bf08      	it	eq
 8000642:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000646:	bd70      	pop	{r4, r5, r6, pc}
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f205 	lsl.w	r2, r0, r5
 8000650:	ea4e 0e02 	orr.w	lr, lr, r2
 8000654:	fa20 f304 	lsr.w	r3, r0, r4
 8000658:	fa01 f205 	lsl.w	r2, r1, r5
 800065c:	ea43 0302 	orr.w	r3, r3, r2
 8000660:	fa21 f004 	lsr.w	r0, r1, r4
 8000664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000668:	fa21 f204 	lsr.w	r2, r1, r4
 800066c:	ea20 0002 	bic.w	r0, r0, r2
 8000670:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f094 0f00 	teq	r4, #0
 8000684:	d10f      	bne.n	80006a6 <__aeabi_dmul+0x1c2>
 8000686:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068a:	0040      	lsls	r0, r0, #1
 800068c:	eb41 0101 	adc.w	r1, r1, r1
 8000690:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3c01      	subeq	r4, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1a6>
 800069a:	ea41 0106 	orr.w	r1, r1, r6
 800069e:	f095 0f00 	teq	r5, #0
 80006a2:	bf18      	it	ne
 80006a4:	4770      	bxne	lr
 80006a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006aa:	0052      	lsls	r2, r2, #1
 80006ac:	eb43 0303 	adc.w	r3, r3, r3
 80006b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b4:	bf08      	it	eq
 80006b6:	3d01      	subeq	r5, #1
 80006b8:	d0f7      	beq.n	80006aa <__aeabi_dmul+0x1c6>
 80006ba:	ea43 0306 	orr.w	r3, r3, r6
 80006be:	4770      	bx	lr
 80006c0:	ea94 0f0c 	teq	r4, ip
 80006c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006c8:	bf18      	it	ne
 80006ca:	ea95 0f0c 	teqne	r5, ip
 80006ce:	d00c      	beq.n	80006ea <__aeabi_dmul+0x206>
 80006d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d4:	bf18      	it	ne
 80006d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006da:	d1d1      	bne.n	8000680 <__aeabi_dmul+0x19c>
 80006dc:	ea81 0103 	eor.w	r1, r1, r3
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	f04f 0000 	mov.w	r0, #0
 80006e8:	bd70      	pop	{r4, r5, r6, pc}
 80006ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ee:	bf06      	itte	eq
 80006f0:	4610      	moveq	r0, r2
 80006f2:	4619      	moveq	r1, r3
 80006f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f8:	d019      	beq.n	800072e <__aeabi_dmul+0x24a>
 80006fa:	ea94 0f0c 	teq	r4, ip
 80006fe:	d102      	bne.n	8000706 <__aeabi_dmul+0x222>
 8000700:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000704:	d113      	bne.n	800072e <__aeabi_dmul+0x24a>
 8000706:	ea95 0f0c 	teq	r5, ip
 800070a:	d105      	bne.n	8000718 <__aeabi_dmul+0x234>
 800070c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000710:	bf1c      	itt	ne
 8000712:	4610      	movne	r0, r2
 8000714:	4619      	movne	r1, r3
 8000716:	d10a      	bne.n	800072e <__aeabi_dmul+0x24a>
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000720:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd70      	pop	{r4, r5, r6, pc}
 800072e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000732:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000736:	bd70      	pop	{r4, r5, r6, pc}

08000738 <__aeabi_ddiv>:
 8000738:	b570      	push	{r4, r5, r6, lr}
 800073a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800073e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000742:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000746:	bf1d      	ittte	ne
 8000748:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800074c:	ea94 0f0c 	teqne	r4, ip
 8000750:	ea95 0f0c 	teqne	r5, ip
 8000754:	f000 f8a7 	bleq	80008a6 <__aeabi_ddiv+0x16e>
 8000758:	eba4 0405 	sub.w	r4, r4, r5
 800075c:	ea81 0e03 	eor.w	lr, r1, r3
 8000760:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000764:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000768:	f000 8088 	beq.w	800087c <__aeabi_ddiv+0x144>
 800076c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000770:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000774:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000778:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800077c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000780:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000784:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000788:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800078c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000790:	429d      	cmp	r5, r3
 8000792:	bf08      	it	eq
 8000794:	4296      	cmpeq	r6, r2
 8000796:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800079e:	d202      	bcs.n	80007a6 <__aeabi_ddiv+0x6e>
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	1ab6      	subs	r6, r6, r2
 80007a8:	eb65 0503 	sbc.w	r5, r5, r3
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007b6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80007be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c2:	bf22      	ittt	cs
 80007c4:	1ab6      	subcs	r6, r6, r2
 80007c6:	4675      	movcs	r5, lr
 80007c8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007cc:	085b      	lsrs	r3, r3, #1
 80007ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007da:	bf22      	ittt	cs
 80007dc:	1ab6      	subcs	r6, r6, r2
 80007de:	4675      	movcs	r5, lr
 80007e0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f2:	bf22      	ittt	cs
 80007f4:	1ab6      	subcs	r6, r6, r2
 80007f6:	4675      	movcs	r5, lr
 80007f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	ebb6 0e02 	subs.w	lr, r6, r2
 8000806:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080a:	bf22      	ittt	cs
 800080c:	1ab6      	subcs	r6, r6, r2
 800080e:	4675      	movcs	r5, lr
 8000810:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000814:	ea55 0e06 	orrs.w	lr, r5, r6
 8000818:	d018      	beq.n	800084c <__aeabi_ddiv+0x114>
 800081a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800081e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000822:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000826:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800082e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000832:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000836:	d1c0      	bne.n	80007ba <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	d10b      	bne.n	8000856 <__aeabi_ddiv+0x11e>
 800083e:	ea41 0100 	orr.w	r1, r1, r0
 8000842:	f04f 0000 	mov.w	r0, #0
 8000846:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084a:	e7b6      	b.n	80007ba <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	bf04      	itt	eq
 8000852:	4301      	orreq	r1, r0
 8000854:	2000      	moveq	r0, #0
 8000856:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085a:	bf88      	it	hi
 800085c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000860:	f63f aeaf 	bhi.w	80005c2 <__aeabi_dmul+0xde>
 8000864:	ebb5 0c03 	subs.w	ip, r5, r3
 8000868:	bf04      	itt	eq
 800086a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800086e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000872:	f150 0000 	adcs.w	r0, r0, #0
 8000876:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000880:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000884:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000888:	bfc2      	ittt	gt
 800088a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800088e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000892:	bd70      	popgt	{r4, r5, r6, pc}
 8000894:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000898:	f04f 0e00 	mov.w	lr, #0
 800089c:	3c01      	subs	r4, #1
 800089e:	e690      	b.n	80005c2 <__aeabi_dmul+0xde>
 80008a0:	ea45 0e06 	orr.w	lr, r5, r6
 80008a4:	e68d      	b.n	80005c2 <__aeabi_dmul+0xde>
 80008a6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008aa:	ea94 0f0c 	teq	r4, ip
 80008ae:	bf08      	it	eq
 80008b0:	ea95 0f0c 	teqeq	r5, ip
 80008b4:	f43f af3b 	beq.w	800072e <__aeabi_dmul+0x24a>
 80008b8:	ea94 0f0c 	teq	r4, ip
 80008bc:	d10a      	bne.n	80008d4 <__aeabi_ddiv+0x19c>
 80008be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c2:	f47f af34 	bne.w	800072e <__aeabi_dmul+0x24a>
 80008c6:	ea95 0f0c 	teq	r5, ip
 80008ca:	f47f af25 	bne.w	8000718 <__aeabi_dmul+0x234>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e72c      	b.n	800072e <__aeabi_dmul+0x24a>
 80008d4:	ea95 0f0c 	teq	r5, ip
 80008d8:	d106      	bne.n	80008e8 <__aeabi_ddiv+0x1b0>
 80008da:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008de:	f43f aefd 	beq.w	80006dc <__aeabi_dmul+0x1f8>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e722      	b.n	800072e <__aeabi_dmul+0x24a>
 80008e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008ec:	bf18      	it	ne
 80008ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f2:	f47f aec5 	bne.w	8000680 <__aeabi_dmul+0x19c>
 80008f6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fa:	f47f af0d 	bne.w	8000718 <__aeabi_dmul+0x234>
 80008fe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000902:	f47f aeeb 	bne.w	80006dc <__aeabi_dmul+0x1f8>
 8000906:	e712      	b.n	800072e <__aeabi_dmul+0x24a>

08000908 <__gedf2>:
 8000908:	f04f 3cff 	mov.w	ip, #4294967295
 800090c:	e006      	b.n	800091c <__cmpdf2+0x4>
 800090e:	bf00      	nop

08000910 <__ledf2>:
 8000910:	f04f 0c01 	mov.w	ip, #1
 8000914:	e002      	b.n	800091c <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__cmpdf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000920:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000928:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800092c:	bf18      	it	ne
 800092e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000932:	d01b      	beq.n	800096c <__cmpdf2+0x54>
 8000934:	b001      	add	sp, #4
 8000936:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800093a:	bf0c      	ite	eq
 800093c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000940:	ea91 0f03 	teqne	r1, r3
 8000944:	bf02      	ittt	eq
 8000946:	ea90 0f02 	teqeq	r0, r2
 800094a:	2000      	moveq	r0, #0
 800094c:	4770      	bxeq	lr
 800094e:	f110 0f00 	cmn.w	r0, #0
 8000952:	ea91 0f03 	teq	r1, r3
 8000956:	bf58      	it	pl
 8000958:	4299      	cmppl	r1, r3
 800095a:	bf08      	it	eq
 800095c:	4290      	cmpeq	r0, r2
 800095e:	bf2c      	ite	cs
 8000960:	17d8      	asrcs	r0, r3, #31
 8000962:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000966:	f040 0001 	orr.w	r0, r0, #1
 800096a:	4770      	bx	lr
 800096c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000970:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000974:	d102      	bne.n	800097c <__cmpdf2+0x64>
 8000976:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800097a:	d107      	bne.n	800098c <__cmpdf2+0x74>
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	d1d6      	bne.n	8000934 <__cmpdf2+0x1c>
 8000986:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800098a:	d0d3      	beq.n	8000934 <__cmpdf2+0x1c>
 800098c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <__aeabi_cdrcmple>:
 8000994:	4684      	mov	ip, r0
 8000996:	4610      	mov	r0, r2
 8000998:	4662      	mov	r2, ip
 800099a:	468c      	mov	ip, r1
 800099c:	4619      	mov	r1, r3
 800099e:	4663      	mov	r3, ip
 80009a0:	e000      	b.n	80009a4 <__aeabi_cdcmpeq>
 80009a2:	bf00      	nop

080009a4 <__aeabi_cdcmpeq>:
 80009a4:	b501      	push	{r0, lr}
 80009a6:	f7ff ffb7 	bl	8000918 <__cmpdf2>
 80009aa:	2800      	cmp	r0, #0
 80009ac:	bf48      	it	mi
 80009ae:	f110 0f00 	cmnmi.w	r0, #0
 80009b2:	bd01      	pop	{r0, pc}

080009b4 <__aeabi_dcmpeq>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff fff4 	bl	80009a4 <__aeabi_cdcmpeq>
 80009bc:	bf0c      	ite	eq
 80009be:	2001      	moveq	r0, #1
 80009c0:	2000      	movne	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmplt>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffea 	bl	80009a4 <__aeabi_cdcmpeq>
 80009d0:	bf34      	ite	cc
 80009d2:	2001      	movcc	r0, #1
 80009d4:	2000      	movcs	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmple>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffe0 	bl	80009a4 <__aeabi_cdcmpeq>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpge>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffce 	bl	8000994 <__aeabi_cdrcmple>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpgt>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffc4 	bl	8000994 <__aeabi_cdrcmple>
 8000a0c:	bf34      	ite	cc
 8000a0e:	2001      	movcc	r0, #1
 8000a10:	2000      	movcs	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpun>:
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__aeabi_dcmpun+0x10>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d10a      	bne.n	8000a3e <__aeabi_dcmpun+0x26>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__aeabi_dcmpun+0x20>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d102      	bne.n	8000a3e <__aeabi_dcmpun+0x26>
 8000a38:	f04f 0000 	mov.w	r0, #0
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0001 	mov.w	r0, #1
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_d2uiz>:
 8000a44:	004a      	lsls	r2, r1, #1
 8000a46:	d211      	bcs.n	8000a6c <__aeabi_d2uiz+0x28>
 8000a48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a4c:	d211      	bcs.n	8000a72 <__aeabi_d2uiz+0x2e>
 8000a4e:	d50d      	bpl.n	8000a6c <__aeabi_d2uiz+0x28>
 8000a50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a58:	d40e      	bmi.n	8000a78 <__aeabi_d2uiz+0x34>
 8000a5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a66:	fa23 f002 	lsr.w	r0, r3, r2
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a76:	d102      	bne.n	8000a7e <__aeabi_d2uiz+0x3a>
 8000a78:	f04f 30ff 	mov.w	r0, #4294967295
 8000a7c:	4770      	bx	lr
 8000a7e:	f04f 0000 	mov.w	r0, #0
 8000a82:	4770      	bx	lr

08000a84 <__aeabi_frsub>:
 8000a84:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a88:	e002      	b.n	8000a90 <__addsf3>
 8000a8a:	bf00      	nop

08000a8c <__aeabi_fsub>:
 8000a8c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a90 <__addsf3>:
 8000a90:	0042      	lsls	r2, r0, #1
 8000a92:	bf1f      	itttt	ne
 8000a94:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a98:	ea92 0f03 	teqne	r2, r3
 8000a9c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa4:	d06a      	beq.n	8000b7c <__addsf3+0xec>
 8000aa6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aaa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000aae:	bfc1      	itttt	gt
 8000ab0:	18d2      	addgt	r2, r2, r3
 8000ab2:	4041      	eorgt	r1, r0
 8000ab4:	4048      	eorgt	r0, r1
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	bfb8      	it	lt
 8000aba:	425b      	neglt	r3, r3
 8000abc:	2b19      	cmp	r3, #25
 8000abe:	bf88      	it	hi
 8000ac0:	4770      	bxhi	lr
 8000ac2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ac6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aca:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ace:	bf18      	it	ne
 8000ad0:	4240      	negne	r0, r0
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ada:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ade:	bf18      	it	ne
 8000ae0:	4249      	negne	r1, r1
 8000ae2:	ea92 0f03 	teq	r2, r3
 8000ae6:	d03f      	beq.n	8000b68 <__addsf3+0xd8>
 8000ae8:	f1a2 0201 	sub.w	r2, r2, #1
 8000aec:	fa41 fc03 	asr.w	ip, r1, r3
 8000af0:	eb10 000c 	adds.w	r0, r0, ip
 8000af4:	f1c3 0320 	rsb	r3, r3, #32
 8000af8:	fa01 f103 	lsl.w	r1, r1, r3
 8000afc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b00:	d502      	bpl.n	8000b08 <__addsf3+0x78>
 8000b02:	4249      	negs	r1, r1
 8000b04:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b08:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b0c:	d313      	bcc.n	8000b36 <__addsf3+0xa6>
 8000b0e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b12:	d306      	bcc.n	8000b22 <__addsf3+0x92>
 8000b14:	0840      	lsrs	r0, r0, #1
 8000b16:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1a:	f102 0201 	add.w	r2, r2, #1
 8000b1e:	2afe      	cmp	r2, #254	; 0xfe
 8000b20:	d251      	bcs.n	8000bc6 <__addsf3+0x136>
 8000b22:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b26:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2a:	bf08      	it	eq
 8000b2c:	f020 0001 	biceq.w	r0, r0, #1
 8000b30:	ea40 0003 	orr.w	r0, r0, r3
 8000b34:	4770      	bx	lr
 8000b36:	0049      	lsls	r1, r1, #1
 8000b38:	eb40 0000 	adc.w	r0, r0, r0
 8000b3c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b40:	f1a2 0201 	sub.w	r2, r2, #1
 8000b44:	d1ed      	bne.n	8000b22 <__addsf3+0x92>
 8000b46:	fab0 fc80 	clz	ip, r0
 8000b4a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b4e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b52:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b56:	bfaa      	itet	ge
 8000b58:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b5c:	4252      	neglt	r2, r2
 8000b5e:	4318      	orrge	r0, r3
 8000b60:	bfbc      	itt	lt
 8000b62:	40d0      	lsrlt	r0, r2
 8000b64:	4318      	orrlt	r0, r3
 8000b66:	4770      	bx	lr
 8000b68:	f092 0f00 	teq	r2, #0
 8000b6c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b70:	bf06      	itte	eq
 8000b72:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b76:	3201      	addeq	r2, #1
 8000b78:	3b01      	subne	r3, #1
 8000b7a:	e7b5      	b.n	8000ae8 <__addsf3+0x58>
 8000b7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b84:	bf18      	it	ne
 8000b86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8a:	d021      	beq.n	8000bd0 <__addsf3+0x140>
 8000b8c:	ea92 0f03 	teq	r2, r3
 8000b90:	d004      	beq.n	8000b9c <__addsf3+0x10c>
 8000b92:	f092 0f00 	teq	r2, #0
 8000b96:	bf08      	it	eq
 8000b98:	4608      	moveq	r0, r1
 8000b9a:	4770      	bx	lr
 8000b9c:	ea90 0f01 	teq	r0, r1
 8000ba0:	bf1c      	itt	ne
 8000ba2:	2000      	movne	r0, #0
 8000ba4:	4770      	bxne	lr
 8000ba6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000baa:	d104      	bne.n	8000bb6 <__addsf3+0x126>
 8000bac:	0040      	lsls	r0, r0, #1
 8000bae:	bf28      	it	cs
 8000bb0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb4:	4770      	bx	lr
 8000bb6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bba:	bf3c      	itt	cc
 8000bbc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc0:	4770      	bxcc	lr
 8000bc2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bc6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bce:	4770      	bx	lr
 8000bd0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd4:	bf16      	itet	ne
 8000bd6:	4608      	movne	r0, r1
 8000bd8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bdc:	4601      	movne	r1, r0
 8000bde:	0242      	lsls	r2, r0, #9
 8000be0:	bf06      	itte	eq
 8000be2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000be6:	ea90 0f01 	teqeq	r0, r1
 8000bea:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bee:	4770      	bx	lr

08000bf0 <__aeabi_ui2f>:
 8000bf0:	f04f 0300 	mov.w	r3, #0
 8000bf4:	e004      	b.n	8000c00 <__aeabi_i2f+0x8>
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_i2f>:
 8000bf8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000bfc:	bf48      	it	mi
 8000bfe:	4240      	negmi	r0, r0
 8000c00:	ea5f 0c00 	movs.w	ip, r0
 8000c04:	bf08      	it	eq
 8000c06:	4770      	bxeq	lr
 8000c08:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c0c:	4601      	mov	r1, r0
 8000c0e:	f04f 0000 	mov.w	r0, #0
 8000c12:	e01c      	b.n	8000c4e <__aeabi_l2f+0x2a>

08000c14 <__aeabi_ul2f>:
 8000c14:	ea50 0201 	orrs.w	r2, r0, r1
 8000c18:	bf08      	it	eq
 8000c1a:	4770      	bxeq	lr
 8000c1c:	f04f 0300 	mov.w	r3, #0
 8000c20:	e00a      	b.n	8000c38 <__aeabi_l2f+0x14>
 8000c22:	bf00      	nop

08000c24 <__aeabi_l2f>:
 8000c24:	ea50 0201 	orrs.w	r2, r0, r1
 8000c28:	bf08      	it	eq
 8000c2a:	4770      	bxeq	lr
 8000c2c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c30:	d502      	bpl.n	8000c38 <__aeabi_l2f+0x14>
 8000c32:	4240      	negs	r0, r0
 8000c34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c38:	ea5f 0c01 	movs.w	ip, r1
 8000c3c:	bf02      	ittt	eq
 8000c3e:	4684      	moveq	ip, r0
 8000c40:	4601      	moveq	r1, r0
 8000c42:	2000      	moveq	r0, #0
 8000c44:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c48:	bf08      	it	eq
 8000c4a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c4e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c52:	fabc f28c 	clz	r2, ip
 8000c56:	3a08      	subs	r2, #8
 8000c58:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c5c:	db10      	blt.n	8000c80 <__aeabi_l2f+0x5c>
 8000c5e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c62:	4463      	add	r3, ip
 8000c64:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c68:	f1c2 0220 	rsb	r2, r2, #32
 8000c6c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c70:	fa20 f202 	lsr.w	r2, r0, r2
 8000c74:	eb43 0002 	adc.w	r0, r3, r2
 8000c78:	bf08      	it	eq
 8000c7a:	f020 0001 	biceq.w	r0, r0, #1
 8000c7e:	4770      	bx	lr
 8000c80:	f102 0220 	add.w	r2, r2, #32
 8000c84:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c88:	f1c2 0220 	rsb	r2, r2, #32
 8000c8c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c90:	fa21 f202 	lsr.w	r2, r1, r2
 8000c94:	eb43 0002 	adc.w	r0, r3, r2
 8000c98:	bf08      	it	eq
 8000c9a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c9e:	4770      	bx	lr

08000ca0 <__aeabi_fmul>:
 8000ca0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ca8:	bf1e      	ittt	ne
 8000caa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cae:	ea92 0f0c 	teqne	r2, ip
 8000cb2:	ea93 0f0c 	teqne	r3, ip
 8000cb6:	d06f      	beq.n	8000d98 <__aeabi_fmul+0xf8>
 8000cb8:	441a      	add	r2, r3
 8000cba:	ea80 0c01 	eor.w	ip, r0, r1
 8000cbe:	0240      	lsls	r0, r0, #9
 8000cc0:	bf18      	it	ne
 8000cc2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cc6:	d01e      	beq.n	8000d06 <__aeabi_fmul+0x66>
 8000cc8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ccc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd4:	fba0 3101 	umull	r3, r1, r0, r1
 8000cd8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cdc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce0:	bf3e      	ittt	cc
 8000ce2:	0049      	lslcc	r1, r1, #1
 8000ce4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ce8:	005b      	lslcc	r3, r3, #1
 8000cea:	ea40 0001 	orr.w	r0, r0, r1
 8000cee:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf2:	2afd      	cmp	r2, #253	; 0xfd
 8000cf4:	d81d      	bhi.n	8000d32 <__aeabi_fmul+0x92>
 8000cf6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cfe:	bf08      	it	eq
 8000d00:	f020 0001 	biceq.w	r0, r0, #1
 8000d04:	4770      	bx	lr
 8000d06:	f090 0f00 	teq	r0, #0
 8000d0a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d0e:	bf08      	it	eq
 8000d10:	0249      	lsleq	r1, r1, #9
 8000d12:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d16:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1a:	3a7f      	subs	r2, #127	; 0x7f
 8000d1c:	bfc2      	ittt	gt
 8000d1e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d22:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d26:	4770      	bxgt	lr
 8000d28:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	3a01      	subs	r2, #1
 8000d32:	dc5d      	bgt.n	8000df0 <__aeabi_fmul+0x150>
 8000d34:	f112 0f19 	cmn.w	r2, #25
 8000d38:	bfdc      	itt	le
 8000d3a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d3e:	4770      	bxle	lr
 8000d40:	f1c2 0200 	rsb	r2, r2, #0
 8000d44:	0041      	lsls	r1, r0, #1
 8000d46:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4a:	f1c2 0220 	rsb	r2, r2, #32
 8000d4e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d52:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d56:	f140 0000 	adc.w	r0, r0, #0
 8000d5a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d5e:	bf08      	it	eq
 8000d60:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d64:	4770      	bx	lr
 8000d66:	f092 0f00 	teq	r2, #0
 8000d6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d6e:	bf02      	ittt	eq
 8000d70:	0040      	lsleq	r0, r0, #1
 8000d72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d76:	3a01      	subeq	r2, #1
 8000d78:	d0f9      	beq.n	8000d6e <__aeabi_fmul+0xce>
 8000d7a:	ea40 000c 	orr.w	r0, r0, ip
 8000d7e:	f093 0f00 	teq	r3, #0
 8000d82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0049      	lsleq	r1, r1, #1
 8000d8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d8e:	3b01      	subeq	r3, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xe6>
 8000d92:	ea41 010c 	orr.w	r1, r1, ip
 8000d96:	e78f      	b.n	8000cb8 <__aeabi_fmul+0x18>
 8000d98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d9c:	ea92 0f0c 	teq	r2, ip
 8000da0:	bf18      	it	ne
 8000da2:	ea93 0f0c 	teqne	r3, ip
 8000da6:	d00a      	beq.n	8000dbe <__aeabi_fmul+0x11e>
 8000da8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dac:	bf18      	it	ne
 8000dae:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db2:	d1d8      	bne.n	8000d66 <__aeabi_fmul+0xc6>
 8000db4:	ea80 0001 	eor.w	r0, r0, r1
 8000db8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dbc:	4770      	bx	lr
 8000dbe:	f090 0f00 	teq	r0, #0
 8000dc2:	bf17      	itett	ne
 8000dc4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dc8:	4608      	moveq	r0, r1
 8000dca:	f091 0f00 	teqne	r1, #0
 8000dce:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd2:	d014      	beq.n	8000dfe <__aeabi_fmul+0x15e>
 8000dd4:	ea92 0f0c 	teq	r2, ip
 8000dd8:	d101      	bne.n	8000dde <__aeabi_fmul+0x13e>
 8000dda:	0242      	lsls	r2, r0, #9
 8000ddc:	d10f      	bne.n	8000dfe <__aeabi_fmul+0x15e>
 8000dde:	ea93 0f0c 	teq	r3, ip
 8000de2:	d103      	bne.n	8000dec <__aeabi_fmul+0x14c>
 8000de4:	024b      	lsls	r3, r1, #9
 8000de6:	bf18      	it	ne
 8000de8:	4608      	movne	r0, r1
 8000dea:	d108      	bne.n	8000dfe <__aeabi_fmul+0x15e>
 8000dec:	ea80 0001 	eor.w	r0, r0, r1
 8000df0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000df8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dfc:	4770      	bx	lr
 8000dfe:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e02:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e06:	4770      	bx	lr

08000e08 <__aeabi_fdiv>:
 8000e08:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e0c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e10:	bf1e      	ittt	ne
 8000e12:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e16:	ea92 0f0c 	teqne	r2, ip
 8000e1a:	ea93 0f0c 	teqne	r3, ip
 8000e1e:	d069      	beq.n	8000ef4 <__aeabi_fdiv+0xec>
 8000e20:	eba2 0203 	sub.w	r2, r2, r3
 8000e24:	ea80 0c01 	eor.w	ip, r0, r1
 8000e28:	0249      	lsls	r1, r1, #9
 8000e2a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e2e:	d037      	beq.n	8000ea0 <__aeabi_fdiv+0x98>
 8000e30:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e34:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e38:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e3c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e40:	428b      	cmp	r3, r1
 8000e42:	bf38      	it	cc
 8000e44:	005b      	lslcc	r3, r3, #1
 8000e46:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	bf24      	itt	cs
 8000e52:	1a5b      	subcs	r3, r3, r1
 8000e54:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e58:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e5c:	bf24      	itt	cs
 8000e5e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e62:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e66:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6a:	bf24      	itt	cs
 8000e6c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e70:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e74:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e78:	bf24      	itt	cs
 8000e7a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e7e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e82:	011b      	lsls	r3, r3, #4
 8000e84:	bf18      	it	ne
 8000e86:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8a:	d1e0      	bne.n	8000e4e <__aeabi_fdiv+0x46>
 8000e8c:	2afd      	cmp	r2, #253	; 0xfd
 8000e8e:	f63f af50 	bhi.w	8000d32 <__aeabi_fmul+0x92>
 8000e92:	428b      	cmp	r3, r1
 8000e94:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e98:	bf08      	it	eq
 8000e9a:	f020 0001 	biceq.w	r0, r0, #1
 8000e9e:	4770      	bx	lr
 8000ea0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ea8:	327f      	adds	r2, #127	; 0x7f
 8000eaa:	bfc2      	ittt	gt
 8000eac:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb4:	4770      	bxgt	lr
 8000eb6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eba:	f04f 0300 	mov.w	r3, #0
 8000ebe:	3a01      	subs	r2, #1
 8000ec0:	e737      	b.n	8000d32 <__aeabi_fmul+0x92>
 8000ec2:	f092 0f00 	teq	r2, #0
 8000ec6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eca:	bf02      	ittt	eq
 8000ecc:	0040      	lsleq	r0, r0, #1
 8000ece:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed2:	3a01      	subeq	r2, #1
 8000ed4:	d0f9      	beq.n	8000eca <__aeabi_fdiv+0xc2>
 8000ed6:	ea40 000c 	orr.w	r0, r0, ip
 8000eda:	f093 0f00 	teq	r3, #0
 8000ede:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0049      	lsleq	r1, r1, #1
 8000ee6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eea:	3b01      	subeq	r3, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xda>
 8000eee:	ea41 010c 	orr.w	r1, r1, ip
 8000ef2:	e795      	b.n	8000e20 <__aeabi_fdiv+0x18>
 8000ef4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ef8:	ea92 0f0c 	teq	r2, ip
 8000efc:	d108      	bne.n	8000f10 <__aeabi_fdiv+0x108>
 8000efe:	0242      	lsls	r2, r0, #9
 8000f00:	f47f af7d 	bne.w	8000dfe <__aeabi_fmul+0x15e>
 8000f04:	ea93 0f0c 	teq	r3, ip
 8000f08:	f47f af70 	bne.w	8000dec <__aeabi_fmul+0x14c>
 8000f0c:	4608      	mov	r0, r1
 8000f0e:	e776      	b.n	8000dfe <__aeabi_fmul+0x15e>
 8000f10:	ea93 0f0c 	teq	r3, ip
 8000f14:	d104      	bne.n	8000f20 <__aeabi_fdiv+0x118>
 8000f16:	024b      	lsls	r3, r1, #9
 8000f18:	f43f af4c 	beq.w	8000db4 <__aeabi_fmul+0x114>
 8000f1c:	4608      	mov	r0, r1
 8000f1e:	e76e      	b.n	8000dfe <__aeabi_fmul+0x15e>
 8000f20:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f24:	bf18      	it	ne
 8000f26:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2a:	d1ca      	bne.n	8000ec2 <__aeabi_fdiv+0xba>
 8000f2c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f30:	f47f af5c 	bne.w	8000dec <__aeabi_fmul+0x14c>
 8000f34:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f38:	f47f af3c 	bne.w	8000db4 <__aeabi_fmul+0x114>
 8000f3c:	e75f      	b.n	8000dfe <__aeabi_fmul+0x15e>
 8000f3e:	bf00      	nop

08000f40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f40:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f42:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <HAL_InitTick+0x3c>)
{
 8000f44:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f46:	7818      	ldrb	r0, [r3, #0]
 8000f48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f4c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000f50:	4a0b      	ldr	r2, [pc, #44]	; (8000f80 <HAL_InitTick+0x40>)
 8000f52:	6810      	ldr	r0, [r2, #0]
 8000f54:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f58:	f000 faf0 	bl	800153c <HAL_SYSTICK_Config>
 8000f5c:	4604      	mov	r4, r0
 8000f5e:	b958      	cbnz	r0, 8000f78 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f60:	2d0f      	cmp	r5, #15
 8000f62:	d809      	bhi.n	8000f78 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f64:	4602      	mov	r2, r0
 8000f66:	4629      	mov	r1, r5
 8000f68:	f04f 30ff 	mov.w	r0, #4294967295
 8000f6c:	f000 faa4 	bl	80014b8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f70:	4b04      	ldr	r3, [pc, #16]	; (8000f84 <HAL_InitTick+0x44>)
 8000f72:	4620      	mov	r0, r4
 8000f74:	601d      	str	r5, [r3, #0]
 8000f76:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000f78:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f7a:	bd38      	pop	{r3, r4, r5, pc}
 8000f7c:	20000000 	.word	0x20000000
 8000f80:	20000044 	.word	0x20000044
 8000f84:	20000004 	.word	0x20000004

08000f88 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f88:	4a07      	ldr	r2, [pc, #28]	; (8000fa8 <HAL_Init+0x20>)
{
 8000f8a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f8c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f8e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f90:	f043 0310 	orr.w	r3, r3, #16
 8000f94:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f96:	f000 fa7d 	bl	8001494 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f7ff ffd0 	bl	8000f40 <HAL_InitTick>
  HAL_MspInit();
 8000fa0:	f002 faf2 	bl	8003588 <HAL_MspInit>
}
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	bd08      	pop	{r3, pc}
 8000fa8:	40022000 	.word	0x40022000

08000fac <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000fac:	4a03      	ldr	r2, [pc, #12]	; (8000fbc <HAL_IncTick+0x10>)
 8000fae:	4b04      	ldr	r3, [pc, #16]	; (8000fc0 <HAL_IncTick+0x14>)
 8000fb0:	6811      	ldr	r1, [r2, #0]
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	440b      	add	r3, r1
 8000fb6:	6013      	str	r3, [r2, #0]
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	20000280 	.word	0x20000280
 8000fc0:	20000000 	.word	0x20000000

08000fc4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000fc4:	4b01      	ldr	r3, [pc, #4]	; (8000fcc <HAL_GetTick+0x8>)
 8000fc6:	6818      	ldr	r0, [r3, #0]
}
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	20000280 	.word	0x20000280

08000fd0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000fd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000fd2:	2600      	movs	r6, #0
{
 8000fd4:	4604      	mov	r4, r0
 8000fd6:	460d      	mov	r5, r1
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000fd8:	9601      	str	r6, [sp, #4]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000fda:	f7ff fff3 	bl	8000fc4 <HAL_GetTick>
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000fde:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8000fe0:	4607      	mov	r7, r0
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000fe2:	689a      	ldr	r2, [r3, #8]
 8000fe4:	05d2      	lsls	r2, r2, #23
 8000fe6:	d508      	bpl.n	8000ffa <HAL_ADC_PollForConversion+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
    
    return HAL_ERROR;
 8000fe8:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 8000fec:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ff0:	f043 0320 	orr.w	r3, r3, #32
 8000ff4:	62a3      	str	r3, [r4, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 8000ff6:	b003      	add	sp, #12
 8000ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000ffa:	685a      	ldr	r2, [r3, #4]
 8000ffc:	05d6      	lsls	r6, r2, #23
 8000ffe:	d403      	bmi.n	8001008 <HAL_ADC_PollForConversion+0x38>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001002:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 8001006:	d03b      	beq.n	8001080 <HAL_ADC_PollForConversion+0xb0>
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001008:	4b3a      	ldr	r3, [pc, #232]	; (80010f4 <HAL_ADC_PollForConversion+0x124>)
 800100a:	2002      	movs	r0, #2
 800100c:	681e      	ldr	r6, [r3, #0]
 800100e:	f000 ff1d 	bl	8001e4c <HAL_RCCEx_GetPeriphCLKFreq>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001012:	6823      	ldr	r3, [r4, #0]
 8001014:	4a38      	ldr	r2, [pc, #224]	; (80010f8 <HAL_ADC_PollForConversion+0x128>)
 8001016:	6919      	ldr	r1, [r3, #16]
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001018:	fbb6 f0f0 	udiv	r0, r6, r0
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800101c:	4211      	tst	r1, r2
 800101e:	4a37      	ldr	r2, [pc, #220]	; (80010fc <HAL_ADC_PollForConversion+0x12c>)
 8001020:	d14f      	bne.n	80010c2 <HAL_ADC_PollForConversion+0xf2>
 8001022:	68de      	ldr	r6, [r3, #12]
 8001024:	4936      	ldr	r1, [pc, #216]	; (8001100 <HAL_ADC_PollForConversion+0x130>)
 8001026:	420e      	tst	r6, r1
 8001028:	d14b      	bne.n	80010c2 <HAL_ADC_PollForConversion+0xf2>
 800102a:	6919      	ldr	r1, [r3, #16]
 800102c:	4211      	tst	r1, r2
 800102e:	d159      	bne.n	80010e4 <HAL_ADC_PollForConversion+0x114>
 8001030:	68da      	ldr	r2, [r3, #12]
 8001032:	4b34      	ldr	r3, [pc, #208]	; (8001104 <HAL_ADC_PollForConversion+0x134>)
 8001034:	421a      	tst	r2, r3
 8001036:	bf14      	ite	ne
 8001038:	2329      	movne	r3, #41	; 0x29
 800103a:	2314      	moveq	r3, #20
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800103c:	fb00 f603 	mul.w	r6, r0, r3
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001040:	9b01      	ldr	r3, [sp, #4]
 8001042:	429e      	cmp	r6, r3
 8001044:	d920      	bls.n	8001088 <HAL_ADC_PollForConversion+0xb8>
      if(Timeout != HAL_MAX_DELAY)
 8001046:	1c6b      	adds	r3, r5, #1
 8001048:	d005      	beq.n	8001056 <HAL_ADC_PollForConversion+0x86>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800104a:	b15d      	cbz	r5, 8001064 <HAL_ADC_PollForConversion+0x94>
 800104c:	f7ff ffba 	bl	8000fc4 <HAL_GetTick>
 8001050:	1bc0      	subs	r0, r0, r7
 8001052:	4285      	cmp	r5, r0
 8001054:	d306      	bcc.n	8001064 <HAL_ADC_PollForConversion+0x94>
      Conversion_Timeout_CPU_cycles ++;
 8001056:	9b01      	ldr	r3, [sp, #4]
 8001058:	3301      	adds	r3, #1
 800105a:	9301      	str	r3, [sp, #4]
 800105c:	e7f0      	b.n	8001040 <HAL_ADC_PollForConversion+0x70>
      if(Timeout != HAL_MAX_DELAY)
 800105e:	1c68      	adds	r0, r5, #1
 8001060:	d00f      	beq.n	8001082 <HAL_ADC_PollForConversion+0xb2>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001062:	b945      	cbnz	r5, 8001076 <HAL_ADC_PollForConversion+0xa6>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001064:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_TIMEOUT;
 8001066:	2003      	movs	r0, #3
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001068:	f043 0304 	orr.w	r3, r3, #4
 800106c:	62a3      	str	r3, [r4, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 800106e:	2300      	movs	r3, #0
 8001070:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_TIMEOUT;
 8001074:	e7bf      	b.n	8000ff6 <HAL_ADC_PollForConversion+0x26>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001076:	f7ff ffa5 	bl	8000fc4 <HAL_GetTick>
 800107a:	1bc0      	subs	r0, r0, r7
 800107c:	4285      	cmp	r5, r0
 800107e:	d3f1      	bcc.n	8001064 <HAL_ADC_PollForConversion+0x94>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001080:	6822      	ldr	r2, [r4, #0]
 8001082:	6813      	ldr	r3, [r2, #0]
 8001084:	0799      	lsls	r1, r3, #30
 8001086:	d5ea      	bpl.n	800105e <HAL_ADC_PollForConversion+0x8e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001088:	f06f 0312 	mvn.w	r3, #18
 800108c:	6822      	ldr	r2, [r4, #0]
 800108e:	6013      	str	r3, [r2, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001090:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001092:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001096:	62a3      	str	r3, [r4, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001098:	6893      	ldr	r3, [r2, #8]
 800109a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800109e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80010a2:	d125      	bne.n	80010f0 <HAL_ADC_PollForConversion+0x120>
 80010a4:	7b23      	ldrb	r3, [r4, #12]
 80010a6:	bb1b      	cbnz	r3, 80010f0 <HAL_ADC_PollForConversion+0x120>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80010a8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010ae:	62a3      	str	r3, [r4, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010b0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80010b2:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 80010b6:	d11b      	bne.n	80010f0 <HAL_ADC_PollForConversion+0x120>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010ba:	f043 0301 	orr.w	r3, r3, #1
 80010be:	62a3      	str	r3, [r4, #40]	; 0x28
 80010c0:	e799      	b.n	8000ff6 <HAL_ADC_PollForConversion+0x26>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80010c2:	6919      	ldr	r1, [r3, #16]
 80010c4:	4211      	tst	r1, r2
 80010c6:	d103      	bne.n	80010d0 <HAL_ADC_PollForConversion+0x100>
 80010c8:	68d9      	ldr	r1, [r3, #12]
 80010ca:	4a0e      	ldr	r2, [pc, #56]	; (8001104 <HAL_ADC_PollForConversion+0x134>)
 80010cc:	4211      	tst	r1, r2
 80010ce:	d00b      	beq.n	80010e8 <HAL_ADC_PollForConversion+0x118>
 80010d0:	6919      	ldr	r1, [r3, #16]
 80010d2:	4a0d      	ldr	r2, [pc, #52]	; (8001108 <HAL_ADC_PollForConversion+0x138>)
 80010d4:	4211      	tst	r1, r2
 80010d6:	d109      	bne.n	80010ec <HAL_ADC_PollForConversion+0x11c>
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	4213      	tst	r3, r2
 80010dc:	bf14      	ite	ne
 80010de:	23fc      	movne	r3, #252	; 0xfc
 80010e0:	2354      	moveq	r3, #84	; 0x54
 80010e2:	e7ab      	b.n	800103c <HAL_ADC_PollForConversion+0x6c>
 80010e4:	2329      	movs	r3, #41	; 0x29
 80010e6:	e7a9      	b.n	800103c <HAL_ADC_PollForConversion+0x6c>
 80010e8:	2354      	movs	r3, #84	; 0x54
 80010ea:	e7a7      	b.n	800103c <HAL_ADC_PollForConversion+0x6c>
 80010ec:	23fc      	movs	r3, #252	; 0xfc
 80010ee:	e7a5      	b.n	800103c <HAL_ADC_PollForConversion+0x6c>
  return HAL_OK;
 80010f0:	2000      	movs	r0, #0
 80010f2:	e780      	b.n	8000ff6 <HAL_ADC_PollForConversion+0x26>
 80010f4:	20000044 	.word	0x20000044
 80010f8:	24924924 	.word	0x24924924
 80010fc:	12492492 	.word	0x12492492
 8001100:	00924924 	.word	0x00924924
 8001104:	00492492 	.word	0x00492492
 8001108:	00249249 	.word	0x00249249

0800110c <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800110c:	6803      	ldr	r3, [r0, #0]
 800110e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001110:	4770      	bx	lr
	...

08001114 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8001114:	2300      	movs	r3, #0
{ 
 8001116:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8001118:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800111a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800111e:	2b01      	cmp	r3, #1
 8001120:	d074      	beq.n	800120c <HAL_ADC_ConfigChannel+0xf8>
 8001122:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001124:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8001126:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800112a:	2d06      	cmp	r5, #6
 800112c:	6802      	ldr	r2, [r0, #0]
 800112e:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8001132:	680c      	ldr	r4, [r1, #0]
 8001134:	d825      	bhi.n	8001182 <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001136:	442b      	add	r3, r5
 8001138:	251f      	movs	r5, #31
 800113a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800113c:	3b05      	subs	r3, #5
 800113e:	409d      	lsls	r5, r3
 8001140:	ea26 0505 	bic.w	r5, r6, r5
 8001144:	fa04 f303 	lsl.w	r3, r4, r3
 8001148:	432b      	orrs	r3, r5
 800114a:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800114c:	2c09      	cmp	r4, #9
 800114e:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8001152:	688d      	ldr	r5, [r1, #8]
 8001154:	d92f      	bls.n	80011b6 <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001156:	2607      	movs	r6, #7
 8001158:	4423      	add	r3, r4
 800115a:	68d1      	ldr	r1, [r2, #12]
 800115c:	3b1e      	subs	r3, #30
 800115e:	409e      	lsls	r6, r3
 8001160:	ea21 0106 	bic.w	r1, r1, r6
 8001164:	fa05 f303 	lsl.w	r3, r5, r3
 8001168:	430b      	orrs	r3, r1
 800116a:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800116c:	f1a4 0310 	sub.w	r3, r4, #16
 8001170:	2b01      	cmp	r3, #1
 8001172:	d92b      	bls.n	80011cc <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001174:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001176:	2200      	movs	r2, #0
 8001178:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 800117c:	4618      	mov	r0, r3
 800117e:	b002      	add	sp, #8
 8001180:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8001182:	2d0c      	cmp	r5, #12
 8001184:	d80b      	bhi.n	800119e <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001186:	442b      	add	r3, r5
 8001188:	251f      	movs	r5, #31
 800118a:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800118c:	3b23      	subs	r3, #35	; 0x23
 800118e:	409d      	lsls	r5, r3
 8001190:	ea26 0505 	bic.w	r5, r6, r5
 8001194:	fa04 f303 	lsl.w	r3, r4, r3
 8001198:	432b      	orrs	r3, r5
 800119a:	6313      	str	r3, [r2, #48]	; 0x30
 800119c:	e7d6      	b.n	800114c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800119e:	442b      	add	r3, r5
 80011a0:	251f      	movs	r5, #31
 80011a2:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 80011a4:	3b41      	subs	r3, #65	; 0x41
 80011a6:	409d      	lsls	r5, r3
 80011a8:	ea26 0505 	bic.w	r5, r6, r5
 80011ac:	fa04 f303 	lsl.w	r3, r4, r3
 80011b0:	432b      	orrs	r3, r5
 80011b2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80011b4:	e7ca      	b.n	800114c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80011b6:	2607      	movs	r6, #7
 80011b8:	6911      	ldr	r1, [r2, #16]
 80011ba:	4423      	add	r3, r4
 80011bc:	409e      	lsls	r6, r3
 80011be:	ea21 0106 	bic.w	r1, r1, r6
 80011c2:	fa05 f303 	lsl.w	r3, r5, r3
 80011c6:	430b      	orrs	r3, r1
 80011c8:	6113      	str	r3, [r2, #16]
 80011ca:	e7cf      	b.n	800116c <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 80011cc:	4b10      	ldr	r3, [pc, #64]	; (8001210 <HAL_ADC_ConfigChannel+0xfc>)
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d116      	bne.n	8001200 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80011d2:	6893      	ldr	r3, [r2, #8]
 80011d4:	021b      	lsls	r3, r3, #8
 80011d6:	d4cd      	bmi.n	8001174 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80011d8:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80011da:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80011dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80011e0:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80011e2:	d1c7      	bne.n	8001174 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80011e4:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <HAL_ADC_ConfigChannel+0x100>)
 80011e6:	4a0c      	ldr	r2, [pc, #48]	; (8001218 <HAL_ADC_ConfigChannel+0x104>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80011ee:	230a      	movs	r3, #10
 80011f0:	4353      	muls	r3, r2
            wait_loop_index--;
 80011f2:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80011f4:	9b01      	ldr	r3, [sp, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d0bc      	beq.n	8001174 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 80011fa:	9b01      	ldr	r3, [sp, #4]
 80011fc:	3b01      	subs	r3, #1
 80011fe:	e7f8      	b.n	80011f2 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001200:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001202:	f043 0320 	orr.w	r3, r3, #32
 8001206:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8001208:	2301      	movs	r3, #1
 800120a:	e7b4      	b.n	8001176 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 800120c:	2302      	movs	r3, #2
 800120e:	e7b5      	b.n	800117c <HAL_ADC_ConfigChannel+0x68>
 8001210:	40012400 	.word	0x40012400
 8001214:	20000044 	.word	0x20000044
 8001218:	000f4240 	.word	0x000f4240

0800121c <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 800121c:	2300      	movs	r3, #0
{
 800121e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8001220:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001222:	6803      	ldr	r3, [r0, #0]
{
 8001224:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001226:	689a      	ldr	r2, [r3, #8]
 8001228:	07d2      	lsls	r2, r2, #31
 800122a:	d502      	bpl.n	8001232 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800122c:	2000      	movs	r0, #0
}
 800122e:	b002      	add	sp, #8
 8001230:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8001232:	689a      	ldr	r2, [r3, #8]
 8001234:	f042 0201 	orr.w	r2, r2, #1
 8001238:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800123a:	4b12      	ldr	r3, [pc, #72]	; (8001284 <ADC_Enable+0x68>)
 800123c:	4a12      	ldr	r2, [pc, #72]	; (8001288 <ADC_Enable+0x6c>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8001244:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001246:	9b01      	ldr	r3, [sp, #4]
 8001248:	b9c3      	cbnz	r3, 800127c <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800124a:	f7ff febb 	bl	8000fc4 <HAL_GetTick>
 800124e:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001250:	6823      	ldr	r3, [r4, #0]
 8001252:	689d      	ldr	r5, [r3, #8]
 8001254:	f015 0501 	ands.w	r5, r5, #1
 8001258:	d1e8      	bne.n	800122c <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800125a:	f7ff feb3 	bl	8000fc4 <HAL_GetTick>
 800125e:	1b80      	subs	r0, r0, r6
 8001260:	2802      	cmp	r0, #2
 8001262:	d9f5      	bls.n	8001250 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001264:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8001266:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800126a:	f043 0310 	orr.w	r3, r3, #16
 800126e:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001270:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8001272:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001274:	f043 0301 	orr.w	r3, r3, #1
 8001278:	62e3      	str	r3, [r4, #44]	; 0x2c
 800127a:	e7d8      	b.n	800122e <ADC_Enable+0x12>
      wait_loop_index--;
 800127c:	9b01      	ldr	r3, [sp, #4]
 800127e:	3b01      	subs	r3, #1
 8001280:	e7e0      	b.n	8001244 <ADC_Enable+0x28>
 8001282:	bf00      	nop
 8001284:	20000044 	.word	0x20000044
 8001288:	000f4240 	.word	0x000f4240

0800128c <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 800128c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8001290:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8001292:	2b01      	cmp	r3, #1
{
 8001294:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001296:	d054      	beq.n	8001342 <HAL_ADC_Start+0xb6>
 8001298:	2301      	movs	r3, #1
 800129a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 800129e:	f7ff ffbd 	bl	800121c <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 80012a2:	2800      	cmp	r0, #0
 80012a4:	d149      	bne.n	800133a <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 80012a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80012a8:	4a27      	ldr	r2, [pc, #156]	; (8001348 <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 80012aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012ae:	f023 0301 	bic.w	r3, r3, #1
 80012b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012b6:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80012b8:	6823      	ldr	r3, [r4, #0]
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d104      	bne.n	80012c8 <HAL_ADC_Start+0x3c>
 80012be:	4923      	ldr	r1, [pc, #140]	; (800134c <HAL_ADC_Start+0xc0>)
 80012c0:	684a      	ldr	r2, [r1, #4]
 80012c2:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80012c6:	d12e      	bne.n	8001326 <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012c8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80012ca:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80012ce:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80012d0:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80012d2:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80012d4:	bf41      	itttt	mi
 80012d6:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 80012d8:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80012dc:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80012e0:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012e2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80012e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80012e8:	bf1c      	itt	ne
 80012ea:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 80012ec:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80012f0:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80012f2:	2200      	movs	r2, #0
 80012f4:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80012f8:	f06f 0202 	mvn.w	r2, #2
 80012fc:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80012fe:	689a      	ldr	r2, [r3, #8]
 8001300:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001304:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001308:	d113      	bne.n	8001332 <HAL_ADC_Start+0xa6>
 800130a:	4a0f      	ldr	r2, [pc, #60]	; (8001348 <HAL_ADC_Start+0xbc>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d105      	bne.n	800131c <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001310:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8001314:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001316:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800131a:	d10a      	bne.n	8001332 <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800131c:	689a      	ldr	r2, [r3, #8]
 800131e:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001326:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001328:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800132c:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800132e:	684a      	ldr	r2, [r1, #4]
 8001330:	e7cf      	b.n	80012d2 <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001332:	689a      	ldr	r2, [r3, #8]
 8001334:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001338:	e7f3      	b.n	8001322 <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 800133a:	2300      	movs	r3, #0
 800133c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8001340:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8001342:	2002      	movs	r0, #2
}
 8001344:	bd10      	pop	{r4, pc}
 8001346:	bf00      	nop
 8001348:	40012800 	.word	0x40012800
 800134c:	40012400 	.word	0x40012400

08001350 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001350:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001352:	6803      	ldr	r3, [r0, #0]
{
 8001354:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001356:	689a      	ldr	r2, [r3, #8]
 8001358:	07d2      	lsls	r2, r2, #31
 800135a:	d401      	bmi.n	8001360 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800135c:	2000      	movs	r0, #0
 800135e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8001360:	689a      	ldr	r2, [r3, #8]
 8001362:	f022 0201 	bic.w	r2, r2, #1
 8001366:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001368:	f7ff fe2c 	bl	8000fc4 <HAL_GetTick>
 800136c:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800136e:	6823      	ldr	r3, [r4, #0]
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	07db      	lsls	r3, r3, #31
 8001374:	d5f2      	bpl.n	800135c <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001376:	f7ff fe25 	bl	8000fc4 <HAL_GetTick>
 800137a:	1b40      	subs	r0, r0, r5
 800137c:	2802      	cmp	r0, #2
 800137e:	d9f6      	bls.n	800136e <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001380:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001382:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001384:	f043 0310 	orr.w	r3, r3, #16
 8001388:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800138a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800138c:	f043 0301 	orr.w	r3, r3, #1
 8001390:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001392:	bd38      	pop	{r3, r4, r5, pc}

08001394 <HAL_ADC_Init>:
{
 8001394:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8001396:	4604      	mov	r4, r0
 8001398:	2800      	cmp	r0, #0
 800139a:	d071      	beq.n	8001480 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800139c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800139e:	b923      	cbnz	r3, 80013aa <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80013a0:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80013a2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80013a6:	f001 faf9 	bl	800299c <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80013aa:	4620      	mov	r0, r4
 80013ac:	f7ff ffd0 	bl	8001350 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80013b0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80013b2:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80013b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80013b8:	d164      	bne.n	8001484 <HAL_ADC_Init+0xf0>
 80013ba:	2800      	cmp	r0, #0
 80013bc:	d162      	bne.n	8001484 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013be:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 80013c0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013c4:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80013c6:	f023 0302 	bic.w	r3, r3, #2
 80013ca:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013ce:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80013d0:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 80013d2:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80013d4:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80013d6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80013da:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80013de:	d038      	beq.n	8001452 <HAL_ADC_Init+0xbe>
 80013e0:	2901      	cmp	r1, #1
 80013e2:	bf14      	ite	ne
 80013e4:	4606      	movne	r6, r0
 80013e6:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013ea:	7d25      	ldrb	r5, [r4, #20]
 80013ec:	2d01      	cmp	r5, #1
 80013ee:	d107      	bne.n	8001400 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d130      	bne.n	8001456 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80013f4:	69a3      	ldr	r3, [r4, #24]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80013fc:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8001400:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001402:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8001406:	685d      	ldr	r5, [r3, #4]
 8001408:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 800140c:	ea45 0506 	orr.w	r5, r5, r6
 8001410:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8001412:	689e      	ldr	r6, [r3, #8]
 8001414:	4d1d      	ldr	r5, [pc, #116]	; (800148c <HAL_ADC_Init+0xf8>)
 8001416:	ea05 0506 	and.w	r5, r5, r6
 800141a:	ea45 0502 	orr.w	r5, r5, r2
 800141e:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001420:	d001      	beq.n	8001426 <HAL_ADC_Init+0x92>
 8001422:	2901      	cmp	r1, #1
 8001424:	d120      	bne.n	8001468 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001426:	6921      	ldr	r1, [r4, #16]
 8001428:	3901      	subs	r1, #1
 800142a:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 800142c:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800142e:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8001432:	4329      	orrs	r1, r5
 8001434:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001436:	6899      	ldr	r1, [r3, #8]
 8001438:	4b15      	ldr	r3, [pc, #84]	; (8001490 <HAL_ADC_Init+0xfc>)
 800143a:	400b      	ands	r3, r1
 800143c:	429a      	cmp	r2, r3
 800143e:	d115      	bne.n	800146c <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8001440:	2300      	movs	r3, #0
 8001442:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001444:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001446:	f023 0303 	bic.w	r3, r3, #3
 800144a:	f043 0301 	orr.w	r3, r3, #1
 800144e:	62a3      	str	r3, [r4, #40]	; 0x28
 8001450:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001452:	460e      	mov	r6, r1
 8001454:	e7c9      	b.n	80013ea <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001456:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001458:	f043 0320 	orr.w	r3, r3, #32
 800145c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800145e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001466:	e7cb      	b.n	8001400 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8001468:	2100      	movs	r1, #0
 800146a:	e7df      	b.n	800142c <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 800146c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800146e:	f023 0312 	bic.w	r3, r3, #18
 8001472:	f043 0310 	orr.w	r3, r3, #16
 8001476:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001478:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800147a:	f043 0301 	orr.w	r3, r3, #1
 800147e:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8001480:	2001      	movs	r0, #1
}
 8001482:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001484:	f043 0310 	orr.w	r3, r3, #16
 8001488:	62a3      	str	r3, [r4, #40]	; 0x28
 800148a:	e7f9      	b.n	8001480 <HAL_ADC_Init+0xec>
 800148c:	ffe1f7fd 	.word	0xffe1f7fd
 8001490:	ff1f0efe 	.word	0xff1f0efe

08001494 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001494:	4a07      	ldr	r2, [pc, #28]	; (80014b4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001496:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001498:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800149a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800149e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80014a2:	041b      	lsls	r3, r3, #16
 80014a4:	0c1b      	lsrs	r3, r3, #16
 80014a6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80014ae:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80014b0:	60d3      	str	r3, [r2, #12]
 80014b2:	4770      	bx	lr
 80014b4:	e000ed00 	.word	0xe000ed00

080014b8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b8:	4b17      	ldr	r3, [pc, #92]	; (8001518 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ba:	b530      	push	{r4, r5, lr}
 80014bc:	68dc      	ldr	r4, [r3, #12]
 80014be:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014c6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c8:	2b04      	cmp	r3, #4
 80014ca:	bf28      	it	cs
 80014cc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ce:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d0:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d4:	bf98      	it	ls
 80014d6:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d8:	fa05 f303 	lsl.w	r3, r5, r3
 80014dc:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014e0:	bf88      	it	hi
 80014e2:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e4:	4019      	ands	r1, r3
 80014e6:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e8:	fa05 f404 	lsl.w	r4, r5, r4
 80014ec:	3c01      	subs	r4, #1
 80014ee:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80014f0:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f2:	ea42 0201 	orr.w	r2, r2, r1
 80014f6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014fa:	bfa9      	itett	ge
 80014fc:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001500:	4b06      	ldrlt	r3, [pc, #24]	; (800151c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001502:	b2d2      	uxtbge	r2, r2
 8001504:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001508:	bfbb      	ittet	lt
 800150a:	f000 000f 	andlt.w	r0, r0, #15
 800150e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001510:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001514:	541a      	strblt	r2, [r3, r0]
 8001516:	bd30      	pop	{r4, r5, pc}
 8001518:	e000ed00 	.word	0xe000ed00
 800151c:	e000ed14 	.word	0xe000ed14

08001520 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001520:	2800      	cmp	r0, #0
 8001522:	db08      	blt.n	8001536 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001524:	2301      	movs	r3, #1
 8001526:	0942      	lsrs	r2, r0, #5
 8001528:	f000 001f 	and.w	r0, r0, #31
 800152c:	fa03 f000 	lsl.w	r0, r3, r0
 8001530:	4b01      	ldr	r3, [pc, #4]	; (8001538 <HAL_NVIC_EnableIRQ+0x18>)
 8001532:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001536:	4770      	bx	lr
 8001538:	e000e100 	.word	0xe000e100

0800153c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800153c:	3801      	subs	r0, #1
 800153e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001542:	d20a      	bcs.n	800155a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001544:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001546:	4b06      	ldr	r3, [pc, #24]	; (8001560 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001548:	4a06      	ldr	r2, [pc, #24]	; (8001564 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800154a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800154c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001550:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001552:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001554:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800155a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	e000e010 	.word	0xe000e010
 8001564:	e000ed00 	.word	0xe000ed00

08001568 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001568:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800156a:	b330      	cbz	r0, 80015ba <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800156c:	2214      	movs	r2, #20
 800156e:	6801      	ldr	r1, [r0, #0]
 8001570:	4b13      	ldr	r3, [pc, #76]	; (80015c0 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001572:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001574:	440b      	add	r3, r1
 8001576:	fbb3 f3f2 	udiv	r3, r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800157e:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8001580:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8001582:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8001584:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001586:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 800158a:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800158c:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800158e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001592:	4323      	orrs	r3, r4
 8001594:	6904      	ldr	r4, [r0, #16]
 8001596:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001598:	6944      	ldr	r4, [r0, #20]
 800159a:	4323      	orrs	r3, r4
 800159c:	6984      	ldr	r4, [r0, #24]
 800159e:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80015a0:	69c4      	ldr	r4, [r0, #28]
 80015a2:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80015a4:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80015a6:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80015a8:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015aa:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80015ac:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015b0:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80015b2:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 80015b6:	4618      	mov	r0, r3
 80015b8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80015ba:	2001      	movs	r0, #1
}
 80015bc:	bd10      	pop	{r4, pc}
 80015be:	bf00      	nop
 80015c0:	bffdfff8 	.word	0xbffdfff8
 80015c4:	40020000 	.word	0x40020000

080015c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015c8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80015ca:	f890 4020 	ldrb.w	r4, [r0, #32]
 80015ce:	2c01      	cmp	r4, #1
 80015d0:	d035      	beq.n	800163e <HAL_DMA_Start_IT+0x76>
 80015d2:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80015d4:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80015d8:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80015dc:	42a5      	cmp	r5, r4
 80015de:	f04f 0600 	mov.w	r6, #0
 80015e2:	f04f 0402 	mov.w	r4, #2
 80015e6:	d128      	bne.n	800163a <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80015e8:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80015ec:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015ee:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80015f0:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015f2:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80015f4:	f026 0601 	bic.w	r6, r6, #1
 80015f8:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015fa:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80015fc:	40bd      	lsls	r5, r7
 80015fe:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001600:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001602:	6843      	ldr	r3, [r0, #4]
 8001604:	6805      	ldr	r5, [r0, #0]
 8001606:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8001608:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800160a:	bf0b      	itete	eq
 800160c:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800160e:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001610:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001612:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8001614:	b14b      	cbz	r3, 800162a <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001616:	6823      	ldr	r3, [r4, #0]
 8001618:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800161c:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800161e:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001620:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001622:	f043 0301 	orr.w	r3, r3, #1
 8001626:	602b      	str	r3, [r5, #0]
 8001628:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800162a:	6823      	ldr	r3, [r4, #0]
 800162c:	f023 0304 	bic.w	r3, r3, #4
 8001630:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001632:	6823      	ldr	r3, [r4, #0]
 8001634:	f043 030a 	orr.w	r3, r3, #10
 8001638:	e7f0      	b.n	800161c <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 800163a:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 800163e:	2002      	movs	r0, #2
}
 8001640:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001644 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001644:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001648:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 800164a:	4626      	mov	r6, r4
 800164c:	4b66      	ldr	r3, [pc, #408]	; (80017e8 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800164e:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 80017f8 <HAL_GPIO_Init+0x1b4>
 8001652:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 80017fc <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001656:	680a      	ldr	r2, [r1, #0]
 8001658:	fa32 f506 	lsrs.w	r5, r2, r6
 800165c:	d102      	bne.n	8001664 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 800165e:	b003      	add	sp, #12
 8001660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8001664:	f04f 0801 	mov.w	r8, #1
 8001668:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800166c:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8001670:	4590      	cmp	r8, r2
 8001672:	d17f      	bne.n	8001774 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 8001674:	684d      	ldr	r5, [r1, #4]
 8001676:	2d12      	cmp	r5, #18
 8001678:	f000 80aa 	beq.w	80017d0 <HAL_GPIO_Init+0x18c>
 800167c:	f200 8083 	bhi.w	8001786 <HAL_GPIO_Init+0x142>
 8001680:	2d02      	cmp	r5, #2
 8001682:	f000 80a2 	beq.w	80017ca <HAL_GPIO_Init+0x186>
 8001686:	d877      	bhi.n	8001778 <HAL_GPIO_Init+0x134>
 8001688:	2d00      	cmp	r5, #0
 800168a:	f000 8089 	beq.w	80017a0 <HAL_GPIO_Init+0x15c>
 800168e:	2d01      	cmp	r5, #1
 8001690:	f000 8099 	beq.w	80017c6 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001694:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001698:	2aff      	cmp	r2, #255	; 0xff
 800169a:	bf93      	iteet	ls
 800169c:	4682      	movls	sl, r0
 800169e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80016a2:	3d08      	subhi	r5, #8
 80016a4:	f8d0 b000 	ldrls.w	fp, [r0]
 80016a8:	bf92      	itee	ls
 80016aa:	00b5      	lslls	r5, r6, #2
 80016ac:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80016b0:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016b2:	fa09 f805 	lsl.w	r8, r9, r5
 80016b6:	ea2b 0808 	bic.w	r8, fp, r8
 80016ba:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016be:	bf88      	it	hi
 80016c0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016c4:	ea48 0505 	orr.w	r5, r8, r5
 80016c8:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016cc:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80016d0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80016d4:	d04e      	beq.n	8001774 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016d6:	4d45      	ldr	r5, [pc, #276]	; (80017ec <HAL_GPIO_Init+0x1a8>)
 80016d8:	4f44      	ldr	r7, [pc, #272]	; (80017ec <HAL_GPIO_Init+0x1a8>)
 80016da:	69ad      	ldr	r5, [r5, #24]
 80016dc:	f026 0803 	bic.w	r8, r6, #3
 80016e0:	f045 0501 	orr.w	r5, r5, #1
 80016e4:	61bd      	str	r5, [r7, #24]
 80016e6:	69bd      	ldr	r5, [r7, #24]
 80016e8:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80016ec:	f005 0501 	and.w	r5, r5, #1
 80016f0:	9501      	str	r5, [sp, #4]
 80016f2:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016f6:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016fa:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016fc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8001700:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001704:	fa09 f90b 	lsl.w	r9, r9, fp
 8001708:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800170c:	4d38      	ldr	r5, [pc, #224]	; (80017f0 <HAL_GPIO_Init+0x1ac>)
 800170e:	42a8      	cmp	r0, r5
 8001710:	d063      	beq.n	80017da <HAL_GPIO_Init+0x196>
 8001712:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001716:	42a8      	cmp	r0, r5
 8001718:	d061      	beq.n	80017de <HAL_GPIO_Init+0x19a>
 800171a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800171e:	42a8      	cmp	r0, r5
 8001720:	d05f      	beq.n	80017e2 <HAL_GPIO_Init+0x19e>
 8001722:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001726:	42a8      	cmp	r0, r5
 8001728:	bf0c      	ite	eq
 800172a:	2503      	moveq	r5, #3
 800172c:	2504      	movne	r5, #4
 800172e:	fa05 f50b 	lsl.w	r5, r5, fp
 8001732:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8001736:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800173a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800173c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001740:	bf14      	ite	ne
 8001742:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001744:	4395      	biceq	r5, r2
 8001746:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8001748:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800174a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800174e:	bf14      	ite	ne
 8001750:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001752:	4395      	biceq	r5, r2
 8001754:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8001756:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001758:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800175c:	bf14      	ite	ne
 800175e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001760:	4395      	biceq	r5, r2
 8001762:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8001764:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001766:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800176a:	bf14      	ite	ne
 800176c:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800176e:	ea25 0202 	biceq.w	r2, r5, r2
 8001772:	60da      	str	r2, [r3, #12]
	position++;
 8001774:	3601      	adds	r6, #1
 8001776:	e76e      	b.n	8001656 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8001778:	2d03      	cmp	r5, #3
 800177a:	d022      	beq.n	80017c2 <HAL_GPIO_Init+0x17e>
 800177c:	2d11      	cmp	r5, #17
 800177e:	d189      	bne.n	8001694 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001780:	68cc      	ldr	r4, [r1, #12]
 8001782:	3404      	adds	r4, #4
          break;
 8001784:	e786      	b.n	8001694 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8001786:	4f1b      	ldr	r7, [pc, #108]	; (80017f4 <HAL_GPIO_Init+0x1b0>)
 8001788:	42bd      	cmp	r5, r7
 800178a:	d009      	beq.n	80017a0 <HAL_GPIO_Init+0x15c>
 800178c:	d812      	bhi.n	80017b4 <HAL_GPIO_Init+0x170>
 800178e:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8001800 <HAL_GPIO_Init+0x1bc>
 8001792:	454d      	cmp	r5, r9
 8001794:	d004      	beq.n	80017a0 <HAL_GPIO_Init+0x15c>
 8001796:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800179a:	454d      	cmp	r5, r9
 800179c:	f47f af7a 	bne.w	8001694 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017a0:	688c      	ldr	r4, [r1, #8]
 80017a2:	b1c4      	cbz	r4, 80017d6 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017a4:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 80017a6:	bf0c      	ite	eq
 80017a8:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80017ac:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017b0:	2408      	movs	r4, #8
 80017b2:	e76f      	b.n	8001694 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80017b4:	4575      	cmp	r5, lr
 80017b6:	d0f3      	beq.n	80017a0 <HAL_GPIO_Init+0x15c>
 80017b8:	4565      	cmp	r5, ip
 80017ba:	d0f1      	beq.n	80017a0 <HAL_GPIO_Init+0x15c>
 80017bc:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001804 <HAL_GPIO_Init+0x1c0>
 80017c0:	e7eb      	b.n	800179a <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017c2:	2400      	movs	r4, #0
 80017c4:	e766      	b.n	8001694 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017c6:	68cc      	ldr	r4, [r1, #12]
          break;
 80017c8:	e764      	b.n	8001694 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017ca:	68cc      	ldr	r4, [r1, #12]
 80017cc:	3408      	adds	r4, #8
          break;
 80017ce:	e761      	b.n	8001694 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017d0:	68cc      	ldr	r4, [r1, #12]
 80017d2:	340c      	adds	r4, #12
          break;
 80017d4:	e75e      	b.n	8001694 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017d6:	2404      	movs	r4, #4
 80017d8:	e75c      	b.n	8001694 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017da:	2500      	movs	r5, #0
 80017dc:	e7a7      	b.n	800172e <HAL_GPIO_Init+0xea>
 80017de:	2501      	movs	r5, #1
 80017e0:	e7a5      	b.n	800172e <HAL_GPIO_Init+0xea>
 80017e2:	2502      	movs	r5, #2
 80017e4:	e7a3      	b.n	800172e <HAL_GPIO_Init+0xea>
 80017e6:	bf00      	nop
 80017e8:	40010400 	.word	0x40010400
 80017ec:	40021000 	.word	0x40021000
 80017f0:	40010800 	.word	0x40010800
 80017f4:	10210000 	.word	0x10210000
 80017f8:	10310000 	.word	0x10310000
 80017fc:	10320000 	.word	0x10320000
 8001800:	10110000 	.word	0x10110000
 8001804:	10220000 	.word	0x10220000

08001808 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001808:	b10a      	cbz	r2, 800180e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800180a:	6101      	str	r1, [r0, #16]
 800180c:	4770      	bx	lr
 800180e:	0409      	lsls	r1, r1, #16
 8001810:	e7fb      	b.n	800180a <HAL_GPIO_WritePin+0x2>

08001812 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001812:	4770      	bx	lr

08001814 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001814:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001816:	4b04      	ldr	r3, [pc, #16]	; (8001828 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001818:	6959      	ldr	r1, [r3, #20]
 800181a:	4201      	tst	r1, r0
 800181c:	d002      	beq.n	8001824 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800181e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001820:	f7ff fff7 	bl	8001812 <HAL_GPIO_EXTI_Callback>
 8001824:	bd08      	pop	{r3, pc}
 8001826:	bf00      	nop
 8001828:	40010400 	.word	0x40010400

0800182c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800182c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001830:	4605      	mov	r5, r0
 8001832:	b908      	cbnz	r0, 8001838 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8001834:	2001      	movs	r0, #1
 8001836:	e03c      	b.n	80018b2 <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001838:	6803      	ldr	r3, [r0, #0]
 800183a:	07db      	lsls	r3, r3, #31
 800183c:	d410      	bmi.n	8001860 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800183e:	682b      	ldr	r3, [r5, #0]
 8001840:	079f      	lsls	r7, r3, #30
 8001842:	d45d      	bmi.n	8001900 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001844:	682b      	ldr	r3, [r5, #0]
 8001846:	0719      	lsls	r1, r3, #28
 8001848:	f100 8094 	bmi.w	8001974 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800184c:	682b      	ldr	r3, [r5, #0]
 800184e:	075a      	lsls	r2, r3, #29
 8001850:	f100 80be 	bmi.w	80019d0 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001854:	69e8      	ldr	r0, [r5, #28]
 8001856:	2800      	cmp	r0, #0
 8001858:	f040 812c 	bne.w	8001ab4 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 800185c:	2000      	movs	r0, #0
 800185e:	e028      	b.n	80018b2 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001860:	4c8f      	ldr	r4, [pc, #572]	; (8001aa0 <HAL_RCC_OscConfig+0x274>)
 8001862:	6863      	ldr	r3, [r4, #4]
 8001864:	f003 030c 	and.w	r3, r3, #12
 8001868:	2b04      	cmp	r3, #4
 800186a:	d007      	beq.n	800187c <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800186c:	6863      	ldr	r3, [r4, #4]
 800186e:	f003 030c 	and.w	r3, r3, #12
 8001872:	2b08      	cmp	r3, #8
 8001874:	d109      	bne.n	800188a <HAL_RCC_OscConfig+0x5e>
 8001876:	6863      	ldr	r3, [r4, #4]
 8001878:	03de      	lsls	r6, r3, #15
 800187a:	d506      	bpl.n	800188a <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800187c:	6823      	ldr	r3, [r4, #0]
 800187e:	039c      	lsls	r4, r3, #14
 8001880:	d5dd      	bpl.n	800183e <HAL_RCC_OscConfig+0x12>
 8001882:	686b      	ldr	r3, [r5, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1da      	bne.n	800183e <HAL_RCC_OscConfig+0x12>
 8001888:	e7d4      	b.n	8001834 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800188a:	686b      	ldr	r3, [r5, #4]
 800188c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001890:	d112      	bne.n	80018b8 <HAL_RCC_OscConfig+0x8c>
 8001892:	6823      	ldr	r3, [r4, #0]
 8001894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001898:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800189a:	f7ff fb93 	bl	8000fc4 <HAL_GetTick>
 800189e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a0:	6823      	ldr	r3, [r4, #0]
 80018a2:	0398      	lsls	r0, r3, #14
 80018a4:	d4cb      	bmi.n	800183e <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a6:	f7ff fb8d 	bl	8000fc4 <HAL_GetTick>
 80018aa:	1b80      	subs	r0, r0, r6
 80018ac:	2864      	cmp	r0, #100	; 0x64
 80018ae:	d9f7      	bls.n	80018a0 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80018b0:	2003      	movs	r0, #3
}
 80018b2:	b002      	add	sp, #8
 80018b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018b8:	b99b      	cbnz	r3, 80018e2 <HAL_RCC_OscConfig+0xb6>
 80018ba:	6823      	ldr	r3, [r4, #0]
 80018bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018c0:	6023      	str	r3, [r4, #0]
 80018c2:	6823      	ldr	r3, [r4, #0]
 80018c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018c8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80018ca:	f7ff fb7b 	bl	8000fc4 <HAL_GetTick>
 80018ce:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018d0:	6823      	ldr	r3, [r4, #0]
 80018d2:	0399      	lsls	r1, r3, #14
 80018d4:	d5b3      	bpl.n	800183e <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d6:	f7ff fb75 	bl	8000fc4 <HAL_GetTick>
 80018da:	1b80      	subs	r0, r0, r6
 80018dc:	2864      	cmp	r0, #100	; 0x64
 80018de:	d9f7      	bls.n	80018d0 <HAL_RCC_OscConfig+0xa4>
 80018e0:	e7e6      	b.n	80018b0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018e6:	6823      	ldr	r3, [r4, #0]
 80018e8:	d103      	bne.n	80018f2 <HAL_RCC_OscConfig+0xc6>
 80018ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018ee:	6023      	str	r3, [r4, #0]
 80018f0:	e7cf      	b.n	8001892 <HAL_RCC_OscConfig+0x66>
 80018f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018f6:	6023      	str	r3, [r4, #0]
 80018f8:	6823      	ldr	r3, [r4, #0]
 80018fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018fe:	e7cb      	b.n	8001898 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001900:	4c67      	ldr	r4, [pc, #412]	; (8001aa0 <HAL_RCC_OscConfig+0x274>)
 8001902:	6863      	ldr	r3, [r4, #4]
 8001904:	f013 0f0c 	tst.w	r3, #12
 8001908:	d007      	beq.n	800191a <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800190a:	6863      	ldr	r3, [r4, #4]
 800190c:	f003 030c 	and.w	r3, r3, #12
 8001910:	2b08      	cmp	r3, #8
 8001912:	d110      	bne.n	8001936 <HAL_RCC_OscConfig+0x10a>
 8001914:	6863      	ldr	r3, [r4, #4]
 8001916:	03da      	lsls	r2, r3, #15
 8001918:	d40d      	bmi.n	8001936 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800191a:	6823      	ldr	r3, [r4, #0]
 800191c:	079b      	lsls	r3, r3, #30
 800191e:	d502      	bpl.n	8001926 <HAL_RCC_OscConfig+0xfa>
 8001920:	692b      	ldr	r3, [r5, #16]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d186      	bne.n	8001834 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001926:	6823      	ldr	r3, [r4, #0]
 8001928:	696a      	ldr	r2, [r5, #20]
 800192a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800192e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001932:	6023      	str	r3, [r4, #0]
 8001934:	e786      	b.n	8001844 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001936:	692a      	ldr	r2, [r5, #16]
 8001938:	4b5a      	ldr	r3, [pc, #360]	; (8001aa4 <HAL_RCC_OscConfig+0x278>)
 800193a:	b16a      	cbz	r2, 8001958 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 800193c:	2201      	movs	r2, #1
 800193e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001940:	f7ff fb40 	bl	8000fc4 <HAL_GetTick>
 8001944:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001946:	6823      	ldr	r3, [r4, #0]
 8001948:	079f      	lsls	r7, r3, #30
 800194a:	d4ec      	bmi.n	8001926 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800194c:	f7ff fb3a 	bl	8000fc4 <HAL_GetTick>
 8001950:	1b80      	subs	r0, r0, r6
 8001952:	2802      	cmp	r0, #2
 8001954:	d9f7      	bls.n	8001946 <HAL_RCC_OscConfig+0x11a>
 8001956:	e7ab      	b.n	80018b0 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001958:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800195a:	f7ff fb33 	bl	8000fc4 <HAL_GetTick>
 800195e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001960:	6823      	ldr	r3, [r4, #0]
 8001962:	0798      	lsls	r0, r3, #30
 8001964:	f57f af6e 	bpl.w	8001844 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001968:	f7ff fb2c 	bl	8000fc4 <HAL_GetTick>
 800196c:	1b80      	subs	r0, r0, r6
 800196e:	2802      	cmp	r0, #2
 8001970:	d9f6      	bls.n	8001960 <HAL_RCC_OscConfig+0x134>
 8001972:	e79d      	b.n	80018b0 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001974:	69aa      	ldr	r2, [r5, #24]
 8001976:	4c4a      	ldr	r4, [pc, #296]	; (8001aa0 <HAL_RCC_OscConfig+0x274>)
 8001978:	4b4b      	ldr	r3, [pc, #300]	; (8001aa8 <HAL_RCC_OscConfig+0x27c>)
 800197a:	b1da      	cbz	r2, 80019b4 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 800197c:	2201      	movs	r2, #1
 800197e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001980:	f7ff fb20 	bl	8000fc4 <HAL_GetTick>
 8001984:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001986:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001988:	079b      	lsls	r3, r3, #30
 800198a:	d50d      	bpl.n	80019a8 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800198c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001990:	4b46      	ldr	r3, [pc, #280]	; (8001aac <HAL_RCC_OscConfig+0x280>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	fbb3 f3f2 	udiv	r3, r3, r2
 8001998:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800199a:	bf00      	nop
  }
  while (Delay --);
 800199c:	9b01      	ldr	r3, [sp, #4]
 800199e:	1e5a      	subs	r2, r3, #1
 80019a0:	9201      	str	r2, [sp, #4]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1f9      	bne.n	800199a <HAL_RCC_OscConfig+0x16e>
 80019a6:	e751      	b.n	800184c <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019a8:	f7ff fb0c 	bl	8000fc4 <HAL_GetTick>
 80019ac:	1b80      	subs	r0, r0, r6
 80019ae:	2802      	cmp	r0, #2
 80019b0:	d9e9      	bls.n	8001986 <HAL_RCC_OscConfig+0x15a>
 80019b2:	e77d      	b.n	80018b0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80019b4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80019b6:	f7ff fb05 	bl	8000fc4 <HAL_GetTick>
 80019ba:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019be:	079f      	lsls	r7, r3, #30
 80019c0:	f57f af44 	bpl.w	800184c <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019c4:	f7ff fafe 	bl	8000fc4 <HAL_GetTick>
 80019c8:	1b80      	subs	r0, r0, r6
 80019ca:	2802      	cmp	r0, #2
 80019cc:	d9f6      	bls.n	80019bc <HAL_RCC_OscConfig+0x190>
 80019ce:	e76f      	b.n	80018b0 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019d0:	4c33      	ldr	r4, [pc, #204]	; (8001aa0 <HAL_RCC_OscConfig+0x274>)
 80019d2:	69e3      	ldr	r3, [r4, #28]
 80019d4:	00d8      	lsls	r0, r3, #3
 80019d6:	d424      	bmi.n	8001a22 <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80019d8:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80019da:	69e3      	ldr	r3, [r4, #28]
 80019dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e0:	61e3      	str	r3, [r4, #28]
 80019e2:	69e3      	ldr	r3, [r4, #28]
 80019e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ec:	4e30      	ldr	r6, [pc, #192]	; (8001ab0 <HAL_RCC_OscConfig+0x284>)
 80019ee:	6833      	ldr	r3, [r6, #0]
 80019f0:	05d9      	lsls	r1, r3, #23
 80019f2:	d518      	bpl.n	8001a26 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019f4:	68eb      	ldr	r3, [r5, #12]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d126      	bne.n	8001a48 <HAL_RCC_OscConfig+0x21c>
 80019fa:	6a23      	ldr	r3, [r4, #32]
 80019fc:	f043 0301 	orr.w	r3, r3, #1
 8001a00:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001a02:	f7ff fadf 	bl	8000fc4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a06:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001a0a:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a0c:	6a23      	ldr	r3, [r4, #32]
 8001a0e:	079b      	lsls	r3, r3, #30
 8001a10:	d53f      	bpl.n	8001a92 <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8001a12:	2f00      	cmp	r7, #0
 8001a14:	f43f af1e 	beq.w	8001854 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a18:	69e3      	ldr	r3, [r4, #28]
 8001a1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a1e:	61e3      	str	r3, [r4, #28]
 8001a20:	e718      	b.n	8001854 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8001a22:	2700      	movs	r7, #0
 8001a24:	e7e2      	b.n	80019ec <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a26:	6833      	ldr	r3, [r6, #0]
 8001a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a2c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001a2e:	f7ff fac9 	bl	8000fc4 <HAL_GetTick>
 8001a32:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a34:	6833      	ldr	r3, [r6, #0]
 8001a36:	05da      	lsls	r2, r3, #23
 8001a38:	d4dc      	bmi.n	80019f4 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a3a:	f7ff fac3 	bl	8000fc4 <HAL_GetTick>
 8001a3e:	eba0 0008 	sub.w	r0, r0, r8
 8001a42:	2864      	cmp	r0, #100	; 0x64
 8001a44:	d9f6      	bls.n	8001a34 <HAL_RCC_OscConfig+0x208>
 8001a46:	e733      	b.n	80018b0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a48:	b9ab      	cbnz	r3, 8001a76 <HAL_RCC_OscConfig+0x24a>
 8001a4a:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a4c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a50:	f023 0301 	bic.w	r3, r3, #1
 8001a54:	6223      	str	r3, [r4, #32]
 8001a56:	6a23      	ldr	r3, [r4, #32]
 8001a58:	f023 0304 	bic.w	r3, r3, #4
 8001a5c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001a5e:	f7ff fab1 	bl	8000fc4 <HAL_GetTick>
 8001a62:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a64:	6a23      	ldr	r3, [r4, #32]
 8001a66:	0798      	lsls	r0, r3, #30
 8001a68:	d5d3      	bpl.n	8001a12 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a6a:	f7ff faab 	bl	8000fc4 <HAL_GetTick>
 8001a6e:	1b80      	subs	r0, r0, r6
 8001a70:	4540      	cmp	r0, r8
 8001a72:	d9f7      	bls.n	8001a64 <HAL_RCC_OscConfig+0x238>
 8001a74:	e71c      	b.n	80018b0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a76:	2b05      	cmp	r3, #5
 8001a78:	6a23      	ldr	r3, [r4, #32]
 8001a7a:	d103      	bne.n	8001a84 <HAL_RCC_OscConfig+0x258>
 8001a7c:	f043 0304 	orr.w	r3, r3, #4
 8001a80:	6223      	str	r3, [r4, #32]
 8001a82:	e7ba      	b.n	80019fa <HAL_RCC_OscConfig+0x1ce>
 8001a84:	f023 0301 	bic.w	r3, r3, #1
 8001a88:	6223      	str	r3, [r4, #32]
 8001a8a:	6a23      	ldr	r3, [r4, #32]
 8001a8c:	f023 0304 	bic.w	r3, r3, #4
 8001a90:	e7b6      	b.n	8001a00 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a92:	f7ff fa97 	bl	8000fc4 <HAL_GetTick>
 8001a96:	eba0 0008 	sub.w	r0, r0, r8
 8001a9a:	42b0      	cmp	r0, r6
 8001a9c:	d9b6      	bls.n	8001a0c <HAL_RCC_OscConfig+0x1e0>
 8001a9e:	e707      	b.n	80018b0 <HAL_RCC_OscConfig+0x84>
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	42420000 	.word	0x42420000
 8001aa8:	42420480 	.word	0x42420480
 8001aac:	20000044 	.word	0x20000044
 8001ab0:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ab4:	4b2a      	ldr	r3, [pc, #168]	; (8001b60 <HAL_RCC_OscConfig+0x334>)
 8001ab6:	685a      	ldr	r2, [r3, #4]
 8001ab8:	461c      	mov	r4, r3
 8001aba:	f002 020c 	and.w	r2, r2, #12
 8001abe:	2a08      	cmp	r2, #8
 8001ac0:	d03d      	beq.n	8001b3e <HAL_RCC_OscConfig+0x312>
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	4e27      	ldr	r6, [pc, #156]	; (8001b64 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ac6:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001ac8:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aca:	d12b      	bne.n	8001b24 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8001acc:	f7ff fa7a 	bl	8000fc4 <HAL_GetTick>
 8001ad0:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ad2:	6823      	ldr	r3, [r4, #0]
 8001ad4:	0199      	lsls	r1, r3, #6
 8001ad6:	d41f      	bmi.n	8001b18 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ad8:	6a2b      	ldr	r3, [r5, #32]
 8001ada:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ade:	d105      	bne.n	8001aec <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ae0:	6862      	ldr	r2, [r4, #4]
 8001ae2:	68a9      	ldr	r1, [r5, #8]
 8001ae4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001ae8:	430a      	orrs	r2, r1
 8001aea:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aec:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001aee:	6862      	ldr	r2, [r4, #4]
 8001af0:	430b      	orrs	r3, r1
 8001af2:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001af6:	4313      	orrs	r3, r2
 8001af8:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001afa:	2301      	movs	r3, #1
 8001afc:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001afe:	f7ff fa61 	bl	8000fc4 <HAL_GetTick>
 8001b02:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b04:	6823      	ldr	r3, [r4, #0]
 8001b06:	019a      	lsls	r2, r3, #6
 8001b08:	f53f aea8 	bmi.w	800185c <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b0c:	f7ff fa5a 	bl	8000fc4 <HAL_GetTick>
 8001b10:	1b40      	subs	r0, r0, r5
 8001b12:	2802      	cmp	r0, #2
 8001b14:	d9f6      	bls.n	8001b04 <HAL_RCC_OscConfig+0x2d8>
 8001b16:	e6cb      	b.n	80018b0 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b18:	f7ff fa54 	bl	8000fc4 <HAL_GetTick>
 8001b1c:	1bc0      	subs	r0, r0, r7
 8001b1e:	2802      	cmp	r0, #2
 8001b20:	d9d7      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x2a6>
 8001b22:	e6c5      	b.n	80018b0 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001b24:	f7ff fa4e 	bl	8000fc4 <HAL_GetTick>
 8001b28:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b2a:	6823      	ldr	r3, [r4, #0]
 8001b2c:	019b      	lsls	r3, r3, #6
 8001b2e:	f57f ae95 	bpl.w	800185c <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b32:	f7ff fa47 	bl	8000fc4 <HAL_GetTick>
 8001b36:	1b40      	subs	r0, r0, r5
 8001b38:	2802      	cmp	r0, #2
 8001b3a:	d9f6      	bls.n	8001b2a <HAL_RCC_OscConfig+0x2fe>
 8001b3c:	e6b8      	b.n	80018b0 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b3e:	2801      	cmp	r0, #1
 8001b40:	f43f aeb7 	beq.w	80018b2 <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8001b44:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b46:	6a2b      	ldr	r3, [r5, #32]
 8001b48:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	f47f ae71 	bne.w	8001834 <HAL_RCC_OscConfig+0x8>
 8001b52:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b54:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001b58:	1ac0      	subs	r0, r0, r3
 8001b5a:	bf18      	it	ne
 8001b5c:	2001      	movne	r0, #1
 8001b5e:	e6a8      	b.n	80018b2 <HAL_RCC_OscConfig+0x86>
 8001b60:	40021000 	.word	0x40021000
 8001b64:	42420060 	.word	0x42420060

08001b68 <HAL_RCC_GetSysClockFreq>:
{
 8001b68:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b6a:	4b19      	ldr	r3, [pc, #100]	; (8001bd0 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001b6c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b6e:	ac02      	add	r4, sp, #8
 8001b70:	f103 0510 	add.w	r5, r3, #16
 8001b74:	4622      	mov	r2, r4
 8001b76:	6818      	ldr	r0, [r3, #0]
 8001b78:	6859      	ldr	r1, [r3, #4]
 8001b7a:	3308      	adds	r3, #8
 8001b7c:	c203      	stmia	r2!, {r0, r1}
 8001b7e:	42ab      	cmp	r3, r5
 8001b80:	4614      	mov	r4, r2
 8001b82:	d1f7      	bne.n	8001b74 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b84:	2301      	movs	r3, #1
 8001b86:	f88d 3004 	strb.w	r3, [sp, #4]
 8001b8a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001b8c:	4911      	ldr	r1, [pc, #68]	; (8001bd4 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b8e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001b92:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001b94:	f003 020c 	and.w	r2, r3, #12
 8001b98:	2a08      	cmp	r2, #8
 8001b9a:	d117      	bne.n	8001bcc <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b9c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001ba0:	a806      	add	r0, sp, #24
 8001ba2:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ba4:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ba6:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001baa:	d50c      	bpl.n	8001bc6 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001bac:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001bae:	480a      	ldr	r0, [pc, #40]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001bb0:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001bb4:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001bb6:	aa06      	add	r2, sp, #24
 8001bb8:	4413      	add	r3, r2
 8001bba:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001bbe:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001bc2:	b007      	add	sp, #28
 8001bc4:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bc6:	4805      	ldr	r0, [pc, #20]	; (8001bdc <HAL_RCC_GetSysClockFreq+0x74>)
 8001bc8:	4350      	muls	r0, r2
 8001bca:	e7fa      	b.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001bcc:	4802      	ldr	r0, [pc, #8]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001bce:	e7f8      	b.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x5a>
 8001bd0:	08005b48 	.word	0x08005b48
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	007a1200 	.word	0x007a1200
 8001bdc:	003d0900 	.word	0x003d0900

08001be0 <HAL_RCC_ClockConfig>:
{
 8001be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001be4:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001be6:	4604      	mov	r4, r0
 8001be8:	b910      	cbnz	r0, 8001bf0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001bea:	2001      	movs	r0, #1
 8001bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bf0:	4a45      	ldr	r2, [pc, #276]	; (8001d08 <HAL_RCC_ClockConfig+0x128>)
 8001bf2:	6813      	ldr	r3, [r2, #0]
 8001bf4:	f003 0307 	and.w	r3, r3, #7
 8001bf8:	428b      	cmp	r3, r1
 8001bfa:	d329      	bcc.n	8001c50 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bfc:	6821      	ldr	r1, [r4, #0]
 8001bfe:	078e      	lsls	r6, r1, #30
 8001c00:	d431      	bmi.n	8001c66 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c02:	07ca      	lsls	r2, r1, #31
 8001c04:	d444      	bmi.n	8001c90 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c06:	4a40      	ldr	r2, [pc, #256]	; (8001d08 <HAL_RCC_ClockConfig+0x128>)
 8001c08:	6813      	ldr	r3, [r2, #0]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	429d      	cmp	r5, r3
 8001c10:	d367      	bcc.n	8001ce2 <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c12:	6822      	ldr	r2, [r4, #0]
 8001c14:	4d3d      	ldr	r5, [pc, #244]	; (8001d0c <HAL_RCC_ClockConfig+0x12c>)
 8001c16:	f012 0f04 	tst.w	r2, #4
 8001c1a:	d16e      	bne.n	8001cfa <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c1c:	0713      	lsls	r3, r2, #28
 8001c1e:	d506      	bpl.n	8001c2e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c20:	686b      	ldr	r3, [r5, #4]
 8001c22:	6922      	ldr	r2, [r4, #16]
 8001c24:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001c28:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001c2c:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c2e:	f7ff ff9b 	bl	8001b68 <HAL_RCC_GetSysClockFreq>
 8001c32:	686b      	ldr	r3, [r5, #4]
 8001c34:	4a36      	ldr	r2, [pc, #216]	; (8001d10 <HAL_RCC_ClockConfig+0x130>)
 8001c36:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001c3a:	5cd3      	ldrb	r3, [r2, r3]
 8001c3c:	40d8      	lsrs	r0, r3
 8001c3e:	4b35      	ldr	r3, [pc, #212]	; (8001d14 <HAL_RCC_ClockConfig+0x134>)
 8001c40:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001c42:	4b35      	ldr	r3, [pc, #212]	; (8001d18 <HAL_RCC_ClockConfig+0x138>)
 8001c44:	6818      	ldr	r0, [r3, #0]
 8001c46:	f7ff f97b 	bl	8000f40 <HAL_InitTick>
  return HAL_OK;
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c50:	6813      	ldr	r3, [r2, #0]
 8001c52:	f023 0307 	bic.w	r3, r3, #7
 8001c56:	430b      	orrs	r3, r1
 8001c58:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c5a:	6813      	ldr	r3, [r2, #0]
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	4299      	cmp	r1, r3
 8001c62:	d1c2      	bne.n	8001bea <HAL_RCC_ClockConfig+0xa>
 8001c64:	e7ca      	b.n	8001bfc <HAL_RCC_ClockConfig+0x1c>
 8001c66:	4b29      	ldr	r3, [pc, #164]	; (8001d0c <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c68:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c6c:	bf1e      	ittt	ne
 8001c6e:	685a      	ldrne	r2, [r3, #4]
 8001c70:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001c74:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c76:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c78:	bf42      	ittt	mi
 8001c7a:	685a      	ldrmi	r2, [r3, #4]
 8001c7c:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001c80:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c82:	685a      	ldr	r2, [r3, #4]
 8001c84:	68a0      	ldr	r0, [r4, #8]
 8001c86:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001c8a:	4302      	orrs	r2, r0
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	e7b8      	b.n	8001c02 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c90:	6862      	ldr	r2, [r4, #4]
 8001c92:	4e1e      	ldr	r6, [pc, #120]	; (8001d0c <HAL_RCC_ClockConfig+0x12c>)
 8001c94:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c96:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c98:	d11b      	bne.n	8001cd2 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c9a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c9e:	d0a4      	beq.n	8001bea <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ca0:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca2:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ca6:	f023 0303 	bic.w	r3, r3, #3
 8001caa:	4313      	orrs	r3, r2
 8001cac:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001cae:	f7ff f989 	bl	8000fc4 <HAL_GetTick>
 8001cb2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb4:	6873      	ldr	r3, [r6, #4]
 8001cb6:	6862      	ldr	r2, [r4, #4]
 8001cb8:	f003 030c 	and.w	r3, r3, #12
 8001cbc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001cc0:	d0a1      	beq.n	8001c06 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cc2:	f7ff f97f 	bl	8000fc4 <HAL_GetTick>
 8001cc6:	1bc0      	subs	r0, r0, r7
 8001cc8:	4540      	cmp	r0, r8
 8001cca:	d9f3      	bls.n	8001cb4 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8001ccc:	2003      	movs	r0, #3
}
 8001cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cd2:	2a02      	cmp	r2, #2
 8001cd4:	d102      	bne.n	8001cdc <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cd6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001cda:	e7e0      	b.n	8001c9e <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cdc:	f013 0f02 	tst.w	r3, #2
 8001ce0:	e7dd      	b.n	8001c9e <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ce2:	6813      	ldr	r3, [r2, #0]
 8001ce4:	f023 0307 	bic.w	r3, r3, #7
 8001ce8:	432b      	orrs	r3, r5
 8001cea:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cec:	6813      	ldr	r3, [r2, #0]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	429d      	cmp	r5, r3
 8001cf4:	f47f af79 	bne.w	8001bea <HAL_RCC_ClockConfig+0xa>
 8001cf8:	e78b      	b.n	8001c12 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cfa:	686b      	ldr	r3, [r5, #4]
 8001cfc:	68e1      	ldr	r1, [r4, #12]
 8001cfe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d02:	430b      	orrs	r3, r1
 8001d04:	606b      	str	r3, [r5, #4]
 8001d06:	e789      	b.n	8001c1c <HAL_RCC_ClockConfig+0x3c>
 8001d08:	40022000 	.word	0x40022000
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	08005d22 	.word	0x08005d22
 8001d14:	20000044 	.word	0x20000044
 8001d18:	20000004 	.word	0x20000004

08001d1c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d1c:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001d1e:	4a05      	ldr	r2, [pc, #20]	; (8001d34 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001d26:	5cd3      	ldrb	r3, [r2, r3]
 8001d28:	4a03      	ldr	r2, [pc, #12]	; (8001d38 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001d2a:	6810      	ldr	r0, [r2, #0]
}
 8001d2c:	40d8      	lsrs	r0, r3
 8001d2e:	4770      	bx	lr
 8001d30:	40021000 	.word	0x40021000
 8001d34:	08005d32 	.word	0x08005d32
 8001d38:	20000044 	.word	0x20000044

08001d3c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d3c:	4b04      	ldr	r3, [pc, #16]	; (8001d50 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001d3e:	4a05      	ldr	r2, [pc, #20]	; (8001d54 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001d46:	5cd3      	ldrb	r3, [r2, r3]
 8001d48:	4a03      	ldr	r2, [pc, #12]	; (8001d58 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001d4a:	6810      	ldr	r0, [r2, #0]
}
 8001d4c:	40d8      	lsrs	r0, r3
 8001d4e:	4770      	bx	lr
 8001d50:	40021000 	.word	0x40021000
 8001d54:	08005d32 	.word	0x08005d32
 8001d58:	20000044 	.word	0x20000044

08001d5c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001d5c:	6803      	ldr	r3, [r0, #0]
{
 8001d5e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001d62:	07d9      	lsls	r1, r3, #31
{
 8001d64:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001d66:	d520      	bpl.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d68:	4c35      	ldr	r4, [pc, #212]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001d6a:	69e3      	ldr	r3, [r4, #28]
 8001d6c:	00da      	lsls	r2, r3, #3
 8001d6e:	d432      	bmi.n	8001dd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001d70:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d72:	69e3      	ldr	r3, [r4, #28]
 8001d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d78:	61e3      	str	r3, [r4, #28]
 8001d7a:	69e3      	ldr	r3, [r4, #28]
 8001d7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d80:	9301      	str	r3, [sp, #4]
 8001d82:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d84:	4e2f      	ldr	r6, [pc, #188]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001d86:	6833      	ldr	r3, [r6, #0]
 8001d88:	05db      	lsls	r3, r3, #23
 8001d8a:	d526      	bpl.n	8001dda <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d8c:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d8e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001d92:	d136      	bne.n	8001e02 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d94:	6a23      	ldr	r3, [r4, #32]
 8001d96:	686a      	ldr	r2, [r5, #4]
 8001d98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001da0:	b11f      	cbz	r7, 8001daa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001da2:	69e3      	ldr	r3, [r4, #28]
 8001da4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001da8:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001daa:	6828      	ldr	r0, [r5, #0]
 8001dac:	0783      	lsls	r3, r0, #30
 8001dae:	d506      	bpl.n	8001dbe <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001db0:	4a23      	ldr	r2, [pc, #140]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001db2:	68a9      	ldr	r1, [r5, #8]
 8001db4:	6853      	ldr	r3, [r2, #4]
 8001db6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001dba:	430b      	orrs	r3, r1
 8001dbc:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001dbe:	f010 0010 	ands.w	r0, r0, #16
 8001dc2:	d01b      	beq.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001dc4:	4a1e      	ldr	r2, [pc, #120]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001dc6:	68e9      	ldr	r1, [r5, #12]
 8001dc8:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001dca:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001dcc:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001dd0:	430b      	orrs	r3, r1
 8001dd2:	6053      	str	r3, [r2, #4]
 8001dd4:	e012      	b.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001dd6:	2700      	movs	r7, #0
 8001dd8:	e7d4      	b.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dda:	6833      	ldr	r3, [r6, #0]
 8001ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001de2:	f7ff f8ef 	bl	8000fc4 <HAL_GetTick>
 8001de6:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de8:	6833      	ldr	r3, [r6, #0]
 8001dea:	05d8      	lsls	r0, r3, #23
 8001dec:	d4ce      	bmi.n	8001d8c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dee:	f7ff f8e9 	bl	8000fc4 <HAL_GetTick>
 8001df2:	eba0 0008 	sub.w	r0, r0, r8
 8001df6:	2864      	cmp	r0, #100	; 0x64
 8001df8:	d9f6      	bls.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001dfa:	2003      	movs	r0, #3
}
 8001dfc:	b002      	add	sp, #8
 8001dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e02:	686a      	ldr	r2, [r5, #4]
 8001e04:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d0c3      	beq.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e0c:	2001      	movs	r0, #1
 8001e0e:	4a0e      	ldr	r2, [pc, #56]	; (8001e48 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e10:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e12:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e14:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e16:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e1a:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001e1c:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001e1e:	07d9      	lsls	r1, r3, #31
 8001e20:	d5b8      	bpl.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001e22:	f7ff f8cf 	bl	8000fc4 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e26:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001e2a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e2c:	6a23      	ldr	r3, [r4, #32]
 8001e2e:	079a      	lsls	r2, r3, #30
 8001e30:	d4b0      	bmi.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e32:	f7ff f8c7 	bl	8000fc4 <HAL_GetTick>
 8001e36:	1b80      	subs	r0, r0, r6
 8001e38:	4540      	cmp	r0, r8
 8001e3a:	d9f7      	bls.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8001e3c:	e7dd      	b.n	8001dfa <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001e3e:	bf00      	nop
 8001e40:	40021000 	.word	0x40021000
 8001e44:	40007000 	.word	0x40007000
 8001e48:	42420440 	.word	0x42420440

08001e4c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001e4c:	b570      	push	{r4, r5, r6, lr}
 8001e4e:	4604      	mov	r4, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001e50:	4b35      	ldr	r3, [pc, #212]	; (8001f28 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
{
 8001e52:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001e54:	ad02      	add	r5, sp, #8
 8001e56:	f103 0610 	add.w	r6, r3, #16
 8001e5a:	462a      	mov	r2, r5
 8001e5c:	6818      	ldr	r0, [r3, #0]
 8001e5e:	6859      	ldr	r1, [r3, #4]
 8001e60:	3308      	adds	r3, #8
 8001e62:	c203      	stmia	r2!, {r0, r1}
 8001e64:	42b3      	cmp	r3, r6
 8001e66:	4615      	mov	r5, r2
 8001e68:	d1f7      	bne.n	8001e5a <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	f88d 3004 	strb.w	r3, [sp, #4]
 8001e70:	2302      	movs	r3, #2
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001e72:	429c      	cmp	r4, r3
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001e74:	f88d 3005 	strb.w	r3, [sp, #5]
  switch (PeriphClk)
 8001e78:	d047      	beq.n	8001f0a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
 8001e7a:	2c10      	cmp	r4, #16
 8001e7c:	d017      	beq.n	8001eae <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8001e7e:	2c01      	cmp	r4, #1
 8001e80:	d14f      	bne.n	8001f22 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001e82:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 8001e86:	4a29      	ldr	r2, [pc, #164]	; (8001f2c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001e88:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001e8a:	4019      	ands	r1, r3
 8001e8c:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8001e90:	d044      	beq.n	8001f1c <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001e92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e9a:	d12d      	bne.n	8001ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
      {
        frequency = LSI_VALUE;
 8001e9c:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001ea0:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 8001ea2:	f013 0f02 	tst.w	r3, #2
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
      {
        frequency = HSE_VALUE / 128U;
 8001ea6:	bf08      	it	eq
 8001ea8:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return (frequency);
}
 8001eaa:	b006      	add	sp, #24
 8001eac:	bd70      	pop	{r4, r5, r6, pc}
      temp_reg = RCC->CFGR;
 8001eae:	4b1f      	ldr	r3, [pc, #124]	; (8001f2c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001eb0:	6859      	ldr	r1, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001eb2:	6818      	ldr	r0, [r3, #0]
 8001eb4:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8001eb8:	d0f7      	beq.n	8001eaa <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001eba:	f3c1 4283 	ubfx	r2, r1, #18, #4
 8001ebe:	a806      	add	r0, sp, #24
 8001ec0:	4402      	add	r2, r0
 8001ec2:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ec6:	03ca      	lsls	r2, r1, #15
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ec8:	bf41      	itttt	mi
 8001eca:	685a      	ldrmi	r2, [r3, #4]
 8001ecc:	a906      	addmi	r1, sp, #24
 8001ece:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 8001ed2:	1852      	addmi	r2, r2, r1
 8001ed4:	bf44      	itt	mi
 8001ed6:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001eda:	4a15      	ldrmi	r2, [pc, #84]	; (8001f30 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001edc:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001ede:	bf4c      	ite	mi
 8001ee0:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ee4:	4a13      	ldrpl	r2, [pc, #76]	; (8001f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001ee6:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ee8:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001eec:	d4dd      	bmi.n	8001eaa <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          frequency = (pllclk * 2) / 3;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	0040      	lsls	r0, r0, #1
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001ef2:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001ef6:	e7d8      	b.n	8001eaa <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001ef8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001efc:	d111      	bne.n	8001f22 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8001efe:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 8001f00:	f24f 4024 	movw	r0, #62500	; 0xf424
 8001f04:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001f08:	e7cd      	b.n	8001ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001f0a:	f7ff ff17 	bl	8001d3c <HAL_RCC_GetPCLK2Freq>
 8001f0e:	4b07      	ldr	r3, [pc, #28]	; (8001f2c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f3c3 3381 	ubfx	r3, r3, #14, #2
 8001f16:	3301      	adds	r3, #1
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	e7ea      	b.n	8001ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
        frequency = LSE_VALUE;
 8001f1c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001f20:	e7c3      	b.n	8001eaa <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
  uint32_t temp_reg = 0U, frequency = 0U;
 8001f22:	2000      	movs	r0, #0
 8001f24:	e7c1      	b.n	8001eaa <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8001f26:	bf00      	nop
 8001f28:	08005b58 	.word	0x08005b58
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	007a1200 	.word	0x007a1200
 8001f34:	003d0900 	.word	0x003d0900

08001f38 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f38:	6a03      	ldr	r3, [r0, #32]
{
 8001f3a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f3c:	f023 0301 	bic.w	r3, r3, #1
 8001f40:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f42:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f44:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001f46:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f48:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001f4a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001f4e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001f50:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001f52:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001f56:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001f58:	4d0a      	ldr	r5, [pc, #40]	; (8001f84 <TIM_OC1_SetConfig+0x4c>)
 8001f5a:	42a8      	cmp	r0, r5
 8001f5c:	d10b      	bne.n	8001f76 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001f5e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001f60:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001f64:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001f66:	698e      	ldr	r6, [r1, #24]
 8001f68:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001f6a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001f6e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001f70:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001f74:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f76:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f78:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001f7a:	684a      	ldr	r2, [r1, #4]
 8001f7c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f7e:	6203      	str	r3, [r0, #32]
 8001f80:	bd70      	pop	{r4, r5, r6, pc}
 8001f82:	bf00      	nop
 8001f84:	40012c00 	.word	0x40012c00

08001f88 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f88:	6a03      	ldr	r3, [r0, #32]
{
 8001f8a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f90:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f92:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f94:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f96:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f98:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001f9a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001f9e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001fa0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001fa2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001fa6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001faa:	4d0b      	ldr	r5, [pc, #44]	; (8001fd8 <TIM_OC3_SetConfig+0x50>)
 8001fac:	42a8      	cmp	r0, r5
 8001fae:	d10d      	bne.n	8001fcc <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001fb0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001fb2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001fb6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001fba:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001fbc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001fbe:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001fc2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001fc4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001fc8:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fcc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001fce:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001fd0:	684a      	ldr	r2, [r1, #4]
 8001fd2:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fd4:	6203      	str	r3, [r0, #32]
 8001fd6:	bd70      	pop	{r4, r5, r6, pc}
 8001fd8:	40012c00 	.word	0x40012c00

08001fdc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001fdc:	6a03      	ldr	r3, [r0, #32]
{
 8001fde:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001fe0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001fe4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fe6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fe8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001fea:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001fec:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001fee:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ff2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001ff6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001ff8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001ffc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002000:	4d06      	ldr	r5, [pc, #24]	; (800201c <TIM_OC4_SetConfig+0x40>)
 8002002:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002004:	bf02      	ittt	eq
 8002006:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002008:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800200c:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002010:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002012:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002014:	684a      	ldr	r2, [r1, #4]
 8002016:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002018:	6203      	str	r3, [r0, #32]
 800201a:	bd30      	pop	{r4, r5, pc}
 800201c:	40012c00 	.word	0x40012c00

08002020 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002020:	6803      	ldr	r3, [r0, #0]
}
 8002022:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002024:	68da      	ldr	r2, [r3, #12]
 8002026:	f042 0201 	orr.w	r2, r2, #1
 800202a:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800202c:	689a      	ldr	r2, [r3, #8]
 800202e:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002032:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8002034:	bf1e      	ittt	ne
 8002036:	681a      	ldrne	r2, [r3, #0]
 8002038:	f042 0201 	orrne.w	r2, r2, #1
 800203c:	601a      	strne	r2, [r3, #0]
}
 800203e:	4770      	bx	lr

08002040 <HAL_TIM_PWM_MspInit>:
 8002040:	4770      	bx	lr

08002042 <HAL_TIM_PeriodElapsedCallback>:
 8002042:	4770      	bx	lr

08002044 <HAL_TIM_OC_DelayElapsedCallback>:
 8002044:	4770      	bx	lr

08002046 <HAL_TIM_IC_CaptureCallback>:
 8002046:	4770      	bx	lr

08002048 <HAL_TIM_TriggerCallback>:
 8002048:	4770      	bx	lr

0800204a <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800204a:	6803      	ldr	r3, [r0, #0]
{
 800204c:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800204e:	691a      	ldr	r2, [r3, #16]
{
 8002050:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002052:	0791      	lsls	r1, r2, #30
 8002054:	d50e      	bpl.n	8002074 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002056:	68da      	ldr	r2, [r3, #12]
 8002058:	0792      	lsls	r2, r2, #30
 800205a:	d50b      	bpl.n	8002074 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800205c:	f06f 0202 	mvn.w	r2, #2
 8002060:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002062:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002064:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002066:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002068:	079b      	lsls	r3, r3, #30
 800206a:	d077      	beq.n	800215c <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800206c:	f7ff ffeb 	bl	8002046 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002070:	2300      	movs	r3, #0
 8002072:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002074:	6823      	ldr	r3, [r4, #0]
 8002076:	691a      	ldr	r2, [r3, #16]
 8002078:	0750      	lsls	r0, r2, #29
 800207a:	d510      	bpl.n	800209e <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800207c:	68da      	ldr	r2, [r3, #12]
 800207e:	0751      	lsls	r1, r2, #29
 8002080:	d50d      	bpl.n	800209e <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002082:	f06f 0204 	mvn.w	r2, #4
 8002086:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002088:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800208a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800208c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800208e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002092:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002094:	d068      	beq.n	8002168 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002096:	f7ff ffd6 	bl	8002046 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800209a:	2300      	movs	r3, #0
 800209c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800209e:	6823      	ldr	r3, [r4, #0]
 80020a0:	691a      	ldr	r2, [r3, #16]
 80020a2:	0712      	lsls	r2, r2, #28
 80020a4:	d50f      	bpl.n	80020c6 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020a6:	68da      	ldr	r2, [r3, #12]
 80020a8:	0710      	lsls	r0, r2, #28
 80020aa:	d50c      	bpl.n	80020c6 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020ac:	f06f 0208 	mvn.w	r2, #8
 80020b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020b2:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020b4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020b6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020b8:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80020ba:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020bc:	d05a      	beq.n	8002174 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80020be:	f7ff ffc2 	bl	8002046 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020c2:	2300      	movs	r3, #0
 80020c4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020c6:	6823      	ldr	r3, [r4, #0]
 80020c8:	691a      	ldr	r2, [r3, #16]
 80020ca:	06d2      	lsls	r2, r2, #27
 80020cc:	d510      	bpl.n	80020f0 <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020ce:	68da      	ldr	r2, [r3, #12]
 80020d0:	06d0      	lsls	r0, r2, #27
 80020d2:	d50d      	bpl.n	80020f0 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020d4:	f06f 0210 	mvn.w	r2, #16
 80020d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020da:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020dc:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020de:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020e0:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80020e4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020e6:	d04b      	beq.n	8002180 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80020e8:	f7ff ffad 	bl	8002046 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ec:	2300      	movs	r3, #0
 80020ee:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020f0:	6823      	ldr	r3, [r4, #0]
 80020f2:	691a      	ldr	r2, [r3, #16]
 80020f4:	07d1      	lsls	r1, r2, #31
 80020f6:	d508      	bpl.n	800210a <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	07d2      	lsls	r2, r2, #31
 80020fc:	d505      	bpl.n	800210a <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80020fe:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8002102:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002104:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002106:	f7ff ff9c 	bl	8002042 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800210a:	6823      	ldr	r3, [r4, #0]
 800210c:	691a      	ldr	r2, [r3, #16]
 800210e:	0610      	lsls	r0, r2, #24
 8002110:	d508      	bpl.n	8002124 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002112:	68da      	ldr	r2, [r3, #12]
 8002114:	0611      	lsls	r1, r2, #24
 8002116:	d505      	bpl.n	8002124 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002118:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800211c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800211e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002120:	f000 fa5b 	bl	80025da <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002124:	6823      	ldr	r3, [r4, #0]
 8002126:	691a      	ldr	r2, [r3, #16]
 8002128:	0652      	lsls	r2, r2, #25
 800212a:	d508      	bpl.n	800213e <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800212c:	68da      	ldr	r2, [r3, #12]
 800212e:	0650      	lsls	r0, r2, #25
 8002130:	d505      	bpl.n	800213e <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002132:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8002136:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002138:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800213a:	f7ff ff85 	bl	8002048 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800213e:	6823      	ldr	r3, [r4, #0]
 8002140:	691a      	ldr	r2, [r3, #16]
 8002142:	0691      	lsls	r1, r2, #26
 8002144:	d522      	bpl.n	800218c <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002146:	68da      	ldr	r2, [r3, #12]
 8002148:	0692      	lsls	r2, r2, #26
 800214a:	d51f      	bpl.n	800218c <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800214c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8002150:	4620      	mov	r0, r4
}
 8002152:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002156:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002158:	f000 ba3e 	b.w	80025d8 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800215c:	f7ff ff72 	bl	8002044 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002160:	4620      	mov	r0, r4
 8002162:	f001 fa5f 	bl	8003624 <HAL_TIM_PWM_PulseFinishedCallback>
 8002166:	e783      	b.n	8002070 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002168:	f7ff ff6c 	bl	8002044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800216c:	4620      	mov	r0, r4
 800216e:	f001 fa59 	bl	8003624 <HAL_TIM_PWM_PulseFinishedCallback>
 8002172:	e792      	b.n	800209a <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002174:	f7ff ff66 	bl	8002044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002178:	4620      	mov	r0, r4
 800217a:	f001 fa53 	bl	8003624 <HAL_TIM_PWM_PulseFinishedCallback>
 800217e:	e7a0      	b.n	80020c2 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002180:	f7ff ff60 	bl	8002044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002184:	4620      	mov	r0, r4
 8002186:	f001 fa4d 	bl	8003624 <HAL_TIM_PWM_PulseFinishedCallback>
 800218a:	e7af      	b.n	80020ec <HAL_TIM_IRQHandler+0xa2>
 800218c:	bd10      	pop	{r4, pc}
	...

08002190 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002190:	4a1a      	ldr	r2, [pc, #104]	; (80021fc <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8002192:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002194:	4290      	cmp	r0, r2
 8002196:	d00a      	beq.n	80021ae <TIM_Base_SetConfig+0x1e>
 8002198:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800219c:	d007      	beq.n	80021ae <TIM_Base_SetConfig+0x1e>
 800219e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80021a2:	4290      	cmp	r0, r2
 80021a4:	d003      	beq.n	80021ae <TIM_Base_SetConfig+0x1e>
 80021a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021aa:	4290      	cmp	r0, r2
 80021ac:	d115      	bne.n	80021da <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80021ae:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80021b4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021b6:	4a11      	ldr	r2, [pc, #68]	; (80021fc <TIM_Base_SetConfig+0x6c>)
 80021b8:	4290      	cmp	r0, r2
 80021ba:	d00a      	beq.n	80021d2 <TIM_Base_SetConfig+0x42>
 80021bc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80021c0:	d007      	beq.n	80021d2 <TIM_Base_SetConfig+0x42>
 80021c2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80021c6:	4290      	cmp	r0, r2
 80021c8:	d003      	beq.n	80021d2 <TIM_Base_SetConfig+0x42>
 80021ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021ce:	4290      	cmp	r0, r2
 80021d0:	d103      	bne.n	80021da <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021d2:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80021d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021d8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021da:	694a      	ldr	r2, [r1, #20]
 80021dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021e0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80021e2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021e4:	688b      	ldr	r3, [r1, #8]
 80021e6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80021e8:	680b      	ldr	r3, [r1, #0]
 80021ea:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021ec:	4b03      	ldr	r3, [pc, #12]	; (80021fc <TIM_Base_SetConfig+0x6c>)
 80021ee:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80021f0:	bf04      	itt	eq
 80021f2:	690b      	ldreq	r3, [r1, #16]
 80021f4:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80021f6:	2301      	movs	r3, #1
 80021f8:	6143      	str	r3, [r0, #20]
 80021fa:	4770      	bx	lr
 80021fc:	40012c00 	.word	0x40012c00

08002200 <HAL_TIM_Base_Init>:
{
 8002200:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002202:	4604      	mov	r4, r0
 8002204:	b1a0      	cbz	r0, 8002230 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002206:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800220a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800220e:	b91b      	cbnz	r3, 8002218 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002210:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002214:	f001 fb02 	bl	800381c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002218:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800221a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800221c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002220:	1d21      	adds	r1, r4, #4
 8002222:	f7ff ffb5 	bl	8002190 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002226:	2301      	movs	r3, #1
  return HAL_OK;
 8002228:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800222a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800222e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002230:	2001      	movs	r0, #1
}
 8002232:	bd10      	pop	{r4, pc}

08002234 <HAL_TIM_PWM_Init>:
{
 8002234:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002236:	4604      	mov	r4, r0
 8002238:	b1a0      	cbz	r0, 8002264 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800223a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800223e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002242:	b91b      	cbnz	r3, 800224c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002244:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002248:	f7ff fefa 	bl	8002040 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800224c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800224e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002250:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002254:	1d21      	adds	r1, r4, #4
 8002256:	f7ff ff9b 	bl	8002190 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800225a:	2301      	movs	r3, #1
  return HAL_OK;
 800225c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800225e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002262:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002264:	2001      	movs	r0, #1
}
 8002266:	bd10      	pop	{r4, pc}

08002268 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002268:	6a03      	ldr	r3, [r0, #32]
{
 800226a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800226c:	f023 0310 	bic.w	r3, r3, #16
 8002270:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002272:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002274:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002276:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002278:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800227a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800227e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002282:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002284:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002288:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800228c:	4d0b      	ldr	r5, [pc, #44]	; (80022bc <TIM_OC2_SetConfig+0x54>)
 800228e:	42a8      	cmp	r0, r5
 8002290:	d10d      	bne.n	80022ae <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002292:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002294:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002298:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800229c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800229e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80022a0:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80022a4:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80022a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80022aa:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80022ae:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80022b0:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80022b2:	684a      	ldr	r2, [r1, #4]
 80022b4:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80022b6:	6203      	str	r3, [r0, #32]
 80022b8:	bd70      	pop	{r4, r5, r6, pc}
 80022ba:	bf00      	nop
 80022bc:	40012c00 	.word	0x40012c00

080022c0 <HAL_TIM_PWM_ConfigChannel>:
{
 80022c0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80022c2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80022c6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	f04f 0002 	mov.w	r0, #2
 80022ce:	d025      	beq.n	800231c <HAL_TIM_PWM_ConfigChannel+0x5c>
 80022d0:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80022d2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 80022d6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 80022da:	2a0c      	cmp	r2, #12
 80022dc:	d818      	bhi.n	8002310 <HAL_TIM_PWM_ConfigChannel+0x50>
 80022de:	e8df f002 	tbb	[pc, r2]
 80022e2:	1707      	.short	0x1707
 80022e4:	171e1717 	.word	0x171e1717
 80022e8:	172f1717 	.word	0x172f1717
 80022ec:	1717      	.short	0x1717
 80022ee:	40          	.byte	0x40
 80022ef:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80022f0:	6820      	ldr	r0, [r4, #0]
 80022f2:	f7ff fe21 	bl	8001f38 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022f6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80022f8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022fa:	699a      	ldr	r2, [r3, #24]
 80022fc:	f042 0208 	orr.w	r2, r2, #8
 8002300:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002302:	699a      	ldr	r2, [r3, #24]
 8002304:	f022 0204 	bic.w	r2, r2, #4
 8002308:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800230a:	699a      	ldr	r2, [r3, #24]
 800230c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800230e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002310:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002312:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002314:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002318:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800231c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800231e:	6820      	ldr	r0, [r4, #0]
 8002320:	f7ff ffa2 	bl	8002268 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002324:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002326:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002328:	699a      	ldr	r2, [r3, #24]
 800232a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800232e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002330:	699a      	ldr	r2, [r3, #24]
 8002332:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002336:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002338:	699a      	ldr	r2, [r3, #24]
 800233a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800233e:	e7e6      	b.n	800230e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002340:	6820      	ldr	r0, [r4, #0]
 8002342:	f7ff fe21 	bl	8001f88 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002346:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002348:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800234a:	69da      	ldr	r2, [r3, #28]
 800234c:	f042 0208 	orr.w	r2, r2, #8
 8002350:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002352:	69da      	ldr	r2, [r3, #28]
 8002354:	f022 0204 	bic.w	r2, r2, #4
 8002358:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800235a:	69da      	ldr	r2, [r3, #28]
 800235c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800235e:	61da      	str	r2, [r3, #28]
      break;
 8002360:	e7d6      	b.n	8002310 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002362:	6820      	ldr	r0, [r4, #0]
 8002364:	f7ff fe3a 	bl	8001fdc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002368:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800236a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800236c:	69da      	ldr	r2, [r3, #28]
 800236e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002372:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002374:	69da      	ldr	r2, [r3, #28]
 8002376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800237a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800237c:	69da      	ldr	r2, [r3, #28]
 800237e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002382:	e7ec      	b.n	800235e <HAL_TIM_PWM_ConfigChannel+0x9e>

08002384 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002384:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002386:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002388:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800238a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800238e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002392:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002394:	6083      	str	r3, [r0, #8]
 8002396:	bd10      	pop	{r4, pc}

08002398 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002398:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800239c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800239e:	2b01      	cmp	r3, #1
{
 80023a0:	4604      	mov	r4, r0
 80023a2:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80023a6:	d019      	beq.n	80023dc <HAL_TIM_ConfigClockSource+0x44>
 80023a8:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80023aa:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80023ae:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80023b0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80023b4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80023ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80023be:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80023c0:	680b      	ldr	r3, [r1, #0]
 80023c2:	2b40      	cmp	r3, #64	; 0x40
 80023c4:	d065      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0xfa>
 80023c6:	d815      	bhi.n	80023f4 <HAL_TIM_ConfigClockSource+0x5c>
 80023c8:	2b10      	cmp	r3, #16
 80023ca:	d00c      	beq.n	80023e6 <HAL_TIM_ConfigClockSource+0x4e>
 80023cc:	d807      	bhi.n	80023de <HAL_TIM_ConfigClockSource+0x46>
 80023ce:	b153      	cbz	r3, 80023e6 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 80023d0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80023d2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80023d4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80023d8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80023dc:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80023de:	2b20      	cmp	r3, #32
 80023e0:	d001      	beq.n	80023e6 <HAL_TIM_ConfigClockSource+0x4e>
 80023e2:	2b30      	cmp	r3, #48	; 0x30
 80023e4:	d1f4      	bne.n	80023d0 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 80023e6:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023e8:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80023ec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023f0:	4313      	orrs	r3, r2
 80023f2:	e01a      	b.n	800242a <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80023f4:	2b60      	cmp	r3, #96	; 0x60
 80023f6:	d034      	beq.n	8002462 <HAL_TIM_ConfigClockSource+0xca>
 80023f8:	d819      	bhi.n	800242e <HAL_TIM_ConfigClockSource+0x96>
 80023fa:	2b50      	cmp	r3, #80	; 0x50
 80023fc:	d1e8      	bne.n	80023d0 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023fe:	684a      	ldr	r2, [r1, #4]
 8002400:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002402:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002404:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002406:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800240a:	f025 0501 	bic.w	r5, r5, #1
 800240e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002410:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8002412:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002414:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002418:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800241c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800241e:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002420:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002426:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800242a:	6083      	str	r3, [r0, #8]
 800242c:	e7d0      	b.n	80023d0 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 800242e:	2b70      	cmp	r3, #112	; 0x70
 8002430:	d00c      	beq.n	800244c <HAL_TIM_ConfigClockSource+0xb4>
 8002432:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002436:	d1cb      	bne.n	80023d0 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8002438:	68cb      	ldr	r3, [r1, #12]
 800243a:	684a      	ldr	r2, [r1, #4]
 800243c:	6889      	ldr	r1, [r1, #8]
 800243e:	f7ff ffa1 	bl	8002384 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002442:	6822      	ldr	r2, [r4, #0]
 8002444:	6893      	ldr	r3, [r2, #8]
 8002446:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800244a:	e008      	b.n	800245e <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 800244c:	68cb      	ldr	r3, [r1, #12]
 800244e:	684a      	ldr	r2, [r1, #4]
 8002450:	6889      	ldr	r1, [r1, #8]
 8002452:	f7ff ff97 	bl	8002384 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002456:	6822      	ldr	r2, [r4, #0]
 8002458:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800245a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800245e:	6093      	str	r3, [r2, #8]
      break;
 8002460:	e7b6      	b.n	80023d0 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002462:	684d      	ldr	r5, [r1, #4]
 8002464:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002466:	6a01      	ldr	r1, [r0, #32]
 8002468:	f021 0110 	bic.w	r1, r1, #16
 800246c:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800246e:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002470:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002472:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002476:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800247a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800247e:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002482:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002484:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002486:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002488:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800248c:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002490:	e7cb      	b.n	800242a <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002492:	684a      	ldr	r2, [r1, #4]
 8002494:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002496:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002498:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800249a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800249e:	f025 0501 	bic.w	r5, r5, #1
 80024a2:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024a4:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80024a6:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024ac:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80024b0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80024b2:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80024b4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80024b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80024ba:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80024be:	e7b4      	b.n	800242a <HAL_TIM_ConfigClockSource+0x92>

080024c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80024c0:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80024c2:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80024c4:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80024c6:	f001 011f 	and.w	r1, r1, #31
 80024ca:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80024cc:	ea23 0304 	bic.w	r3, r3, r4
 80024d0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80024d2:	6a03      	ldr	r3, [r0, #32]
 80024d4:	408a      	lsls	r2, r1
 80024d6:	431a      	orrs	r2, r3
 80024d8:	6202      	str	r2, [r0, #32]
 80024da:	bd10      	pop	{r4, pc}

080024dc <HAL_TIM_PWM_Start_IT>:
{
 80024dc:	b510      	push	{r4, lr}
 80024de:	4604      	mov	r4, r0
  switch (Channel)
 80024e0:	290c      	cmp	r1, #12
 80024e2:	d80d      	bhi.n	8002500 <HAL_TIM_PWM_Start_IT+0x24>
 80024e4:	e8df f001 	tbb	[pc, r1]
 80024e8:	0c0c0c07 	.word	0x0c0c0c07
 80024ec:	0c0c0c23 	.word	0x0c0c0c23
 80024f0:	0c0c0c28 	.word	0x0c0c0c28
 80024f4:	2d          	.byte	0x2d
 80024f5:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80024f6:	6802      	ldr	r2, [r0, #0]
 80024f8:	68d3      	ldr	r3, [r2, #12]
 80024fa:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80024fe:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002500:	6820      	ldr	r0, [r4, #0]
 8002502:	2201      	movs	r2, #1
 8002504:	f7ff ffdc 	bl	80024c0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002508:	6823      	ldr	r3, [r4, #0]
 800250a:	4a10      	ldr	r2, [pc, #64]	; (800254c <HAL_TIM_PWM_Start_IT+0x70>)
}
 800250c:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800250e:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8002510:	bf02      	ittt	eq
 8002512:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8002514:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8002518:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002520:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8002522:	bf1e      	ittt	ne
 8002524:	681a      	ldrne	r2, [r3, #0]
 8002526:	f042 0201 	orrne.w	r2, r2, #1
 800252a:	601a      	strne	r2, [r3, #0]
}
 800252c:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800252e:	6802      	ldr	r2, [r0, #0]
 8002530:	68d3      	ldr	r3, [r2, #12]
 8002532:	f043 0304 	orr.w	r3, r3, #4
 8002536:	e7e2      	b.n	80024fe <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002538:	6802      	ldr	r2, [r0, #0]
 800253a:	68d3      	ldr	r3, [r2, #12]
 800253c:	f043 0308 	orr.w	r3, r3, #8
 8002540:	e7dd      	b.n	80024fe <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002542:	6802      	ldr	r2, [r0, #0]
 8002544:	68d3      	ldr	r3, [r2, #12]
 8002546:	f043 0310 	orr.w	r3, r3, #16
 800254a:	e7d8      	b.n	80024fe <HAL_TIM_PWM_Start_IT+0x22>
 800254c:	40012c00 	.word	0x40012c00

08002550 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002550:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002554:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8002556:	2b01      	cmp	r3, #1
 8002558:	f04f 0302 	mov.w	r3, #2
 800255c:	d014      	beq.n	8002588 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800255e:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002560:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002564:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002566:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002568:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800256a:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 800256c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002570:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002574:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002576:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002578:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800257a:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800257c:	2301      	movs	r3, #1
 800257e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002582:	2300      	movs	r3, #0
 8002584:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002588:	4618      	mov	r0, r3

  return HAL_OK;
}
 800258a:	bd30      	pop	{r4, r5, pc}

0800258c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800258c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002590:	2b01      	cmp	r3, #1
 8002592:	d01f      	beq.n	80025d4 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002594:	68cb      	ldr	r3, [r1, #12]
 8002596:	688a      	ldr	r2, [r1, #8]
 8002598:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800259c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800259e:	684a      	ldr	r2, [r1, #4]
 80025a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80025a4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80025a6:	680a      	ldr	r2, [r1, #0]
 80025a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80025ac:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80025ae:	690a      	ldr	r2, [r1, #16]
 80025b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80025b4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80025b6:	694a      	ldr	r2, [r1, #20]
 80025b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80025bc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80025be:	69ca      	ldr	r2, [r1, #28]
 80025c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025c4:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80025c6:	6802      	ldr	r2, [r0, #0]
 80025c8:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80025ca:	2300      	movs	r3, #0
 80025cc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80025d0:	4618      	mov	r0, r3
 80025d2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80025d4:	2002      	movs	r0, #2
}
 80025d6:	4770      	bx	lr

080025d8 <HAL_TIMEx_CommutCallback>:
 80025d8:	4770      	bx	lr

080025da <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80025da:	4770      	bx	lr

080025dc <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025dc:	6803      	ldr	r3, [r0, #0]
 80025de:	68da      	ldr	r2, [r3, #12]
 80025e0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80025e4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025e6:	695a      	ldr	r2, [r3, #20]
 80025e8:	f022 0201 	bic.w	r2, r2, #1
 80025ec:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025ee:	2320      	movs	r3, #32
 80025f0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80025f4:	4770      	bx	lr
	...

080025f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025f8:	b538      	push	{r3, r4, r5, lr}
 80025fa:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025fc:	6803      	ldr	r3, [r0, #0]
 80025fe:	68c1      	ldr	r1, [r0, #12]
 8002600:	691a      	ldr	r2, [r3, #16]
 8002602:	2419      	movs	r4, #25
 8002604:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002608:	430a      	orrs	r2, r1
 800260a:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800260c:	6882      	ldr	r2, [r0, #8]
 800260e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002610:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002612:	4302      	orrs	r2, r0
 8002614:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8002616:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 800261a:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800261e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002620:	430a      	orrs	r2, r1
 8002622:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002624:	695a      	ldr	r2, [r3, #20]
 8002626:	69a9      	ldr	r1, [r5, #24]
 8002628:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800262c:	430a      	orrs	r2, r1
 800262e:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002630:	4a0d      	ldr	r2, [pc, #52]	; (8002668 <UART_SetConfig+0x70>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d114      	bne.n	8002660 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002636:	f7ff fb81 	bl	8001d3c <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800263a:	4360      	muls	r0, r4
 800263c:	686c      	ldr	r4, [r5, #4]
 800263e:	2264      	movs	r2, #100	; 0x64
 8002640:	00a4      	lsls	r4, r4, #2
 8002642:	fbb0 f0f4 	udiv	r0, r0, r4
 8002646:	fbb0 f4f2 	udiv	r4, r0, r2
 800264a:	fb02 0314 	mls	r3, r2, r4, r0
 800264e:	011b      	lsls	r3, r3, #4
 8002650:	3332      	adds	r3, #50	; 0x32
 8002652:	fbb3 f3f2 	udiv	r3, r3, r2
 8002656:	6829      	ldr	r1, [r5, #0]
 8002658:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 800265c:	608b      	str	r3, [r1, #8]
 800265e:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8002660:	f7ff fb5c 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
 8002664:	e7e9      	b.n	800263a <UART_SetConfig+0x42>
 8002666:	bf00      	nop
 8002668:	40013800 	.word	0x40013800

0800266c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 800266c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800266e:	4604      	mov	r4, r0
 8002670:	460e      	mov	r6, r1
 8002672:	4617      	mov	r7, r2
 8002674:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002676:	6821      	ldr	r1, [r4, #0]
 8002678:	680b      	ldr	r3, [r1, #0]
 800267a:	ea36 0303 	bics.w	r3, r6, r3
 800267e:	d101      	bne.n	8002684 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002680:	2000      	movs	r0, #0
}
 8002682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002684:	1c6b      	adds	r3, r5, #1
 8002686:	d0f7      	beq.n	8002678 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002688:	b995      	cbnz	r5, 80026b0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800268a:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 800268c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800268e:	68da      	ldr	r2, [r3, #12]
 8002690:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002694:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002696:	695a      	ldr	r2, [r3, #20]
 8002698:	f022 0201 	bic.w	r2, r2, #1
 800269c:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800269e:	2320      	movs	r3, #32
 80026a0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80026a4:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80026a8:	2300      	movs	r3, #0
 80026aa:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80026ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80026b0:	f7fe fc88 	bl	8000fc4 <HAL_GetTick>
 80026b4:	1bc0      	subs	r0, r0, r7
 80026b6:	4285      	cmp	r5, r0
 80026b8:	d2dd      	bcs.n	8002676 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80026ba:	e7e6      	b.n	800268a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080026bc <HAL_UART_Init>:
{
 80026bc:	b510      	push	{r4, lr}
  if (huart == NULL)
 80026be:	4604      	mov	r4, r0
 80026c0:	b340      	cbz	r0, 8002714 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80026c2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80026c6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80026ca:	b91b      	cbnz	r3, 80026d4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80026cc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80026d0:	f001 f986 	bl	80039e0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80026d4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80026d6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80026d8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80026dc:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80026de:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80026e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80026e4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80026e6:	f7ff ff87 	bl	80025f8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ea:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026ec:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026f6:	695a      	ldr	r2, [r3, #20]
 80026f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026fc:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80026fe:	68da      	ldr	r2, [r3, #12]
 8002700:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002704:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002706:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002708:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800270a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800270e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002712:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002714:	2001      	movs	r0, #1
}
 8002716:	bd10      	pop	{r4, pc}

08002718 <HAL_UART_Transmit>:
{
 8002718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800271c:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800271e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8002722:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8002724:	2b20      	cmp	r3, #32
{
 8002726:	460d      	mov	r5, r1
 8002728:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800272a:	d14e      	bne.n	80027ca <HAL_UART_Transmit+0xb2>
    if ((pData == NULL) || (Size == 0U))
 800272c:	2900      	cmp	r1, #0
 800272e:	d049      	beq.n	80027c4 <HAL_UART_Transmit+0xac>
 8002730:	2a00      	cmp	r2, #0
 8002732:	d047      	beq.n	80027c4 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8002734:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002738:	2b01      	cmp	r3, #1
 800273a:	d046      	beq.n	80027ca <HAL_UART_Transmit+0xb2>
 800273c:	2301      	movs	r3, #1
 800273e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002742:	2300      	movs	r3, #0
 8002744:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002746:	2321      	movs	r3, #33	; 0x21
 8002748:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 800274c:	f7fe fc3a 	bl	8000fc4 <HAL_GetTick>
 8002750:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002752:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002756:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800275a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800275c:	b29b      	uxth	r3, r3
 800275e:	b96b      	cbnz	r3, 800277c <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002760:	463b      	mov	r3, r7
 8002762:	4632      	mov	r2, r6
 8002764:	2140      	movs	r1, #64	; 0x40
 8002766:	4620      	mov	r0, r4
 8002768:	f7ff ff80 	bl	800266c <UART_WaitOnFlagUntilTimeout.constprop.3>
 800276c:	b9a8      	cbnz	r0, 800279a <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 800276e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002770:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8002774:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8002778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 800277c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800277e:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8002780:	3b01      	subs	r3, #1
 8002782:	b29b      	uxth	r3, r3
 8002784:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002786:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002788:	2180      	movs	r1, #128	; 0x80
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800278a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800278e:	4620      	mov	r0, r4
 8002790:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002792:	d10e      	bne.n	80027b2 <HAL_UART_Transmit+0x9a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002794:	f7ff ff6a 	bl	800266c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002798:	b110      	cbz	r0, 80027a0 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 800279a:	2003      	movs	r0, #3
 800279c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80027a0:	882b      	ldrh	r3, [r5, #0]
 80027a2:	6822      	ldr	r2, [r4, #0]
 80027a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027a8:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80027aa:	6923      	ldr	r3, [r4, #16]
 80027ac:	b943      	cbnz	r3, 80027c0 <HAL_UART_Transmit+0xa8>
          pData += 2U;
 80027ae:	3502      	adds	r5, #2
 80027b0:	e7d3      	b.n	800275a <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027b2:	f7ff ff5b 	bl	800266c <UART_WaitOnFlagUntilTimeout.constprop.3>
 80027b6:	2800      	cmp	r0, #0
 80027b8:	d1ef      	bne.n	800279a <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80027ba:	6823      	ldr	r3, [r4, #0]
 80027bc:	782a      	ldrb	r2, [r5, #0]
 80027be:	605a      	str	r2, [r3, #4]
 80027c0:	3501      	adds	r5, #1
 80027c2:	e7ca      	b.n	800275a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80027c4:	2001      	movs	r0, #1
 80027c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80027ca:	2002      	movs	r0, #2
}
 80027cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080027d0 <HAL_UART_Receive_DMA>:
{
 80027d0:	4613      	mov	r3, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 80027d2:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
{
 80027d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80027d8:	2a20      	cmp	r2, #32
{
 80027da:	4605      	mov	r5, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 80027dc:	d138      	bne.n	8002850 <HAL_UART_Receive_DMA+0x80>
    if ((pData == NULL) || (Size == 0U))
 80027de:	2900      	cmp	r1, #0
 80027e0:	d034      	beq.n	800284c <HAL_UART_Receive_DMA+0x7c>
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d032      	beq.n	800284c <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 80027e6:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 80027ea:	2a01      	cmp	r2, #1
 80027ec:	d030      	beq.n	8002850 <HAL_UART_Receive_DMA+0x80>
 80027ee:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027f0:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 80027f2:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80027f6:	2222      	movs	r2, #34	; 0x22
    huart->pRxBuffPtr = pData;
 80027f8:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 80027fa:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027fc:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80027fe:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002802:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8002804:	4a13      	ldr	r2, [pc, #76]	; (8002854 <HAL_UART_Receive_DMA+0x84>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002806:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002808:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800280a:	4a13      	ldr	r2, [pc, #76]	; (8002858 <HAL_UART_Receive_DMA+0x88>)
    huart->hdmarx->XferAbortCallback = NULL;
 800280c:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800280e:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002810:	4a12      	ldr	r2, [pc, #72]	; (800285c <HAL_UART_Receive_DMA+0x8c>)
 8002812:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002814:	460a      	mov	r2, r1
 8002816:	1d31      	adds	r1, r6, #4
 8002818:	f7fe fed6 	bl	80015c8 <HAL_DMA_Start_IT>
    return HAL_OK;
 800281c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_OREFLAG(huart);
 800281e:	682b      	ldr	r3, [r5, #0]
 8002820:	9401      	str	r4, [sp, #4]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	9201      	str	r2, [sp, #4]
 8002826:	685a      	ldr	r2, [r3, #4]
    __HAL_UNLOCK(huart);
 8002828:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    __HAL_UART_CLEAR_OREFLAG(huart);
 800282c:	9201      	str	r2, [sp, #4]
 800282e:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002830:	68da      	ldr	r2, [r3, #12]
 8002832:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002836:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002838:	695a      	ldr	r2, [r3, #20]
 800283a:	f042 0201 	orr.w	r2, r2, #1
 800283e:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002840:	695a      	ldr	r2, [r3, #20]
 8002842:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002846:	615a      	str	r2, [r3, #20]
}
 8002848:	b002      	add	sp, #8
 800284a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800284c:	2001      	movs	r0, #1
 800284e:	e7fb      	b.n	8002848 <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 8002850:	2002      	movs	r0, #2
 8002852:	e7f9      	b.n	8002848 <HAL_UART_Receive_DMA+0x78>
 8002854:	08002863 	.word	0x08002863
 8002858:	0800289d 	.word	0x0800289d
 800285c:	080028a9 	.word	0x080028a9

08002860 <HAL_UART_RxCpltCallback>:
 8002860:	4770      	bx	lr

08002862 <UART_DMAReceiveCplt>:
{
 8002862:	b508      	push	{r3, lr}
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002864:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002866:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f013 0320 	ands.w	r3, r3, #32
 800286e:	d110      	bne.n	8002892 <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 8002870:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002872:	6813      	ldr	r3, [r2, #0]
 8002874:	68d9      	ldr	r1, [r3, #12]
 8002876:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800287a:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800287c:	6959      	ldr	r1, [r3, #20]
 800287e:	f021 0101 	bic.w	r1, r1, #1
 8002882:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002884:	6959      	ldr	r1, [r3, #20]
 8002886:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800288a:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 800288c:	2320      	movs	r3, #32
 800288e:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8002892:	4610      	mov	r0, r2
 8002894:	f7ff ffe4 	bl	8002860 <HAL_UART_RxCpltCallback>
 8002898:	bd08      	pop	{r3, pc}

0800289a <HAL_UART_RxHalfCpltCallback>:
 800289a:	4770      	bx	lr

0800289c <UART_DMARxHalfCplt>:
{
 800289c:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart);
 800289e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80028a0:	f7ff fffb 	bl	800289a <HAL_UART_RxHalfCpltCallback>
 80028a4:	bd08      	pop	{r3, pc}

080028a6 <HAL_UART_ErrorCallback>:
 80028a6:	4770      	bx	lr

080028a8 <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028a8:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 80028aa:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80028ac:	680b      	ldr	r3, [r1, #0]
 80028ae:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80028b0:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 80028b4:	2821      	cmp	r0, #33	; 0x21
 80028b6:	d10a      	bne.n	80028ce <UART_DMAError+0x26>
 80028b8:	0612      	lsls	r2, r2, #24
 80028ba:	d508      	bpl.n	80028ce <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 80028bc:	2200      	movs	r2, #0
 80028be:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80028c0:	68da      	ldr	r2, [r3, #12]
 80028c2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80028c6:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80028c8:	2220      	movs	r2, #32
 80028ca:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80028ce:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80028d0:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 80028d4:	2a22      	cmp	r2, #34	; 0x22
 80028d6:	d106      	bne.n	80028e6 <UART_DMAError+0x3e>
 80028d8:	065b      	lsls	r3, r3, #25
 80028da:	d504      	bpl.n	80028e6 <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 80028dc:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 80028de:	4608      	mov	r0, r1
    huart->RxXferCount = 0x00U;
 80028e0:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80028e2:	f7ff fe7b 	bl	80025dc <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80028e6:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80028e8:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80028ea:	f043 0310 	orr.w	r3, r3, #16
 80028ee:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80028f0:	f7ff ffd9 	bl	80028a6 <HAL_UART_ErrorCallback>
 80028f4:	bd08      	pop	{r3, pc}

080028f6 <RingBuffer_DMA_Count>:
#include "ringbuffer_dma.h"

uint32_t RingBuffer_DMA_Count(RingBuffer_DMA * buffer) {
	// get counter returns the number of remaining data units in the current DMA Stream transfer (total size - received count)
	// current head = start + (size - received count)
	uint8_t const * head = buffer->data + buffer->size - __HAL_DMA_GET_COUNTER(buffer->hdma);
 80028f6:	6883      	ldr	r3, [r0, #8]
 80028f8:	6841      	ldr	r1, [r0, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	6803      	ldr	r3, [r0, #0]
 8002900:	1a8a      	subs	r2, r1, r2
	uint8_t const * tail = buffer->tail_ptr;
 8002902:	68c0      	ldr	r0, [r0, #12]
	uint8_t const * head = buffer->data + buffer->size - __HAL_DMA_GET_COUNTER(buffer->hdma);
 8002904:	4413      	add	r3, r2
	if (head >= tail)
 8002906:	4283      	cmp	r3, r0
 8002908:	eba3 0000 	sub.w	r0, r3, r0
		return head - tail;
	else
		return head - tail + buffer->size;
 800290c:	bf38      	it	cc
 800290e:	1840      	addcc	r0, r0, r1
}
 8002910:	4770      	bx	lr

08002912 <RingBuffer_DMA_GetByte>:

uint8_t RingBuffer_DMA_GetByte(RingBuffer_DMA * buffer) {
	// get counter returns the number of remaining data units in the current DMA Stream transfer (total size - received count)
	// current head = start + (size - received count)
	uint8_t const * head = buffer->data + buffer->size - __HAL_DMA_GET_COUNTER(buffer->hdma);
 8002912:	6882      	ldr	r2, [r0, #8]
uint8_t RingBuffer_DMA_GetByte(RingBuffer_DMA * buffer) {
 8002914:	b530      	push	{r4, r5, lr}
	uint8_t const * head = buffer->data + buffer->size - __HAL_DMA_GET_COUNTER(buffer->hdma);
 8002916:	e890 0030 	ldmia.w	r0, {r4, r5}
 800291a:	6812      	ldr	r2, [r2, #0]
uint8_t RingBuffer_DMA_GetByte(RingBuffer_DMA * buffer) {
 800291c:	4603      	mov	r3, r0
	uint8_t const * head = buffer->data + buffer->size - __HAL_DMA_GET_COUNTER(buffer->hdma);
 800291e:	6851      	ldr	r1, [r2, #4]
	uint8_t const * tail = buffer->tail_ptr;
 8002920:	68c0      	ldr	r0, [r0, #12]
	uint8_t const * head = buffer->data + buffer->size - __HAL_DMA_GET_COUNTER(buffer->hdma);
 8002922:	1a69      	subs	r1, r5, r1
 8002924:	4421      	add	r1, r4

	if (head != tail) {
 8002926:	4288      	cmp	r0, r1
 8002928:	d008      	beq.n	800293c <RingBuffer_DMA_GetByte+0x2a>
		uint8_t c = *buffer->tail_ptr++;
 800292a:	1c42      	adds	r2, r0, #1
		if (buffer->tail_ptr >= buffer->data + buffer->size) {
 800292c:	442c      	add	r4, r5
		uint8_t c = *buffer->tail_ptr++;
 800292e:	60da      	str	r2, [r3, #12]
		if (buffer->tail_ptr >= buffer->data + buffer->size) {
 8002930:	42a2      	cmp	r2, r4
		uint8_t c = *buffer->tail_ptr++;
 8002932:	7800      	ldrb	r0, [r0, #0]
		if (buffer->tail_ptr >= buffer->data + buffer->size) {
 8002934:	d303      	bcc.n	800293e <RingBuffer_DMA_GetByte+0x2c>
			buffer->tail_ptr -= buffer->size;
 8002936:	1b52      	subs	r2, r2, r5
 8002938:	60da      	str	r2, [r3, #12]
 800293a:	bd30      	pop	{r4, r5, pc}
		}
		return c;
	}

	return 0;
 800293c:	2000      	movs	r0, #0
}
 800293e:	bd30      	pop	{r4, r5, pc}

08002940 <RingBuffer_DMA_Init>:

void RingBuffer_DMA_Init(RingBuffer_DMA * buffer, DMA_HandleTypeDef * hdma, uint8_t * data, uint32_t size){
	buffer->data = data; // set array
	buffer->size = size; // and its size
 8002940:	e880 000c 	stmia.w	r0, {r2, r3}
	buffer->hdma = hdma; // initialized DMA
 8002944:	6081      	str	r1, [r0, #8]
	buffer->tail_ptr = data; // tail == head == start of array
 8002946:	60c2      	str	r2, [r0, #12]
 8002948:	4770      	bx	lr
	...

0800294c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800294c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};

  /** Common config 
  */
  hadc1.Instance = ADC1;
 800294e:	4811      	ldr	r0, [pc, #68]	; (8002994 <MX_ADC1_Init+0x48>)
 8002950:	4a11      	ldr	r2, [pc, #68]	; (8002998 <MX_ADC1_Init+0x4c>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8002952:	2300      	movs	r3, #0
  hadc1.Instance = ADC1;
 8002954:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8002956:	2401      	movs	r4, #1
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002958:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  ADC_ChannelConfTypeDef sConfig = {0};
 800295c:	9301      	str	r3, [sp, #4]
 800295e:	9302      	str	r3, [sp, #8]
 8002960:	9303      	str	r3, [sp, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002962:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002964:	7303      	strb	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002966:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002968:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800296a:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 800296c:	6104      	str	r4, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800296e:	f7fe fd11 	bl	8001394 <HAL_ADC_Init>
 8002972:	b108      	cbz	r0, 8002978 <MX_ADC1_Init+0x2c>
  {
    Error_Handler();
 8002974:	f000 fdc4 	bl	8003500 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002978:	2304      	movs	r3, #4
 800297a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800297c:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800297e:	a901      	add	r1, sp, #4
 8002980:	4804      	ldr	r0, [pc, #16]	; (8002994 <MX_ADC1_Init+0x48>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002982:	9402      	str	r4, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002984:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002986:	f7fe fbc5 	bl	8001114 <HAL_ADC_ConfigChannel>
 800298a:	b108      	cbz	r0, 8002990 <MX_ADC1_Init+0x44>
  {
    Error_Handler();
 800298c:	f000 fdb8 	bl	8003500 <Error_Handler>
  }

}
 8002990:	b004      	add	sp, #16
 8002992:	bd10      	pop	{r4, pc}
 8002994:	20000284 	.word	0x20000284
 8002998:	40012400 	.word	0x40012400

0800299c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800299c:	b510      	push	{r4, lr}
 800299e:	4604      	mov	r4, r0
 80029a0:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a2:	2210      	movs	r2, #16
 80029a4:	2100      	movs	r1, #0
 80029a6:	a802      	add	r0, sp, #8
 80029a8:	f001 f8c0 	bl	8003b2c <memset>
  if(adcHandle->Instance==ADC1)
 80029ac:	6822      	ldr	r2, [r4, #0]
 80029ae:	4b10      	ldr	r3, [pc, #64]	; (80029f0 <HAL_ADC_MspInit+0x54>)
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d11b      	bne.n	80029ec <HAL_ADC_MspInit+0x50>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80029b4:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80029b8:	699a      	ldr	r2, [r3, #24]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ba:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80029bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029c0:	619a      	str	r2, [r3, #24]
 80029c2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c4:	480b      	ldr	r0, [pc, #44]	; (80029f4 <HAL_ADC_MspInit+0x58>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80029c6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80029ca:	9200      	str	r2, [sp, #0]
 80029cc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ce:	699a      	ldr	r2, [r3, #24]
 80029d0:	f042 0204 	orr.w	r2, r2, #4
 80029d4:	619a      	str	r2, [r3, #24]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	9301      	str	r3, [sp, #4]
 80029de:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80029e0:	2370      	movs	r3, #112	; 0x70
 80029e2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029e4:	2303      	movs	r3, #3
 80029e6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029e8:	f7fe fe2c 	bl	8001644 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80029ec:	b006      	add	sp, #24
 80029ee:	bd10      	pop	{r4, pc}
 80029f0:	40012400 	.word	0x40012400
 80029f4:	40010800 	.word	0x40010800

080029f8 <ADC_GetValue>:
  }
} 

/* USER CODE BEGIN 1 */
uint32_t ADC_GetValue(uint32_t channel)
{
 80029f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	/* Config ADC channel */
	ADC_ChannelConfTypeDef sConfig;
	sConfig.Channel = channel;
	sConfig.Rank = 1;
 80029fa:	2301      	movs	r3, #1
 80029fc:	9302      	str	r3, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80029fe:	2300      	movs	r3, #0
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002a00:	4c09      	ldr	r4, [pc, #36]	; (8002a28 <ADC_GetValue+0x30>)
 8002a02:	a901      	add	r1, sp, #4
	sConfig.Channel = channel;
 8002a04:	9001      	str	r0, [sp, #4]
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002a06:	4620      	mov	r0, r4
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002a08:	9303      	str	r3, [sp, #12]
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002a0a:	f7fe fb83 	bl	8001114 <HAL_ADC_ConfigChannel>
	/* Start single measurement */
	HAL_ADC_Start(&hadc1);
 8002a0e:	4620      	mov	r0, r4
 8002a10:	f7fe fc3c 	bl	800128c <HAL_ADC_Start>
	/* Wait until measurement is completed */
	HAL_ADC_PollForConversion(&hadc1, 100);
 8002a14:	2164      	movs	r1, #100	; 0x64
 8002a16:	4620      	mov	r0, r4
 8002a18:	f7fe fada 	bl	8000fd0 <HAL_ADC_PollForConversion>
	/* Obtain the measured value*/
	uint32_t value = HAL_ADC_GetValue(&hadc1);
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	f7fe fb75 	bl	800110c <HAL_ADC_GetValue>
	return value;
}
 8002a22:	b004      	add	sp, #16
 8002a24:	bd10      	pop	{r4, pc}
 8002a26:	bf00      	nop
 8002a28:	20000284 	.word	0x20000284

08002a2c <MX_DMA_Init>:
  */
void MX_DMA_Init(void) 
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a2c:	4b0a      	ldr	r3, [pc, #40]	; (8002a58 <MX_DMA_Init+0x2c>)
{
 8002a2e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a30:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 1, 0);
 8002a32:	2101      	movs	r1, #1
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a34:	f042 0201 	orr.w	r2, r2, #1
 8002a38:	615a      	str	r2, [r3, #20]
 8002a3a:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 1, 0);
 8002a3c:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 1, 0);
 8002a44:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a46:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 1, 0);
 8002a48:	f7fe fd36 	bl	80014b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002a4c:	2010      	movs	r0, #16
 8002a4e:	f7fe fd67 	bl	8001520 <HAL_NVIC_EnableIRQ>

}
 8002a52:	b003      	add	sp, #12
 8002a54:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a58:	40021000 	.word	0x40021000

08002a5c <DWT_DelayUpdate>:
extern uint32_t SystemCoreClock;
static uint32_t Delay_us, Delay_ms;

void DWT_DelayUpdate(void)
{
    Delay_ms = SystemCoreClock / 1000;    //     .
 8002a5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002a60:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <DWT_DelayUpdate+0x1c>)
 8002a62:	4906      	ldr	r1, [pc, #24]	; (8002a7c <DWT_DelayUpdate+0x20>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	fbb3 f2f2 	udiv	r2, r3, r2
 8002a6a:	600a      	str	r2, [r1, #0]
    Delay_us = SystemCoreClock / 1000000; //     .
 8002a6c:	4a04      	ldr	r2, [pc, #16]	; (8002a80 <DWT_DelayUpdate+0x24>)
 8002a6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a72:	4a04      	ldr	r2, [pc, #16]	; (8002a84 <DWT_DelayUpdate+0x28>)
 8002a74:	6013      	str	r3, [r2, #0]
 8002a76:	4770      	bx	lr
 8002a78:	20000044 	.word	0x20000044
 8002a7c:	20000238 	.word	0x20000238
 8002a80:	000f4240 	.word	0x000f4240
 8002a84:	2000023c 	.word	0x2000023c

08002a88 <DWT_Init>:
}

void DWT_Init(void)
{
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002a88:	4a05      	ldr	r2, [pc, #20]	; (8002aa0 <DWT_Init+0x18>)
 8002a8a:	68d3      	ldr	r3, [r2, #12]
 8002a8c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a90:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002a92:	4a04      	ldr	r2, [pc, #16]	; (8002aa4 <DWT_Init+0x1c>)
 8002a94:	6813      	ldr	r3, [r2, #0]
 8002a96:	f043 0301 	orr.w	r3, r3, #1
 8002a9a:	6013      	str	r3, [r2, #0]
    DWT_DelayUpdate();
 8002a9c:	f7ff bfde 	b.w	8002a5c <DWT_DelayUpdate>
 8002aa0:	e000edf0 	.word	0xe000edf0
 8002aa4:	e0001000 	.word	0xe0001000

08002aa8 <DWT_Delay_ms>:
}

void DWT_Delay_ms(uint32_t ms) //  
{
    uint32_t Count = DWT->CYCCNT;
    ms = ms * Delay_ms;
 8002aa8:	4a04      	ldr	r2, [pc, #16]	; (8002abc <DWT_Delay_ms+0x14>)
    uint32_t Count = DWT->CYCCNT;
 8002aaa:	4b05      	ldr	r3, [pc, #20]	; (8002ac0 <DWT_Delay_ms+0x18>)
    ms = ms * Delay_ms;
 8002aac:	6812      	ldr	r2, [r2, #0]
    uint32_t Count = DWT->CYCCNT;
 8002aae:	6859      	ldr	r1, [r3, #4]
    ms = ms * Delay_ms;
 8002ab0:	4350      	muls	r0, r2
    while((DWT->CYCCNT - Count) < ms);
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	1a52      	subs	r2, r2, r1
 8002ab6:	4290      	cmp	r0, r2
 8002ab8:	d8fb      	bhi.n	8002ab2 <DWT_Delay_ms+0xa>
}
 8002aba:	4770      	bx	lr
 8002abc:	20000238 	.word	0x20000238
 8002ac0:	e0001000 	.word	0xe0001000

08002ac4 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac4:	2210      	movs	r2, #16
{
 8002ac6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002aca:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002acc:	eb0d 0002 	add.w	r0, sp, r2
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	f001 f82b 	bl	8003b2c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ad6:	4b38      	ldr	r3, [pc, #224]	; (8002bb8 <MX_GPIO_Init+0xf4>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002ad8:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 8002bc4 <MX_GPIO_Init+0x100>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002adc:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PWM_SWITCH_Pin|CONTROL_CH_HEATER_Pin|CONTROL_FAN_Pin|PWM_PUMP_Pin, GPIO_PIN_RESET);
 8002ade:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8002bc8 <MX_GPIO_Init+0x104>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ae2:	f042 0210 	orr.w	r2, r2, #16
 8002ae6:	619a      	str	r2, [r3, #24]
 8002ae8:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CONTROL_Cooler_Pin|CONTROL_Hum_Pin|CONTROL_WPoolPump_Pin|CONTROL_WH_Pin, GPIO_PIN_RESET);
 8002aea:	4d34      	ldr	r5, [pc, #208]	; (8002bbc <MX_GPIO_Init+0xf8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aec:	f002 0210 	and.w	r2, r2, #16
 8002af0:	9200      	str	r2, [sp, #0]
 8002af2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002af4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002af6:	4648      	mov	r0, r9
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002af8:	f042 0220 	orr.w	r2, r2, #32
 8002afc:	619a      	str	r2, [r3, #24]
 8002afe:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002b00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b04:	f002 0220 	and.w	r2, r2, #32
 8002b08:	9201      	str	r2, [sp, #4]
 8002b0a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0c:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0e:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b10:	f042 0204 	orr.w	r2, r2, #4
 8002b14:	619a      	str	r2, [r3, #24]
 8002b16:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b18:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b1a:	f002 0204 	and.w	r2, r2, #4
 8002b1e:	9202      	str	r2, [sp, #8]
 8002b20:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b22:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b24:	2602      	movs	r6, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b26:	f042 0208 	orr.w	r2, r2, #8
 8002b2a:	619a      	str	r2, [r3, #24]
 8002b2c:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002b2e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b30:	f003 0308 	and.w	r3, r3, #8
 8002b34:	9303      	str	r3, [sp, #12]
 8002b36:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002b38:	f7fe fe66 	bl	8001808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, PWM_SWITCH_Pin|CONTROL_CH_HEATER_Pin|CONTROL_FAN_Pin|PWM_PUMP_Pin, GPIO_PIN_RESET);
 8002b3c:	4640      	mov	r0, r8
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 8002b44:	f7fe fe60 	bl	8001808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CONTROL_Cooler_Pin|CONTROL_Hum_Pin|CONTROL_WPoolPump_Pin|CONTROL_WH_Pin, GPIO_PIN_RESET);
 8002b48:	2200      	movs	r2, #0
 8002b4a:	4628      	mov	r0, r5
 8002b4c:	f640 4103 	movw	r1, #3075	; 0xc03
 8002b50:	f7fe fe5a 	bl	8001808 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002b54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b58:	a904      	add	r1, sp, #16
 8002b5a:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002b5c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b5e:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b60:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b62:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b64:	f7fe fd6e 	bl	8001644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PWM_SWITCH_Pin|CONTROL_CH_HEATER_Pin|CONTROL_FAN_Pin|PWM_PUMP_Pin;
 8002b68:	f44f 63f0 	mov.w	r3, #1920	; 0x780
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b6c:	a904      	add	r1, sp, #16
 8002b6e:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = PWM_SWITCH_Pin|CONTROL_CH_HEATER_Pin|CONTROL_FAN_Pin|PWM_PUMP_Pin;
 8002b70:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b72:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b76:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b78:	f7fe fd64 	bl	8001644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CONTROL_Cooler_Pin|CONTROL_Hum_Pin|CONTROL_WPoolPump_Pin|CONTROL_WH_Pin;
 8002b7c:	f640 4303 	movw	r3, #3075	; 0xc03
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b80:	a904      	add	r1, sp, #16
 8002b82:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = CONTROL_Cooler_Pin|CONTROL_Hum_Pin|CONTROL_WPoolPump_Pin|CONTROL_WH_Pin;
 8002b84:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b86:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b88:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8a:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b8c:	f7fe fd5a 	bl	8001644 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b90:	2308      	movs	r3, #8
 8002b92:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002b94:	4b0a      	ldr	r3, [pc, #40]	; (8002bc0 <MX_GPIO_Init+0xfc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b96:	a904      	add	r1, sp, #16
 8002b98:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002b9a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b9e:	f7fe fd51 	bl	8001644 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002ba2:	4622      	mov	r2, r4
 8002ba4:	4621      	mov	r1, r4
 8002ba6:	2009      	movs	r0, #9
 8002ba8:	f7fe fc86 	bl	80014b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002bac:	2009      	movs	r0, #9
 8002bae:	f7fe fcb7 	bl	8001520 <HAL_NVIC_EnableIRQ>

}
 8002bb2:	b009      	add	sp, #36	; 0x24
 8002bb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	40010c00 	.word	0x40010c00
 8002bc0:	10310000 	.word	0x10310000
 8002bc4:	40011000 	.word	0x40011000
 8002bc8:	40010800 	.word	0x40010800

08002bcc <Process_Command>:
  /* USER CODE END 3 */
}

/* USER CODE BEGIN 4 */
void Process_Command(char * command)
{
 8002bcc:	b510      	push	{r4, lr}
	if(strcmp(command,"STOP") == 0)
 8002bce:	4926      	ldr	r1, [pc, #152]	; (8002c68 <Process_Command+0x9c>)
{
 8002bd0:	4604      	mov	r4, r0
	if(strcmp(command,"STOP") == 0)
 8002bd2:	f7fd fabd 	bl	8000150 <strcmp>
 8002bd6:	b930      	cbnz	r0, 8002be6 <Process_Command+0x1a>
	{
	  	status_Flag = STOP;
 8002bd8:	4b24      	ldr	r3, [pc, #144]	; (8002c6c <Process_Command+0xa0>)
	  	sprintf((char *) tx,"Installation STOP\r\n");
 8002bda:	4925      	ldr	r1, [pc, #148]	; (8002c70 <Process_Command+0xa4>)
	  	status_Flag = STOP;
 8002bdc:	7018      	strb	r0, [r3, #0]
	  	status_Flag = START;
	  	sprintf((char *) tx, "Installation START\r\n");
		millisecondsDelay_PWM = Filling_Factor.FillingFactor_PumpPWM/10;
	}
  	else
  		sprintf((char *) tx, "command unknown\r\n");
 8002bde:	4825      	ldr	r0, [pc, #148]	; (8002c74 <Process_Command+0xa8>)
 8002be0:	f000 ffd0 	bl	8003b84 <strcpy>
 8002be4:	e020      	b.n	8002c28 <Process_Command+0x5c>
	else if(strcmp(command,"SETTINGS") == 0)
 8002be6:	4924      	ldr	r1, [pc, #144]	; (8002c78 <Process_Command+0xac>)
 8002be8:	4620      	mov	r0, r4
 8002bea:	f7fd fab1 	bl	8000150 <strcmp>
 8002bee:	b920      	cbnz	r0, 8002bfa <Process_Command+0x2e>
	  	status_Flag = SETTINGS;
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	4b1e      	ldr	r3, [pc, #120]	; (8002c6c <Process_Command+0xa0>)
	  	sprintf((char *) tx,"Installation settings\r\n");
 8002bf4:	4921      	ldr	r1, [pc, #132]	; (8002c7c <Process_Command+0xb0>)
	  	status_Flag = SETTINGS;
 8002bf6:	701a      	strb	r2, [r3, #0]
 8002bf8:	e7f1      	b.n	8002bde <Process_Command+0x12>
	else if((strcmp(command,"WRON_LIMITS") == 0) && (status_Flag == SETTINGS))
 8002bfa:	4921      	ldr	r1, [pc, #132]	; (8002c80 <Process_Command+0xb4>)
 8002bfc:	4620      	mov	r0, r4
 8002bfe:	f7fd faa7 	bl	8000150 <strcmp>
 8002c02:	b930      	cbnz	r0, 8002c12 <Process_Command+0x46>
 8002c04:	4b19      	ldr	r3, [pc, #100]	; (8002c6c <Process_Command+0xa0>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d102      	bne.n	8002c12 <Process_Command+0x46>
		Write_LimitsFlag = TRUE;
 8002c0c:	4a1d      	ldr	r2, [pc, #116]	; (8002c84 <Process_Command+0xb8>)
		millisecondsDelay_PWM = Filling_Factor.FillingFactor_PumpPWM/10;
 8002c0e:	7013      	strb	r3, [r2, #0]
 8002c10:	e00a      	b.n	8002c28 <Process_Command+0x5c>
	else if((strcmp(command,"WROFF_LIMITS") == 0) && (status_Flag == SETTINGS))
 8002c12:	491d      	ldr	r1, [pc, #116]	; (8002c88 <Process_Command+0xbc>)
 8002c14:	4620      	mov	r0, r4
 8002c16:	f7fd fa9b 	bl	8000150 <strcmp>
 8002c1a:	b980      	cbnz	r0, 8002c3e <Process_Command+0x72>
 8002c1c:	4b13      	ldr	r3, [pc, #76]	; (8002c6c <Process_Command+0xa0>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d10c      	bne.n	8002c3e <Process_Command+0x72>
		Write_LimitsFlag = FALSE;
 8002c24:	4b17      	ldr	r3, [pc, #92]	; (8002c84 <Process_Command+0xb8>)
 8002c26:	7018      	strb	r0, [r3, #0]
  	HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002c28:	4812      	ldr	r0, [pc, #72]	; (8002c74 <Process_Command+0xa8>)
 8002c2a:	f7fd fa9b 	bl	8000164 <strlen>
}
 8002c2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  	HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002c32:	b282      	uxth	r2, r0
 8002c34:	2364      	movs	r3, #100	; 0x64
 8002c36:	490f      	ldr	r1, [pc, #60]	; (8002c74 <Process_Command+0xa8>)
 8002c38:	4814      	ldr	r0, [pc, #80]	; (8002c8c <Process_Command+0xc0>)
 8002c3a:	f7ff bd6d 	b.w	8002718 <HAL_UART_Transmit>
	else if(strcmp(command,"START") == 0)
 8002c3e:	4914      	ldr	r1, [pc, #80]	; (8002c90 <Process_Command+0xc4>)
 8002c40:	4620      	mov	r0, r4
 8002c42:	f7fd fa85 	bl	8000150 <strcmp>
 8002c46:	b968      	cbnz	r0, 8002c64 <Process_Command+0x98>
	  	status_Flag = START;
 8002c48:	2202      	movs	r2, #2
 8002c4a:	4b08      	ldr	r3, [pc, #32]	; (8002c6c <Process_Command+0xa0>)
	  	sprintf((char *) tx, "Installation START\r\n");
 8002c4c:	4911      	ldr	r1, [pc, #68]	; (8002c94 <Process_Command+0xc8>)
 8002c4e:	4809      	ldr	r0, [pc, #36]	; (8002c74 <Process_Command+0xa8>)
	  	status_Flag = START;
 8002c50:	701a      	strb	r2, [r3, #0]
	  	sprintf((char *) tx, "Installation START\r\n");
 8002c52:	f000 ff97 	bl	8003b84 <strcpy>
		millisecondsDelay_PWM = Filling_Factor.FillingFactor_PumpPWM/10;
 8002c56:	220a      	movs	r2, #10
 8002c58:	4b0f      	ldr	r3, [pc, #60]	; (8002c98 <Process_Command+0xcc>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c60:	4a0e      	ldr	r2, [pc, #56]	; (8002c9c <Process_Command+0xd0>)
 8002c62:	e7d4      	b.n	8002c0e <Process_Command+0x42>
  		sprintf((char *) tx, "command unknown\r\n");
 8002c64:	490e      	ldr	r1, [pc, #56]	; (8002ca0 <Process_Command+0xd4>)
 8002c66:	e7ba      	b.n	8002bde <Process_Command+0x12>
 8002c68:	08005bc5 	.word	0x08005bc5
 8002c6c:	2000026c 	.word	0x2000026c
 8002c70:	08005bca 	.word	0x08005bca
 8002c74:	20000406 	.word	0x20000406
 8002c78:	08005bde 	.word	0x08005bde
 8002c7c:	08005be7 	.word	0x08005be7
 8002c80:	08005bff 	.word	0x08005bff
 8002c84:	2000025c 	.word	0x2000025c
 8002c88:	08005c0b 	.word	0x08005c0b
 8002c8c:	200005b0 	.word	0x200005b0
 8002c90:	08005c18 	.word	0x08005c18
 8002c94:	08005c1e 	.word	0x08005c1e
 8002c98:	20000243 	.word	0x20000243
 8002c9c:	20000264 	.word	0x20000264
 8002ca0:	08005c33 	.word	0x08005c33

08002ca4 <Info_Sensors>:

void Info_Sensors()
{
 8002ca4:	b537      	push	{r0, r1, r2, r4, r5, lr}
		sprintf((char *) tx, "GH_T=%dC, GH_RH=%d%%, S_T=%dC\r\n", valuesOfDHT11.TEMP_DHT11, valuesOfDHT11.RH_DHT11, valuesOfDS18B20.TEMP_DS18B20);
 8002ca6:	4915      	ldr	r1, [pc, #84]	; (8002cfc <Info_Sensors+0x58>)
 8002ca8:	4c15      	ldr	r4, [pc, #84]	; (8002d00 <Info_Sensors+0x5c>)
 8002caa:	88c9      	ldrh	r1, [r1, #6]
 8002cac:	4a15      	ldr	r2, [pc, #84]	; (8002d04 <Info_Sensors+0x60>)
 8002cae:	4620      	mov	r0, r4
 8002cb0:	8853      	ldrh	r3, [r2, #2]
 8002cb2:	8892      	ldrh	r2, [r2, #4]
 8002cb4:	9100      	str	r1, [sp, #0]
 8002cb6:	4914      	ldr	r1, [pc, #80]	; (8002d08 <Info_Sensors+0x64>)
 8002cb8:	f000 ff40 	bl	8003b3c <siprintf>
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002cbc:	4620      	mov	r0, r4
 8002cbe:	f7fd fa51 	bl	8000164 <strlen>
 8002cc2:	4d12      	ldr	r5, [pc, #72]	; (8002d0c <Info_Sensors+0x68>)
 8002cc4:	b282      	uxth	r2, r0
 8002cc6:	4621      	mov	r1, r4
 8002cc8:	2364      	movs	r3, #100	; 0x64
 8002cca:	4628      	mov	r0, r5
 8002ccc:	f7ff fd24 	bl	8002718 <HAL_UART_Transmit>

		sprintf((char *) tx, "CO2=%d ppm, PH=%d pH, FOTO=%d Lx\r\n\r\n", sensors_Data[0], sensors_Data[1], sensors_Data[2]);
 8002cd0:	490f      	ldr	r1, [pc, #60]	; (8002d10 <Info_Sensors+0x6c>)
 8002cd2:	4620      	mov	r0, r4
 8002cd4:	884b      	ldrh	r3, [r1, #2]
 8002cd6:	880a      	ldrh	r2, [r1, #0]
 8002cd8:	8889      	ldrh	r1, [r1, #4]
 8002cda:	9100      	str	r1, [sp, #0]
 8002cdc:	490d      	ldr	r1, [pc, #52]	; (8002d14 <Info_Sensors+0x70>)
 8002cde:	f000 ff2d 	bl	8003b3c <siprintf>
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002ce2:	4620      	mov	r0, r4
 8002ce4:	f7fd fa3e 	bl	8000164 <strlen>
 8002ce8:	2364      	movs	r3, #100	; 0x64
 8002cea:	b282      	uxth	r2, r0
 8002cec:	4621      	mov	r1, r4
 8002cee:	4628      	mov	r0, r5
}
 8002cf0:	b003      	add	sp, #12
 8002cf2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002cf6:	f7ff bd0f 	b.w	8002718 <HAL_UART_Transmit>
 8002cfa:	bf00      	nop
 8002cfc:	200002d6 	.word	0x200002d6
 8002d00:	20000406 	.word	0x20000406
 8002d04:	2000046a 	.word	0x2000046a
 8002d08:	08005b80 	.word	0x08005b80
 8002d0c:	200005b0 	.word	0x200005b0
 8002d10:	20000484 	.word	0x20000484
 8002d14:	08005ba0 	.word	0x08005ba0

08002d18 <Transforming_DataAnalogSensors>:

}


void Transforming_DataAnalogSensors(void)
{
 8002d18:	b570      	push	{r4, r5, r6, lr}

	for(int i = 0; i < 3; i++)
 8002d1a:	2400      	movs	r4, #0
	{
		adc_buf[i] = ADC_GetValue(array_ADC_CH[i]);
 8002d1c:	4e1b      	ldr	r6, [pc, #108]	; (8002d8c <Transforming_DataAnalogSensors+0x74>)
 8002d1e:	4d1c      	ldr	r5, [pc, #112]	; (8002d90 <Transforming_DataAnalogSensors+0x78>)
 8002d20:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002d24:	f7ff fe68 	bl	80029f8 <ADC_GetValue>
 8002d28:	f825 0014 	strh.w	r0, [r5, r4, lsl #1]
	for(int i = 0; i < 3; i++)
 8002d2c:	3401      	adds	r4, #1
 8002d2e:	2c03      	cmp	r4, #3
 8002d30:	d1f6      	bne.n	8002d20 <Transforming_DataAnalogSensors+0x8>
	}
	sensors_Data[0] = adc_buf[0]/16;
 8002d32:	882b      	ldrh	r3, [r5, #0]
 8002d34:	4c17      	ldr	r4, [pc, #92]	; (8002d94 <Transforming_DataAnalogSensors+0x7c>)
 8002d36:	091b      	lsrs	r3, r3, #4
 8002d38:	8023      	strh	r3, [r4, #0]
	sensors_Data[1] = (14 * adc_buf[1])/4096;
 8002d3a:	230e      	movs	r3, #14
	Foto_Result.Foto_Resistence = (adc_buf[2]*RESISTENCE)/(4095-adc_buf[2]);
 8002d3c:	f242 3028 	movw	r0, #9000	; 0x2328
	sensors_Data[1] = (14 * adc_buf[1])/4096;
 8002d40:	886a      	ldrh	r2, [r5, #2]
 8002d42:	4353      	muls	r3, r2
 8002d44:	131b      	asrs	r3, r3, #12
 8002d46:	8063      	strh	r3, [r4, #2]
	Foto_Result.Foto_Resistence = (adc_buf[2]*RESISTENCE)/(4095-adc_buf[2]);
 8002d48:	88ab      	ldrh	r3, [r5, #4]
 8002d4a:	4358      	muls	r0, r3
 8002d4c:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 8002d50:	330f      	adds	r3, #15
 8002d52:	fb90 f0f3 	sdiv	r0, r0, r3
 8002d56:	f7fd ff4f 	bl	8000bf8 <__aeabi_i2f>
 8002d5a:	4b0f      	ldr	r3, [pc, #60]	; (8002d98 <Transforming_DataAnalogSensors+0x80>)
 8002d5c:	4601      	mov	r1, r0
 8002d5e:	6018      	str	r0, [r3, #0]
	sensors_Data[2] = pow(10, (log10(RES_ON1LUX/Foto_Result.Foto_Resistence)/GAMMA));
 8002d60:	480e      	ldr	r0, [pc, #56]	; (8002d9c <Transforming_DataAnalogSensors+0x84>)
 8002d62:	f7fe f851 	bl	8000e08 <__aeabi_fdiv>
 8002d66:	f7fd fb69 	bl	800043c <__aeabi_f2d>
 8002d6a:	f001 fbf9 	bl	8004560 <log10>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	460b      	mov	r3, r1
 8002d72:	f7fd fa05 	bl	8000180 <__adddf3>
 8002d76:	4602      	mov	r2, r0
 8002d78:	460b      	mov	r3, r1
 8002d7a:	2000      	movs	r0, #0
 8002d7c:	4908      	ldr	r1, [pc, #32]	; (8002da0 <Transforming_DataAnalogSensors+0x88>)
 8002d7e:	f001 fc69 	bl	8004654 <pow>
 8002d82:	f7fd fe5f 	bl	8000a44 <__aeabi_d2uiz>
 8002d86:	80a0      	strh	r0, [r4, #4]
 8002d88:	bd70      	pop	{r4, r5, r6, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20000038 	.word	0x20000038
 8002d90:	20000490 	.word	0x20000490
 8002d94:	20000484 	.word	0x20000484
 8002d98:	20000248 	.word	0x20000248
 8002d9c:	47927c00 	.word	0x47927c00
 8002da0:	40240000 	.word	0x40240000

08002da4 <Answer_OK>:
}

void Answer_OK(void)
{
 8002da4:	b510      	push	{r4, lr}
	sprintf((char *) tx, "OK\r\n");
 8002da6:	4c08      	ldr	r4, [pc, #32]	; (8002dc8 <Answer_OK+0x24>)
 8002da8:	4908      	ldr	r1, [pc, #32]	; (8002dcc <Answer_OK+0x28>)
 8002daa:	4620      	mov	r0, r4
 8002dac:	f000 feea 	bl	8003b84 <strcpy>
	HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002db0:	4620      	mov	r0, r4
 8002db2:	f7fd f9d7 	bl	8000164 <strlen>
 8002db6:	4621      	mov	r1, r4
}
 8002db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002dbc:	b282      	uxth	r2, r0
 8002dbe:	2364      	movs	r3, #100	; 0x64
 8002dc0:	4803      	ldr	r0, [pc, #12]	; (8002dd0 <Answer_OK+0x2c>)
 8002dc2:	f7ff bca9 	b.w	8002718 <HAL_UART_Transmit>
 8002dc6:	bf00      	nop
 8002dc8:	20000406 	.word	0x20000406
 8002dcc:	08005b68 	.word	0x08005b68
 8002dd0:	200005b0 	.word	0x200005b0

08002dd4 <Answer_UnknownParameter>:

void Answer_UnknownParameter(void)
{
 8002dd4:	b510      	push	{r4, lr}
	sprintf((char *) tx, "Uknown Parameter\r\n");
 8002dd6:	4c08      	ldr	r4, [pc, #32]	; (8002df8 <Answer_UnknownParameter+0x24>)
 8002dd8:	4908      	ldr	r1, [pc, #32]	; (8002dfc <Answer_UnknownParameter+0x28>)
 8002dda:	4620      	mov	r0, r4
 8002ddc:	f000 fed2 	bl	8003b84 <strcpy>
	HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002de0:	4620      	mov	r0, r4
 8002de2:	f7fd f9bf 	bl	8000164 <strlen>
 8002de6:	4621      	mov	r1, r4
}
 8002de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002dec:	b282      	uxth	r2, r0
 8002dee:	2364      	movs	r3, #100	; 0x64
 8002df0:	4803      	ldr	r0, [pc, #12]	; (8002e00 <Answer_UnknownParameter+0x2c>)
 8002df2:	f7ff bc91 	b.w	8002718 <HAL_UART_Transmit>
 8002df6:	bf00      	nop
 8002df8:	20000406 	.word	0x20000406
 8002dfc:	08005b6d 	.word	0x08005b6d
 8002e00:	200005b0 	.word	0x200005b0

08002e04 <write_Limits>:

void write_Limits()
{
	if(Write_LimitsFlag == TRUE)
 8002e04:	4b3f      	ldr	r3, [pc, #252]	; (8002f04 <write_Limits+0x100>)
{
 8002e06:	b570      	push	{r4, r5, r6, lr}
	if(Write_LimitsFlag == TRUE)
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d179      	bne.n	8002f02 <write_Limits+0xfe>
	{
		sprintf((char *) tx, "GHTEMP=[%d,%d]C;\r\n", LowLimit.GHTemp_LowerLimit, UpLimit.GHTemp_UpperLimit);
 8002e0e:	4d3e      	ldr	r5, [pc, #248]	; (8002f08 <write_Limits+0x104>)
 8002e10:	4c3e      	ldr	r4, [pc, #248]	; (8002f0c <write_Limits+0x108>)
 8002e12:	782b      	ldrb	r3, [r5, #0]
 8002e14:	7822      	ldrb	r2, [r4, #0]
 8002e16:	493e      	ldr	r1, [pc, #248]	; (8002f10 <write_Limits+0x10c>)
 8002e18:	483e      	ldr	r0, [pc, #248]	; (8002f14 <write_Limits+0x110>)
 8002e1a:	f000 fe8f 	bl	8003b3c <siprintf>
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002e1e:	483d      	ldr	r0, [pc, #244]	; (8002f14 <write_Limits+0x110>)
 8002e20:	f7fd f9a0 	bl	8000164 <strlen>
 8002e24:	2364      	movs	r3, #100	; 0x64
 8002e26:	b282      	uxth	r2, r0
 8002e28:	493a      	ldr	r1, [pc, #232]	; (8002f14 <write_Limits+0x110>)
 8002e2a:	483b      	ldr	r0, [pc, #236]	; (8002f18 <write_Limits+0x114>)
 8002e2c:	f7ff fc74 	bl	8002718 <HAL_UART_Transmit>
		sprintf((char *) tx, "GHRH=[%d,%d]%%;\r\n",   LowLimit.GHRh_LowerLimit, UpLimit.GHRh_UpperLimit);
 8002e30:	786b      	ldrb	r3, [r5, #1]
 8002e32:	7862      	ldrb	r2, [r4, #1]
 8002e34:	4939      	ldr	r1, [pc, #228]	; (8002f1c <write_Limits+0x118>)
 8002e36:	4837      	ldr	r0, [pc, #220]	; (8002f14 <write_Limits+0x110>)
 8002e38:	f000 fe80 	bl	8003b3c <siprintf>
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002e3c:	4835      	ldr	r0, [pc, #212]	; (8002f14 <write_Limits+0x110>)
 8002e3e:	f7fd f991 	bl	8000164 <strlen>
 8002e42:	2364      	movs	r3, #100	; 0x64
 8002e44:	b282      	uxth	r2, r0
 8002e46:	4933      	ldr	r1, [pc, #204]	; (8002f14 <write_Limits+0x110>)
 8002e48:	4833      	ldr	r0, [pc, #204]	; (8002f18 <write_Limits+0x114>)
 8002e4a:	f7ff fc65 	bl	8002718 <HAL_UART_Transmit>
		sprintf((char *) tx, "PH=[%d,%d];\r\n",     LowLimit.Ph_LowerLimit, UpLimit.Ph_UpperLimit);
 8002e4e:	78ab      	ldrb	r3, [r5, #2]
 8002e50:	78a2      	ldrb	r2, [r4, #2]
 8002e52:	4933      	ldr	r1, [pc, #204]	; (8002f20 <write_Limits+0x11c>)
 8002e54:	482f      	ldr	r0, [pc, #188]	; (8002f14 <write_Limits+0x110>)
 8002e56:	f000 fe71 	bl	8003b3c <siprintf>
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002e5a:	482e      	ldr	r0, [pc, #184]	; (8002f14 <write_Limits+0x110>)
 8002e5c:	f7fd f982 	bl	8000164 <strlen>
 8002e60:	2364      	movs	r3, #100	; 0x64
 8002e62:	b282      	uxth	r2, r0
 8002e64:	492b      	ldr	r1, [pc, #172]	; (8002f14 <write_Limits+0x110>)
 8002e66:	482c      	ldr	r0, [pc, #176]	; (8002f18 <write_Limits+0x114>)
 8002e68:	f7ff fc56 	bl	8002718 <HAL_UART_Transmit>
		sprintf((char *) tx, "PWMPUMP=%d%% ;\r\n", 	Filling_Factor.FillingFactor_PumpPWM);
 8002e6c:	4b2d      	ldr	r3, [pc, #180]	; (8002f24 <write_Limits+0x120>)
 8002e6e:	492e      	ldr	r1, [pc, #184]	; (8002f28 <write_Limits+0x124>)
 8002e70:	781a      	ldrb	r2, [r3, #0]
 8002e72:	4828      	ldr	r0, [pc, #160]	; (8002f14 <write_Limits+0x110>)
 8002e74:	f000 fe62 	bl	8003b3c <siprintf>
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002e78:	4826      	ldr	r0, [pc, #152]	; (8002f14 <write_Limits+0x110>)
 8002e7a:	f7fd f973 	bl	8000164 <strlen>
		sprintf((char *) tx, "LIGHT=%d Lx;\r\n", 	CriticalParameters.Foto_CriticalValue);
 8002e7e:	4c2b      	ldr	r4, [pc, #172]	; (8002f2c <write_Limits+0x128>)
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002e80:	2364      	movs	r3, #100	; 0x64
 8002e82:	b282      	uxth	r2, r0
 8002e84:	4923      	ldr	r1, [pc, #140]	; (8002f14 <write_Limits+0x110>)
 8002e86:	4824      	ldr	r0, [pc, #144]	; (8002f18 <write_Limits+0x114>)
 8002e88:	f7ff fc46 	bl	8002718 <HAL_UART_Transmit>
		sprintf((char *) tx, "LIGHT=%d Lx;\r\n", 	CriticalParameters.Foto_CriticalValue);
 8002e8c:	8822      	ldrh	r2, [r4, #0]
 8002e8e:	4928      	ldr	r1, [pc, #160]	; (8002f30 <write_Limits+0x12c>)
 8002e90:	4820      	ldr	r0, [pc, #128]	; (8002f14 <write_Limits+0x110>)
 8002e92:	f000 fe53 	bl	8003b3c <siprintf>
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002e96:	481f      	ldr	r0, [pc, #124]	; (8002f14 <write_Limits+0x110>)
 8002e98:	f7fd f964 	bl	8000164 <strlen>
 8002e9c:	2364      	movs	r3, #100	; 0x64
 8002e9e:	b282      	uxth	r2, r0
 8002ea0:	491c      	ldr	r1, [pc, #112]	; (8002f14 <write_Limits+0x110>)
 8002ea2:	481d      	ldr	r0, [pc, #116]	; (8002f18 <write_Limits+0x114>)
 8002ea4:	f7ff fc38 	bl	8002718 <HAL_UART_Transmit>
		sprintf((char *) tx, "CRIT_CO=%d ppm;\r\n", 	CriticalParameters.CO_CriticalValue);
 8002ea8:	88a2      	ldrh	r2, [r4, #4]
 8002eaa:	4922      	ldr	r1, [pc, #136]	; (8002f34 <write_Limits+0x130>)
 8002eac:	4819      	ldr	r0, [pc, #100]	; (8002f14 <write_Limits+0x110>)
 8002eae:	f000 fe45 	bl	8003b3c <siprintf>
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002eb2:	4818      	ldr	r0, [pc, #96]	; (8002f14 <write_Limits+0x110>)
 8002eb4:	f7fd f956 	bl	8000164 <strlen>
		sprintf((char *) tx, "PIPE_DELAY=%d min;\r\n", 		Delays.TimePipe_PumpDelay);
 8002eb8:	4c1f      	ldr	r4, [pc, #124]	; (8002f38 <write_Limits+0x134>)
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002eba:	2364      	movs	r3, #100	; 0x64
 8002ebc:	b282      	uxth	r2, r0
 8002ebe:	4915      	ldr	r1, [pc, #84]	; (8002f14 <write_Limits+0x110>)
 8002ec0:	4815      	ldr	r0, [pc, #84]	; (8002f18 <write_Limits+0x114>)
 8002ec2:	f7ff fc29 	bl	8002718 <HAL_UART_Transmit>
		sprintf((char *) tx, "PIPE_DELAY=%d min;\r\n", 		Delays.TimePipe_PumpDelay);
 8002ec6:	7822      	ldrb	r2, [r4, #0]
 8002ec8:	491c      	ldr	r1, [pc, #112]	; (8002f3c <write_Limits+0x138>)
 8002eca:	4812      	ldr	r0, [pc, #72]	; (8002f14 <write_Limits+0x110>)
 8002ecc:	f000 fe36 	bl	8003b3c <siprintf>
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002ed0:	4810      	ldr	r0, [pc, #64]	; (8002f14 <write_Limits+0x110>)
 8002ed2:	f7fd f947 	bl	8000164 <strlen>
 8002ed6:	2364      	movs	r3, #100	; 0x64
 8002ed8:	b282      	uxth	r2, r0
 8002eda:	490e      	ldr	r1, [pc, #56]	; (8002f14 <write_Limits+0x110>)
 8002edc:	480e      	ldr	r0, [pc, #56]	; (8002f18 <write_Limits+0x114>)
 8002ede:	f7ff fc1b 	bl	8002718 <HAL_UART_Transmit>
		sprintf((char *) tx, "POOL_DELAY=%d min;\r\n\r\n", 		Delays.TimePool_PumpDelay);
 8002ee2:	7862      	ldrb	r2, [r4, #1]
 8002ee4:	4916      	ldr	r1, [pc, #88]	; (8002f40 <write_Limits+0x13c>)
 8002ee6:	480b      	ldr	r0, [pc, #44]	; (8002f14 <write_Limits+0x110>)
 8002ee8:	f000 fe28 	bl	8003b3c <siprintf>
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002eec:	4809      	ldr	r0, [pc, #36]	; (8002f14 <write_Limits+0x110>)
 8002eee:	f7fd f939 	bl	8000164 <strlen>
	}
}
 8002ef2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_UART_Transmit(&huart2, tx, strlen((char *) tx), 100);
 8002ef6:	b282      	uxth	r2, r0
 8002ef8:	2364      	movs	r3, #100	; 0x64
 8002efa:	4906      	ldr	r1, [pc, #24]	; (8002f14 <write_Limits+0x110>)
 8002efc:	4806      	ldr	r0, [pc, #24]	; (8002f18 <write_Limits+0x114>)
 8002efe:	f7ff bc0b 	b.w	8002718 <HAL_UART_Transmit>
 8002f02:	bd70      	pop	{r4, r5, r6, pc}
 8002f04:	2000025c 	.word	0x2000025c
 8002f08:	20000034 	.word	0x20000034
 8002f0c:	20000020 	.word	0x20000020
 8002f10:	08005c91 	.word	0x08005c91
 8002f14:	20000406 	.word	0x20000406
 8002f18:	200005b0 	.word	0x200005b0
 8002f1c:	08005ca4 	.word	0x08005ca4
 8002f20:	08005cb6 	.word	0x08005cb6
 8002f24:	20000243 	.word	0x20000243
 8002f28:	08005cc4 	.word	0x08005cc4
 8002f2c:	2000000c 	.word	0x2000000c
 8002f30:	08005cd5 	.word	0x08005cd5
 8002f34:	08005ce4 	.word	0x08005ce4
 8002f38:	20000240 	.word	0x20000240
 8002f3c:	08005cf6 	.word	0x08005cf6
 8002f40:	08005d0b 	.word	0x08005d0b

08002f44 <Set_LimitSettings>:


void Set_LimitSettings()
{
	if(status_Flag == SETTINGS)
 8002f44:	4b9e      	ldr	r3, [pc, #632]	; (80031c0 <Set_LimitSettings+0x27c>)
{
 8002f46:	b510      	push	{r4, lr}
	if(status_Flag == SETTINGS)
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	f040 80ff 	bne.w	800314e <Set_LimitSettings+0x20a>
	{
		if (strncmp(commandStr, GHTEMP, 7)==0)
 8002f50:	4b9c      	ldr	r3, [pc, #624]	; (80031c4 <Set_LimitSettings+0x280>)
 8002f52:	2207      	movs	r2, #7
 8002f54:	6819      	ldr	r1, [r3, #0]
 8002f56:	489c      	ldr	r0, [pc, #624]	; (80031c8 <Set_LimitSettings+0x284>)
 8002f58:	f000 fe1c 	bl	8003b94 <strncmp>
 8002f5c:	bb20      	cbnz	r0, 8002fa8 <Set_LimitSettings+0x64>
		{
			strncpy(Lower_Buffer,commandStr+7,2);
 8002f5e:	2202      	movs	r2, #2
 8002f60:	499a      	ldr	r1, [pc, #616]	; (80031cc <Set_LimitSettings+0x288>)
 8002f62:	489b      	ldr	r0, [pc, #620]	; (80031d0 <Set_LimitSettings+0x28c>)
 8002f64:	f000 fe28 	bl	8003bb8 <strncpy>
			strncpy(Upper_Buffer,commandStr+10,2);
 8002f68:	2202      	movs	r2, #2
 8002f6a:	499a      	ldr	r1, [pc, #616]	; (80031d4 <Set_LimitSettings+0x290>)
 8002f6c:	489a      	ldr	r0, [pc, #616]	; (80031d8 <Set_LimitSettings+0x294>)
 8002f6e:	f000 fe23 	bl	8003bb8 <strncpy>

			Value_Settings = atoi(Lower_Buffer);
 8002f72:	4897      	ldr	r0, [pc, #604]	; (80031d0 <Set_LimitSettings+0x28c>)
 8002f74:	f000 fdab 	bl	8003ace <atoi>
 8002f78:	4c98      	ldr	r4, [pc, #608]	; (80031dc <Set_LimitSettings+0x298>)
			if((Value_Settings < 15) || (Value_Settings > 30))		Answer_UnknownParameter();
 8002f7a:	f1a0 030f 	sub.w	r3, r0, #15
 8002f7e:	2b0f      	cmp	r3, #15
			Value_Settings = atoi(Lower_Buffer);
 8002f80:	6020      	str	r0, [r4, #0]
			if((Value_Settings < 15) || (Value_Settings > 30))		Answer_UnknownParameter();
 8002f82:	f240 80e5 	bls.w	8003150 <Set_LimitSettings+0x20c>
 8002f86:	f7ff ff25 	bl	8002dd4 <Answer_UnknownParameter>
			else
			{
				LowLimit.GHTemp_LowerLimit = Value_Settings;
				Answer_OK();
			}
			Value_Settings = 0;
 8002f8a:	2300      	movs	r3, #0

			Value_Settings = atoi(Upper_Buffer);
 8002f8c:	4892      	ldr	r0, [pc, #584]	; (80031d8 <Set_LimitSettings+0x294>)
			Value_Settings = 0;
 8002f8e:	6023      	str	r3, [r4, #0]
			Value_Settings = atoi(Upper_Buffer);
 8002f90:	f000 fd9d 	bl	8003ace <atoi>
			if((Value_Settings < 15) || (Value_Settings > 30))		Answer_UnknownParameter();
 8002f94:	f1a0 030f 	sub.w	r3, r0, #15
 8002f98:	2b0f      	cmp	r3, #15
			Value_Settings = atoi(Upper_Buffer);
 8002f9a:	6020      	str	r0, [r4, #0]
			if((Value_Settings < 15) || (Value_Settings > 30))		Answer_UnknownParameter();
 8002f9c:	f240 80dd 	bls.w	800315a <Set_LimitSettings+0x216>
 8002fa0:	f7ff ff18 	bl	8002dd4 <Answer_UnknownParameter>
			else
			{
				UpLimit.GHTemp_UpperLimit = Value_Settings;
				Answer_OK();
			}
			Value_Settings = 0;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	6023      	str	r3, [r4, #0]
		}

		if (strncmp(commandStr, GHRH, 5)==0)
 8002fa8:	4b8d      	ldr	r3, [pc, #564]	; (80031e0 <Set_LimitSettings+0x29c>)
 8002faa:	2205      	movs	r2, #5
 8002fac:	6819      	ldr	r1, [r3, #0]
 8002fae:	4886      	ldr	r0, [pc, #536]	; (80031c8 <Set_LimitSettings+0x284>)
 8002fb0:	f000 fdf0 	bl	8003b94 <strncmp>
 8002fb4:	bb20      	cbnz	r0, 8003000 <Set_LimitSettings+0xbc>
		{
			strncpy(Lower_Buffer,commandStr+5,2);
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	498a      	ldr	r1, [pc, #552]	; (80031e4 <Set_LimitSettings+0x2a0>)
 8002fba:	4885      	ldr	r0, [pc, #532]	; (80031d0 <Set_LimitSettings+0x28c>)
 8002fbc:	f000 fdfc 	bl	8003bb8 <strncpy>
			strncpy(Upper_Buffer,commandStr+8,2);
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	4989      	ldr	r1, [pc, #548]	; (80031e8 <Set_LimitSettings+0x2a4>)
 8002fc4:	4884      	ldr	r0, [pc, #528]	; (80031d8 <Set_LimitSettings+0x294>)
 8002fc6:	f000 fdf7 	bl	8003bb8 <strncpy>

			Value_Settings = atoi(Lower_Buffer);
 8002fca:	4881      	ldr	r0, [pc, #516]	; (80031d0 <Set_LimitSettings+0x28c>)
 8002fcc:	f000 fd7f 	bl	8003ace <atoi>
 8002fd0:	4c82      	ldr	r4, [pc, #520]	; (80031dc <Set_LimitSettings+0x298>)
			if((Value_Settings < 20) || (Value_Settings > 90))		Answer_UnknownParameter();
 8002fd2:	f1a0 0314 	sub.w	r3, r0, #20
 8002fd6:	2b46      	cmp	r3, #70	; 0x46
			Value_Settings = atoi(Lower_Buffer);
 8002fd8:	6020      	str	r0, [r4, #0]
			if((Value_Settings < 20) || (Value_Settings > 90))		Answer_UnknownParameter();
 8002fda:	f240 80c3 	bls.w	8003164 <Set_LimitSettings+0x220>
 8002fde:	f7ff fef9 	bl	8002dd4 <Answer_UnknownParameter>
			else
			{
				LowLimit.GHRh_LowerLimit = Value_Settings;
				Answer_OK();
			}
			Value_Settings = 0;
 8002fe2:	2300      	movs	r3, #0

			Value_Settings = atoi(Upper_Buffer);
 8002fe4:	487c      	ldr	r0, [pc, #496]	; (80031d8 <Set_LimitSettings+0x294>)
			Value_Settings = 0;
 8002fe6:	6023      	str	r3, [r4, #0]
			Value_Settings = atoi(Upper_Buffer);
 8002fe8:	f000 fd71 	bl	8003ace <atoi>
			if((Value_Settings < 20) || (Value_Settings > 90))		Answer_UnknownParameter();
 8002fec:	f1a0 0314 	sub.w	r3, r0, #20
 8002ff0:	2b46      	cmp	r3, #70	; 0x46
			Value_Settings = atoi(Upper_Buffer);
 8002ff2:	6020      	str	r0, [r4, #0]
			if((Value_Settings < 20) || (Value_Settings > 90))		Answer_UnknownParameter();
 8002ff4:	f240 80bb 	bls.w	800316e <Set_LimitSettings+0x22a>
 8002ff8:	f7ff feec 	bl	8002dd4 <Answer_UnknownParameter>
			else
			{
				UpLimit.GHRh_UpperLimit = Value_Settings;
				Answer_OK();
			}
			Value_Settings = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	6023      	str	r3, [r4, #0]
		}

		if (strncmp(commandStr, PH, 3)==0)
 8003000:	4b7a      	ldr	r3, [pc, #488]	; (80031ec <Set_LimitSettings+0x2a8>)
 8003002:	2203      	movs	r2, #3
 8003004:	6819      	ldr	r1, [r3, #0]
 8003006:	4870      	ldr	r0, [pc, #448]	; (80031c8 <Set_LimitSettings+0x284>)
 8003008:	f000 fdc4 	bl	8003b94 <strncmp>
 800300c:	bb10      	cbnz	r0, 8003054 <Set_LimitSettings+0x110>
		{
			strncpy(Lower_Buffer,commandStr+3,1);
 800300e:	2201      	movs	r2, #1
 8003010:	4977      	ldr	r1, [pc, #476]	; (80031f0 <Set_LimitSettings+0x2ac>)
 8003012:	486f      	ldr	r0, [pc, #444]	; (80031d0 <Set_LimitSettings+0x28c>)
 8003014:	f000 fdd0 	bl	8003bb8 <strncpy>
			strncpy(Upper_Buffer,commandStr+5,1);
 8003018:	2201      	movs	r2, #1
 800301a:	4972      	ldr	r1, [pc, #456]	; (80031e4 <Set_LimitSettings+0x2a0>)
 800301c:	486e      	ldr	r0, [pc, #440]	; (80031d8 <Set_LimitSettings+0x294>)
 800301e:	f000 fdcb 	bl	8003bb8 <strncpy>

			Value_Settings = atoi(Lower_Buffer);
 8003022:	486b      	ldr	r0, [pc, #428]	; (80031d0 <Set_LimitSettings+0x28c>)
 8003024:	f000 fd53 	bl	8003ace <atoi>
 8003028:	4c6c      	ldr	r4, [pc, #432]	; (80031dc <Set_LimitSettings+0x298>)
			if((Value_Settings < 4) || (Value_Settings > 8))		Answer_UnknownParameter();
 800302a:	1f03      	subs	r3, r0, #4
 800302c:	2b04      	cmp	r3, #4
			Value_Settings = atoi(Lower_Buffer);
 800302e:	6020      	str	r0, [r4, #0]
			if((Value_Settings < 4) || (Value_Settings > 8))		Answer_UnknownParameter();
 8003030:	f240 80a2 	bls.w	8003178 <Set_LimitSettings+0x234>
 8003034:	f7ff fece 	bl	8002dd4 <Answer_UnknownParameter>
			else
			{
				LowLimit.Ph_LowerLimit = Value_Settings;
				Answer_OK();
			}
			Value_Settings = 0;
 8003038:	2300      	movs	r3, #0

			Value_Settings = atoi(Upper_Buffer);
 800303a:	4867      	ldr	r0, [pc, #412]	; (80031d8 <Set_LimitSettings+0x294>)
			Value_Settings = 0;
 800303c:	6023      	str	r3, [r4, #0]
			Value_Settings = atoi(Upper_Buffer);
 800303e:	f000 fd46 	bl	8003ace <atoi>
			if((Value_Settings < 4) || (Value_Settings > 8))		Answer_UnknownParameter();
 8003042:	1f03      	subs	r3, r0, #4
 8003044:	2b04      	cmp	r3, #4
			Value_Settings = atoi(Upper_Buffer);
 8003046:	6020      	str	r0, [r4, #0]
			if((Value_Settings < 4) || (Value_Settings > 8))		Answer_UnknownParameter();
 8003048:	f240 809b 	bls.w	8003182 <Set_LimitSettings+0x23e>
 800304c:	f7ff fec2 	bl	8002dd4 <Answer_UnknownParameter>
			else
			{
				UpLimit.Ph_UpperLimit = Value_Settings;
				Answer_OK();
			}
			Value_Settings = 0;
 8003050:	2300      	movs	r3, #0
 8003052:	6023      	str	r3, [r4, #0]
		}

		if (strncmp(commandStr, PWMPUMP, 8)==0)
 8003054:	4b67      	ldr	r3, [pc, #412]	; (80031f4 <Set_LimitSettings+0x2b0>)
 8003056:	2208      	movs	r2, #8
 8003058:	6819      	ldr	r1, [r3, #0]
 800305a:	485b      	ldr	r0, [pc, #364]	; (80031c8 <Set_LimitSettings+0x284>)
 800305c:	f000 fd9a 	bl	8003b94 <strncmp>
 8003060:	b990      	cbnz	r0, 8003088 <Set_LimitSettings+0x144>
		{
			strncpy(Critical_Buffer,commandStr+8,2);
 8003062:	2202      	movs	r2, #2
 8003064:	4960      	ldr	r1, [pc, #384]	; (80031e8 <Set_LimitSettings+0x2a4>)
 8003066:	4864      	ldr	r0, [pc, #400]	; (80031f8 <Set_LimitSettings+0x2b4>)
 8003068:	f000 fda6 	bl	8003bb8 <strncpy>
			Value_Settings = atoi(Critical_Buffer);
 800306c:	4862      	ldr	r0, [pc, #392]	; (80031f8 <Set_LimitSettings+0x2b4>)
 800306e:	f000 fd2e 	bl	8003ace <atoi>
 8003072:	4c5a      	ldr	r4, [pc, #360]	; (80031dc <Set_LimitSettings+0x298>)
			if((Value_Settings < 10) || (Value_Settings > 100))		Answer_UnknownParameter();
 8003074:	f1a0 020a 	sub.w	r2, r0, #10
 8003078:	2a5a      	cmp	r2, #90	; 0x5a
			Value_Settings = atoi(Critical_Buffer);
 800307a:	6020      	str	r0, [r4, #0]
			if((Value_Settings < 10) || (Value_Settings > 100))		Answer_UnknownParameter();
 800307c:	f240 8086 	bls.w	800318c <Set_LimitSettings+0x248>
 8003080:	f7ff fea8 	bl	8002dd4 <Answer_UnknownParameter>
			else
			{
				Filling_Factor.FillingFactor_PumpPWM = Value_Settings;
				Answer_OK();
			}
			Value_Settings = 0;
 8003084:	2300      	movs	r3, #0
 8003086:	6023      	str	r3, [r4, #0]
		}
		if (strncmp(commandStr, LIGHT, 6)==0)
 8003088:	4b5c      	ldr	r3, [pc, #368]	; (80031fc <Set_LimitSettings+0x2b8>)
 800308a:	2206      	movs	r2, #6
 800308c:	6819      	ldr	r1, [r3, #0]
 800308e:	484e      	ldr	r0, [pc, #312]	; (80031c8 <Set_LimitSettings+0x284>)
 8003090:	f000 fd80 	bl	8003b94 <strncmp>
 8003094:	b988      	cbnz	r0, 80030ba <Set_LimitSettings+0x176>
		{
			strncpy(Critical_Buffer,commandStr+6,4);
 8003096:	2204      	movs	r2, #4
 8003098:	4959      	ldr	r1, [pc, #356]	; (8003200 <Set_LimitSettings+0x2bc>)
 800309a:	4857      	ldr	r0, [pc, #348]	; (80031f8 <Set_LimitSettings+0x2b4>)
 800309c:	f000 fd8c 	bl	8003bb8 <strncpy>
			Value_Settings = atoi(Critical_Buffer);
 80030a0:	4855      	ldr	r0, [pc, #340]	; (80031f8 <Set_LimitSettings+0x2b4>)
 80030a2:	f000 fd14 	bl	8003ace <atoi>
			if((Value_Settings < 0) || (Value_Settings > 3000))		Answer_UnknownParameter();
 80030a6:	f640 32b8 	movw	r2, #3000	; 0xbb8
			Value_Settings = atoi(Critical_Buffer);
 80030aa:	4c4c      	ldr	r4, [pc, #304]	; (80031dc <Set_LimitSettings+0x298>)
			if((Value_Settings < 0) || (Value_Settings > 3000))		Answer_UnknownParameter();
 80030ac:	4290      	cmp	r0, r2
			Value_Settings = atoi(Critical_Buffer);
 80030ae:	6020      	str	r0, [r4, #0]
			if((Value_Settings < 0) || (Value_Settings > 3000))		Answer_UnknownParameter();
 80030b0:	d971      	bls.n	8003196 <Set_LimitSettings+0x252>
 80030b2:	f7ff fe8f 	bl	8002dd4 <Answer_UnknownParameter>
			else
			{
				CriticalParameters.Foto_CriticalValue = Value_Settings;
				Answer_OK();
			}
			Value_Settings = 0;
 80030b6:	2300      	movs	r3, #0
 80030b8:	6023      	str	r3, [r4, #0]
		}
		if (strncmp(commandStr, CRIT_CO, 8)==0)
 80030ba:	4b52      	ldr	r3, [pc, #328]	; (8003204 <Set_LimitSettings+0x2c0>)
 80030bc:	2208      	movs	r2, #8
 80030be:	6819      	ldr	r1, [r3, #0]
 80030c0:	4841      	ldr	r0, [pc, #260]	; (80031c8 <Set_LimitSettings+0x284>)
 80030c2:	f000 fd67 	bl	8003b94 <strncmp>
 80030c6:	b990      	cbnz	r0, 80030ee <Set_LimitSettings+0x1aa>
		{
			strncpy(Critical_Buffer,commandStr+8,4);
 80030c8:	2204      	movs	r2, #4
 80030ca:	4947      	ldr	r1, [pc, #284]	; (80031e8 <Set_LimitSettings+0x2a4>)
 80030cc:	484a      	ldr	r0, [pc, #296]	; (80031f8 <Set_LimitSettings+0x2b4>)
 80030ce:	f000 fd73 	bl	8003bb8 <strncpy>
			Value_Settings = atoi(Critical_Buffer);
 80030d2:	4849      	ldr	r0, [pc, #292]	; (80031f8 <Set_LimitSettings+0x2b4>)
 80030d4:	f000 fcfb 	bl	8003ace <atoi>
 80030d8:	4c40      	ldr	r4, [pc, #256]	; (80031dc <Set_LimitSettings+0x298>)
			if((Value_Settings < 100) || (Value_Settings > 2500))	Answer_UnknownParameter();
 80030da:	f1a0 0264 	sub.w	r2, r0, #100	; 0x64
 80030de:	f5b2 6f16 	cmp.w	r2, #2400	; 0x960
			Value_Settings = atoi(Critical_Buffer);
 80030e2:	6020      	str	r0, [r4, #0]
			if((Value_Settings < 100) || (Value_Settings > 2500))	Answer_UnknownParameter();
 80030e4:	d95c      	bls.n	80031a0 <Set_LimitSettings+0x25c>
 80030e6:	f7ff fe75 	bl	8002dd4 <Answer_UnknownParameter>
			else
			{
				CriticalParameters.CO_CriticalValue = Value_Settings;
				Answer_OK();
			}
			Value_Settings = 0;
 80030ea:	2300      	movs	r3, #0
 80030ec:	6023      	str	r3, [r4, #0]
		}
		if (strncmp(commandStr, PIPE_DELAY, 11)==0)
 80030ee:	4b46      	ldr	r3, [pc, #280]	; (8003208 <Set_LimitSettings+0x2c4>)
 80030f0:	220b      	movs	r2, #11
 80030f2:	6819      	ldr	r1, [r3, #0]
 80030f4:	4834      	ldr	r0, [pc, #208]	; (80031c8 <Set_LimitSettings+0x284>)
 80030f6:	f000 fd4d 	bl	8003b94 <strncmp>
 80030fa:	b980      	cbnz	r0, 800311e <Set_LimitSettings+0x1da>
		{
			strncpy(Critical_Buffer,commandStr+11,2);
 80030fc:	2202      	movs	r2, #2
 80030fe:	4943      	ldr	r1, [pc, #268]	; (800320c <Set_LimitSettings+0x2c8>)
 8003100:	483d      	ldr	r0, [pc, #244]	; (80031f8 <Set_LimitSettings+0x2b4>)
 8003102:	f000 fd59 	bl	8003bb8 <strncpy>
			Value_Settings = atoi(Critical_Buffer);
 8003106:	483c      	ldr	r0, [pc, #240]	; (80031f8 <Set_LimitSettings+0x2b4>)
 8003108:	f000 fce1 	bl	8003ace <atoi>
 800310c:	4c33      	ldr	r4, [pc, #204]	; (80031dc <Set_LimitSettings+0x298>)
			if((Value_Settings <= 0) || (Value_Settings > 20))		Answer_UnknownParameter();
 800310e:	1e42      	subs	r2, r0, #1
 8003110:	2a13      	cmp	r2, #19
			Value_Settings = atoi(Critical_Buffer);
 8003112:	6020      	str	r0, [r4, #0]
			if((Value_Settings <= 0) || (Value_Settings > 20))		Answer_UnknownParameter();
 8003114:	d949      	bls.n	80031aa <Set_LimitSettings+0x266>
 8003116:	f7ff fe5d 	bl	8002dd4 <Answer_UnknownParameter>
			else
			{
				Delays.TimePipe_PumpDelay = Value_Settings;
				Answer_OK();
			}
			Value_Settings = 0;
 800311a:	2300      	movs	r3, #0
 800311c:	6023      	str	r3, [r4, #0]
		}
		if (strncmp(commandStr, POOL_DELAY, 11)==0)
 800311e:	4b3c      	ldr	r3, [pc, #240]	; (8003210 <Set_LimitSettings+0x2cc>)
 8003120:	220b      	movs	r2, #11
 8003122:	6819      	ldr	r1, [r3, #0]
 8003124:	4828      	ldr	r0, [pc, #160]	; (80031c8 <Set_LimitSettings+0x284>)
 8003126:	f000 fd35 	bl	8003b94 <strncmp>
 800312a:	b980      	cbnz	r0, 800314e <Set_LimitSettings+0x20a>
		{
			strncpy(Critical_Buffer,commandStr+11,2);
 800312c:	2202      	movs	r2, #2
 800312e:	4937      	ldr	r1, [pc, #220]	; (800320c <Set_LimitSettings+0x2c8>)
 8003130:	4831      	ldr	r0, [pc, #196]	; (80031f8 <Set_LimitSettings+0x2b4>)
 8003132:	f000 fd41 	bl	8003bb8 <strncpy>
			Value_Settings = atoi(Critical_Buffer);
 8003136:	4830      	ldr	r0, [pc, #192]	; (80031f8 <Set_LimitSettings+0x2b4>)
 8003138:	f000 fcc9 	bl	8003ace <atoi>
 800313c:	4c27      	ldr	r4, [pc, #156]	; (80031dc <Set_LimitSettings+0x298>)
			if((Value_Settings <= 0) || (Value_Settings > 5))		Answer_UnknownParameter();
 800313e:	1e42      	subs	r2, r0, #1
 8003140:	2a04      	cmp	r2, #4
			Value_Settings = atoi(Critical_Buffer);
 8003142:	6020      	str	r0, [r4, #0]
			if((Value_Settings <= 0) || (Value_Settings > 5))		Answer_UnknownParameter();
 8003144:	d936      	bls.n	80031b4 <Set_LimitSettings+0x270>
 8003146:	f7ff fe45 	bl	8002dd4 <Answer_UnknownParameter>
			else
			{
				Delays.TimePool_PumpDelay = Value_Settings;
				Answer_OK();
			}
			Value_Settings = 0;
 800314a:	2300      	movs	r3, #0
 800314c:	6023      	str	r3, [r4, #0]
 800314e:	bd10      	pop	{r4, pc}
				LowLimit.GHTemp_LowerLimit = Value_Settings;
 8003150:	4b30      	ldr	r3, [pc, #192]	; (8003214 <Set_LimitSettings+0x2d0>)
 8003152:	7018      	strb	r0, [r3, #0]
				Answer_OK();
 8003154:	f7ff fe26 	bl	8002da4 <Answer_OK>
 8003158:	e717      	b.n	8002f8a <Set_LimitSettings+0x46>
				UpLimit.GHTemp_UpperLimit = Value_Settings;
 800315a:	4b2f      	ldr	r3, [pc, #188]	; (8003218 <Set_LimitSettings+0x2d4>)
 800315c:	7018      	strb	r0, [r3, #0]
				Answer_OK();
 800315e:	f7ff fe21 	bl	8002da4 <Answer_OK>
 8003162:	e71f      	b.n	8002fa4 <Set_LimitSettings+0x60>
				LowLimit.GHRh_LowerLimit = Value_Settings;
 8003164:	4b2b      	ldr	r3, [pc, #172]	; (8003214 <Set_LimitSettings+0x2d0>)
 8003166:	7058      	strb	r0, [r3, #1]
				Answer_OK();
 8003168:	f7ff fe1c 	bl	8002da4 <Answer_OK>
 800316c:	e739      	b.n	8002fe2 <Set_LimitSettings+0x9e>
				UpLimit.GHRh_UpperLimit = Value_Settings;
 800316e:	4b2a      	ldr	r3, [pc, #168]	; (8003218 <Set_LimitSettings+0x2d4>)
 8003170:	7058      	strb	r0, [r3, #1]
				Answer_OK();
 8003172:	f7ff fe17 	bl	8002da4 <Answer_OK>
 8003176:	e741      	b.n	8002ffc <Set_LimitSettings+0xb8>
				LowLimit.Ph_LowerLimit = Value_Settings;
 8003178:	4b26      	ldr	r3, [pc, #152]	; (8003214 <Set_LimitSettings+0x2d0>)
 800317a:	7098      	strb	r0, [r3, #2]
				Answer_OK();
 800317c:	f7ff fe12 	bl	8002da4 <Answer_OK>
 8003180:	e75a      	b.n	8003038 <Set_LimitSettings+0xf4>
				UpLimit.Ph_UpperLimit = Value_Settings;
 8003182:	4b25      	ldr	r3, [pc, #148]	; (8003218 <Set_LimitSettings+0x2d4>)
 8003184:	7098      	strb	r0, [r3, #2]
				Answer_OK();
 8003186:	f7ff fe0d 	bl	8002da4 <Answer_OK>
 800318a:	e761      	b.n	8003050 <Set_LimitSettings+0x10c>
				Filling_Factor.FillingFactor_PumpPWM = Value_Settings;
 800318c:	4b23      	ldr	r3, [pc, #140]	; (800321c <Set_LimitSettings+0x2d8>)
 800318e:	7018      	strb	r0, [r3, #0]
				Answer_OK();
 8003190:	f7ff fe08 	bl	8002da4 <Answer_OK>
 8003194:	e776      	b.n	8003084 <Set_LimitSettings+0x140>
				CriticalParameters.Foto_CriticalValue = Value_Settings;
 8003196:	4b22      	ldr	r3, [pc, #136]	; (8003220 <Set_LimitSettings+0x2dc>)
 8003198:	8018      	strh	r0, [r3, #0]
				Answer_OK();
 800319a:	f7ff fe03 	bl	8002da4 <Answer_OK>
 800319e:	e78a      	b.n	80030b6 <Set_LimitSettings+0x172>
				CriticalParameters.CO_CriticalValue = Value_Settings;
 80031a0:	4b1f      	ldr	r3, [pc, #124]	; (8003220 <Set_LimitSettings+0x2dc>)
 80031a2:	8098      	strh	r0, [r3, #4]
				Answer_OK();
 80031a4:	f7ff fdfe 	bl	8002da4 <Answer_OK>
 80031a8:	e79f      	b.n	80030ea <Set_LimitSettings+0x1a6>
				Delays.TimePipe_PumpDelay = Value_Settings;
 80031aa:	4b1e      	ldr	r3, [pc, #120]	; (8003224 <Set_LimitSettings+0x2e0>)
 80031ac:	7018      	strb	r0, [r3, #0]
				Answer_OK();
 80031ae:	f7ff fdf9 	bl	8002da4 <Answer_OK>
 80031b2:	e7b2      	b.n	800311a <Set_LimitSettings+0x1d6>
				Delays.TimePool_PumpDelay = Value_Settings;
 80031b4:	4b1b      	ldr	r3, [pc, #108]	; (8003224 <Set_LimitSettings+0x2e0>)
 80031b6:	7058      	strb	r0, [r3, #1]
				Answer_OK();
 80031b8:	f7ff fdf4 	bl	8002da4 <Answer_OK>
 80031bc:	e7c5      	b.n	800314a <Set_LimitSettings+0x206>
 80031be:	bf00      	nop
 80031c0:	2000026c 	.word	0x2000026c
 80031c4:	20000018 	.word	0x20000018
 80031c8:	200002b8 	.word	0x200002b8
 80031cc:	200002bf 	.word	0x200002bf
 80031d0:	200002f2 	.word	0x200002f2
 80031d4:	200002c2 	.word	0x200002c2
 80031d8:	200004d8 	.word	0x200004d8
 80031dc:	20000258 	.word	0x20000258
 80031e0:	20000014 	.word	0x20000014
 80031e4:	200002bd 	.word	0x200002bd
 80031e8:	200002c0 	.word	0x200002c0
 80031ec:	20000024 	.word	0x20000024
 80031f0:	200002bb 	.word	0x200002bb
 80031f4:	20000030 	.word	0x20000030
 80031f8:	200002de 	.word	0x200002de
 80031fc:	2000001c 	.word	0x2000001c
 8003200:	200002be 	.word	0x200002be
 8003204:	20000008 	.word	0x20000008
 8003208:	20000028 	.word	0x20000028
 800320c:	200002c3 	.word	0x200002c3
 8003210:	2000002c 	.word	0x2000002c
 8003214:	20000020 	.word	0x20000020
 8003218:	20000034 	.word	0x20000034
 800321c:	20000243 	.word	0x20000243
 8003220:	2000000c 	.word	0x2000000c
 8003224:	20000240 	.word	0x20000240

08003228 <Start_Periphery>:
	}
}

void Start_Periphery(void)
{
	Write_LimitsFlag = FALSE;
 8003228:	2200      	movs	r2, #0
 800322a:	4b04      	ldr	r3, [pc, #16]	; (800323c <Start_Periphery+0x14>)
	Pump_TimingFlag = TRUE;
	HAL_GPIO_WritePin(GPIOB, PWM_SWITCH_Pin, 1);
 800322c:	2180      	movs	r1, #128	; 0x80
	Write_LimitsFlag = FALSE;
 800322e:	701a      	strb	r2, [r3, #0]
	Pump_TimingFlag = TRUE;
 8003230:	2201      	movs	r2, #1
 8003232:	4b03      	ldr	r3, [pc, #12]	; (8003240 <Start_Periphery+0x18>)
	HAL_GPIO_WritePin(GPIOB, PWM_SWITCH_Pin, 1);
 8003234:	4803      	ldr	r0, [pc, #12]	; (8003244 <Start_Periphery+0x1c>)
	Pump_TimingFlag = TRUE;
 8003236:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, PWM_SWITCH_Pin, 1);
 8003238:	f7fe bae6 	b.w	8001808 <HAL_GPIO_WritePin>
 800323c:	2000025c 	.word	0x2000025c
 8003240:	20000250 	.word	0x20000250
 8003244:	40010c00 	.word	0x40010c00

08003248 <Stop_Periphery>:
}
void Stop_Periphery(void)
{
 8003248:	b510      	push	{r4, lr}
	Write_LimitsFlag = FALSE;
 800324a:	2400      	movs	r4, #0
 800324c:	4b09      	ldr	r3, [pc, #36]	; (8003274 <Stop_Periphery+0x2c>)
	Pump_TimingFlag = FALSE;
	HAL_GPIO_WritePin(GPIOB, PWM_SWITCH_Pin, 0);
 800324e:	4622      	mov	r2, r4
	Write_LimitsFlag = FALSE;
 8003250:	701c      	strb	r4, [r3, #0]
	Pump_TimingFlag = FALSE;
 8003252:	4b09      	ldr	r3, [pc, #36]	; (8003278 <Stop_Periphery+0x30>)
	HAL_GPIO_WritePin(GPIOB, PWM_SWITCH_Pin, 0);
 8003254:	2180      	movs	r1, #128	; 0x80
 8003256:	4809      	ldr	r0, [pc, #36]	; (800327c <Stop_Periphery+0x34>)
	Pump_TimingFlag = FALSE;
 8003258:	701c      	strb	r4, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, PWM_SWITCH_Pin, 0);
 800325a:	f7fe fad5 	bl	8001808 <HAL_GPIO_WritePin>

	Timer_Counter.DayDelay_Hour_Counter = 0;
 800325e:	4b08      	ldr	r3, [pc, #32]	; (8003280 <Stop_Periphery+0x38>)
	Timer_Counter.DayDelay_Minute_Counter = 0;
	Timer_Counter.PipePump_Minute_Counter = 0;
	Timer_Counter.PoolPump_Minute_Counter = 0;
 8003260:	705c      	strb	r4, [r3, #1]
	Timer_Counter.Second_Counter = 0;
 8003262:	701c      	strb	r4, [r3, #0]
	Timer_Counter.DayDelay_Hour_Counter = 0;
 8003264:	711c      	strb	r4, [r3, #4]
	Timer_Counter.DayDelay_Minute_Counter = 0;
 8003266:	70dc      	strb	r4, [r3, #3]
	Timer_Counter.PipePump_Minute_Counter = 0;
 8003268:	709c      	strb	r4, [r3, #2]

	Filling_Factor.FillingFactor_LedPWM = 0;
 800326a:	4b06      	ldr	r3, [pc, #24]	; (8003284 <Stop_Periphery+0x3c>)
 800326c:	705c      	strb	r4, [r3, #1]
	Filling_Factor.FillingFactor_PumpPWM = 0;
 800326e:	701c      	strb	r4, [r3, #0]
 8003270:	bd10      	pop	{r4, pc}
 8003272:	bf00      	nop
 8003274:	2000025c 	.word	0x2000025c
 8003278:	20000250 	.word	0x20000250
 800327c:	40010c00 	.word	0x40010c00
 8003280:	20000251 	.word	0x20000251
 8003284:	20000243 	.word	0x20000243

08003288 <Relay_Algorithm>:
}
void Relay_Algorithm(void)
{
 8003288:	b538      	push	{r3, r4, r5, lr}
	if(valuesOfDS18B20.TEMP_DS18B20 > POOLTEMP_UPLIM)			HAL_GPIO_WritePin(GPIOB, CONTROL_Cooler_Pin, 1);
 800328a:	4b2d      	ldr	r3, [pc, #180]	; (8003340 <Relay_Algorithm+0xb8>)
 800328c:	88db      	ldrh	r3, [r3, #6]
 800328e:	2b1a      	cmp	r3, #26
 8003290:	d902      	bls.n	8003298 <Relay_Algorithm+0x10>
 8003292:	2201      	movs	r2, #1
	else if(valuesOfDS18B20.TEMP_DS18B20 < POOLTEMP_LOWLIM)		HAL_GPIO_WritePin(GPIOB, CONTROL_WH_Pin, 1);
	else{
		HAL_GPIO_WritePin(GPIOB, CONTROL_WH_Pin, 0);
		HAL_GPIO_WritePin(GPIOB, CONTROL_Cooler_Pin, 0);
 8003294:	2101      	movs	r1, #1
 8003296:	e004      	b.n	80032a2 <Relay_Algorithm+0x1a>
	else if(valuesOfDS18B20.TEMP_DS18B20 < POOLTEMP_LOWLIM)		HAL_GPIO_WritePin(GPIOB, CONTROL_WH_Pin, 1);
 8003298:	2b17      	cmp	r3, #23
 800329a:	d82b      	bhi.n	80032f4 <Relay_Algorithm+0x6c>
 800329c:	2201      	movs	r2, #1
 800329e:	f44f 6100 	mov.w	r1, #2048	; 0x800
	}

	if(valuesOfDHT11.TEMP_DHT11 > UpLimit.GHTemp_UpperLimit)			HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 1);
 80032a2:	4d28      	ldr	r5, [pc, #160]	; (8003344 <Relay_Algorithm+0xbc>)
 80032a4:	4c28      	ldr	r4, [pc, #160]	; (8003348 <Relay_Algorithm+0xc0>)
		HAL_GPIO_WritePin(GPIOB, CONTROL_Cooler_Pin, 0);
 80032a6:	4829      	ldr	r0, [pc, #164]	; (800334c <Relay_Algorithm+0xc4>)
 80032a8:	f7fe faae 	bl	8001808 <HAL_GPIO_WritePin>
	if(valuesOfDHT11.TEMP_DHT11 > UpLimit.GHTemp_UpperLimit)			HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 1);
 80032ac:	88a9      	ldrh	r1, [r5, #4]
 80032ae:	7820      	ldrb	r0, [r4, #0]
 80032b0:	4288      	cmp	r0, r1
 80032b2:	d227      	bcs.n	8003304 <Relay_Algorithm+0x7c>
 80032b4:	2201      	movs	r2, #1
 80032b6:	f44f 7100 	mov.w	r1, #512	; 0x200
		HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 1);
		HAL_GPIO_WritePin(GPIOB, CONTROL_CH_HEATER_Pin, 1);
	}
	else{
		HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 0);
		HAL_GPIO_WritePin(GPIOB, CONTROL_CH_HEATER_Pin, 0);
 80032ba:	4824      	ldr	r0, [pc, #144]	; (800334c <Relay_Algorithm+0xc4>)
 80032bc:	f7fe faa4 	bl	8001808 <HAL_GPIO_WritePin>
	}

	if(valuesOfDHT11.RH_DHT11 > UpLimit.GHRh_UpperLimit)		HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 1);
 80032c0:	886a      	ldrh	r2, [r5, #2]
 80032c2:	7863      	ldrb	r3, [r4, #1]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d933      	bls.n	8003330 <Relay_Algorithm+0xa8>
 80032c8:	2201      	movs	r2, #1
	else if(valuesOfDHT11.RH_DHT11 > UpLimit.GHRh_UpperLimit)	HAL_GPIO_WritePin(GPIOB, CONTROL_Hum_Pin, 1);
	else{
		HAL_GPIO_WritePin(GPIOB, CONTROL_Hum_Pin, 0);
		HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 0);
 80032ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80032ce:	481f      	ldr	r0, [pc, #124]	; (800334c <Relay_Algorithm+0xc4>)
 80032d0:	f7fe fa9a 	bl	8001808 <HAL_GPIO_WritePin>
	}

	if(sensors_Data[0] > CriticalParameters.CO_CriticalValue)	HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 1);
 80032d4:	4b1e      	ldr	r3, [pc, #120]	; (8003350 <Relay_Algorithm+0xc8>)
	else	HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 0);
 80032d6:	f44f 7100 	mov.w	r1, #512	; 0x200
	if(sensors_Data[0] > CriticalParameters.CO_CriticalValue)	HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 1);
 80032da:	881a      	ldrh	r2, [r3, #0]
 80032dc:	4b1d      	ldr	r3, [pc, #116]	; (8003354 <Relay_Algorithm+0xcc>)
	else	HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 0);
 80032de:	481b      	ldr	r0, [pc, #108]	; (800334c <Relay_Algorithm+0xc4>)
	if(sensors_Data[0] > CriticalParameters.CO_CriticalValue)	HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 1);
 80032e0:	889b      	ldrh	r3, [r3, #4]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	bf88      	it	hi
 80032e6:	2201      	movhi	r2, #1
}
 80032e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	else	HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 0);
 80032ec:	bf98      	it	ls
 80032ee:	2200      	movls	r2, #0
 80032f0:	f7fe ba8a 	b.w	8001808 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, CONTROL_WH_Pin, 0);
 80032f4:	2200      	movs	r2, #0
 80032f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032fa:	4814      	ldr	r0, [pc, #80]	; (800334c <Relay_Algorithm+0xc4>)
 80032fc:	f7fe fa84 	bl	8001808 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, CONTROL_Cooler_Pin, 0);
 8003300:	2200      	movs	r2, #0
 8003302:	e7c7      	b.n	8003294 <Relay_Algorithm+0xc>
	else if(valuesOfDHT11.TEMP_DHT11 < LowLimit.GHTemp_LowerLimit){
 8003304:	4b14      	ldr	r3, [pc, #80]	; (8003358 <Relay_Algorithm+0xd0>)
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	428b      	cmp	r3, r1
 800330a:	d909      	bls.n	8003320 <Relay_Algorithm+0x98>
		HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 1);
 800330c:	2201      	movs	r2, #1
 800330e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003312:	480e      	ldr	r0, [pc, #56]	; (800334c <Relay_Algorithm+0xc4>)
 8003314:	f7fe fa78 	bl	8001808 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, CONTROL_CH_HEATER_Pin, 1);
 8003318:	2201      	movs	r2, #1
		HAL_GPIO_WritePin(GPIOB, CONTROL_CH_HEATER_Pin, 0);
 800331a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800331e:	e7cc      	b.n	80032ba <Relay_Algorithm+0x32>
		HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 0);
 8003320:	2200      	movs	r2, #0
 8003322:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003326:	4809      	ldr	r0, [pc, #36]	; (800334c <Relay_Algorithm+0xc4>)
 8003328:	f7fe fa6e 	bl	8001808 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, CONTROL_CH_HEATER_Pin, 0);
 800332c:	2200      	movs	r2, #0
 800332e:	e7f4      	b.n	800331a <Relay_Algorithm+0x92>
		HAL_GPIO_WritePin(GPIOB, CONTROL_Hum_Pin, 0);
 8003330:	2200      	movs	r2, #0
 8003332:	2102      	movs	r1, #2
 8003334:	4805      	ldr	r0, [pc, #20]	; (800334c <Relay_Algorithm+0xc4>)
 8003336:	f7fe fa67 	bl	8001808 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, CONTROL_FAN_Pin, 0);
 800333a:	2200      	movs	r2, #0
 800333c:	e7c5      	b.n	80032ca <Relay_Algorithm+0x42>
 800333e:	bf00      	nop
 8003340:	200002d6 	.word	0x200002d6
 8003344:	2000046a 	.word	0x2000046a
 8003348:	20000034 	.word	0x20000034
 800334c:	40010c00 	.word	0x40010c00
 8003350:	20000484 	.word	0x20000484
 8003354:	2000000c 	.word	0x2000000c
 8003358:	20000020 	.word	0x20000020

0800335c <PWM_Algorithm>:

void PWM_Algorithm(void)
{
	if(!Night_Flag){
 800335c:	4b0b      	ldr	r3, [pc, #44]	; (800338c <PWM_Algorithm+0x30>)
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	b983      	cbnz	r3, 8003384 <PWM_Algorithm+0x28>
		if(sensors_Data[2] < CriticalParameters.Foto_CriticalValue)		Filling_Factor.FillingFactor_LedPWM++;
 8003362:	4b0b      	ldr	r3, [pc, #44]	; (8003390 <PWM_Algorithm+0x34>)
 8003364:	8899      	ldrh	r1, [r3, #4]
 8003366:	4b0b      	ldr	r3, [pc, #44]	; (8003394 <PWM_Algorithm+0x38>)
 8003368:	881a      	ldrh	r2, [r3, #0]
 800336a:	4291      	cmp	r1, r2
 800336c:	bf3f      	itttt	cc
 800336e:	480a      	ldrcc	r0, [pc, #40]	; (8003398 <PWM_Algorithm+0x3c>)
 8003370:	7843      	ldrbcc	r3, [r0, #1]
 8003372:	3301      	addcc	r3, #1
 8003374:	7043      	strbcc	r3, [r0, #1]
		if(sensors_Data[2] > CriticalParameters.Foto_CriticalValue)		Filling_Factor.FillingFactor_LedPWM--;
 8003376:	4291      	cmp	r1, r2
 8003378:	d907      	bls.n	800338a <PWM_Algorithm+0x2e>
 800337a:	4a07      	ldr	r2, [pc, #28]	; (8003398 <PWM_Algorithm+0x3c>)
 800337c:	7853      	ldrb	r3, [r2, #1]
 800337e:	3b01      	subs	r3, #1
 8003380:	7053      	strb	r3, [r2, #1]
 8003382:	4770      	bx	lr
	}
	else	Filling_Factor.FillingFactor_LedPWM = 0;
 8003384:	2200      	movs	r2, #0
 8003386:	4b04      	ldr	r3, [pc, #16]	; (8003398 <PWM_Algorithm+0x3c>)
 8003388:	705a      	strb	r2, [r3, #1]
 800338a:	4770      	bx	lr
 800338c:	2000026e 	.word	0x2000026e
 8003390:	20000484 	.word	0x20000484
 8003394:	2000000c 	.word	0x2000000c
 8003398:	20000243 	.word	0x20000243

0800339c <main>:
{
 800339c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  RingBuffer_DMA_Init(&rx_buf, huart2.hdmarx, rx, BUF_SIZE);
 80033a0:	4c49      	ldr	r4, [pc, #292]	; (80034c8 <main+0x12c>)
  HAL_Init();
 80033a2:	f7fd fdf1 	bl	8000f88 <HAL_Init>
  SystemClock_Config();
 80033a6:	f000 f8ac 	bl	8003502 <SystemClock_Config>
  MX_GPIO_Init();
 80033aa:	f7ff fb8b 	bl	8002ac4 <MX_GPIO_Init>
  MX_DMA_Init();
 80033ae:	f7ff fb3d 	bl	8002a2c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80033b2:	f000 faf9 	bl	80039a8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80033b6:	f7ff fac9 	bl	800294c <MX_ADC1_Init>
  MX_TIM2_Init();
 80033ba:	f000 f9fb 	bl	80037b4 <MX_TIM2_Init>
  MX_TIM1_Init();
 80033be:	f000 fa89 	bl	80038d4 <MX_TIM1_Init>
  RingBuffer_DMA_Init(&rx_buf, huart2.hdmarx, rx, BUF_SIZE);
 80033c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033c6:	4a41      	ldr	r2, [pc, #260]	; (80034cc <main+0x130>)
 80033c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80033ca:	4841      	ldr	r0, [pc, #260]	; (80034d0 <main+0x134>)
 80033cc:	f7ff fab8 	bl	8002940 <RingBuffer_DMA_Init>
  HAL_UART_Receive_DMA(&huart2, rx, BUF_SIZE);
 80033d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033d4:	493d      	ldr	r1, [pc, #244]	; (80034cc <main+0x130>)
 80033d6:	4620      	mov	r0, r4
 80033d8:	f7ff f9fa 	bl	80027d0 <HAL_UART_Receive_DMA>
  HAL_TIM_Base_Start_IT(&htim2);
 80033dc:	483d      	ldr	r0, [pc, #244]	; (80034d4 <main+0x138>)
 80033de:	f7fe fe1f 	bl	8002020 <HAL_TIM_Base_Start_IT>
	  if(Delay_PWMFlag){
 80033e2:	4f3d      	ldr	r7, [pc, #244]	; (80034d8 <main+0x13c>)
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_3);
 80033e4:	2108      	movs	r1, #8
 80033e6:	483d      	ldr	r0, [pc, #244]	; (80034dc <main+0x140>)
 80033e8:	f7ff f878 	bl	80024dc <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_4);
 80033ec:	210c      	movs	r1, #12
 80033ee:	483b      	ldr	r0, [pc, #236]	; (80034dc <main+0x140>)
 80033f0:	f7ff f874 	bl	80024dc <HAL_TIM_PWM_Start_IT>
 80033f4:	46b9      	mov	r9, r7
  DWT_DelayUpdate();
 80033f6:	f7ff fb31 	bl	8002a5c <DWT_DelayUpdate>
  DWT_Init();
 80033fa:	f7ff fb45 	bl	8002a88 <DWT_Init>
		rx_count = RingBuffer_DMA_Count(&rx_buf);
 80033fe:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80034d0 <main+0x134>
	  if(Delay_PWMFlag){
 8003402:	783b      	ldrb	r3, [r7, #0]
 8003404:	b17b      	cbz	r3, 8003426 <main+0x8a>
		  DWT_Delay_ms((uint32_t)millisecondsDelay_PWM);
 8003406:	4c36      	ldr	r4, [pc, #216]	; (80034e0 <main+0x144>)
 8003408:	7820      	ldrb	r0, [r4, #0]
 800340a:	f7ff fb4d 	bl	8002aa8 <DWT_Delay_ms>
		  if(millisecondsDelay_PWM != 10)	HAL_GPIO_WritePin(GPIOA, PWM_PUMP_Pin,0);
 800340e:	7823      	ldrb	r3, [r4, #0]
 8003410:	2b0a      	cmp	r3, #10
 8003412:	d005      	beq.n	8003420 <main+0x84>
 8003414:	2200      	movs	r2, #0
 8003416:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800341a:	4832      	ldr	r0, [pc, #200]	; (80034e4 <main+0x148>)
 800341c:	f7fe f9f4 	bl	8001808 <HAL_GPIO_WritePin>
		  Delay_PWMFlag = 0;
 8003420:	2300      	movs	r3, #0
 8003422:	f889 3000 	strb.w	r3, [r9]
	  switch(status_Flag)
 8003426:	4b30      	ldr	r3, [pc, #192]	; (80034e8 <main+0x14c>)
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d027      	beq.n	800347e <main+0xe2>
 800342e:	d33d      	bcc.n	80034ac <main+0x110>
 8003430:	2b02      	cmp	r3, #2
 8003432:	d034      	beq.n	800349e <main+0x102>
	  Transforming_DataAnalogSensors();
 8003434:	f7ff fc70 	bl	8002d18 <Transforming_DataAnalogSensors>
		rx_count = RingBuffer_DMA_Count(&rx_buf);
 8003438:	4640      	mov	r0, r8
 800343a:	f7ff fa5c 	bl	80028f6 <RingBuffer_DMA_Count>
 800343e:	4d2b      	ldr	r5, [pc, #172]	; (80034ec <main+0x150>)
				cmd[icmd++] = b;
 8003440:	4e2b      	ldr	r6, [pc, #172]	; (80034f0 <main+0x154>)
		rx_count = RingBuffer_DMA_Count(&rx_buf);
 8003442:	6028      	str	r0, [r5, #0]
		while (rx_count--) {
 8003444:	682b      	ldr	r3, [r5, #0]
 8003446:	1e5a      	subs	r2, r3, #1
 8003448:	602a      	str	r2, [r5, #0]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0d9      	beq.n	8003402 <main+0x66>
			uint8_t b = RingBuffer_DMA_GetByte(&rx_buf);
 800344e:	4640      	mov	r0, r8
 8003450:	f7ff fa5f 	bl	8002912 <RingBuffer_DMA_GetByte>
			if (b == '\n') {
 8003454:	280a      	cmp	r0, #10
 8003456:	d12f      	bne.n	80034b8 <main+0x11c>
				cmd[icmd] = 0;
 8003458:	2400      	movs	r4, #0
 800345a:	4b26      	ldr	r3, [pc, #152]	; (80034f4 <main+0x158>)
				memset(commandStr,0,sizeof(commandStr));
 800345c:	4621      	mov	r1, r4
				cmd[icmd] = 0;
 800345e:	781a      	ldrb	r2, [r3, #0]
				memset(commandStr,0,sizeof(commandStr));
 8003460:	4825      	ldr	r0, [pc, #148]	; (80034f8 <main+0x15c>)
				cmd[icmd] = 0;
 8003462:	54b4      	strb	r4, [r6, r2]
				memset(commandStr,0,sizeof(commandStr));
 8003464:	221e      	movs	r2, #30
				icmd = 0;
 8003466:	701c      	strb	r4, [r3, #0]
				memset(commandStr,0,sizeof(commandStr));
 8003468:	f000 fb60 	bl	8003b2c <memset>
					commandStr[i]=cmd[i];
 800346c:	4a22      	ldr	r2, [pc, #136]	; (80034f8 <main+0x15c>)
				while(cmd[i]){
 800346e:	5d33      	ldrb	r3, [r6, r4]
 8003470:	b9fb      	cbnz	r3, 80034b2 <main+0x116>
				Set_LimitSettings();
 8003472:	f7ff fd67 	bl	8002f44 <Set_LimitSettings>
				Process_Command(cmd);
 8003476:	4630      	mov	r0, r6
 8003478:	f7ff fba8 	bl	8002bcc <Process_Command>
 800347c:	e7e2      	b.n	8003444 <main+0xa8>
		  if (HAL_GetTick() - lastTick > 1000)
 800347e:	f7fd fda1 	bl	8000fc4 <HAL_GetTick>
 8003482:	4c1e      	ldr	r4, [pc, #120]	; (80034fc <main+0x160>)
 8003484:	6823      	ldr	r3, [r4, #0]
 8003486:	1ac0      	subs	r0, r0, r3
 8003488:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800348c:	d9d2      	bls.n	8003434 <main+0x98>
			  Info_Sensors();
 800348e:	f7ff fc09 	bl	8002ca4 <Info_Sensors>
			  write_Limits();
 8003492:	f7ff fcb7 	bl	8002e04 <write_Limits>
			  lastTick = HAL_GetTick();
 8003496:	f7fd fd95 	bl	8000fc4 <HAL_GetTick>
 800349a:	6020      	str	r0, [r4, #0]
 800349c:	e7ca      	b.n	8003434 <main+0x98>
		  Start_Periphery();
 800349e:	f7ff fec3 	bl	8003228 <Start_Periphery>
		  Relay_Algorithm();
 80034a2:	f7ff fef1 	bl	8003288 <Relay_Algorithm>
		  PWM_Algorithm();
 80034a6:	f7ff ff59 	bl	800335c <PWM_Algorithm>
		  break;
 80034aa:	e7c3      	b.n	8003434 <main+0x98>
		  Stop_Periphery();
 80034ac:	f7ff fecc 	bl	8003248 <Stop_Periphery>
		  break;
 80034b0:	e7c0      	b.n	8003434 <main+0x98>
					commandStr[i]=cmd[i];
 80034b2:	54a3      	strb	r3, [r4, r2]
					i++;
 80034b4:	3401      	adds	r4, #1
 80034b6:	e7da      	b.n	800346e <main+0xd2>
			} else if (b == '\r') {
 80034b8:	280d      	cmp	r0, #13
 80034ba:	d0c3      	beq.n	8003444 <main+0xa8>
				cmd[icmd++] = b;
 80034bc:	4a0d      	ldr	r2, [pc, #52]	; (80034f4 <main+0x158>)
 80034be:	7813      	ldrb	r3, [r2, #0]
 80034c0:	1c59      	adds	r1, r3, #1
 80034c2:	7011      	strb	r1, [r2, #0]
 80034c4:	54f0      	strb	r0, [r6, r3]
 80034c6:	e7bd      	b.n	8003444 <main+0xa8>
 80034c8:	200005b0 	.word	0x200005b0
 80034cc:	20000306 	.word	0x20000306
 80034d0:	20000474 	.word	0x20000474
 80034d4:	2000052c 	.word	0x2000052c
 80034d8:	2000026d 	.word	0x2000026d
 80034dc:	200004ec 	.word	0x200004ec
 80034e0:	20000264 	.word	0x20000264
 80034e4:	40010800 	.word	0x40010800
 80034e8:	2000026c 	.word	0x2000026c
 80034ec:	20000268 	.word	0x20000268
 80034f0:	2000049c 	.word	0x2000049c
 80034f4:	2000025d 	.word	0x2000025d
 80034f8:	200002b8 	.word	0x200002b8
 80034fc:	20000260 	.word	0x20000260

08003500 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003500:	4770      	bx	lr

08003502 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003502:	2228      	movs	r2, #40	; 0x28
{
 8003504:	b510      	push	{r4, lr}
 8003506:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003508:	2100      	movs	r1, #0
 800350a:	eb0d 0002 	add.w	r0, sp, r2
 800350e:	f000 fb0d 	bl	8003b2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003512:	2214      	movs	r2, #20
 8003514:	2100      	movs	r1, #0
 8003516:	eb0d 0002 	add.w	r0, sp, r2
 800351a:	f000 fb07 	bl	8003b2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800351e:	2210      	movs	r2, #16
 8003520:	2100      	movs	r1, #0
 8003522:	a801      	add	r0, sp, #4
 8003524:	f000 fb02 	bl	8003b2c <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003528:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800352c:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800352e:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003530:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003532:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003534:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003538:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800353a:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800353c:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800353e:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003540:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003542:	f7fe f973 	bl	800182c <HAL_RCC_OscConfig>
 8003546:	b108      	cbz	r0, 800354c <SystemClock_Config+0x4a>
  {
    Error_Handler();
 8003548:	f7ff ffda 	bl	8003500 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800354c:	230f      	movs	r3, #15
 800354e:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003550:	2300      	movs	r3, #0
 8003552:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8003554:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003558:	2102      	movs	r1, #2
 800355a:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800355c:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 800355e:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8003560:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003562:	f7fe fb3d 	bl	8001be0 <HAL_RCC_ClockConfig>
 8003566:	b108      	cbz	r0, 800356c <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8003568:	f7ff ffca 	bl	8003500 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800356c:	2302      	movs	r3, #2
 800356e:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003570:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003574:	a801      	add	r0, sp, #4
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003576:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003578:	f7fe fbf0 	bl	8001d5c <HAL_RCCEx_PeriphCLKConfig>
 800357c:	b108      	cbz	r0, 8003582 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800357e:	f7ff ffbf 	bl	8003500 <Error_Handler>
  }
}
 8003582:	b014      	add	sp, #80	; 0x50
 8003584:	bd10      	pop	{r4, pc}
	...

08003588 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003588:	4b0e      	ldr	r3, [pc, #56]	; (80035c4 <HAL_MspInit+0x3c>)
{
 800358a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800358c:	699a      	ldr	r2, [r3, #24]
 800358e:	f042 0201 	orr.w	r2, r2, #1
 8003592:	619a      	str	r2, [r3, #24]
 8003594:	699a      	ldr	r2, [r3, #24]
 8003596:	f002 0201 	and.w	r2, r2, #1
 800359a:	9200      	str	r2, [sp, #0]
 800359c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800359e:	69da      	ldr	r2, [r3, #28]
 80035a0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80035a4:	61da      	str	r2, [r3, #28]
 80035a6:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80035a8:	4a07      	ldr	r2, [pc, #28]	; (80035c8 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80035aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ae:	9301      	str	r3, [sp, #4]
 80035b0:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80035b2:	6853      	ldr	r3, [r2, #4]
 80035b4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80035b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80035bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035be:	b002      	add	sp, #8
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	40021000 	.word	0x40021000
 80035c8:	40010000 	.word	0x40010000

080035cc <NMI_Handler>:
 80035cc:	4770      	bx	lr

080035ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035ce:	e7fe      	b.n	80035ce <HardFault_Handler>

080035d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035d0:	e7fe      	b.n	80035d0 <MemManage_Handler>

080035d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035d2:	e7fe      	b.n	80035d2 <BusFault_Handler>

080035d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035d4:	e7fe      	b.n	80035d4 <UsageFault_Handler>

080035d6 <SVC_Handler>:
 80035d6:	4770      	bx	lr

080035d8 <DebugMon_Handler>:
 80035d8:	4770      	bx	lr

080035da <PendSV_Handler>:
 80035da:	4770      	bx	lr

080035dc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035dc:	f7fd bce6 	b.w	8000fac <HAL_IncTick>

080035e0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80035e0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80035e2:	2008      	movs	r0, #8
 80035e4:	f7fe f916 	bl	8001814 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  if(status_Flag == START)
 80035e8:	4b07      	ldr	r3, [pc, #28]	; (8003608 <EXTI3_IRQHandler+0x28>)
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d109      	bne.n	8003604 <EXTI3_IRQHandler+0x24>
  {
	  Delay_PWMFlag = 1;
 80035f0:	2201      	movs	r2, #1
 80035f2:	4b06      	ldr	r3, [pc, #24]	; (800360c <EXTI3_IRQHandler+0x2c>)
	  HAL_GPIO_WritePin(GPIOA, PWM_PUMP_Pin,1);
 80035f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
	  Delay_PWMFlag = 1;
 80035f8:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_WritePin(GPIOA, PWM_PUMP_Pin,1);
 80035fa:	4805      	ldr	r0, [pc, #20]	; (8003610 <EXTI3_IRQHandler+0x30>)
  }
  /* USER CODE END EXTI3_IRQn 1 */
}
 80035fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  HAL_GPIO_WritePin(GPIOA, PWM_PUMP_Pin,1);
 8003600:	f7fe b902 	b.w	8001808 <HAL_GPIO_WritePin>
 8003604:	bd08      	pop	{r3, pc}
 8003606:	bf00      	nop
 8003608:	2000026c 	.word	0x2000026c
 800360c:	2000026d 	.word	0x2000026d
 8003610:	40010800 	.word	0x40010800

08003614 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003614:	4770      	bx	lr
	...

08003618 <TIM1_CC_IRQHandler>:
void TIM1_CC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003618:	4801      	ldr	r0, [pc, #4]	; (8003620 <TIM1_CC_IRQHandler+0x8>)
 800361a:	f7fe bd16 	b.w	800204a <HAL_TIM_IRQHandler>
 800361e:	bf00      	nop
 8003620:	200004ec 	.word	0x200004ec

08003624 <HAL_TIM_PWM_PulseFinishedCallback>:
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
	if(Pump_TimingFlag == TRUE)
 8003624:	4b05      	ldr	r3, [pc, #20]	; (800363c <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d106      	bne.n	800363a <HAL_TIM_PWM_PulseFinishedCallback+0x16>
	{
		if(htim->Instance == TIM1)
 800362c:	4a04      	ldr	r2, [pc, #16]	; (8003640 <HAL_TIM_PWM_PulseFinishedCallback+0x1c>)
 800362e:	6803      	ldr	r3, [r0, #0]
 8003630:	4293      	cmp	r3, r2
		{
			TIM1->CCR4 = Filling_Factor.FillingFactor_LedPWM;
 8003632:	bf02      	ittt	eq
 8003634:	4a03      	ldreq	r2, [pc, #12]	; (8003644 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8003636:	7852      	ldrbeq	r2, [r2, #1]
 8003638:	641a      	streq	r2, [r3, #64]	; 0x40
 800363a:	4770      	bx	lr
 800363c:	20000250 	.word	0x20000250
 8003640:	40012c00 	.word	0x40012c00
 8003644:	20000243 	.word	0x20000243

08003648 <Switch_Control>:
		}
	}
}

void Switch_Control(uint8_t *Timer_Counter, uint8_t *Delays, WorkingPump_Delay Pump_Delay, uint8_t *switch_Flag)
{
 8003648:	b510      	push	{r4, lr}

	  if(((*Timer_Counter) == (*Delays)) && ((*switch_Flag) == FALSE))
 800364a:	7804      	ldrb	r4, [r0, #0]
 800364c:	7809      	ldrb	r1, [r1, #0]
 800364e:	428c      	cmp	r4, r1
 8003650:	d104      	bne.n	800365c <Switch_Control+0x14>
 8003652:	7819      	ldrb	r1, [r3, #0]
 8003654:	b911      	cbnz	r1, 800365c <Switch_Control+0x14>
	  {
		  (*switch_Flag) = TRUE;
 8003656:	2401      	movs	r4, #1
 8003658:	701c      	strb	r4, [r3, #0]
		  (*Timer_Counter) = 0;
 800365a:	7001      	strb	r1, [r0, #0]
	  }
	  if(((*Timer_Counter) == Pump_Delay) && ((*switch_Flag) == TRUE))
 800365c:	7801      	ldrb	r1, [r0, #0]
 800365e:	4291      	cmp	r1, r2
 8003660:	d105      	bne.n	800366e <Switch_Control+0x26>
 8003662:	781a      	ldrb	r2, [r3, #0]
 8003664:	2a01      	cmp	r2, #1
	  {
		  (*switch_Flag) = FALSE;
 8003666:	bf02      	ittt	eq
 8003668:	2200      	moveq	r2, #0
 800366a:	701a      	strbeq	r2, [r3, #0]
		  (*Timer_Counter) = 0;
 800366c:	7002      	strbeq	r2, [r0, #0]
 800366e:	bd10      	pop	{r4, pc}

08003670 <TIM2_IRQHandler>:
{
 8003670:	b510      	push	{r4, lr}
  HAL_TIM_IRQHandler(&htim2);
 8003672:	4825      	ldr	r0, [pc, #148]	; (8003708 <TIM2_IRQHandler+0x98>)
 8003674:	f7fe fce9 	bl	800204a <HAL_TIM_IRQHandler>
  if(status_Flag == START)
 8003678:	4b24      	ldr	r3, [pc, #144]	; (800370c <TIM2_IRQHandler+0x9c>)
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	2b02      	cmp	r3, #2
 800367e:	d142      	bne.n	8003706 <TIM2_IRQHandler+0x96>
	  Timer_Counter.Second_Counter++;
 8003680:	4b23      	ldr	r3, [pc, #140]	; (8003710 <TIM2_IRQHandler+0xa0>)
 8003682:	7819      	ldrb	r1, [r3, #0]
 8003684:	461a      	mov	r2, r3
 8003686:	3101      	adds	r1, #1
 8003688:	b2c9      	uxtb	r1, r1
	  if(Timer_Counter.Second_Counter >= 60)
 800368a:	293b      	cmp	r1, #59	; 0x3b
 800368c:	d801      	bhi.n	8003692 <TIM2_IRQHandler+0x22>
	  Timer_Counter.Second_Counter++;
 800368e:	7019      	strb	r1, [r3, #0]
 8003690:	bd10      	pop	{r4, pc}
		  Timer_Counter.Second_Counter = 0;
 8003692:	2000      	movs	r0, #0
		  Timer_Counter.PipePump_Minute_Counter++;
 8003694:	7899      	ldrb	r1, [r3, #2]
		  Timer_Counter.Second_Counter = 0;
 8003696:	7018      	strb	r0, [r3, #0]
		  Timer_Counter.PipePump_Minute_Counter++;
 8003698:	3101      	adds	r1, #1
 800369a:	7099      	strb	r1, [r3, #2]
		  Timer_Counter.PoolPump_Minute_Counter++;
 800369c:	7859      	ldrb	r1, [r3, #1]
 800369e:	3101      	adds	r1, #1
 80036a0:	7059      	strb	r1, [r3, #1]
		  Timer_Counter.DayDelay_Minute_Counter++;
 80036a2:	78d9      	ldrb	r1, [r3, #3]
 80036a4:	3101      	adds	r1, #1
 80036a6:	b2c9      	uxtb	r1, r1
		  if(Timer_Counter.DayDelay_Minute_Counter >= 60)
 80036a8:	293b      	cmp	r1, #59	; 0x3b
 80036aa:	d80e      	bhi.n	80036ca <TIM2_IRQHandler+0x5a>
		  Timer_Counter.DayDelay_Minute_Counter++;
 80036ac:	70d9      	strb	r1, [r3, #3]
		  Switch_Control(&Timer_Counter.PipePump_Minute_Counter, &Delays.TimePipe_PumpDelay, PIPE_DELAY, &switch_Flag.switch_PipePump);
 80036ae:	4b19      	ldr	r3, [pc, #100]	; (8003714 <TIM2_IRQHandler+0xa4>)
 80036b0:	2202      	movs	r2, #2
 80036b2:	4919      	ldr	r1, [pc, #100]	; (8003718 <TIM2_IRQHandler+0xa8>)
 80036b4:	4819      	ldr	r0, [pc, #100]	; (800371c <TIM2_IRQHandler+0xac>)
 80036b6:	f7ff ffc7 	bl	8003648 <Switch_Control>
}
 80036ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		  Switch_Control(&Timer_Counter.PoolPump_Minute_Counter, &Delays.TimePool_PumpDelay, POOL_DELAY, &switch_Flag.switch_PoolPump);
 80036be:	4b18      	ldr	r3, [pc, #96]	; (8003720 <TIM2_IRQHandler+0xb0>)
 80036c0:	2201      	movs	r2, #1
 80036c2:	4918      	ldr	r1, [pc, #96]	; (8003724 <TIM2_IRQHandler+0xb4>)
 80036c4:	4818      	ldr	r0, [pc, #96]	; (8003728 <TIM2_IRQHandler+0xb8>)
 80036c6:	f7ff bfbf 	b.w	8003648 <Switch_Control>
			  Timer_Counter.DayDelay_Minute_Counter = 0;
 80036ca:	70d8      	strb	r0, [r3, #3]
			  if((Timer_Counter.DayDelay_Hour_Counter == Delays.TimeDay_Delay) && (!Night_Flag))
 80036cc:	4912      	ldr	r1, [pc, #72]	; (8003718 <TIM2_IRQHandler+0xa8>)
			  Timer_Counter.DayDelay_Hour_Counter++;
 80036ce:	791b      	ldrb	r3, [r3, #4]
			  if((Timer_Counter.DayDelay_Hour_Counter == Delays.TimeDay_Delay) && (!Night_Flag))
 80036d0:	7889      	ldrb	r1, [r1, #2]
			  Timer_Counter.DayDelay_Hour_Counter++;
 80036d2:	3301      	adds	r3, #1
 80036d4:	b2db      	uxtb	r3, r3
			  if((Timer_Counter.DayDelay_Hour_Counter == Delays.TimeDay_Delay) && (!Night_Flag))
 80036d6:	428b      	cmp	r3, r1
			  Timer_Counter.DayDelay_Hour_Counter++;
 80036d8:	7113      	strb	r3, [r2, #4]
			  if((Timer_Counter.DayDelay_Hour_Counter == Delays.TimeDay_Delay) && (!Night_Flag))
 80036da:	d107      	bne.n	80036ec <TIM2_IRQHandler+0x7c>
 80036dc:	4813      	ldr	r0, [pc, #76]	; (800372c <TIM2_IRQHandler+0xbc>)
 80036de:	7803      	ldrb	r3, [r0, #0]
 80036e0:	b923      	cbnz	r3, 80036ec <TIM2_IRQHandler+0x7c>
				  Filling_Factor.FillingFactor_LedPWM = 0;
 80036e2:	4c13      	ldr	r4, [pc, #76]	; (8003730 <TIM2_IRQHandler+0xc0>)
				  Timer_Counter.DayDelay_Hour_Counter = 0;
 80036e4:	7113      	strb	r3, [r2, #4]
				  Filling_Factor.FillingFactor_LedPWM = 0;
 80036e6:	7063      	strb	r3, [r4, #1]
				  Night_Flag = 1;
 80036e8:	2301      	movs	r3, #1
 80036ea:	7003      	strb	r3, [r0, #0]
			  if((Timer_Counter.DayDelay_Hour_Counter == (24 - Delays.TimeDay_Delay)) && (Night_Flag))
 80036ec:	7913      	ldrb	r3, [r2, #4]
 80036ee:	f1c1 0118 	rsb	r1, r1, #24
 80036f2:	428b      	cmp	r3, r1
 80036f4:	d1db      	bne.n	80036ae <TIM2_IRQHandler+0x3e>
 80036f6:	4b0d      	ldr	r3, [pc, #52]	; (800372c <TIM2_IRQHandler+0xbc>)
 80036f8:	7819      	ldrb	r1, [r3, #0]
 80036fa:	2900      	cmp	r1, #0
 80036fc:	d0d7      	beq.n	80036ae <TIM2_IRQHandler+0x3e>
				  Timer_Counter.DayDelay_Hour_Counter = 0;
 80036fe:	2100      	movs	r1, #0
 8003700:	7111      	strb	r1, [r2, #4]
				  Night_Flag = 0;
 8003702:	7019      	strb	r1, [r3, #0]
 8003704:	e7d3      	b.n	80036ae <TIM2_IRQHandler+0x3e>
 8003706:	bd10      	pop	{r4, pc}
 8003708:	2000052c 	.word	0x2000052c
 800370c:	2000026c 	.word	0x2000026c
 8003710:	20000251 	.word	0x20000251
 8003714:	20000270 	.word	0x20000270
 8003718:	20000240 	.word	0x20000240
 800371c:	20000253 	.word	0x20000253
 8003720:	2000026f 	.word	0x2000026f
 8003724:	20000241 	.word	0x20000241
 8003728:	20000252 	.word	0x20000252
 800372c:	2000026e 	.word	0x2000026e
 8003730:	20000243 	.word	0x20000243

08003734 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8003734:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003736:	4b0a      	ldr	r3, [pc, #40]	; (8003760 <_sbrk+0x2c>)
{
 8003738:	4602      	mov	r2, r0
	if (heap_end == 0)
 800373a:	6819      	ldr	r1, [r3, #0]
 800373c:	b909      	cbnz	r1, 8003742 <_sbrk+0xe>
		heap_end = &end;
 800373e:	4909      	ldr	r1, [pc, #36]	; (8003764 <_sbrk+0x30>)
 8003740:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8003742:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8003744:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003746:	4402      	add	r2, r0
 8003748:	428a      	cmp	r2, r1
 800374a:	d906      	bls.n	800375a <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800374c:	f000 f9c4 	bl	8003ad8 <__errno>
 8003750:	230c      	movs	r3, #12
 8003752:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003754:	f04f 30ff 	mov.w	r0, #4294967295
 8003758:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 800375a:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 800375c:	bd08      	pop	{r3, pc}
 800375e:	bf00      	nop
 8003760:	20000274 	.word	0x20000274
 8003764:	200005f4 	.word	0x200005f4

08003768 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003768:	4b0f      	ldr	r3, [pc, #60]	; (80037a8 <SystemInit+0x40>)
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	f042 0201 	orr.w	r2, r2, #1
 8003770:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003772:	6859      	ldr	r1, [r3, #4]
 8003774:	4a0d      	ldr	r2, [pc, #52]	; (80037ac <SystemInit+0x44>)
 8003776:	400a      	ands	r2, r1
 8003778:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003780:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003784:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800378c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003794:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003796:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800379a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800379c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037a0:	4b03      	ldr	r3, [pc, #12]	; (80037b0 <SystemInit+0x48>)
 80037a2:	609a      	str	r2, [r3, #8]
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	40021000 	.word	0x40021000
 80037ac:	f8ff0000 	.word	0xf8ff0000
 80037b0:	e000ed00 	.word	0xe000ed00

080037b4 <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80037b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037b6:	2210      	movs	r2, #16
 80037b8:	2100      	movs	r1, #0
 80037ba:	a802      	add	r0, sp, #8
 80037bc:	f000 f9b6 	bl	8003b2c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 9000-1;
 80037c0:	f242 3227 	movw	r2, #8999	; 0x2327
 80037c4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 80037c8:	4813      	ldr	r0, [pc, #76]	; (8003818 <MX_TIM2_Init+0x64>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037ca:	2300      	movs	r3, #0
  htim2.Init.Prescaler = 9000-1;
 80037cc:	e880 0006 	stmia.w	r0, {r1, r2}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 1000-1;
 80037d0:	f240 32e7 	movw	r2, #999	; 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	9301      	str	r3, [sp, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037d8:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 1000-1;
 80037da:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037dc:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037de:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037e0:	f7fe fd0e 	bl	8002200 <HAL_TIM_Base_Init>
 80037e4:	b108      	cbz	r0, 80037ea <MX_TIM2_Init+0x36>
  {
    Error_Handler();
 80037e6:	f7ff fe8b 	bl	8003500 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037ee:	a902      	add	r1, sp, #8
 80037f0:	4809      	ldr	r0, [pc, #36]	; (8003818 <MX_TIM2_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037f2:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037f4:	f7fe fdd0 	bl	8002398 <HAL_TIM_ConfigClockSource>
 80037f8:	b108      	cbz	r0, 80037fe <MX_TIM2_Init+0x4a>
  {
    Error_Handler();
 80037fa:	f7ff fe81 	bl	8003500 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037fe:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003800:	4669      	mov	r1, sp
 8003802:	4805      	ldr	r0, [pc, #20]	; (8003818 <MX_TIM2_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003804:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003806:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003808:	f7fe fea2 	bl	8002550 <HAL_TIMEx_MasterConfigSynchronization>
 800380c:	b108      	cbz	r0, 8003812 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 800380e:	f7ff fe77 	bl	8003500 <Error_Handler>
  }

}
 8003812:	b007      	add	sp, #28
 8003814:	f85d fb04 	ldr.w	pc, [sp], #4
 8003818:	2000052c 	.word	0x2000052c

0800381c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800381c:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM1)
 800381e:	6803      	ldr	r3, [r0, #0]
 8003820:	4a16      	ldr	r2, [pc, #88]	; (800387c <HAL_TIM_Base_MspInit+0x60>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d114      	bne.n	8003850 <HAL_TIM_Base_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003826:	4b16      	ldr	r3, [pc, #88]	; (8003880 <HAL_TIM_Base_MspInit+0x64>)

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003828:	201b      	movs	r0, #27
    __HAL_RCC_TIM1_CLK_ENABLE();
 800382a:	699a      	ldr	r2, [r3, #24]
 800382c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003830:	619a      	str	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003832:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003834:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003836:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003838:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800383c:	9300      	str	r3, [sp, #0]
 800383e:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003840:	f7fd fe3a 	bl	80014b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003844:	201b      	movs	r0, #27
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003846:	f7fd fe6b 	bl	8001520 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800384a:	b003      	add	sp, #12
 800384c:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM2)
 8003850:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003854:	d1f9      	bne.n	800384a <HAL_TIM_Base_MspInit+0x2e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003856:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800385a:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800385c:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 800385e:	f042 0201 	orr.w	r2, r2, #1
 8003862:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003864:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003866:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003868:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	9301      	str	r3, [sp, #4]
 8003870:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003872:	f7fd fe21 	bl	80014b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003876:	201c      	movs	r0, #28
 8003878:	e7e5      	b.n	8003846 <HAL_TIM_Base_MspInit+0x2a>
 800387a:	bf00      	nop
 800387c:	40012c00 	.word	0x40012c00
 8003880:	40021000 	.word	0x40021000

08003884 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003884:	b510      	push	{r4, lr}
 8003886:	4604      	mov	r4, r0
 8003888:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800388a:	2210      	movs	r2, #16
 800388c:	2100      	movs	r1, #0
 800388e:	a802      	add	r0, sp, #8
 8003890:	f000 f94c 	bl	8003b2c <memset>
  if(timHandle->Instance==TIM1)
 8003894:	6822      	ldr	r2, [r4, #0]
 8003896:	4b0d      	ldr	r3, [pc, #52]	; (80038cc <HAL_TIM_MspPostInit+0x48>)
 8003898:	429a      	cmp	r2, r3
 800389a:	d114      	bne.n	80038c6 <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800389c:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80038a0:	699a      	ldr	r2, [r3, #24]
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a2:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038a4:	f042 0204 	orr.w	r2, r2, #4
 80038a8:	619a      	str	r2, [r3, #24]
 80038aa:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038ac:	4808      	ldr	r0, [pc, #32]	; (80038d0 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038ae:	f003 0304 	and.w	r3, r3, #4
 80038b2:	9301      	str	r3, [sp, #4]
 80038b4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80038b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80038ba:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038bc:	2302      	movs	r3, #2
 80038be:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038c0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038c2:	f7fd febf 	bl	8001644 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80038c6:	b006      	add	sp, #24
 80038c8:	bd10      	pop	{r4, pc}
 80038ca:	bf00      	nop
 80038cc:	40012c00 	.word	0x40012c00
 80038d0:	40010800 	.word	0x40010800

080038d4 <MX_TIM1_Init>:
{
 80038d4:	b510      	push	{r4, lr}
 80038d6:	b096      	sub	sp, #88	; 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038d8:	2210      	movs	r2, #16
 80038da:	2100      	movs	r1, #0
 80038dc:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038de:	2400      	movs	r4, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038e0:	f000 f924 	bl	8003b2c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038e4:	221c      	movs	r2, #28
 80038e6:	4621      	mov	r1, r4
 80038e8:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038ec:	9401      	str	r4, [sp, #4]
 80038ee:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038f0:	f000 f91c 	bl	8003b2c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80038f4:	2220      	movs	r2, #32
 80038f6:	4621      	mov	r1, r4
 80038f8:	a80e      	add	r0, sp, #56	; 0x38
 80038fa:	f000 f917 	bl	8003b2c <memset>
  htim1.Init.Prescaler = 900-1;
 80038fe:	f240 3383 	movw	r3, #899	; 0x383
  htim1.Instance = TIM1;
 8003902:	4827      	ldr	r0, [pc, #156]	; (80039a0 <MX_TIM1_Init+0xcc>)
  htim1.Init.Prescaler = 900-1;
 8003904:	4a27      	ldr	r2, [pc, #156]	; (80039a4 <MX_TIM1_Init+0xd0>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003906:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 900-1;
 8003908:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 100-1;
 800390c:	2363      	movs	r3, #99	; 0x63
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800390e:	6104      	str	r4, [r0, #16]
  htim1.Init.Period = 100-1;
 8003910:	60c3      	str	r3, [r0, #12]
  htim1.Init.RepetitionCounter = 0;
 8003912:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003914:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003916:	f7fe fc73 	bl	8002200 <HAL_TIM_Base_Init>
 800391a:	b108      	cbz	r0, 8003920 <MX_TIM1_Init+0x4c>
    Error_Handler();
 800391c:	f7ff fdf0 	bl	8003500 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003920:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003924:	a903      	add	r1, sp, #12
 8003926:	481e      	ldr	r0, [pc, #120]	; (80039a0 <MX_TIM1_Init+0xcc>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003928:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800392a:	f7fe fd35 	bl	8002398 <HAL_TIM_ConfigClockSource>
 800392e:	b108      	cbz	r0, 8003934 <MX_TIM1_Init+0x60>
    Error_Handler();
 8003930:	f7ff fde6 	bl	8003500 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003934:	481a      	ldr	r0, [pc, #104]	; (80039a0 <MX_TIM1_Init+0xcc>)
 8003936:	f7fe fc7d 	bl	8002234 <HAL_TIM_PWM_Init>
 800393a:	b108      	cbz	r0, 8003940 <MX_TIM1_Init+0x6c>
    Error_Handler();
 800393c:	f7ff fde0 	bl	8003500 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003940:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003942:	a901      	add	r1, sp, #4
 8003944:	4816      	ldr	r0, [pc, #88]	; (80039a0 <MX_TIM1_Init+0xcc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003946:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003948:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800394a:	f7fe fe01 	bl	8002550 <HAL_TIMEx_MasterConfigSynchronization>
 800394e:	b108      	cbz	r0, 8003954 <MX_TIM1_Init+0x80>
    Error_Handler();
 8003950:	f7ff fdd6 	bl	8003500 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003954:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003956:	220c      	movs	r2, #12
 8003958:	a907      	add	r1, sp, #28
 800395a:	4811      	ldr	r0, [pc, #68]	; (80039a0 <MX_TIM1_Init+0xcc>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800395c:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 800395e:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003960:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003962:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003964:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003966:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003968:	f7fe fcaa 	bl	80022c0 <HAL_TIM_PWM_ConfigChannel>
 800396c:	b108      	cbz	r0, 8003972 <MX_TIM1_Init+0x9e>
    Error_Handler();
 800396e:	f7ff fdc7 	bl	8003500 <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003972:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003974:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003978:	a90e      	add	r1, sp, #56	; 0x38
 800397a:	4809      	ldr	r0, [pc, #36]	; (80039a0 <MX_TIM1_Init+0xcc>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800397c:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800397e:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003980:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = 0;
 8003982:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003984:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003986:	9213      	str	r2, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003988:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800398a:	f7fe fdff 	bl	800258c <HAL_TIMEx_ConfigBreakDeadTime>
 800398e:	b108      	cbz	r0, 8003994 <MX_TIM1_Init+0xc0>
    Error_Handler();
 8003990:	f7ff fdb6 	bl	8003500 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8003994:	4802      	ldr	r0, [pc, #8]	; (80039a0 <MX_TIM1_Init+0xcc>)
 8003996:	f7ff ff75 	bl	8003884 <HAL_TIM_MspPostInit>
}
 800399a:	b016      	add	sp, #88	; 0x58
 800399c:	bd10      	pop	{r4, pc}
 800399e:	bf00      	nop
 80039a0:	200004ec 	.word	0x200004ec
 80039a4:	40012c00 	.word	0x40012c00

080039a8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80039a8:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 9600;
 80039aa:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
  huart2.Instance = USART2;
 80039ae:	480a      	ldr	r0, [pc, #40]	; (80039d8 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 9600;
 80039b0:	4b0a      	ldr	r3, [pc, #40]	; (80039dc <MX_USART2_UART_Init+0x34>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039b2:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 9600;
 80039b4:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039b8:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039ba:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039bc:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039be:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039c0:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039c2:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039c4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80039c6:	f7fe fe79 	bl	80026bc <HAL_UART_Init>
 80039ca:	b118      	cbz	r0, 80039d4 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80039cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80039d0:	f7ff bd96 	b.w	8003500 <Error_Handler>
 80039d4:	bd08      	pop	{r3, pc}
 80039d6:	bf00      	nop
 80039d8:	200005b0 	.word	0x200005b0
 80039dc:	40004400 	.word	0x40004400

080039e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80039e0:	b570      	push	{r4, r5, r6, lr}
 80039e2:	4606      	mov	r6, r0
 80039e4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039e6:	2210      	movs	r2, #16
 80039e8:	2100      	movs	r1, #0
 80039ea:	a802      	add	r0, sp, #8
 80039ec:	f000 f89e 	bl	8003b2c <memset>
  if(uartHandle->Instance==USART2)
 80039f0:	6832      	ldr	r2, [r6, #0]
 80039f2:	4b20      	ldr	r3, [pc, #128]	; (8003a74 <HAL_UART_MspInit+0x94>)
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d13b      	bne.n	8003a70 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80039f8:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80039fc:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039fe:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a00:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003a04:	61da      	str	r2, [r3, #28]
 8003a06:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a08:	481b      	ldr	r0, [pc, #108]	; (8003a78 <HAL_UART_MspInit+0x98>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a0a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003a0e:	9200      	str	r2, [sp, #0]
 8003a10:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a12:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a14:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a16:	f042 0204 	orr.w	r2, r2, #4
 8003a1a:	619a      	str	r2, [r3, #24]
 8003a1c:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8003a1e:	4c17      	ldr	r4, [pc, #92]	; (8003a7c <HAL_UART_MspInit+0x9c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a20:	f003 0304 	and.w	r3, r3, #4
 8003a24:	9301      	str	r3, [sp, #4]
 8003a26:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003a28:	2304      	movs	r3, #4
 8003a2a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a30:	2303      	movs	r3, #3
 8003a32:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a34:	f7fd fe06 	bl	8001644 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003a38:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a3a:	480f      	ldr	r0, [pc, #60]	; (8003a78 <HAL_UART_MspInit+0x98>)
 8003a3c:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003a40:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a42:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a44:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a46:	f7fd fdfd 	bl	8001644 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8003a4a:	4b0d      	ldr	r3, [pc, #52]	; (8003a80 <HAL_UART_MspInit+0xa0>)
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003a4c:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a4e:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003a52:	2380      	movs	r3, #128	; 0x80
 8003a54:	60e3      	str	r3, [r4, #12]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003a56:	2320      	movs	r3, #32
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a58:	60a5      	str	r5, [r4, #8]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a5a:	6125      	str	r5, [r4, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a5c:	6165      	str	r5, [r4, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003a5e:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003a60:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003a62:	f7fd fd81 	bl	8001568 <HAL_DMA_Init>
 8003a66:	b108      	cbz	r0, 8003a6c <HAL_UART_MspInit+0x8c>
    {
      Error_Handler();
 8003a68:	f7ff fd4a 	bl	8003500 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003a6c:	6374      	str	r4, [r6, #52]	; 0x34
 8003a6e:	6266      	str	r6, [r4, #36]	; 0x24

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003a70:	b006      	add	sp, #24
 8003a72:	bd70      	pop	{r4, r5, r6, pc}
 8003a74:	40004400 	.word	0x40004400
 8003a78:	40010800 	.word	0x40010800
 8003a7c:	2000056c 	.word	0x2000056c
 8003a80:	4002006c 	.word	0x4002006c

08003a84 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003a84:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003a86:	e003      	b.n	8003a90 <LoopCopyDataInit>

08003a88 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003a88:	4b0b      	ldr	r3, [pc, #44]	; (8003ab8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003a8a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003a8c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003a8e:	3104      	adds	r1, #4

08003a90 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003a90:	480a      	ldr	r0, [pc, #40]	; (8003abc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003a92:	4b0b      	ldr	r3, [pc, #44]	; (8003ac0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003a94:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003a96:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003a98:	d3f6      	bcc.n	8003a88 <CopyDataInit>
  ldr r2, =_sbss
 8003a9a:	4a0a      	ldr	r2, [pc, #40]	; (8003ac4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003a9c:	e002      	b.n	8003aa4 <LoopFillZerobss>

08003a9e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003a9e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003aa0:	f842 3b04 	str.w	r3, [r2], #4

08003aa4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003aa4:	4b08      	ldr	r3, [pc, #32]	; (8003ac8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003aa6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003aa8:	d3f9      	bcc.n	8003a9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003aaa:	f7ff fe5d 	bl	8003768 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003aae:	f000 f819 	bl	8003ae4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003ab2:	f7ff fc73 	bl	800339c <main>
  bx lr
 8003ab6:	4770      	bx	lr
  ldr r3, =_sidata
 8003ab8:	08005ed0 	.word	0x08005ed0
  ldr r0, =_sdata
 8003abc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003ac0:	2000021c 	.word	0x2000021c
  ldr r2, =_sbss
 8003ac4:	2000021c 	.word	0x2000021c
  ldr r3, = _ebss
 8003ac8:	200005f4 	.word	0x200005f4

08003acc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003acc:	e7fe      	b.n	8003acc <ADC1_2_IRQHandler>

08003ace <atoi>:
 8003ace:	220a      	movs	r2, #10
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	f000 b907 	b.w	8003ce4 <strtol>
	...

08003ad8 <__errno>:
 8003ad8:	4b01      	ldr	r3, [pc, #4]	; (8003ae0 <__errno+0x8>)
 8003ada:	6818      	ldr	r0, [r3, #0]
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	20000048 	.word	0x20000048

08003ae4 <__libc_init_array>:
 8003ae4:	b570      	push	{r4, r5, r6, lr}
 8003ae6:	2500      	movs	r5, #0
 8003ae8:	4e0c      	ldr	r6, [pc, #48]	; (8003b1c <__libc_init_array+0x38>)
 8003aea:	4c0d      	ldr	r4, [pc, #52]	; (8003b20 <__libc_init_array+0x3c>)
 8003aec:	1ba4      	subs	r4, r4, r6
 8003aee:	10a4      	asrs	r4, r4, #2
 8003af0:	42a5      	cmp	r5, r4
 8003af2:	d109      	bne.n	8003b08 <__libc_init_array+0x24>
 8003af4:	f002 f81c 	bl	8005b30 <_init>
 8003af8:	2500      	movs	r5, #0
 8003afa:	4e0a      	ldr	r6, [pc, #40]	; (8003b24 <__libc_init_array+0x40>)
 8003afc:	4c0a      	ldr	r4, [pc, #40]	; (8003b28 <__libc_init_array+0x44>)
 8003afe:	1ba4      	subs	r4, r4, r6
 8003b00:	10a4      	asrs	r4, r4, #2
 8003b02:	42a5      	cmp	r5, r4
 8003b04:	d105      	bne.n	8003b12 <__libc_init_array+0x2e>
 8003b06:	bd70      	pop	{r4, r5, r6, pc}
 8003b08:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b0c:	4798      	blx	r3
 8003b0e:	3501      	adds	r5, #1
 8003b10:	e7ee      	b.n	8003af0 <__libc_init_array+0xc>
 8003b12:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b16:	4798      	blx	r3
 8003b18:	3501      	adds	r5, #1
 8003b1a:	e7f2      	b.n	8003b02 <__libc_init_array+0x1e>
 8003b1c:	08005ec8 	.word	0x08005ec8
 8003b20:	08005ec8 	.word	0x08005ec8
 8003b24:	08005ec8 	.word	0x08005ec8
 8003b28:	08005ecc 	.word	0x08005ecc

08003b2c <memset>:
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	4402      	add	r2, r0
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d100      	bne.n	8003b36 <memset+0xa>
 8003b34:	4770      	bx	lr
 8003b36:	f803 1b01 	strb.w	r1, [r3], #1
 8003b3a:	e7f9      	b.n	8003b30 <memset+0x4>

08003b3c <siprintf>:
 8003b3c:	b40e      	push	{r1, r2, r3}
 8003b3e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003b42:	b500      	push	{lr}
 8003b44:	b09c      	sub	sp, #112	; 0x70
 8003b46:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003b4a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003b4e:	9104      	str	r1, [sp, #16]
 8003b50:	9107      	str	r1, [sp, #28]
 8003b52:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003b56:	ab1d      	add	r3, sp, #116	; 0x74
 8003b58:	9002      	str	r0, [sp, #8]
 8003b5a:	9006      	str	r0, [sp, #24]
 8003b5c:	4808      	ldr	r0, [pc, #32]	; (8003b80 <siprintf+0x44>)
 8003b5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b62:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003b66:	6800      	ldr	r0, [r0, #0]
 8003b68:	a902      	add	r1, sp, #8
 8003b6a:	9301      	str	r3, [sp, #4]
 8003b6c:	f000 f940 	bl	8003df0 <_svfiprintf_r>
 8003b70:	2200      	movs	r2, #0
 8003b72:	9b02      	ldr	r3, [sp, #8]
 8003b74:	701a      	strb	r2, [r3, #0]
 8003b76:	b01c      	add	sp, #112	; 0x70
 8003b78:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b7c:	b003      	add	sp, #12
 8003b7e:	4770      	bx	lr
 8003b80:	20000048 	.word	0x20000048

08003b84 <strcpy>:
 8003b84:	4603      	mov	r3, r0
 8003b86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b8a:	f803 2b01 	strb.w	r2, [r3], #1
 8003b8e:	2a00      	cmp	r2, #0
 8003b90:	d1f9      	bne.n	8003b86 <strcpy+0x2>
 8003b92:	4770      	bx	lr

08003b94 <strncmp>:
 8003b94:	b510      	push	{r4, lr}
 8003b96:	b16a      	cbz	r2, 8003bb4 <strncmp+0x20>
 8003b98:	3901      	subs	r1, #1
 8003b9a:	1884      	adds	r4, r0, r2
 8003b9c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003ba0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d103      	bne.n	8003bb0 <strncmp+0x1c>
 8003ba8:	42a0      	cmp	r0, r4
 8003baa:	d001      	beq.n	8003bb0 <strncmp+0x1c>
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1f5      	bne.n	8003b9c <strncmp+0x8>
 8003bb0:	1a98      	subs	r0, r3, r2
 8003bb2:	bd10      	pop	{r4, pc}
 8003bb4:	4610      	mov	r0, r2
 8003bb6:	bd10      	pop	{r4, pc}

08003bb8 <strncpy>:
 8003bb8:	b570      	push	{r4, r5, r6, lr}
 8003bba:	4604      	mov	r4, r0
 8003bbc:	b902      	cbnz	r2, 8003bc0 <strncpy+0x8>
 8003bbe:	bd70      	pop	{r4, r5, r6, pc}
 8003bc0:	4623      	mov	r3, r4
 8003bc2:	f811 5b01 	ldrb.w	r5, [r1], #1
 8003bc6:	1e56      	subs	r6, r2, #1
 8003bc8:	f803 5b01 	strb.w	r5, [r3], #1
 8003bcc:	b91d      	cbnz	r5, 8003bd6 <strncpy+0x1e>
 8003bce:	4414      	add	r4, r2
 8003bd0:	42a3      	cmp	r3, r4
 8003bd2:	d103      	bne.n	8003bdc <strncpy+0x24>
 8003bd4:	bd70      	pop	{r4, r5, r6, pc}
 8003bd6:	461c      	mov	r4, r3
 8003bd8:	4632      	mov	r2, r6
 8003bda:	e7ef      	b.n	8003bbc <strncpy+0x4>
 8003bdc:	f803 5b01 	strb.w	r5, [r3], #1
 8003be0:	e7f6      	b.n	8003bd0 <strncpy+0x18>

08003be2 <_strtol_l.isra.0>:
 8003be2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003be6:	4680      	mov	r8, r0
 8003be8:	4689      	mov	r9, r1
 8003bea:	4692      	mov	sl, r2
 8003bec:	461f      	mov	r7, r3
 8003bee:	468b      	mov	fp, r1
 8003bf0:	465d      	mov	r5, fp
 8003bf2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003bf4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003bf8:	f000 f88a 	bl	8003d10 <__locale_ctype_ptr_l>
 8003bfc:	4420      	add	r0, r4
 8003bfe:	7846      	ldrb	r6, [r0, #1]
 8003c00:	f016 0608 	ands.w	r6, r6, #8
 8003c04:	d10b      	bne.n	8003c1e <_strtol_l.isra.0+0x3c>
 8003c06:	2c2d      	cmp	r4, #45	; 0x2d
 8003c08:	d10b      	bne.n	8003c22 <_strtol_l.isra.0+0x40>
 8003c0a:	2601      	movs	r6, #1
 8003c0c:	782c      	ldrb	r4, [r5, #0]
 8003c0e:	f10b 0502 	add.w	r5, fp, #2
 8003c12:	b167      	cbz	r7, 8003c2e <_strtol_l.isra.0+0x4c>
 8003c14:	2f10      	cmp	r7, #16
 8003c16:	d114      	bne.n	8003c42 <_strtol_l.isra.0+0x60>
 8003c18:	2c30      	cmp	r4, #48	; 0x30
 8003c1a:	d00a      	beq.n	8003c32 <_strtol_l.isra.0+0x50>
 8003c1c:	e011      	b.n	8003c42 <_strtol_l.isra.0+0x60>
 8003c1e:	46ab      	mov	fp, r5
 8003c20:	e7e6      	b.n	8003bf0 <_strtol_l.isra.0+0xe>
 8003c22:	2c2b      	cmp	r4, #43	; 0x2b
 8003c24:	bf04      	itt	eq
 8003c26:	782c      	ldrbeq	r4, [r5, #0]
 8003c28:	f10b 0502 	addeq.w	r5, fp, #2
 8003c2c:	e7f1      	b.n	8003c12 <_strtol_l.isra.0+0x30>
 8003c2e:	2c30      	cmp	r4, #48	; 0x30
 8003c30:	d127      	bne.n	8003c82 <_strtol_l.isra.0+0xa0>
 8003c32:	782b      	ldrb	r3, [r5, #0]
 8003c34:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003c38:	2b58      	cmp	r3, #88	; 0x58
 8003c3a:	d14b      	bne.n	8003cd4 <_strtol_l.isra.0+0xf2>
 8003c3c:	2710      	movs	r7, #16
 8003c3e:	786c      	ldrb	r4, [r5, #1]
 8003c40:	3502      	adds	r5, #2
 8003c42:	2e00      	cmp	r6, #0
 8003c44:	bf0c      	ite	eq
 8003c46:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8003c4a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8003c4e:	2200      	movs	r2, #0
 8003c50:	fbb1 fef7 	udiv	lr, r1, r7
 8003c54:	4610      	mov	r0, r2
 8003c56:	fb07 1c1e 	mls	ip, r7, lr, r1
 8003c5a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8003c5e:	2b09      	cmp	r3, #9
 8003c60:	d811      	bhi.n	8003c86 <_strtol_l.isra.0+0xa4>
 8003c62:	461c      	mov	r4, r3
 8003c64:	42a7      	cmp	r7, r4
 8003c66:	dd1d      	ble.n	8003ca4 <_strtol_l.isra.0+0xc2>
 8003c68:	1c53      	adds	r3, r2, #1
 8003c6a:	d007      	beq.n	8003c7c <_strtol_l.isra.0+0x9a>
 8003c6c:	4586      	cmp	lr, r0
 8003c6e:	d316      	bcc.n	8003c9e <_strtol_l.isra.0+0xbc>
 8003c70:	d101      	bne.n	8003c76 <_strtol_l.isra.0+0x94>
 8003c72:	45a4      	cmp	ip, r4
 8003c74:	db13      	blt.n	8003c9e <_strtol_l.isra.0+0xbc>
 8003c76:	2201      	movs	r2, #1
 8003c78:	fb00 4007 	mla	r0, r0, r7, r4
 8003c7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003c80:	e7eb      	b.n	8003c5a <_strtol_l.isra.0+0x78>
 8003c82:	270a      	movs	r7, #10
 8003c84:	e7dd      	b.n	8003c42 <_strtol_l.isra.0+0x60>
 8003c86:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8003c8a:	2b19      	cmp	r3, #25
 8003c8c:	d801      	bhi.n	8003c92 <_strtol_l.isra.0+0xb0>
 8003c8e:	3c37      	subs	r4, #55	; 0x37
 8003c90:	e7e8      	b.n	8003c64 <_strtol_l.isra.0+0x82>
 8003c92:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8003c96:	2b19      	cmp	r3, #25
 8003c98:	d804      	bhi.n	8003ca4 <_strtol_l.isra.0+0xc2>
 8003c9a:	3c57      	subs	r4, #87	; 0x57
 8003c9c:	e7e2      	b.n	8003c64 <_strtol_l.isra.0+0x82>
 8003c9e:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca2:	e7eb      	b.n	8003c7c <_strtol_l.isra.0+0x9a>
 8003ca4:	1c53      	adds	r3, r2, #1
 8003ca6:	d108      	bne.n	8003cba <_strtol_l.isra.0+0xd8>
 8003ca8:	2322      	movs	r3, #34	; 0x22
 8003caa:	4608      	mov	r0, r1
 8003cac:	f8c8 3000 	str.w	r3, [r8]
 8003cb0:	f1ba 0f00 	cmp.w	sl, #0
 8003cb4:	d107      	bne.n	8003cc6 <_strtol_l.isra.0+0xe4>
 8003cb6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cba:	b106      	cbz	r6, 8003cbe <_strtol_l.isra.0+0xdc>
 8003cbc:	4240      	negs	r0, r0
 8003cbe:	f1ba 0f00 	cmp.w	sl, #0
 8003cc2:	d00c      	beq.n	8003cde <_strtol_l.isra.0+0xfc>
 8003cc4:	b122      	cbz	r2, 8003cd0 <_strtol_l.isra.0+0xee>
 8003cc6:	3d01      	subs	r5, #1
 8003cc8:	f8ca 5000 	str.w	r5, [sl]
 8003ccc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cd0:	464d      	mov	r5, r9
 8003cd2:	e7f9      	b.n	8003cc8 <_strtol_l.isra.0+0xe6>
 8003cd4:	2430      	movs	r4, #48	; 0x30
 8003cd6:	2f00      	cmp	r7, #0
 8003cd8:	d1b3      	bne.n	8003c42 <_strtol_l.isra.0+0x60>
 8003cda:	2708      	movs	r7, #8
 8003cdc:	e7b1      	b.n	8003c42 <_strtol_l.isra.0+0x60>
 8003cde:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08003ce4 <strtol>:
 8003ce4:	4b08      	ldr	r3, [pc, #32]	; (8003d08 <strtol+0x24>)
 8003ce6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003ce8:	681c      	ldr	r4, [r3, #0]
 8003cea:	4d08      	ldr	r5, [pc, #32]	; (8003d0c <strtol+0x28>)
 8003cec:	6a23      	ldr	r3, [r4, #32]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	bf08      	it	eq
 8003cf2:	462b      	moveq	r3, r5
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	460a      	mov	r2, r1
 8003cfa:	4601      	mov	r1, r0
 8003cfc:	4620      	mov	r0, r4
 8003cfe:	f7ff ff70 	bl	8003be2 <_strtol_l.isra.0>
 8003d02:	b003      	add	sp, #12
 8003d04:	bd30      	pop	{r4, r5, pc}
 8003d06:	bf00      	nop
 8003d08:	20000048 	.word	0x20000048
 8003d0c:	200000ac 	.word	0x200000ac

08003d10 <__locale_ctype_ptr_l>:
 8003d10:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8003d14:	4770      	bx	lr

08003d16 <__ascii_mbtowc>:
 8003d16:	b082      	sub	sp, #8
 8003d18:	b901      	cbnz	r1, 8003d1c <__ascii_mbtowc+0x6>
 8003d1a:	a901      	add	r1, sp, #4
 8003d1c:	b142      	cbz	r2, 8003d30 <__ascii_mbtowc+0x1a>
 8003d1e:	b14b      	cbz	r3, 8003d34 <__ascii_mbtowc+0x1e>
 8003d20:	7813      	ldrb	r3, [r2, #0]
 8003d22:	600b      	str	r3, [r1, #0]
 8003d24:	7812      	ldrb	r2, [r2, #0]
 8003d26:	1c10      	adds	r0, r2, #0
 8003d28:	bf18      	it	ne
 8003d2a:	2001      	movne	r0, #1
 8003d2c:	b002      	add	sp, #8
 8003d2e:	4770      	bx	lr
 8003d30:	4610      	mov	r0, r2
 8003d32:	e7fb      	b.n	8003d2c <__ascii_mbtowc+0x16>
 8003d34:	f06f 0001 	mvn.w	r0, #1
 8003d38:	e7f8      	b.n	8003d2c <__ascii_mbtowc+0x16>

08003d3a <__ssputs_r>:
 8003d3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d3e:	688e      	ldr	r6, [r1, #8]
 8003d40:	4682      	mov	sl, r0
 8003d42:	429e      	cmp	r6, r3
 8003d44:	460c      	mov	r4, r1
 8003d46:	4691      	mov	r9, r2
 8003d48:	4698      	mov	r8, r3
 8003d4a:	d835      	bhi.n	8003db8 <__ssputs_r+0x7e>
 8003d4c:	898a      	ldrh	r2, [r1, #12]
 8003d4e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003d52:	d031      	beq.n	8003db8 <__ssputs_r+0x7e>
 8003d54:	2302      	movs	r3, #2
 8003d56:	6825      	ldr	r5, [r4, #0]
 8003d58:	6909      	ldr	r1, [r1, #16]
 8003d5a:	1a6f      	subs	r7, r5, r1
 8003d5c:	6965      	ldr	r5, [r4, #20]
 8003d5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003d62:	fb95 f5f3 	sdiv	r5, r5, r3
 8003d66:	f108 0301 	add.w	r3, r8, #1
 8003d6a:	443b      	add	r3, r7
 8003d6c:	429d      	cmp	r5, r3
 8003d6e:	bf38      	it	cc
 8003d70:	461d      	movcc	r5, r3
 8003d72:	0553      	lsls	r3, r2, #21
 8003d74:	d531      	bpl.n	8003dda <__ssputs_r+0xa0>
 8003d76:	4629      	mov	r1, r5
 8003d78:	f000 fb52 	bl	8004420 <_malloc_r>
 8003d7c:	4606      	mov	r6, r0
 8003d7e:	b950      	cbnz	r0, 8003d96 <__ssputs_r+0x5c>
 8003d80:	230c      	movs	r3, #12
 8003d82:	f8ca 3000 	str.w	r3, [sl]
 8003d86:	89a3      	ldrh	r3, [r4, #12]
 8003d88:	f04f 30ff 	mov.w	r0, #4294967295
 8003d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d90:	81a3      	strh	r3, [r4, #12]
 8003d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d96:	463a      	mov	r2, r7
 8003d98:	6921      	ldr	r1, [r4, #16]
 8003d9a:	f000 fad0 	bl	800433e <memcpy>
 8003d9e:	89a3      	ldrh	r3, [r4, #12]
 8003da0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003da4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003da8:	81a3      	strh	r3, [r4, #12]
 8003daa:	6126      	str	r6, [r4, #16]
 8003dac:	443e      	add	r6, r7
 8003dae:	6026      	str	r6, [r4, #0]
 8003db0:	4646      	mov	r6, r8
 8003db2:	6165      	str	r5, [r4, #20]
 8003db4:	1bed      	subs	r5, r5, r7
 8003db6:	60a5      	str	r5, [r4, #8]
 8003db8:	4546      	cmp	r6, r8
 8003dba:	bf28      	it	cs
 8003dbc:	4646      	movcs	r6, r8
 8003dbe:	4649      	mov	r1, r9
 8003dc0:	4632      	mov	r2, r6
 8003dc2:	6820      	ldr	r0, [r4, #0]
 8003dc4:	f000 fac6 	bl	8004354 <memmove>
 8003dc8:	68a3      	ldr	r3, [r4, #8]
 8003dca:	2000      	movs	r0, #0
 8003dcc:	1b9b      	subs	r3, r3, r6
 8003dce:	60a3      	str	r3, [r4, #8]
 8003dd0:	6823      	ldr	r3, [r4, #0]
 8003dd2:	441e      	add	r6, r3
 8003dd4:	6026      	str	r6, [r4, #0]
 8003dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dda:	462a      	mov	r2, r5
 8003ddc:	f000 fb7e 	bl	80044dc <_realloc_r>
 8003de0:	4606      	mov	r6, r0
 8003de2:	2800      	cmp	r0, #0
 8003de4:	d1e1      	bne.n	8003daa <__ssputs_r+0x70>
 8003de6:	6921      	ldr	r1, [r4, #16]
 8003de8:	4650      	mov	r0, sl
 8003dea:	f000 facd 	bl	8004388 <_free_r>
 8003dee:	e7c7      	b.n	8003d80 <__ssputs_r+0x46>

08003df0 <_svfiprintf_r>:
 8003df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003df4:	b09d      	sub	sp, #116	; 0x74
 8003df6:	9303      	str	r3, [sp, #12]
 8003df8:	898b      	ldrh	r3, [r1, #12]
 8003dfa:	4680      	mov	r8, r0
 8003dfc:	061c      	lsls	r4, r3, #24
 8003dfe:	460d      	mov	r5, r1
 8003e00:	4616      	mov	r6, r2
 8003e02:	d50f      	bpl.n	8003e24 <_svfiprintf_r+0x34>
 8003e04:	690b      	ldr	r3, [r1, #16]
 8003e06:	b96b      	cbnz	r3, 8003e24 <_svfiprintf_r+0x34>
 8003e08:	2140      	movs	r1, #64	; 0x40
 8003e0a:	f000 fb09 	bl	8004420 <_malloc_r>
 8003e0e:	6028      	str	r0, [r5, #0]
 8003e10:	6128      	str	r0, [r5, #16]
 8003e12:	b928      	cbnz	r0, 8003e20 <_svfiprintf_r+0x30>
 8003e14:	230c      	movs	r3, #12
 8003e16:	f8c8 3000 	str.w	r3, [r8]
 8003e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8003e1e:	e0c4      	b.n	8003faa <_svfiprintf_r+0x1ba>
 8003e20:	2340      	movs	r3, #64	; 0x40
 8003e22:	616b      	str	r3, [r5, #20]
 8003e24:	2300      	movs	r3, #0
 8003e26:	9309      	str	r3, [sp, #36]	; 0x24
 8003e28:	2320      	movs	r3, #32
 8003e2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e2e:	2330      	movs	r3, #48	; 0x30
 8003e30:	f04f 0b01 	mov.w	fp, #1
 8003e34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e38:	4637      	mov	r7, r6
 8003e3a:	463c      	mov	r4, r7
 8003e3c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d13c      	bne.n	8003ebe <_svfiprintf_r+0xce>
 8003e44:	ebb7 0a06 	subs.w	sl, r7, r6
 8003e48:	d00b      	beq.n	8003e62 <_svfiprintf_r+0x72>
 8003e4a:	4653      	mov	r3, sl
 8003e4c:	4632      	mov	r2, r6
 8003e4e:	4629      	mov	r1, r5
 8003e50:	4640      	mov	r0, r8
 8003e52:	f7ff ff72 	bl	8003d3a <__ssputs_r>
 8003e56:	3001      	adds	r0, #1
 8003e58:	f000 80a2 	beq.w	8003fa0 <_svfiprintf_r+0x1b0>
 8003e5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e5e:	4453      	add	r3, sl
 8003e60:	9309      	str	r3, [sp, #36]	; 0x24
 8003e62:	783b      	ldrb	r3, [r7, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f000 809b 	beq.w	8003fa0 <_svfiprintf_r+0x1b0>
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e70:	9304      	str	r3, [sp, #16]
 8003e72:	9307      	str	r3, [sp, #28]
 8003e74:	9205      	str	r2, [sp, #20]
 8003e76:	9306      	str	r3, [sp, #24]
 8003e78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e7c:	931a      	str	r3, [sp, #104]	; 0x68
 8003e7e:	2205      	movs	r2, #5
 8003e80:	7821      	ldrb	r1, [r4, #0]
 8003e82:	4850      	ldr	r0, [pc, #320]	; (8003fc4 <_svfiprintf_r+0x1d4>)
 8003e84:	f000 fa4d 	bl	8004322 <memchr>
 8003e88:	1c67      	adds	r7, r4, #1
 8003e8a:	9b04      	ldr	r3, [sp, #16]
 8003e8c:	b9d8      	cbnz	r0, 8003ec6 <_svfiprintf_r+0xd6>
 8003e8e:	06d9      	lsls	r1, r3, #27
 8003e90:	bf44      	itt	mi
 8003e92:	2220      	movmi	r2, #32
 8003e94:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003e98:	071a      	lsls	r2, r3, #28
 8003e9a:	bf44      	itt	mi
 8003e9c:	222b      	movmi	r2, #43	; 0x2b
 8003e9e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003ea2:	7822      	ldrb	r2, [r4, #0]
 8003ea4:	2a2a      	cmp	r2, #42	; 0x2a
 8003ea6:	d016      	beq.n	8003ed6 <_svfiprintf_r+0xe6>
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	200a      	movs	r0, #10
 8003eac:	9a07      	ldr	r2, [sp, #28]
 8003eae:	4627      	mov	r7, r4
 8003eb0:	783b      	ldrb	r3, [r7, #0]
 8003eb2:	3401      	adds	r4, #1
 8003eb4:	3b30      	subs	r3, #48	; 0x30
 8003eb6:	2b09      	cmp	r3, #9
 8003eb8:	d950      	bls.n	8003f5c <_svfiprintf_r+0x16c>
 8003eba:	b1c9      	cbz	r1, 8003ef0 <_svfiprintf_r+0x100>
 8003ebc:	e011      	b.n	8003ee2 <_svfiprintf_r+0xf2>
 8003ebe:	2b25      	cmp	r3, #37	; 0x25
 8003ec0:	d0c0      	beq.n	8003e44 <_svfiprintf_r+0x54>
 8003ec2:	4627      	mov	r7, r4
 8003ec4:	e7b9      	b.n	8003e3a <_svfiprintf_r+0x4a>
 8003ec6:	4a3f      	ldr	r2, [pc, #252]	; (8003fc4 <_svfiprintf_r+0x1d4>)
 8003ec8:	463c      	mov	r4, r7
 8003eca:	1a80      	subs	r0, r0, r2
 8003ecc:	fa0b f000 	lsl.w	r0, fp, r0
 8003ed0:	4318      	orrs	r0, r3
 8003ed2:	9004      	str	r0, [sp, #16]
 8003ed4:	e7d3      	b.n	8003e7e <_svfiprintf_r+0x8e>
 8003ed6:	9a03      	ldr	r2, [sp, #12]
 8003ed8:	1d11      	adds	r1, r2, #4
 8003eda:	6812      	ldr	r2, [r2, #0]
 8003edc:	9103      	str	r1, [sp, #12]
 8003ede:	2a00      	cmp	r2, #0
 8003ee0:	db01      	blt.n	8003ee6 <_svfiprintf_r+0xf6>
 8003ee2:	9207      	str	r2, [sp, #28]
 8003ee4:	e004      	b.n	8003ef0 <_svfiprintf_r+0x100>
 8003ee6:	4252      	negs	r2, r2
 8003ee8:	f043 0302 	orr.w	r3, r3, #2
 8003eec:	9207      	str	r2, [sp, #28]
 8003eee:	9304      	str	r3, [sp, #16]
 8003ef0:	783b      	ldrb	r3, [r7, #0]
 8003ef2:	2b2e      	cmp	r3, #46	; 0x2e
 8003ef4:	d10d      	bne.n	8003f12 <_svfiprintf_r+0x122>
 8003ef6:	787b      	ldrb	r3, [r7, #1]
 8003ef8:	1c79      	adds	r1, r7, #1
 8003efa:	2b2a      	cmp	r3, #42	; 0x2a
 8003efc:	d132      	bne.n	8003f64 <_svfiprintf_r+0x174>
 8003efe:	9b03      	ldr	r3, [sp, #12]
 8003f00:	3702      	adds	r7, #2
 8003f02:	1d1a      	adds	r2, r3, #4
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	9203      	str	r2, [sp, #12]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	bfb8      	it	lt
 8003f0c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f10:	9305      	str	r3, [sp, #20]
 8003f12:	4c2d      	ldr	r4, [pc, #180]	; (8003fc8 <_svfiprintf_r+0x1d8>)
 8003f14:	2203      	movs	r2, #3
 8003f16:	7839      	ldrb	r1, [r7, #0]
 8003f18:	4620      	mov	r0, r4
 8003f1a:	f000 fa02 	bl	8004322 <memchr>
 8003f1e:	b138      	cbz	r0, 8003f30 <_svfiprintf_r+0x140>
 8003f20:	2340      	movs	r3, #64	; 0x40
 8003f22:	1b00      	subs	r0, r0, r4
 8003f24:	fa03 f000 	lsl.w	r0, r3, r0
 8003f28:	9b04      	ldr	r3, [sp, #16]
 8003f2a:	3701      	adds	r7, #1
 8003f2c:	4303      	orrs	r3, r0
 8003f2e:	9304      	str	r3, [sp, #16]
 8003f30:	7839      	ldrb	r1, [r7, #0]
 8003f32:	2206      	movs	r2, #6
 8003f34:	4825      	ldr	r0, [pc, #148]	; (8003fcc <_svfiprintf_r+0x1dc>)
 8003f36:	1c7e      	adds	r6, r7, #1
 8003f38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f3c:	f000 f9f1 	bl	8004322 <memchr>
 8003f40:	2800      	cmp	r0, #0
 8003f42:	d035      	beq.n	8003fb0 <_svfiprintf_r+0x1c0>
 8003f44:	4b22      	ldr	r3, [pc, #136]	; (8003fd0 <_svfiprintf_r+0x1e0>)
 8003f46:	b9fb      	cbnz	r3, 8003f88 <_svfiprintf_r+0x198>
 8003f48:	9b03      	ldr	r3, [sp, #12]
 8003f4a:	3307      	adds	r3, #7
 8003f4c:	f023 0307 	bic.w	r3, r3, #7
 8003f50:	3308      	adds	r3, #8
 8003f52:	9303      	str	r3, [sp, #12]
 8003f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f56:	444b      	add	r3, r9
 8003f58:	9309      	str	r3, [sp, #36]	; 0x24
 8003f5a:	e76d      	b.n	8003e38 <_svfiprintf_r+0x48>
 8003f5c:	fb00 3202 	mla	r2, r0, r2, r3
 8003f60:	2101      	movs	r1, #1
 8003f62:	e7a4      	b.n	8003eae <_svfiprintf_r+0xbe>
 8003f64:	2300      	movs	r3, #0
 8003f66:	240a      	movs	r4, #10
 8003f68:	4618      	mov	r0, r3
 8003f6a:	9305      	str	r3, [sp, #20]
 8003f6c:	460f      	mov	r7, r1
 8003f6e:	783a      	ldrb	r2, [r7, #0]
 8003f70:	3101      	adds	r1, #1
 8003f72:	3a30      	subs	r2, #48	; 0x30
 8003f74:	2a09      	cmp	r2, #9
 8003f76:	d903      	bls.n	8003f80 <_svfiprintf_r+0x190>
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0ca      	beq.n	8003f12 <_svfiprintf_r+0x122>
 8003f7c:	9005      	str	r0, [sp, #20]
 8003f7e:	e7c8      	b.n	8003f12 <_svfiprintf_r+0x122>
 8003f80:	fb04 2000 	mla	r0, r4, r0, r2
 8003f84:	2301      	movs	r3, #1
 8003f86:	e7f1      	b.n	8003f6c <_svfiprintf_r+0x17c>
 8003f88:	ab03      	add	r3, sp, #12
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	462a      	mov	r2, r5
 8003f8e:	4b11      	ldr	r3, [pc, #68]	; (8003fd4 <_svfiprintf_r+0x1e4>)
 8003f90:	a904      	add	r1, sp, #16
 8003f92:	4640      	mov	r0, r8
 8003f94:	f3af 8000 	nop.w
 8003f98:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003f9c:	4681      	mov	r9, r0
 8003f9e:	d1d9      	bne.n	8003f54 <_svfiprintf_r+0x164>
 8003fa0:	89ab      	ldrh	r3, [r5, #12]
 8003fa2:	065b      	lsls	r3, r3, #25
 8003fa4:	f53f af39 	bmi.w	8003e1a <_svfiprintf_r+0x2a>
 8003fa8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003faa:	b01d      	add	sp, #116	; 0x74
 8003fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fb0:	ab03      	add	r3, sp, #12
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	462a      	mov	r2, r5
 8003fb6:	4b07      	ldr	r3, [pc, #28]	; (8003fd4 <_svfiprintf_r+0x1e4>)
 8003fb8:	a904      	add	r1, sp, #16
 8003fba:	4640      	mov	r0, r8
 8003fbc:	f000 f884 	bl	80040c8 <_printf_i>
 8003fc0:	e7ea      	b.n	8003f98 <_svfiprintf_r+0x1a8>
 8003fc2:	bf00      	nop
 8003fc4:	08005d44 	.word	0x08005d44
 8003fc8:	08005d4a 	.word	0x08005d4a
 8003fcc:	08005d4e 	.word	0x08005d4e
 8003fd0:	00000000 	.word	0x00000000
 8003fd4:	08003d3b 	.word	0x08003d3b

08003fd8 <_printf_common>:
 8003fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fdc:	4691      	mov	r9, r2
 8003fde:	461f      	mov	r7, r3
 8003fe0:	688a      	ldr	r2, [r1, #8]
 8003fe2:	690b      	ldr	r3, [r1, #16]
 8003fe4:	4606      	mov	r6, r0
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	bfb8      	it	lt
 8003fea:	4613      	movlt	r3, r2
 8003fec:	f8c9 3000 	str.w	r3, [r9]
 8003ff0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ff4:	460c      	mov	r4, r1
 8003ff6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ffa:	b112      	cbz	r2, 8004002 <_printf_common+0x2a>
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	f8c9 3000 	str.w	r3, [r9]
 8004002:	6823      	ldr	r3, [r4, #0]
 8004004:	0699      	lsls	r1, r3, #26
 8004006:	bf42      	ittt	mi
 8004008:	f8d9 3000 	ldrmi.w	r3, [r9]
 800400c:	3302      	addmi	r3, #2
 800400e:	f8c9 3000 	strmi.w	r3, [r9]
 8004012:	6825      	ldr	r5, [r4, #0]
 8004014:	f015 0506 	ands.w	r5, r5, #6
 8004018:	d107      	bne.n	800402a <_printf_common+0x52>
 800401a:	f104 0a19 	add.w	sl, r4, #25
 800401e:	68e3      	ldr	r3, [r4, #12]
 8004020:	f8d9 2000 	ldr.w	r2, [r9]
 8004024:	1a9b      	subs	r3, r3, r2
 8004026:	429d      	cmp	r5, r3
 8004028:	db2a      	blt.n	8004080 <_printf_common+0xa8>
 800402a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800402e:	6822      	ldr	r2, [r4, #0]
 8004030:	3300      	adds	r3, #0
 8004032:	bf18      	it	ne
 8004034:	2301      	movne	r3, #1
 8004036:	0692      	lsls	r2, r2, #26
 8004038:	d42f      	bmi.n	800409a <_printf_common+0xc2>
 800403a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800403e:	4639      	mov	r1, r7
 8004040:	4630      	mov	r0, r6
 8004042:	47c0      	blx	r8
 8004044:	3001      	adds	r0, #1
 8004046:	d022      	beq.n	800408e <_printf_common+0xb6>
 8004048:	6823      	ldr	r3, [r4, #0]
 800404a:	68e5      	ldr	r5, [r4, #12]
 800404c:	f003 0306 	and.w	r3, r3, #6
 8004050:	2b04      	cmp	r3, #4
 8004052:	bf18      	it	ne
 8004054:	2500      	movne	r5, #0
 8004056:	f8d9 2000 	ldr.w	r2, [r9]
 800405a:	f04f 0900 	mov.w	r9, #0
 800405e:	bf08      	it	eq
 8004060:	1aad      	subeq	r5, r5, r2
 8004062:	68a3      	ldr	r3, [r4, #8]
 8004064:	6922      	ldr	r2, [r4, #16]
 8004066:	bf08      	it	eq
 8004068:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800406c:	4293      	cmp	r3, r2
 800406e:	bfc4      	itt	gt
 8004070:	1a9b      	subgt	r3, r3, r2
 8004072:	18ed      	addgt	r5, r5, r3
 8004074:	341a      	adds	r4, #26
 8004076:	454d      	cmp	r5, r9
 8004078:	d11b      	bne.n	80040b2 <_printf_common+0xda>
 800407a:	2000      	movs	r0, #0
 800407c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004080:	2301      	movs	r3, #1
 8004082:	4652      	mov	r2, sl
 8004084:	4639      	mov	r1, r7
 8004086:	4630      	mov	r0, r6
 8004088:	47c0      	blx	r8
 800408a:	3001      	adds	r0, #1
 800408c:	d103      	bne.n	8004096 <_printf_common+0xbe>
 800408e:	f04f 30ff 	mov.w	r0, #4294967295
 8004092:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004096:	3501      	adds	r5, #1
 8004098:	e7c1      	b.n	800401e <_printf_common+0x46>
 800409a:	2030      	movs	r0, #48	; 0x30
 800409c:	18e1      	adds	r1, r4, r3
 800409e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80040a2:	1c5a      	adds	r2, r3, #1
 80040a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80040a8:	4422      	add	r2, r4
 80040aa:	3302      	adds	r3, #2
 80040ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80040b0:	e7c3      	b.n	800403a <_printf_common+0x62>
 80040b2:	2301      	movs	r3, #1
 80040b4:	4622      	mov	r2, r4
 80040b6:	4639      	mov	r1, r7
 80040b8:	4630      	mov	r0, r6
 80040ba:	47c0      	blx	r8
 80040bc:	3001      	adds	r0, #1
 80040be:	d0e6      	beq.n	800408e <_printf_common+0xb6>
 80040c0:	f109 0901 	add.w	r9, r9, #1
 80040c4:	e7d7      	b.n	8004076 <_printf_common+0x9e>
	...

080040c8 <_printf_i>:
 80040c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80040cc:	4617      	mov	r7, r2
 80040ce:	7e0a      	ldrb	r2, [r1, #24]
 80040d0:	b085      	sub	sp, #20
 80040d2:	2a6e      	cmp	r2, #110	; 0x6e
 80040d4:	4698      	mov	r8, r3
 80040d6:	4606      	mov	r6, r0
 80040d8:	460c      	mov	r4, r1
 80040da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80040dc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80040e0:	f000 80bc 	beq.w	800425c <_printf_i+0x194>
 80040e4:	d81a      	bhi.n	800411c <_printf_i+0x54>
 80040e6:	2a63      	cmp	r2, #99	; 0x63
 80040e8:	d02e      	beq.n	8004148 <_printf_i+0x80>
 80040ea:	d80a      	bhi.n	8004102 <_printf_i+0x3a>
 80040ec:	2a00      	cmp	r2, #0
 80040ee:	f000 80c8 	beq.w	8004282 <_printf_i+0x1ba>
 80040f2:	2a58      	cmp	r2, #88	; 0x58
 80040f4:	f000 808a 	beq.w	800420c <_printf_i+0x144>
 80040f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040fc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004100:	e02a      	b.n	8004158 <_printf_i+0x90>
 8004102:	2a64      	cmp	r2, #100	; 0x64
 8004104:	d001      	beq.n	800410a <_printf_i+0x42>
 8004106:	2a69      	cmp	r2, #105	; 0x69
 8004108:	d1f6      	bne.n	80040f8 <_printf_i+0x30>
 800410a:	6821      	ldr	r1, [r4, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004112:	d023      	beq.n	800415c <_printf_i+0x94>
 8004114:	1d11      	adds	r1, r2, #4
 8004116:	6019      	str	r1, [r3, #0]
 8004118:	6813      	ldr	r3, [r2, #0]
 800411a:	e027      	b.n	800416c <_printf_i+0xa4>
 800411c:	2a73      	cmp	r2, #115	; 0x73
 800411e:	f000 80b4 	beq.w	800428a <_printf_i+0x1c2>
 8004122:	d808      	bhi.n	8004136 <_printf_i+0x6e>
 8004124:	2a6f      	cmp	r2, #111	; 0x6f
 8004126:	d02a      	beq.n	800417e <_printf_i+0xb6>
 8004128:	2a70      	cmp	r2, #112	; 0x70
 800412a:	d1e5      	bne.n	80040f8 <_printf_i+0x30>
 800412c:	680a      	ldr	r2, [r1, #0]
 800412e:	f042 0220 	orr.w	r2, r2, #32
 8004132:	600a      	str	r2, [r1, #0]
 8004134:	e003      	b.n	800413e <_printf_i+0x76>
 8004136:	2a75      	cmp	r2, #117	; 0x75
 8004138:	d021      	beq.n	800417e <_printf_i+0xb6>
 800413a:	2a78      	cmp	r2, #120	; 0x78
 800413c:	d1dc      	bne.n	80040f8 <_printf_i+0x30>
 800413e:	2278      	movs	r2, #120	; 0x78
 8004140:	496f      	ldr	r1, [pc, #444]	; (8004300 <_printf_i+0x238>)
 8004142:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004146:	e064      	b.n	8004212 <_printf_i+0x14a>
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800414e:	1d11      	adds	r1, r2, #4
 8004150:	6019      	str	r1, [r3, #0]
 8004152:	6813      	ldr	r3, [r2, #0]
 8004154:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004158:	2301      	movs	r3, #1
 800415a:	e0a3      	b.n	80042a4 <_printf_i+0x1dc>
 800415c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004160:	f102 0104 	add.w	r1, r2, #4
 8004164:	6019      	str	r1, [r3, #0]
 8004166:	d0d7      	beq.n	8004118 <_printf_i+0x50>
 8004168:	f9b2 3000 	ldrsh.w	r3, [r2]
 800416c:	2b00      	cmp	r3, #0
 800416e:	da03      	bge.n	8004178 <_printf_i+0xb0>
 8004170:	222d      	movs	r2, #45	; 0x2d
 8004172:	425b      	negs	r3, r3
 8004174:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004178:	4962      	ldr	r1, [pc, #392]	; (8004304 <_printf_i+0x23c>)
 800417a:	220a      	movs	r2, #10
 800417c:	e017      	b.n	80041ae <_printf_i+0xe6>
 800417e:	6820      	ldr	r0, [r4, #0]
 8004180:	6819      	ldr	r1, [r3, #0]
 8004182:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004186:	d003      	beq.n	8004190 <_printf_i+0xc8>
 8004188:	1d08      	adds	r0, r1, #4
 800418a:	6018      	str	r0, [r3, #0]
 800418c:	680b      	ldr	r3, [r1, #0]
 800418e:	e006      	b.n	800419e <_printf_i+0xd6>
 8004190:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004194:	f101 0004 	add.w	r0, r1, #4
 8004198:	6018      	str	r0, [r3, #0]
 800419a:	d0f7      	beq.n	800418c <_printf_i+0xc4>
 800419c:	880b      	ldrh	r3, [r1, #0]
 800419e:	2a6f      	cmp	r2, #111	; 0x6f
 80041a0:	bf14      	ite	ne
 80041a2:	220a      	movne	r2, #10
 80041a4:	2208      	moveq	r2, #8
 80041a6:	4957      	ldr	r1, [pc, #348]	; (8004304 <_printf_i+0x23c>)
 80041a8:	2000      	movs	r0, #0
 80041aa:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80041ae:	6865      	ldr	r5, [r4, #4]
 80041b0:	2d00      	cmp	r5, #0
 80041b2:	60a5      	str	r5, [r4, #8]
 80041b4:	f2c0 809c 	blt.w	80042f0 <_printf_i+0x228>
 80041b8:	6820      	ldr	r0, [r4, #0]
 80041ba:	f020 0004 	bic.w	r0, r0, #4
 80041be:	6020      	str	r0, [r4, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d13f      	bne.n	8004244 <_printf_i+0x17c>
 80041c4:	2d00      	cmp	r5, #0
 80041c6:	f040 8095 	bne.w	80042f4 <_printf_i+0x22c>
 80041ca:	4675      	mov	r5, lr
 80041cc:	2a08      	cmp	r2, #8
 80041ce:	d10b      	bne.n	80041e8 <_printf_i+0x120>
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	07da      	lsls	r2, r3, #31
 80041d4:	d508      	bpl.n	80041e8 <_printf_i+0x120>
 80041d6:	6923      	ldr	r3, [r4, #16]
 80041d8:	6862      	ldr	r2, [r4, #4]
 80041da:	429a      	cmp	r2, r3
 80041dc:	bfde      	ittt	le
 80041de:	2330      	movle	r3, #48	; 0x30
 80041e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80041e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80041e8:	ebae 0305 	sub.w	r3, lr, r5
 80041ec:	6123      	str	r3, [r4, #16]
 80041ee:	f8cd 8000 	str.w	r8, [sp]
 80041f2:	463b      	mov	r3, r7
 80041f4:	aa03      	add	r2, sp, #12
 80041f6:	4621      	mov	r1, r4
 80041f8:	4630      	mov	r0, r6
 80041fa:	f7ff feed 	bl	8003fd8 <_printf_common>
 80041fe:	3001      	adds	r0, #1
 8004200:	d155      	bne.n	80042ae <_printf_i+0x1e6>
 8004202:	f04f 30ff 	mov.w	r0, #4294967295
 8004206:	b005      	add	sp, #20
 8004208:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800420c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004210:	493c      	ldr	r1, [pc, #240]	; (8004304 <_printf_i+0x23c>)
 8004212:	6822      	ldr	r2, [r4, #0]
 8004214:	6818      	ldr	r0, [r3, #0]
 8004216:	f012 0f80 	tst.w	r2, #128	; 0x80
 800421a:	f100 0504 	add.w	r5, r0, #4
 800421e:	601d      	str	r5, [r3, #0]
 8004220:	d001      	beq.n	8004226 <_printf_i+0x15e>
 8004222:	6803      	ldr	r3, [r0, #0]
 8004224:	e002      	b.n	800422c <_printf_i+0x164>
 8004226:	0655      	lsls	r5, r2, #25
 8004228:	d5fb      	bpl.n	8004222 <_printf_i+0x15a>
 800422a:	8803      	ldrh	r3, [r0, #0]
 800422c:	07d0      	lsls	r0, r2, #31
 800422e:	bf44      	itt	mi
 8004230:	f042 0220 	orrmi.w	r2, r2, #32
 8004234:	6022      	strmi	r2, [r4, #0]
 8004236:	b91b      	cbnz	r3, 8004240 <_printf_i+0x178>
 8004238:	6822      	ldr	r2, [r4, #0]
 800423a:	f022 0220 	bic.w	r2, r2, #32
 800423e:	6022      	str	r2, [r4, #0]
 8004240:	2210      	movs	r2, #16
 8004242:	e7b1      	b.n	80041a8 <_printf_i+0xe0>
 8004244:	4675      	mov	r5, lr
 8004246:	fbb3 f0f2 	udiv	r0, r3, r2
 800424a:	fb02 3310 	mls	r3, r2, r0, r3
 800424e:	5ccb      	ldrb	r3, [r1, r3]
 8004250:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004254:	4603      	mov	r3, r0
 8004256:	2800      	cmp	r0, #0
 8004258:	d1f5      	bne.n	8004246 <_printf_i+0x17e>
 800425a:	e7b7      	b.n	80041cc <_printf_i+0x104>
 800425c:	6808      	ldr	r0, [r1, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004264:	6949      	ldr	r1, [r1, #20]
 8004266:	d004      	beq.n	8004272 <_printf_i+0x1aa>
 8004268:	1d10      	adds	r0, r2, #4
 800426a:	6018      	str	r0, [r3, #0]
 800426c:	6813      	ldr	r3, [r2, #0]
 800426e:	6019      	str	r1, [r3, #0]
 8004270:	e007      	b.n	8004282 <_printf_i+0x1ba>
 8004272:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004276:	f102 0004 	add.w	r0, r2, #4
 800427a:	6018      	str	r0, [r3, #0]
 800427c:	6813      	ldr	r3, [r2, #0]
 800427e:	d0f6      	beq.n	800426e <_printf_i+0x1a6>
 8004280:	8019      	strh	r1, [r3, #0]
 8004282:	2300      	movs	r3, #0
 8004284:	4675      	mov	r5, lr
 8004286:	6123      	str	r3, [r4, #16]
 8004288:	e7b1      	b.n	80041ee <_printf_i+0x126>
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	1d11      	adds	r1, r2, #4
 800428e:	6019      	str	r1, [r3, #0]
 8004290:	6815      	ldr	r5, [r2, #0]
 8004292:	2100      	movs	r1, #0
 8004294:	6862      	ldr	r2, [r4, #4]
 8004296:	4628      	mov	r0, r5
 8004298:	f000 f843 	bl	8004322 <memchr>
 800429c:	b108      	cbz	r0, 80042a2 <_printf_i+0x1da>
 800429e:	1b40      	subs	r0, r0, r5
 80042a0:	6060      	str	r0, [r4, #4]
 80042a2:	6863      	ldr	r3, [r4, #4]
 80042a4:	6123      	str	r3, [r4, #16]
 80042a6:	2300      	movs	r3, #0
 80042a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042ac:	e79f      	b.n	80041ee <_printf_i+0x126>
 80042ae:	6923      	ldr	r3, [r4, #16]
 80042b0:	462a      	mov	r2, r5
 80042b2:	4639      	mov	r1, r7
 80042b4:	4630      	mov	r0, r6
 80042b6:	47c0      	blx	r8
 80042b8:	3001      	adds	r0, #1
 80042ba:	d0a2      	beq.n	8004202 <_printf_i+0x13a>
 80042bc:	6823      	ldr	r3, [r4, #0]
 80042be:	079b      	lsls	r3, r3, #30
 80042c0:	d507      	bpl.n	80042d2 <_printf_i+0x20a>
 80042c2:	2500      	movs	r5, #0
 80042c4:	f104 0919 	add.w	r9, r4, #25
 80042c8:	68e3      	ldr	r3, [r4, #12]
 80042ca:	9a03      	ldr	r2, [sp, #12]
 80042cc:	1a9b      	subs	r3, r3, r2
 80042ce:	429d      	cmp	r5, r3
 80042d0:	db05      	blt.n	80042de <_printf_i+0x216>
 80042d2:	68e0      	ldr	r0, [r4, #12]
 80042d4:	9b03      	ldr	r3, [sp, #12]
 80042d6:	4298      	cmp	r0, r3
 80042d8:	bfb8      	it	lt
 80042da:	4618      	movlt	r0, r3
 80042dc:	e793      	b.n	8004206 <_printf_i+0x13e>
 80042de:	2301      	movs	r3, #1
 80042e0:	464a      	mov	r2, r9
 80042e2:	4639      	mov	r1, r7
 80042e4:	4630      	mov	r0, r6
 80042e6:	47c0      	blx	r8
 80042e8:	3001      	adds	r0, #1
 80042ea:	d08a      	beq.n	8004202 <_printf_i+0x13a>
 80042ec:	3501      	adds	r5, #1
 80042ee:	e7eb      	b.n	80042c8 <_printf_i+0x200>
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d1a7      	bne.n	8004244 <_printf_i+0x17c>
 80042f4:	780b      	ldrb	r3, [r1, #0]
 80042f6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042fa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80042fe:	e765      	b.n	80041cc <_printf_i+0x104>
 8004300:	08005d66 	.word	0x08005d66
 8004304:	08005d55 	.word	0x08005d55

08004308 <__ascii_wctomb>:
 8004308:	b149      	cbz	r1, 800431e <__ascii_wctomb+0x16>
 800430a:	2aff      	cmp	r2, #255	; 0xff
 800430c:	bf8b      	itete	hi
 800430e:	238a      	movhi	r3, #138	; 0x8a
 8004310:	700a      	strbls	r2, [r1, #0]
 8004312:	6003      	strhi	r3, [r0, #0]
 8004314:	2001      	movls	r0, #1
 8004316:	bf88      	it	hi
 8004318:	f04f 30ff 	movhi.w	r0, #4294967295
 800431c:	4770      	bx	lr
 800431e:	4608      	mov	r0, r1
 8004320:	4770      	bx	lr

08004322 <memchr>:
 8004322:	b510      	push	{r4, lr}
 8004324:	b2c9      	uxtb	r1, r1
 8004326:	4402      	add	r2, r0
 8004328:	4290      	cmp	r0, r2
 800432a:	4603      	mov	r3, r0
 800432c:	d101      	bne.n	8004332 <memchr+0x10>
 800432e:	2000      	movs	r0, #0
 8004330:	bd10      	pop	{r4, pc}
 8004332:	781c      	ldrb	r4, [r3, #0]
 8004334:	3001      	adds	r0, #1
 8004336:	428c      	cmp	r4, r1
 8004338:	d1f6      	bne.n	8004328 <memchr+0x6>
 800433a:	4618      	mov	r0, r3
 800433c:	bd10      	pop	{r4, pc}

0800433e <memcpy>:
 800433e:	b510      	push	{r4, lr}
 8004340:	1e43      	subs	r3, r0, #1
 8004342:	440a      	add	r2, r1
 8004344:	4291      	cmp	r1, r2
 8004346:	d100      	bne.n	800434a <memcpy+0xc>
 8004348:	bd10      	pop	{r4, pc}
 800434a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800434e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004352:	e7f7      	b.n	8004344 <memcpy+0x6>

08004354 <memmove>:
 8004354:	4288      	cmp	r0, r1
 8004356:	b510      	push	{r4, lr}
 8004358:	eb01 0302 	add.w	r3, r1, r2
 800435c:	d803      	bhi.n	8004366 <memmove+0x12>
 800435e:	1e42      	subs	r2, r0, #1
 8004360:	4299      	cmp	r1, r3
 8004362:	d10c      	bne.n	800437e <memmove+0x2a>
 8004364:	bd10      	pop	{r4, pc}
 8004366:	4298      	cmp	r0, r3
 8004368:	d2f9      	bcs.n	800435e <memmove+0xa>
 800436a:	1881      	adds	r1, r0, r2
 800436c:	1ad2      	subs	r2, r2, r3
 800436e:	42d3      	cmn	r3, r2
 8004370:	d100      	bne.n	8004374 <memmove+0x20>
 8004372:	bd10      	pop	{r4, pc}
 8004374:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004378:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800437c:	e7f7      	b.n	800436e <memmove+0x1a>
 800437e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004382:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004386:	e7eb      	b.n	8004360 <memmove+0xc>

08004388 <_free_r>:
 8004388:	b538      	push	{r3, r4, r5, lr}
 800438a:	4605      	mov	r5, r0
 800438c:	2900      	cmp	r1, #0
 800438e:	d043      	beq.n	8004418 <_free_r+0x90>
 8004390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004394:	1f0c      	subs	r4, r1, #4
 8004396:	2b00      	cmp	r3, #0
 8004398:	bfb8      	it	lt
 800439a:	18e4      	addlt	r4, r4, r3
 800439c:	f000 f8d4 	bl	8004548 <__malloc_lock>
 80043a0:	4a1e      	ldr	r2, [pc, #120]	; (800441c <_free_r+0x94>)
 80043a2:	6813      	ldr	r3, [r2, #0]
 80043a4:	4610      	mov	r0, r2
 80043a6:	b933      	cbnz	r3, 80043b6 <_free_r+0x2e>
 80043a8:	6063      	str	r3, [r4, #4]
 80043aa:	6014      	str	r4, [r2, #0]
 80043ac:	4628      	mov	r0, r5
 80043ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043b2:	f000 b8ca 	b.w	800454a <__malloc_unlock>
 80043b6:	42a3      	cmp	r3, r4
 80043b8:	d90b      	bls.n	80043d2 <_free_r+0x4a>
 80043ba:	6821      	ldr	r1, [r4, #0]
 80043bc:	1862      	adds	r2, r4, r1
 80043be:	4293      	cmp	r3, r2
 80043c0:	bf01      	itttt	eq
 80043c2:	681a      	ldreq	r2, [r3, #0]
 80043c4:	685b      	ldreq	r3, [r3, #4]
 80043c6:	1852      	addeq	r2, r2, r1
 80043c8:	6022      	streq	r2, [r4, #0]
 80043ca:	6063      	str	r3, [r4, #4]
 80043cc:	6004      	str	r4, [r0, #0]
 80043ce:	e7ed      	b.n	80043ac <_free_r+0x24>
 80043d0:	4613      	mov	r3, r2
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	b10a      	cbz	r2, 80043da <_free_r+0x52>
 80043d6:	42a2      	cmp	r2, r4
 80043d8:	d9fa      	bls.n	80043d0 <_free_r+0x48>
 80043da:	6819      	ldr	r1, [r3, #0]
 80043dc:	1858      	adds	r0, r3, r1
 80043de:	42a0      	cmp	r0, r4
 80043e0:	d10b      	bne.n	80043fa <_free_r+0x72>
 80043e2:	6820      	ldr	r0, [r4, #0]
 80043e4:	4401      	add	r1, r0
 80043e6:	1858      	adds	r0, r3, r1
 80043e8:	4282      	cmp	r2, r0
 80043ea:	6019      	str	r1, [r3, #0]
 80043ec:	d1de      	bne.n	80043ac <_free_r+0x24>
 80043ee:	6810      	ldr	r0, [r2, #0]
 80043f0:	6852      	ldr	r2, [r2, #4]
 80043f2:	4401      	add	r1, r0
 80043f4:	6019      	str	r1, [r3, #0]
 80043f6:	605a      	str	r2, [r3, #4]
 80043f8:	e7d8      	b.n	80043ac <_free_r+0x24>
 80043fa:	d902      	bls.n	8004402 <_free_r+0x7a>
 80043fc:	230c      	movs	r3, #12
 80043fe:	602b      	str	r3, [r5, #0]
 8004400:	e7d4      	b.n	80043ac <_free_r+0x24>
 8004402:	6820      	ldr	r0, [r4, #0]
 8004404:	1821      	adds	r1, r4, r0
 8004406:	428a      	cmp	r2, r1
 8004408:	bf01      	itttt	eq
 800440a:	6811      	ldreq	r1, [r2, #0]
 800440c:	6852      	ldreq	r2, [r2, #4]
 800440e:	1809      	addeq	r1, r1, r0
 8004410:	6021      	streq	r1, [r4, #0]
 8004412:	6062      	str	r2, [r4, #4]
 8004414:	605c      	str	r4, [r3, #4]
 8004416:	e7c9      	b.n	80043ac <_free_r+0x24>
 8004418:	bd38      	pop	{r3, r4, r5, pc}
 800441a:	bf00      	nop
 800441c:	20000278 	.word	0x20000278

08004420 <_malloc_r>:
 8004420:	b570      	push	{r4, r5, r6, lr}
 8004422:	1ccd      	adds	r5, r1, #3
 8004424:	f025 0503 	bic.w	r5, r5, #3
 8004428:	3508      	adds	r5, #8
 800442a:	2d0c      	cmp	r5, #12
 800442c:	bf38      	it	cc
 800442e:	250c      	movcc	r5, #12
 8004430:	2d00      	cmp	r5, #0
 8004432:	4606      	mov	r6, r0
 8004434:	db01      	blt.n	800443a <_malloc_r+0x1a>
 8004436:	42a9      	cmp	r1, r5
 8004438:	d903      	bls.n	8004442 <_malloc_r+0x22>
 800443a:	230c      	movs	r3, #12
 800443c:	6033      	str	r3, [r6, #0]
 800443e:	2000      	movs	r0, #0
 8004440:	bd70      	pop	{r4, r5, r6, pc}
 8004442:	f000 f881 	bl	8004548 <__malloc_lock>
 8004446:	4a23      	ldr	r2, [pc, #140]	; (80044d4 <_malloc_r+0xb4>)
 8004448:	6814      	ldr	r4, [r2, #0]
 800444a:	4621      	mov	r1, r4
 800444c:	b991      	cbnz	r1, 8004474 <_malloc_r+0x54>
 800444e:	4c22      	ldr	r4, [pc, #136]	; (80044d8 <_malloc_r+0xb8>)
 8004450:	6823      	ldr	r3, [r4, #0]
 8004452:	b91b      	cbnz	r3, 800445c <_malloc_r+0x3c>
 8004454:	4630      	mov	r0, r6
 8004456:	f000 f867 	bl	8004528 <_sbrk_r>
 800445a:	6020      	str	r0, [r4, #0]
 800445c:	4629      	mov	r1, r5
 800445e:	4630      	mov	r0, r6
 8004460:	f000 f862 	bl	8004528 <_sbrk_r>
 8004464:	1c43      	adds	r3, r0, #1
 8004466:	d126      	bne.n	80044b6 <_malloc_r+0x96>
 8004468:	230c      	movs	r3, #12
 800446a:	4630      	mov	r0, r6
 800446c:	6033      	str	r3, [r6, #0]
 800446e:	f000 f86c 	bl	800454a <__malloc_unlock>
 8004472:	e7e4      	b.n	800443e <_malloc_r+0x1e>
 8004474:	680b      	ldr	r3, [r1, #0]
 8004476:	1b5b      	subs	r3, r3, r5
 8004478:	d41a      	bmi.n	80044b0 <_malloc_r+0x90>
 800447a:	2b0b      	cmp	r3, #11
 800447c:	d90f      	bls.n	800449e <_malloc_r+0x7e>
 800447e:	600b      	str	r3, [r1, #0]
 8004480:	18cc      	adds	r4, r1, r3
 8004482:	50cd      	str	r5, [r1, r3]
 8004484:	4630      	mov	r0, r6
 8004486:	f000 f860 	bl	800454a <__malloc_unlock>
 800448a:	f104 000b 	add.w	r0, r4, #11
 800448e:	1d23      	adds	r3, r4, #4
 8004490:	f020 0007 	bic.w	r0, r0, #7
 8004494:	1ac3      	subs	r3, r0, r3
 8004496:	d01b      	beq.n	80044d0 <_malloc_r+0xb0>
 8004498:	425a      	negs	r2, r3
 800449a:	50e2      	str	r2, [r4, r3]
 800449c:	bd70      	pop	{r4, r5, r6, pc}
 800449e:	428c      	cmp	r4, r1
 80044a0:	bf0b      	itete	eq
 80044a2:	6863      	ldreq	r3, [r4, #4]
 80044a4:	684b      	ldrne	r3, [r1, #4]
 80044a6:	6013      	streq	r3, [r2, #0]
 80044a8:	6063      	strne	r3, [r4, #4]
 80044aa:	bf18      	it	ne
 80044ac:	460c      	movne	r4, r1
 80044ae:	e7e9      	b.n	8004484 <_malloc_r+0x64>
 80044b0:	460c      	mov	r4, r1
 80044b2:	6849      	ldr	r1, [r1, #4]
 80044b4:	e7ca      	b.n	800444c <_malloc_r+0x2c>
 80044b6:	1cc4      	adds	r4, r0, #3
 80044b8:	f024 0403 	bic.w	r4, r4, #3
 80044bc:	42a0      	cmp	r0, r4
 80044be:	d005      	beq.n	80044cc <_malloc_r+0xac>
 80044c0:	1a21      	subs	r1, r4, r0
 80044c2:	4630      	mov	r0, r6
 80044c4:	f000 f830 	bl	8004528 <_sbrk_r>
 80044c8:	3001      	adds	r0, #1
 80044ca:	d0cd      	beq.n	8004468 <_malloc_r+0x48>
 80044cc:	6025      	str	r5, [r4, #0]
 80044ce:	e7d9      	b.n	8004484 <_malloc_r+0x64>
 80044d0:	bd70      	pop	{r4, r5, r6, pc}
 80044d2:	bf00      	nop
 80044d4:	20000278 	.word	0x20000278
 80044d8:	2000027c 	.word	0x2000027c

080044dc <_realloc_r>:
 80044dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044de:	4607      	mov	r7, r0
 80044e0:	4614      	mov	r4, r2
 80044e2:	460e      	mov	r6, r1
 80044e4:	b921      	cbnz	r1, 80044f0 <_realloc_r+0x14>
 80044e6:	4611      	mov	r1, r2
 80044e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80044ec:	f7ff bf98 	b.w	8004420 <_malloc_r>
 80044f0:	b922      	cbnz	r2, 80044fc <_realloc_r+0x20>
 80044f2:	f7ff ff49 	bl	8004388 <_free_r>
 80044f6:	4625      	mov	r5, r4
 80044f8:	4628      	mov	r0, r5
 80044fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044fc:	f000 f826 	bl	800454c <_malloc_usable_size_r>
 8004500:	4284      	cmp	r4, r0
 8004502:	d90f      	bls.n	8004524 <_realloc_r+0x48>
 8004504:	4621      	mov	r1, r4
 8004506:	4638      	mov	r0, r7
 8004508:	f7ff ff8a 	bl	8004420 <_malloc_r>
 800450c:	4605      	mov	r5, r0
 800450e:	2800      	cmp	r0, #0
 8004510:	d0f2      	beq.n	80044f8 <_realloc_r+0x1c>
 8004512:	4631      	mov	r1, r6
 8004514:	4622      	mov	r2, r4
 8004516:	f7ff ff12 	bl	800433e <memcpy>
 800451a:	4631      	mov	r1, r6
 800451c:	4638      	mov	r0, r7
 800451e:	f7ff ff33 	bl	8004388 <_free_r>
 8004522:	e7e9      	b.n	80044f8 <_realloc_r+0x1c>
 8004524:	4635      	mov	r5, r6
 8004526:	e7e7      	b.n	80044f8 <_realloc_r+0x1c>

08004528 <_sbrk_r>:
 8004528:	b538      	push	{r3, r4, r5, lr}
 800452a:	2300      	movs	r3, #0
 800452c:	4c05      	ldr	r4, [pc, #20]	; (8004544 <_sbrk_r+0x1c>)
 800452e:	4605      	mov	r5, r0
 8004530:	4608      	mov	r0, r1
 8004532:	6023      	str	r3, [r4, #0]
 8004534:	f7ff f8fe 	bl	8003734 <_sbrk>
 8004538:	1c43      	adds	r3, r0, #1
 800453a:	d102      	bne.n	8004542 <_sbrk_r+0x1a>
 800453c:	6823      	ldr	r3, [r4, #0]
 800453e:	b103      	cbz	r3, 8004542 <_sbrk_r+0x1a>
 8004540:	602b      	str	r3, [r5, #0]
 8004542:	bd38      	pop	{r3, r4, r5, pc}
 8004544:	200005f0 	.word	0x200005f0

08004548 <__malloc_lock>:
 8004548:	4770      	bx	lr

0800454a <__malloc_unlock>:
 800454a:	4770      	bx	lr

0800454c <_malloc_usable_size_r>:
 800454c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004550:	2800      	cmp	r0, #0
 8004552:	f1a0 0004 	sub.w	r0, r0, #4
 8004556:	bfbc      	itt	lt
 8004558:	580b      	ldrlt	r3, [r1, r0]
 800455a:	18c0      	addlt	r0, r0, r3
 800455c:	4770      	bx	lr
	...

08004560 <log10>:
 8004560:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004564:	b08b      	sub	sp, #44	; 0x2c
 8004566:	4604      	mov	r4, r0
 8004568:	460d      	mov	r5, r1
 800456a:	f000 f9d9 	bl	8004920 <__ieee754_log10>
 800456e:	4b34      	ldr	r3, [pc, #208]	; (8004640 <log10+0xe0>)
 8004570:	4680      	mov	r8, r0
 8004572:	f993 6000 	ldrsb.w	r6, [r3]
 8004576:	4689      	mov	r9, r1
 8004578:	1c73      	adds	r3, r6, #1
 800457a:	d05c      	beq.n	8004636 <log10+0xd6>
 800457c:	4622      	mov	r2, r4
 800457e:	462b      	mov	r3, r5
 8004580:	4620      	mov	r0, r4
 8004582:	4629      	mov	r1, r5
 8004584:	f7fc fa48 	bl	8000a18 <__aeabi_dcmpun>
 8004588:	4607      	mov	r7, r0
 800458a:	2800      	cmp	r0, #0
 800458c:	d153      	bne.n	8004636 <log10+0xd6>
 800458e:	2200      	movs	r2, #0
 8004590:	2300      	movs	r3, #0
 8004592:	4620      	mov	r0, r4
 8004594:	4629      	mov	r1, r5
 8004596:	f7fc fa21 	bl	80009dc <__aeabi_dcmple>
 800459a:	2800      	cmp	r0, #0
 800459c:	d04b      	beq.n	8004636 <log10+0xd6>
 800459e:	4b29      	ldr	r3, [pc, #164]	; (8004644 <log10+0xe4>)
 80045a0:	9708      	str	r7, [sp, #32]
 80045a2:	9301      	str	r3, [sp, #4]
 80045a4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80045a8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80045ac:	b9a6      	cbnz	r6, 80045d8 <log10+0x78>
 80045ae:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80045b2:	4b25      	ldr	r3, [pc, #148]	; (8004648 <log10+0xe8>)
 80045b4:	4620      	mov	r0, r4
 80045b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80045ba:	4629      	mov	r1, r5
 80045bc:	2200      	movs	r2, #0
 80045be:	2300      	movs	r3, #0
 80045c0:	f7fc f9f8 	bl	80009b4 <__aeabi_dcmpeq>
 80045c4:	bb40      	cbnz	r0, 8004618 <log10+0xb8>
 80045c6:	2301      	movs	r3, #1
 80045c8:	2e02      	cmp	r6, #2
 80045ca:	9300      	str	r3, [sp, #0]
 80045cc:	d119      	bne.n	8004602 <log10+0xa2>
 80045ce:	f7ff fa83 	bl	8003ad8 <__errno>
 80045d2:	2321      	movs	r3, #33	; 0x21
 80045d4:	6003      	str	r3, [r0, #0]
 80045d6:	e019      	b.n	800460c <log10+0xac>
 80045d8:	2200      	movs	r2, #0
 80045da:	4b1c      	ldr	r3, [pc, #112]	; (800464c <log10+0xec>)
 80045dc:	4620      	mov	r0, r4
 80045de:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80045e2:	4629      	mov	r1, r5
 80045e4:	2200      	movs	r2, #0
 80045e6:	2300      	movs	r3, #0
 80045e8:	f7fc f9e4 	bl	80009b4 <__aeabi_dcmpeq>
 80045ec:	2800      	cmp	r0, #0
 80045ee:	d0ea      	beq.n	80045c6 <log10+0x66>
 80045f0:	2302      	movs	r3, #2
 80045f2:	429e      	cmp	r6, r3
 80045f4:	9300      	str	r3, [sp, #0]
 80045f6:	d111      	bne.n	800461c <log10+0xbc>
 80045f8:	f7ff fa6e 	bl	8003ad8 <__errno>
 80045fc:	2322      	movs	r3, #34	; 0x22
 80045fe:	6003      	str	r3, [r0, #0]
 8004600:	e011      	b.n	8004626 <log10+0xc6>
 8004602:	4668      	mov	r0, sp
 8004604:	f000 ffb7 	bl	8005576 <matherr>
 8004608:	2800      	cmp	r0, #0
 800460a:	d0e0      	beq.n	80045ce <log10+0x6e>
 800460c:	4810      	ldr	r0, [pc, #64]	; (8004650 <log10+0xf0>)
 800460e:	f000 ffb5 	bl	800557c <nan>
 8004612:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004616:	e006      	b.n	8004626 <log10+0xc6>
 8004618:	2302      	movs	r3, #2
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	4668      	mov	r0, sp
 800461e:	f000 ffaa 	bl	8005576 <matherr>
 8004622:	2800      	cmp	r0, #0
 8004624:	d0e8      	beq.n	80045f8 <log10+0x98>
 8004626:	9b08      	ldr	r3, [sp, #32]
 8004628:	b11b      	cbz	r3, 8004632 <log10+0xd2>
 800462a:	f7ff fa55 	bl	8003ad8 <__errno>
 800462e:	9b08      	ldr	r3, [sp, #32]
 8004630:	6003      	str	r3, [r0, #0]
 8004632:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8004636:	4640      	mov	r0, r8
 8004638:	4649      	mov	r1, r9
 800463a:	b00b      	add	sp, #44	; 0x2c
 800463c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004640:	20000218 	.word	0x20000218
 8004644:	08005e78 	.word	0x08005e78
 8004648:	c7efffff 	.word	0xc7efffff
 800464c:	fff00000 	.word	0xfff00000
 8004650:	08005d21 	.word	0x08005d21

08004654 <pow>:
 8004654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004658:	b08f      	sub	sp, #60	; 0x3c
 800465a:	461d      	mov	r5, r3
 800465c:	4680      	mov	r8, r0
 800465e:	4689      	mov	r9, r1
 8004660:	4614      	mov	r4, r2
 8004662:	f000 f9e1 	bl	8004a28 <__ieee754_pow>
 8004666:	4fa5      	ldr	r7, [pc, #660]	; (80048fc <pow+0x2a8>)
 8004668:	e9cd 0100 	strd	r0, r1, [sp]
 800466c:	f997 3000 	ldrsb.w	r3, [r7]
 8004670:	463e      	mov	r6, r7
 8004672:	9302      	str	r3, [sp, #8]
 8004674:	3301      	adds	r3, #1
 8004676:	d05f      	beq.n	8004738 <pow+0xe4>
 8004678:	4622      	mov	r2, r4
 800467a:	462b      	mov	r3, r5
 800467c:	4620      	mov	r0, r4
 800467e:	4629      	mov	r1, r5
 8004680:	f7fc f9ca 	bl	8000a18 <__aeabi_dcmpun>
 8004684:	4682      	mov	sl, r0
 8004686:	2800      	cmp	r0, #0
 8004688:	d156      	bne.n	8004738 <pow+0xe4>
 800468a:	4642      	mov	r2, r8
 800468c:	464b      	mov	r3, r9
 800468e:	4640      	mov	r0, r8
 8004690:	4649      	mov	r1, r9
 8004692:	f7fc f9c1 	bl	8000a18 <__aeabi_dcmpun>
 8004696:	9003      	str	r0, [sp, #12]
 8004698:	b1e8      	cbz	r0, 80046d6 <pow+0x82>
 800469a:	2200      	movs	r2, #0
 800469c:	2300      	movs	r3, #0
 800469e:	4620      	mov	r0, r4
 80046a0:	4629      	mov	r1, r5
 80046a2:	f7fc f987 	bl	80009b4 <__aeabi_dcmpeq>
 80046a6:	2800      	cmp	r0, #0
 80046a8:	d046      	beq.n	8004738 <pow+0xe4>
 80046aa:	2301      	movs	r3, #1
 80046ac:	2200      	movs	r2, #0
 80046ae:	9304      	str	r3, [sp, #16]
 80046b0:	4b93      	ldr	r3, [pc, #588]	; (8004900 <pow+0x2ac>)
 80046b2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80046b6:	9305      	str	r3, [sp, #20]
 80046b8:	4b92      	ldr	r3, [pc, #584]	; (8004904 <pow+0x2b0>)
 80046ba:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80046be:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80046c2:	9b02      	ldr	r3, [sp, #8]
 80046c4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d031      	beq.n	8004730 <pow+0xdc>
 80046cc:	a804      	add	r0, sp, #16
 80046ce:	f000 ff52 	bl	8005576 <matherr>
 80046d2:	bb38      	cbnz	r0, 8004724 <pow+0xd0>
 80046d4:	e058      	b.n	8004788 <pow+0x134>
 80046d6:	f04f 0a00 	mov.w	sl, #0
 80046da:	f04f 0b00 	mov.w	fp, #0
 80046de:	4652      	mov	r2, sl
 80046e0:	465b      	mov	r3, fp
 80046e2:	4640      	mov	r0, r8
 80046e4:	4649      	mov	r1, r9
 80046e6:	f7fc f965 	bl	80009b4 <__aeabi_dcmpeq>
 80046ea:	2800      	cmp	r0, #0
 80046ec:	d051      	beq.n	8004792 <pow+0x13e>
 80046ee:	4652      	mov	r2, sl
 80046f0:	465b      	mov	r3, fp
 80046f2:	4620      	mov	r0, r4
 80046f4:	4629      	mov	r1, r5
 80046f6:	f7fc f95d 	bl	80009b4 <__aeabi_dcmpeq>
 80046fa:	4606      	mov	r6, r0
 80046fc:	b308      	cbz	r0, 8004742 <pow+0xee>
 80046fe:	2301      	movs	r3, #1
 8004700:	9304      	str	r3, [sp, #16]
 8004702:	4b7f      	ldr	r3, [pc, #508]	; (8004900 <pow+0x2ac>)
 8004704:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004708:	9305      	str	r3, [sp, #20]
 800470a:	9b03      	ldr	r3, [sp, #12]
 800470c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004710:	930c      	str	r3, [sp, #48]	; 0x30
 8004712:	9b02      	ldr	r3, [sp, #8]
 8004714:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8004718:	2b00      	cmp	r3, #0
 800471a:	d0d7      	beq.n	80046cc <pow+0x78>
 800471c:	2200      	movs	r2, #0
 800471e:	4b79      	ldr	r3, [pc, #484]	; (8004904 <pow+0x2b0>)
 8004720:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004724:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004726:	b11b      	cbz	r3, 8004730 <pow+0xdc>
 8004728:	f7ff f9d6 	bl	8003ad8 <__errno>
 800472c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800472e:	6003      	str	r3, [r0, #0]
 8004730:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8004734:	e88d 0018 	stmia.w	sp, {r3, r4}
 8004738:	e9dd 0100 	ldrd	r0, r1, [sp]
 800473c:	b00f      	add	sp, #60	; 0x3c
 800473e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004742:	4620      	mov	r0, r4
 8004744:	4629      	mov	r1, r5
 8004746:	f000 ff10 	bl	800556a <finite>
 800474a:	2800      	cmp	r0, #0
 800474c:	d0f4      	beq.n	8004738 <pow+0xe4>
 800474e:	4652      	mov	r2, sl
 8004750:	465b      	mov	r3, fp
 8004752:	4620      	mov	r0, r4
 8004754:	4629      	mov	r1, r5
 8004756:	f7fc f937 	bl	80009c8 <__aeabi_dcmplt>
 800475a:	2800      	cmp	r0, #0
 800475c:	d0ec      	beq.n	8004738 <pow+0xe4>
 800475e:	2301      	movs	r3, #1
 8004760:	9304      	str	r3, [sp, #16]
 8004762:	4b67      	ldr	r3, [pc, #412]	; (8004900 <pow+0x2ac>)
 8004764:	960c      	str	r6, [sp, #48]	; 0x30
 8004766:	9305      	str	r3, [sp, #20]
 8004768:	f997 3000 	ldrsb.w	r3, [r7]
 800476c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004770:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004774:	b913      	cbnz	r3, 800477c <pow+0x128>
 8004776:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800477a:	e7a7      	b.n	80046cc <pow+0x78>
 800477c:	2000      	movs	r0, #0
 800477e:	4962      	ldr	r1, [pc, #392]	; (8004908 <pow+0x2b4>)
 8004780:	2b02      	cmp	r3, #2
 8004782:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004786:	d1a1      	bne.n	80046cc <pow+0x78>
 8004788:	f7ff f9a6 	bl	8003ad8 <__errno>
 800478c:	2321      	movs	r3, #33	; 0x21
 800478e:	6003      	str	r3, [r0, #0]
 8004790:	e7c8      	b.n	8004724 <pow+0xd0>
 8004792:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004796:	f000 fee8 	bl	800556a <finite>
 800479a:	9002      	str	r0, [sp, #8]
 800479c:	2800      	cmp	r0, #0
 800479e:	d17f      	bne.n	80048a0 <pow+0x24c>
 80047a0:	4640      	mov	r0, r8
 80047a2:	4649      	mov	r1, r9
 80047a4:	f000 fee1 	bl	800556a <finite>
 80047a8:	2800      	cmp	r0, #0
 80047aa:	d079      	beq.n	80048a0 <pow+0x24c>
 80047ac:	4620      	mov	r0, r4
 80047ae:	4629      	mov	r1, r5
 80047b0:	f000 fedb 	bl	800556a <finite>
 80047b4:	2800      	cmp	r0, #0
 80047b6:	d073      	beq.n	80048a0 <pow+0x24c>
 80047b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047bc:	4619      	mov	r1, r3
 80047be:	4610      	mov	r0, r2
 80047c0:	f7fc f92a 	bl	8000a18 <__aeabi_dcmpun>
 80047c4:	f997 7000 	ldrsb.w	r7, [r7]
 80047c8:	4b4d      	ldr	r3, [pc, #308]	; (8004900 <pow+0x2ac>)
 80047ca:	b1a0      	cbz	r0, 80047f6 <pow+0x1a2>
 80047cc:	2201      	movs	r2, #1
 80047ce:	9305      	str	r3, [sp, #20]
 80047d0:	9b02      	ldr	r3, [sp, #8]
 80047d2:	9204      	str	r2, [sp, #16]
 80047d4:	930c      	str	r3, [sp, #48]	; 0x30
 80047d6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80047da:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80047de:	2f00      	cmp	r7, #0
 80047e0:	d0c9      	beq.n	8004776 <pow+0x122>
 80047e2:	4652      	mov	r2, sl
 80047e4:	465b      	mov	r3, fp
 80047e6:	4650      	mov	r0, sl
 80047e8:	4659      	mov	r1, fp
 80047ea:	f7fb ffa5 	bl	8000738 <__aeabi_ddiv>
 80047ee:	2f02      	cmp	r7, #2
 80047f0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80047f4:	e7c7      	b.n	8004786 <pow+0x132>
 80047f6:	2203      	movs	r2, #3
 80047f8:	9305      	str	r3, [sp, #20]
 80047fa:	9204      	str	r2, [sp, #16]
 80047fc:	900c      	str	r0, [sp, #48]	; 0x30
 80047fe:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004802:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004806:	bb57      	cbnz	r7, 800485e <pow+0x20a>
 8004808:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800480c:	4b3f      	ldr	r3, [pc, #252]	; (800490c <pow+0x2b8>)
 800480e:	4640      	mov	r0, r8
 8004810:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004814:	4649      	mov	r1, r9
 8004816:	4652      	mov	r2, sl
 8004818:	465b      	mov	r3, fp
 800481a:	f7fc f8d5 	bl	80009c8 <__aeabi_dcmplt>
 800481e:	2800      	cmp	r0, #0
 8004820:	d064      	beq.n	80048ec <pow+0x298>
 8004822:	2200      	movs	r2, #0
 8004824:	4b3a      	ldr	r3, [pc, #232]	; (8004910 <pow+0x2bc>)
 8004826:	4620      	mov	r0, r4
 8004828:	4629      	mov	r1, r5
 800482a:	f7fb fe5b 	bl	80004e4 <__aeabi_dmul>
 800482e:	4604      	mov	r4, r0
 8004830:	460d      	mov	r5, r1
 8004832:	f000 fea9 	bl	8005588 <rint>
 8004836:	4602      	mov	r2, r0
 8004838:	460b      	mov	r3, r1
 800483a:	4620      	mov	r0, r4
 800483c:	4629      	mov	r1, r5
 800483e:	f7fc f8b9 	bl	80009b4 <__aeabi_dcmpeq>
 8004842:	b920      	cbnz	r0, 800484e <pow+0x1fa>
 8004844:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004848:	4b32      	ldr	r3, [pc, #200]	; (8004914 <pow+0x2c0>)
 800484a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800484e:	f996 3000 	ldrsb.w	r3, [r6]
 8004852:	2b02      	cmp	r3, #2
 8004854:	d14a      	bne.n	80048ec <pow+0x298>
 8004856:	f7ff f93f 	bl	8003ad8 <__errno>
 800485a:	2322      	movs	r3, #34	; 0x22
 800485c:	e797      	b.n	800478e <pow+0x13a>
 800485e:	2200      	movs	r2, #0
 8004860:	4b2d      	ldr	r3, [pc, #180]	; (8004918 <pow+0x2c4>)
 8004862:	4640      	mov	r0, r8
 8004864:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004868:	4649      	mov	r1, r9
 800486a:	4652      	mov	r2, sl
 800486c:	465b      	mov	r3, fp
 800486e:	f7fc f8ab 	bl	80009c8 <__aeabi_dcmplt>
 8004872:	2800      	cmp	r0, #0
 8004874:	d0eb      	beq.n	800484e <pow+0x1fa>
 8004876:	2200      	movs	r2, #0
 8004878:	4b25      	ldr	r3, [pc, #148]	; (8004910 <pow+0x2bc>)
 800487a:	4620      	mov	r0, r4
 800487c:	4629      	mov	r1, r5
 800487e:	f7fb fe31 	bl	80004e4 <__aeabi_dmul>
 8004882:	4604      	mov	r4, r0
 8004884:	460d      	mov	r5, r1
 8004886:	f000 fe7f 	bl	8005588 <rint>
 800488a:	4602      	mov	r2, r0
 800488c:	460b      	mov	r3, r1
 800488e:	4620      	mov	r0, r4
 8004890:	4629      	mov	r1, r5
 8004892:	f7fc f88f 	bl	80009b4 <__aeabi_dcmpeq>
 8004896:	2800      	cmp	r0, #0
 8004898:	d1d9      	bne.n	800484e <pow+0x1fa>
 800489a:	2200      	movs	r2, #0
 800489c:	4b1a      	ldr	r3, [pc, #104]	; (8004908 <pow+0x2b4>)
 800489e:	e7d4      	b.n	800484a <pow+0x1f6>
 80048a0:	2200      	movs	r2, #0
 80048a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80048a6:	2300      	movs	r3, #0
 80048a8:	f7fc f884 	bl	80009b4 <__aeabi_dcmpeq>
 80048ac:	2800      	cmp	r0, #0
 80048ae:	f43f af43 	beq.w	8004738 <pow+0xe4>
 80048b2:	4640      	mov	r0, r8
 80048b4:	4649      	mov	r1, r9
 80048b6:	f000 fe58 	bl	800556a <finite>
 80048ba:	2800      	cmp	r0, #0
 80048bc:	f43f af3c 	beq.w	8004738 <pow+0xe4>
 80048c0:	4620      	mov	r0, r4
 80048c2:	4629      	mov	r1, r5
 80048c4:	f000 fe51 	bl	800556a <finite>
 80048c8:	2800      	cmp	r0, #0
 80048ca:	f43f af35 	beq.w	8004738 <pow+0xe4>
 80048ce:	2304      	movs	r3, #4
 80048d0:	9304      	str	r3, [sp, #16]
 80048d2:	4b0b      	ldr	r3, [pc, #44]	; (8004900 <pow+0x2ac>)
 80048d4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80048d8:	9305      	str	r3, [sp, #20]
 80048da:	2300      	movs	r3, #0
 80048dc:	2400      	movs	r4, #0
 80048de:	930c      	str	r3, [sp, #48]	; 0x30
 80048e0:	2300      	movs	r3, #0
 80048e2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80048e6:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 80048ea:	e7b0      	b.n	800484e <pow+0x1fa>
 80048ec:	a804      	add	r0, sp, #16
 80048ee:	f000 fe42 	bl	8005576 <matherr>
 80048f2:	2800      	cmp	r0, #0
 80048f4:	f47f af16 	bne.w	8004724 <pow+0xd0>
 80048f8:	e7ad      	b.n	8004856 <pow+0x202>
 80048fa:	bf00      	nop
 80048fc:	20000218 	.word	0x20000218
 8004900:	08005e7e 	.word	0x08005e7e
 8004904:	3ff00000 	.word	0x3ff00000
 8004908:	fff00000 	.word	0xfff00000
 800490c:	47efffff 	.word	0x47efffff
 8004910:	3fe00000 	.word	0x3fe00000
 8004914:	c7efffff 	.word	0xc7efffff
 8004918:	7ff00000 	.word	0x7ff00000
 800491c:	00000000 	.word	0x00000000

08004920 <__ieee754_log10>:
 8004920:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004928:	4602      	mov	r2, r0
 800492a:	4604      	mov	r4, r0
 800492c:	460d      	mov	r5, r1
 800492e:	460b      	mov	r3, r1
 8004930:	da28      	bge.n	8004984 <__ieee754_log10+0x64>
 8004932:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004936:	4332      	orrs	r2, r6
 8004938:	d107      	bne.n	800494a <__ieee754_log10+0x2a>
 800493a:	2200      	movs	r2, #0
 800493c:	2300      	movs	r3, #0
 800493e:	2000      	movs	r0, #0
 8004940:	4935      	ldr	r1, [pc, #212]	; (8004a18 <__ieee754_log10+0xf8>)
 8004942:	f7fb fef9 	bl	8000738 <__aeabi_ddiv>
 8004946:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800494a:	2900      	cmp	r1, #0
 800494c:	da06      	bge.n	800495c <__ieee754_log10+0x3c>
 800494e:	4602      	mov	r2, r0
 8004950:	460b      	mov	r3, r1
 8004952:	f7fb fc13 	bl	800017c <__aeabi_dsub>
 8004956:	2200      	movs	r2, #0
 8004958:	2300      	movs	r3, #0
 800495a:	e7f2      	b.n	8004942 <__ieee754_log10+0x22>
 800495c:	2200      	movs	r2, #0
 800495e:	4b2f      	ldr	r3, [pc, #188]	; (8004a1c <__ieee754_log10+0xfc>)
 8004960:	f7fb fdc0 	bl	80004e4 <__aeabi_dmul>
 8004964:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8004968:	4604      	mov	r4, r0
 800496a:	460d      	mov	r5, r1
 800496c:	460b      	mov	r3, r1
 800496e:	492c      	ldr	r1, [pc, #176]	; (8004a20 <__ieee754_log10+0x100>)
 8004970:	428b      	cmp	r3, r1
 8004972:	dd09      	ble.n	8004988 <__ieee754_log10+0x68>
 8004974:	4622      	mov	r2, r4
 8004976:	462b      	mov	r3, r5
 8004978:	4620      	mov	r0, r4
 800497a:	4629      	mov	r1, r5
 800497c:	f7fb fc00 	bl	8000180 <__adddf3>
 8004980:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004984:	2200      	movs	r2, #0
 8004986:	e7f2      	b.n	800496e <__ieee754_log10+0x4e>
 8004988:	1518      	asrs	r0, r3, #20
 800498a:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800498e:	4410      	add	r0, r2
 8004990:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8004994:	4448      	add	r0, r9
 8004996:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800499a:	f7fb fd3d 	bl	8000418 <__aeabi_i2d>
 800499e:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 80049a2:	3303      	adds	r3, #3
 80049a4:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 80049a8:	4606      	mov	r6, r0
 80049aa:	460f      	mov	r7, r1
 80049ac:	4620      	mov	r0, r4
 80049ae:	4629      	mov	r1, r5
 80049b0:	f000 fee2 	bl	8005778 <__ieee754_log>
 80049b4:	a312      	add	r3, pc, #72	; (adr r3, 8004a00 <__ieee754_log10+0xe0>)
 80049b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ba:	4680      	mov	r8, r0
 80049bc:	4689      	mov	r9, r1
 80049be:	4630      	mov	r0, r6
 80049c0:	4639      	mov	r1, r7
 80049c2:	f7fb fd8f 	bl	80004e4 <__aeabi_dmul>
 80049c6:	a310      	add	r3, pc, #64	; (adr r3, 8004a08 <__ieee754_log10+0xe8>)
 80049c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049cc:	4604      	mov	r4, r0
 80049ce:	460d      	mov	r5, r1
 80049d0:	4640      	mov	r0, r8
 80049d2:	4649      	mov	r1, r9
 80049d4:	f7fb fd86 	bl	80004e4 <__aeabi_dmul>
 80049d8:	4602      	mov	r2, r0
 80049da:	460b      	mov	r3, r1
 80049dc:	4620      	mov	r0, r4
 80049de:	4629      	mov	r1, r5
 80049e0:	f7fb fbce 	bl	8000180 <__adddf3>
 80049e4:	a30a      	add	r3, pc, #40	; (adr r3, 8004a10 <__ieee754_log10+0xf0>)
 80049e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ea:	4604      	mov	r4, r0
 80049ec:	460d      	mov	r5, r1
 80049ee:	4630      	mov	r0, r6
 80049f0:	4639      	mov	r1, r7
 80049f2:	f7fb fd77 	bl	80004e4 <__aeabi_dmul>
 80049f6:	4602      	mov	r2, r0
 80049f8:	460b      	mov	r3, r1
 80049fa:	4620      	mov	r0, r4
 80049fc:	4629      	mov	r1, r5
 80049fe:	e7bd      	b.n	800497c <__ieee754_log10+0x5c>
 8004a00:	11f12b36 	.word	0x11f12b36
 8004a04:	3d59fef3 	.word	0x3d59fef3
 8004a08:	1526e50e 	.word	0x1526e50e
 8004a0c:	3fdbcb7b 	.word	0x3fdbcb7b
 8004a10:	509f6000 	.word	0x509f6000
 8004a14:	3fd34413 	.word	0x3fd34413
 8004a18:	c3500000 	.word	0xc3500000
 8004a1c:	43500000 	.word	0x43500000
 8004a20:	7fefffff 	.word	0x7fefffff
 8004a24:	00000000 	.word	0x00000000

08004a28 <__ieee754_pow>:
 8004a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a2c:	b093      	sub	sp, #76	; 0x4c
 8004a2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004a32:	9e03      	ldr	r6, [sp, #12]
 8004a34:	9a02      	ldr	r2, [sp, #8]
 8004a36:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8004a3a:	ea55 0302 	orrs.w	r3, r5, r2
 8004a3e:	4607      	mov	r7, r0
 8004a40:	4688      	mov	r8, r1
 8004a42:	4682      	mov	sl, r0
 8004a44:	4689      	mov	r9, r1
 8004a46:	f000 849e 	beq.w	8005386 <__ieee754_pow+0x95e>
 8004a4a:	4b77      	ldr	r3, [pc, #476]	; (8004c28 <__ieee754_pow+0x200>)
 8004a4c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8004a50:	429c      	cmp	r4, r3
 8004a52:	dc09      	bgt.n	8004a68 <__ieee754_pow+0x40>
 8004a54:	d103      	bne.n	8004a5e <__ieee754_pow+0x36>
 8004a56:	b938      	cbnz	r0, 8004a68 <__ieee754_pow+0x40>
 8004a58:	42a5      	cmp	r5, r4
 8004a5a:	dc0d      	bgt.n	8004a78 <__ieee754_pow+0x50>
 8004a5c:	e001      	b.n	8004a62 <__ieee754_pow+0x3a>
 8004a5e:	429d      	cmp	r5, r3
 8004a60:	dc02      	bgt.n	8004a68 <__ieee754_pow+0x40>
 8004a62:	429d      	cmp	r5, r3
 8004a64:	d10e      	bne.n	8004a84 <__ieee754_pow+0x5c>
 8004a66:	b16a      	cbz	r2, 8004a84 <__ieee754_pow+0x5c>
 8004a68:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004a6c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004a70:	ea54 030a 	orrs.w	r3, r4, sl
 8004a74:	f000 8487 	beq.w	8005386 <__ieee754_pow+0x95e>
 8004a78:	486c      	ldr	r0, [pc, #432]	; (8004c2c <__ieee754_pow+0x204>)
 8004a7a:	b013      	add	sp, #76	; 0x4c
 8004a7c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a80:	f000 bd7c 	b.w	800557c <nan>
 8004a84:	f1b9 0f00 	cmp.w	r9, #0
 8004a88:	da4f      	bge.n	8004b2a <__ieee754_pow+0x102>
 8004a8a:	4b69      	ldr	r3, [pc, #420]	; (8004c30 <__ieee754_pow+0x208>)
 8004a8c:	429d      	cmp	r5, r3
 8004a8e:	dc4a      	bgt.n	8004b26 <__ieee754_pow+0xfe>
 8004a90:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004a94:	429d      	cmp	r5, r3
 8004a96:	dd48      	ble.n	8004b2a <__ieee754_pow+0x102>
 8004a98:	152b      	asrs	r3, r5, #20
 8004a9a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004a9e:	2b14      	cmp	r3, #20
 8004aa0:	dd24      	ble.n	8004aec <__ieee754_pow+0xc4>
 8004aa2:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004aa6:	fa22 f103 	lsr.w	r1, r2, r3
 8004aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d13b      	bne.n	8004b2a <__ieee754_pow+0x102>
 8004ab2:	f001 0101 	and.w	r1, r1, #1
 8004ab6:	f1c1 0302 	rsb	r3, r1, #2
 8004aba:	9300      	str	r3, [sp, #0]
 8004abc:	2a00      	cmp	r2, #0
 8004abe:	d156      	bne.n	8004b6e <__ieee754_pow+0x146>
 8004ac0:	4b59      	ldr	r3, [pc, #356]	; (8004c28 <__ieee754_pow+0x200>)
 8004ac2:	429d      	cmp	r5, r3
 8004ac4:	d122      	bne.n	8004b0c <__ieee754_pow+0xe4>
 8004ac6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8004aca:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8004ace:	ea53 030a 	orrs.w	r3, r3, sl
 8004ad2:	f000 8458 	beq.w	8005386 <__ieee754_pow+0x95e>
 8004ad6:	4b57      	ldr	r3, [pc, #348]	; (8004c34 <__ieee754_pow+0x20c>)
 8004ad8:	429c      	cmp	r4, r3
 8004ada:	dd28      	ble.n	8004b2e <__ieee754_pow+0x106>
 8004adc:	2e00      	cmp	r6, #0
 8004ade:	f280 8456 	bge.w	800538e <__ieee754_pow+0x966>
 8004ae2:	2000      	movs	r0, #0
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	b013      	add	sp, #76	; 0x4c
 8004ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aec:	2a00      	cmp	r2, #0
 8004aee:	d13c      	bne.n	8004b6a <__ieee754_pow+0x142>
 8004af0:	f1c3 0314 	rsb	r3, r3, #20
 8004af4:	fa45 f103 	asr.w	r1, r5, r3
 8004af8:	fa01 f303 	lsl.w	r3, r1, r3
 8004afc:	429d      	cmp	r5, r3
 8004afe:	f040 844e 	bne.w	800539e <__ieee754_pow+0x976>
 8004b02:	f001 0101 	and.w	r1, r1, #1
 8004b06:	f1c1 0302 	rsb	r3, r1, #2
 8004b0a:	9300      	str	r3, [sp, #0]
 8004b0c:	4b4a      	ldr	r3, [pc, #296]	; (8004c38 <__ieee754_pow+0x210>)
 8004b0e:	429d      	cmp	r5, r3
 8004b10:	d114      	bne.n	8004b3c <__ieee754_pow+0x114>
 8004b12:	2e00      	cmp	r6, #0
 8004b14:	f280 843f 	bge.w	8005396 <__ieee754_pow+0x96e>
 8004b18:	463a      	mov	r2, r7
 8004b1a:	4643      	mov	r3, r8
 8004b1c:	2000      	movs	r0, #0
 8004b1e:	4946      	ldr	r1, [pc, #280]	; (8004c38 <__ieee754_pow+0x210>)
 8004b20:	f7fb fe0a 	bl	8000738 <__aeabi_ddiv>
 8004b24:	e7df      	b.n	8004ae6 <__ieee754_pow+0xbe>
 8004b26:	2302      	movs	r3, #2
 8004b28:	e7c7      	b.n	8004aba <__ieee754_pow+0x92>
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	e7c5      	b.n	8004aba <__ieee754_pow+0x92>
 8004b2e:	2e00      	cmp	r6, #0
 8004b30:	dad7      	bge.n	8004ae2 <__ieee754_pow+0xba>
 8004b32:	9b03      	ldr	r3, [sp, #12]
 8004b34:	9802      	ldr	r0, [sp, #8]
 8004b36:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004b3a:	e7d4      	b.n	8004ae6 <__ieee754_pow+0xbe>
 8004b3c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8004b40:	d106      	bne.n	8004b50 <__ieee754_pow+0x128>
 8004b42:	463a      	mov	r2, r7
 8004b44:	4643      	mov	r3, r8
 8004b46:	4638      	mov	r0, r7
 8004b48:	4641      	mov	r1, r8
 8004b4a:	f7fb fccb 	bl	80004e4 <__aeabi_dmul>
 8004b4e:	e7ca      	b.n	8004ae6 <__ieee754_pow+0xbe>
 8004b50:	4b3a      	ldr	r3, [pc, #232]	; (8004c3c <__ieee754_pow+0x214>)
 8004b52:	429e      	cmp	r6, r3
 8004b54:	d10b      	bne.n	8004b6e <__ieee754_pow+0x146>
 8004b56:	f1b9 0f00 	cmp.w	r9, #0
 8004b5a:	db08      	blt.n	8004b6e <__ieee754_pow+0x146>
 8004b5c:	4638      	mov	r0, r7
 8004b5e:	4641      	mov	r1, r8
 8004b60:	b013      	add	sp, #76	; 0x4c
 8004b62:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b66:	f000 bc51 	b.w	800540c <__ieee754_sqrt>
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	4638      	mov	r0, r7
 8004b70:	4641      	mov	r1, r8
 8004b72:	f000 fcf7 	bl	8005564 <fabs>
 8004b76:	f1ba 0f00 	cmp.w	sl, #0
 8004b7a:	d125      	bne.n	8004bc8 <__ieee754_pow+0x1a0>
 8004b7c:	b124      	cbz	r4, 8004b88 <__ieee754_pow+0x160>
 8004b7e:	4b2e      	ldr	r3, [pc, #184]	; (8004c38 <__ieee754_pow+0x210>)
 8004b80:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d11f      	bne.n	8004bc8 <__ieee754_pow+0x1a0>
 8004b88:	2e00      	cmp	r6, #0
 8004b8a:	da05      	bge.n	8004b98 <__ieee754_pow+0x170>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	460b      	mov	r3, r1
 8004b90:	2000      	movs	r0, #0
 8004b92:	4929      	ldr	r1, [pc, #164]	; (8004c38 <__ieee754_pow+0x210>)
 8004b94:	f7fb fdd0 	bl	8000738 <__aeabi_ddiv>
 8004b98:	f1b9 0f00 	cmp.w	r9, #0
 8004b9c:	daa3      	bge.n	8004ae6 <__ieee754_pow+0xbe>
 8004b9e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004ba2:	9b00      	ldr	r3, [sp, #0]
 8004ba4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004ba8:	4323      	orrs	r3, r4
 8004baa:	d106      	bne.n	8004bba <__ieee754_pow+0x192>
 8004bac:	4602      	mov	r2, r0
 8004bae:	460b      	mov	r3, r1
 8004bb0:	f7fb fae4 	bl	800017c <__aeabi_dsub>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	e7b2      	b.n	8004b20 <__ieee754_pow+0xf8>
 8004bba:	9b00      	ldr	r3, [sp, #0]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d192      	bne.n	8004ae6 <__ieee754_pow+0xbe>
 8004bc0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	e78e      	b.n	8004ae6 <__ieee754_pow+0xbe>
 8004bc8:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8004bcc:	f109 33ff 	add.w	r3, r9, #4294967295
 8004bd0:	930c      	str	r3, [sp, #48]	; 0x30
 8004bd2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004bd4:	9b00      	ldr	r3, [sp, #0]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	d104      	bne.n	8004be4 <__ieee754_pow+0x1bc>
 8004bda:	463a      	mov	r2, r7
 8004bdc:	4643      	mov	r3, r8
 8004bde:	4638      	mov	r0, r7
 8004be0:	4641      	mov	r1, r8
 8004be2:	e7e5      	b.n	8004bb0 <__ieee754_pow+0x188>
 8004be4:	4b16      	ldr	r3, [pc, #88]	; (8004c40 <__ieee754_pow+0x218>)
 8004be6:	429d      	cmp	r5, r3
 8004be8:	f340 80fc 	ble.w	8004de4 <__ieee754_pow+0x3bc>
 8004bec:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8004bf0:	429d      	cmp	r5, r3
 8004bf2:	dd0b      	ble.n	8004c0c <__ieee754_pow+0x1e4>
 8004bf4:	4b0f      	ldr	r3, [pc, #60]	; (8004c34 <__ieee754_pow+0x20c>)
 8004bf6:	429c      	cmp	r4, r3
 8004bf8:	dc0e      	bgt.n	8004c18 <__ieee754_pow+0x1f0>
 8004bfa:	2e00      	cmp	r6, #0
 8004bfc:	f6bf af71 	bge.w	8004ae2 <__ieee754_pow+0xba>
 8004c00:	a307      	add	r3, pc, #28	; (adr r3, 8004c20 <__ieee754_pow+0x1f8>)
 8004c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c06:	4610      	mov	r0, r2
 8004c08:	4619      	mov	r1, r3
 8004c0a:	e79e      	b.n	8004b4a <__ieee754_pow+0x122>
 8004c0c:	4b0d      	ldr	r3, [pc, #52]	; (8004c44 <__ieee754_pow+0x21c>)
 8004c0e:	429c      	cmp	r4, r3
 8004c10:	ddf3      	ble.n	8004bfa <__ieee754_pow+0x1d2>
 8004c12:	4b09      	ldr	r3, [pc, #36]	; (8004c38 <__ieee754_pow+0x210>)
 8004c14:	429c      	cmp	r4, r3
 8004c16:	dd17      	ble.n	8004c48 <__ieee754_pow+0x220>
 8004c18:	2e00      	cmp	r6, #0
 8004c1a:	dcf1      	bgt.n	8004c00 <__ieee754_pow+0x1d8>
 8004c1c:	e761      	b.n	8004ae2 <__ieee754_pow+0xba>
 8004c1e:	bf00      	nop
 8004c20:	8800759c 	.word	0x8800759c
 8004c24:	7e37e43c 	.word	0x7e37e43c
 8004c28:	7ff00000 	.word	0x7ff00000
 8004c2c:	08005d21 	.word	0x08005d21
 8004c30:	433fffff 	.word	0x433fffff
 8004c34:	3fefffff 	.word	0x3fefffff
 8004c38:	3ff00000 	.word	0x3ff00000
 8004c3c:	3fe00000 	.word	0x3fe00000
 8004c40:	41e00000 	.word	0x41e00000
 8004c44:	3feffffe 	.word	0x3feffffe
 8004c48:	2200      	movs	r2, #0
 8004c4a:	4b61      	ldr	r3, [pc, #388]	; (8004dd0 <__ieee754_pow+0x3a8>)
 8004c4c:	f7fb fa96 	bl	800017c <__aeabi_dsub>
 8004c50:	a355      	add	r3, pc, #340	; (adr r3, 8004da8 <__ieee754_pow+0x380>)
 8004c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c56:	4604      	mov	r4, r0
 8004c58:	460d      	mov	r5, r1
 8004c5a:	f7fb fc43 	bl	80004e4 <__aeabi_dmul>
 8004c5e:	a354      	add	r3, pc, #336	; (adr r3, 8004db0 <__ieee754_pow+0x388>)
 8004c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c64:	4606      	mov	r6, r0
 8004c66:	460f      	mov	r7, r1
 8004c68:	4620      	mov	r0, r4
 8004c6a:	4629      	mov	r1, r5
 8004c6c:	f7fb fc3a 	bl	80004e4 <__aeabi_dmul>
 8004c70:	2200      	movs	r2, #0
 8004c72:	4682      	mov	sl, r0
 8004c74:	468b      	mov	fp, r1
 8004c76:	4b57      	ldr	r3, [pc, #348]	; (8004dd4 <__ieee754_pow+0x3ac>)
 8004c78:	4620      	mov	r0, r4
 8004c7a:	4629      	mov	r1, r5
 8004c7c:	f7fb fc32 	bl	80004e4 <__aeabi_dmul>
 8004c80:	4602      	mov	r2, r0
 8004c82:	460b      	mov	r3, r1
 8004c84:	a14c      	add	r1, pc, #304	; (adr r1, 8004db8 <__ieee754_pow+0x390>)
 8004c86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c8a:	f7fb fa77 	bl	800017c <__aeabi_dsub>
 8004c8e:	4622      	mov	r2, r4
 8004c90:	462b      	mov	r3, r5
 8004c92:	f7fb fc27 	bl	80004e4 <__aeabi_dmul>
 8004c96:	4602      	mov	r2, r0
 8004c98:	460b      	mov	r3, r1
 8004c9a:	2000      	movs	r0, #0
 8004c9c:	494e      	ldr	r1, [pc, #312]	; (8004dd8 <__ieee754_pow+0x3b0>)
 8004c9e:	f7fb fa6d 	bl	800017c <__aeabi_dsub>
 8004ca2:	4622      	mov	r2, r4
 8004ca4:	462b      	mov	r3, r5
 8004ca6:	4680      	mov	r8, r0
 8004ca8:	4689      	mov	r9, r1
 8004caa:	4620      	mov	r0, r4
 8004cac:	4629      	mov	r1, r5
 8004cae:	f7fb fc19 	bl	80004e4 <__aeabi_dmul>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	4640      	mov	r0, r8
 8004cb8:	4649      	mov	r1, r9
 8004cba:	f7fb fc13 	bl	80004e4 <__aeabi_dmul>
 8004cbe:	a340      	add	r3, pc, #256	; (adr r3, 8004dc0 <__ieee754_pow+0x398>)
 8004cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc4:	f7fb fc0e 	bl	80004e4 <__aeabi_dmul>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4650      	mov	r0, sl
 8004cce:	4659      	mov	r1, fp
 8004cd0:	f7fb fa54 	bl	800017c <__aeabi_dsub>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	4604      	mov	r4, r0
 8004cda:	460d      	mov	r5, r1
 8004cdc:	4630      	mov	r0, r6
 8004cde:	4639      	mov	r1, r7
 8004ce0:	f7fb fa4e 	bl	8000180 <__adddf3>
 8004ce4:	2000      	movs	r0, #0
 8004ce6:	468b      	mov	fp, r1
 8004ce8:	4682      	mov	sl, r0
 8004cea:	4632      	mov	r2, r6
 8004cec:	463b      	mov	r3, r7
 8004cee:	f7fb fa45 	bl	800017c <__aeabi_dsub>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	4620      	mov	r0, r4
 8004cf8:	4629      	mov	r1, r5
 8004cfa:	f7fb fa3f 	bl	800017c <__aeabi_dsub>
 8004cfe:	9b00      	ldr	r3, [sp, #0]
 8004d00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004d02:	3b01      	subs	r3, #1
 8004d04:	4313      	orrs	r3, r2
 8004d06:	f04f 0300 	mov.w	r3, #0
 8004d0a:	bf0c      	ite	eq
 8004d0c:	4c33      	ldreq	r4, [pc, #204]	; (8004ddc <__ieee754_pow+0x3b4>)
 8004d0e:	4c30      	ldrne	r4, [pc, #192]	; (8004dd0 <__ieee754_pow+0x3a8>)
 8004d10:	4606      	mov	r6, r0
 8004d12:	e88d 0018 	stmia.w	sp, {r3, r4}
 8004d16:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004d1a:	2400      	movs	r4, #0
 8004d1c:	460f      	mov	r7, r1
 8004d1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d22:	4622      	mov	r2, r4
 8004d24:	462b      	mov	r3, r5
 8004d26:	f7fb fa29 	bl	800017c <__aeabi_dsub>
 8004d2a:	4652      	mov	r2, sl
 8004d2c:	465b      	mov	r3, fp
 8004d2e:	f7fb fbd9 	bl	80004e4 <__aeabi_dmul>
 8004d32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d36:	4680      	mov	r8, r0
 8004d38:	4689      	mov	r9, r1
 8004d3a:	4630      	mov	r0, r6
 8004d3c:	4639      	mov	r1, r7
 8004d3e:	f7fb fbd1 	bl	80004e4 <__aeabi_dmul>
 8004d42:	4602      	mov	r2, r0
 8004d44:	460b      	mov	r3, r1
 8004d46:	4640      	mov	r0, r8
 8004d48:	4649      	mov	r1, r9
 8004d4a:	f7fb fa19 	bl	8000180 <__adddf3>
 8004d4e:	4622      	mov	r2, r4
 8004d50:	462b      	mov	r3, r5
 8004d52:	4680      	mov	r8, r0
 8004d54:	4689      	mov	r9, r1
 8004d56:	4650      	mov	r0, sl
 8004d58:	4659      	mov	r1, fp
 8004d5a:	f7fb fbc3 	bl	80004e4 <__aeabi_dmul>
 8004d5e:	4604      	mov	r4, r0
 8004d60:	460d      	mov	r5, r1
 8004d62:	460b      	mov	r3, r1
 8004d64:	4602      	mov	r2, r0
 8004d66:	4649      	mov	r1, r9
 8004d68:	4640      	mov	r0, r8
 8004d6a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004d6e:	f7fb fa07 	bl	8000180 <__adddf3>
 8004d72:	4b1b      	ldr	r3, [pc, #108]	; (8004de0 <__ieee754_pow+0x3b8>)
 8004d74:	4682      	mov	sl, r0
 8004d76:	4299      	cmp	r1, r3
 8004d78:	460f      	mov	r7, r1
 8004d7a:	460e      	mov	r6, r1
 8004d7c:	f340 82da 	ble.w	8005334 <__ieee754_pow+0x90c>
 8004d80:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004d84:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8004d88:	4303      	orrs	r3, r0
 8004d8a:	f000 81d5 	beq.w	8005138 <__ieee754_pow+0x710>
 8004d8e:	a30e      	add	r3, pc, #56	; (adr r3, 8004dc8 <__ieee754_pow+0x3a0>)
 8004d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d98:	f7fb fba4 	bl	80004e4 <__aeabi_dmul>
 8004d9c:	a30a      	add	r3, pc, #40	; (adr r3, 8004dc8 <__ieee754_pow+0x3a0>)
 8004d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da2:	e6d2      	b.n	8004b4a <__ieee754_pow+0x122>
 8004da4:	f3af 8000 	nop.w
 8004da8:	60000000 	.word	0x60000000
 8004dac:	3ff71547 	.word	0x3ff71547
 8004db0:	f85ddf44 	.word	0xf85ddf44
 8004db4:	3e54ae0b 	.word	0x3e54ae0b
 8004db8:	55555555 	.word	0x55555555
 8004dbc:	3fd55555 	.word	0x3fd55555
 8004dc0:	652b82fe 	.word	0x652b82fe
 8004dc4:	3ff71547 	.word	0x3ff71547
 8004dc8:	8800759c 	.word	0x8800759c
 8004dcc:	7e37e43c 	.word	0x7e37e43c
 8004dd0:	3ff00000 	.word	0x3ff00000
 8004dd4:	3fd00000 	.word	0x3fd00000
 8004dd8:	3fe00000 	.word	0x3fe00000
 8004ddc:	bff00000 	.word	0xbff00000
 8004de0:	408fffff 	.word	0x408fffff
 8004de4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004de8:	f04f 0200 	mov.w	r2, #0
 8004dec:	da05      	bge.n	8004dfa <__ieee754_pow+0x3d2>
 8004dee:	4bca      	ldr	r3, [pc, #808]	; (8005118 <__ieee754_pow+0x6f0>)
 8004df0:	f7fb fb78 	bl	80004e4 <__aeabi_dmul>
 8004df4:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8004df8:	460c      	mov	r4, r1
 8004dfa:	1523      	asrs	r3, r4, #20
 8004dfc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004e00:	4413      	add	r3, r2
 8004e02:	9307      	str	r3, [sp, #28]
 8004e04:	4bc5      	ldr	r3, [pc, #788]	; (800511c <__ieee754_pow+0x6f4>)
 8004e06:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004e0a:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004e0e:	429c      	cmp	r4, r3
 8004e10:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004e14:	dd08      	ble.n	8004e28 <__ieee754_pow+0x400>
 8004e16:	4bc2      	ldr	r3, [pc, #776]	; (8005120 <__ieee754_pow+0x6f8>)
 8004e18:	429c      	cmp	r4, r3
 8004e1a:	f340 8154 	ble.w	80050c6 <__ieee754_pow+0x69e>
 8004e1e:	9b07      	ldr	r3, [sp, #28]
 8004e20:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8004e24:	3301      	adds	r3, #1
 8004e26:	9307      	str	r3, [sp, #28]
 8004e28:	2600      	movs	r6, #0
 8004e2a:	4629      	mov	r1, r5
 8004e2c:	00f3      	lsls	r3, r6, #3
 8004e2e:	930d      	str	r3, [sp, #52]	; 0x34
 8004e30:	4bbc      	ldr	r3, [pc, #752]	; (8005124 <__ieee754_pow+0x6fc>)
 8004e32:	00f2      	lsls	r2, r6, #3
 8004e34:	4413      	add	r3, r2
 8004e36:	cb18      	ldmia	r3, {r3, r4}
 8004e38:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	4623      	mov	r3, r4
 8004e40:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004e44:	f7fb f99a 	bl	800017c <__aeabi_dsub>
 8004e48:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004e4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8004e50:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004e54:	f7fb f994 	bl	8000180 <__adddf3>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	2000      	movs	r0, #0
 8004e5e:	49b2      	ldr	r1, [pc, #712]	; (8005128 <__ieee754_pow+0x700>)
 8004e60:	f7fb fc6a 	bl	8000738 <__aeabi_ddiv>
 8004e64:	4602      	mov	r2, r0
 8004e66:	460b      	mov	r3, r1
 8004e68:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004e70:	f7fb fb38 	bl	80004e4 <__aeabi_dmul>
 8004e74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e78:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8004e7c:	f04f 0a00 	mov.w	sl, #0
 8004e80:	2200      	movs	r2, #0
 8004e82:	106d      	asrs	r5, r5, #1
 8004e84:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8004e88:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8004e8c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8004e90:	4659      	mov	r1, fp
 8004e92:	4650      	mov	r0, sl
 8004e94:	4614      	mov	r4, r2
 8004e96:	461d      	mov	r5, r3
 8004e98:	f7fb fb24 	bl	80004e4 <__aeabi_dmul>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004ea4:	f7fb f96a 	bl	800017c <__aeabi_dsub>
 8004ea8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004eac:	4606      	mov	r6, r0
 8004eae:	460f      	mov	r7, r1
 8004eb0:	4620      	mov	r0, r4
 8004eb2:	4629      	mov	r1, r5
 8004eb4:	f7fb f962 	bl	800017c <__aeabi_dsub>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	460b      	mov	r3, r1
 8004ebc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004ec0:	f7fb f95c 	bl	800017c <__aeabi_dsub>
 8004ec4:	465b      	mov	r3, fp
 8004ec6:	4652      	mov	r2, sl
 8004ec8:	f7fb fb0c 	bl	80004e4 <__aeabi_dmul>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	460b      	mov	r3, r1
 8004ed0:	4630      	mov	r0, r6
 8004ed2:	4639      	mov	r1, r7
 8004ed4:	f7fb f952 	bl	800017c <__aeabi_dsub>
 8004ed8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004edc:	f7fb fb02 	bl	80004e4 <__aeabi_dmul>
 8004ee0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ee4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004ee8:	4610      	mov	r0, r2
 8004eea:	4619      	mov	r1, r3
 8004eec:	f7fb fafa 	bl	80004e4 <__aeabi_dmul>
 8004ef0:	a377      	add	r3, pc, #476	; (adr r3, 80050d0 <__ieee754_pow+0x6a8>)
 8004ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef6:	4604      	mov	r4, r0
 8004ef8:	460d      	mov	r5, r1
 8004efa:	f7fb faf3 	bl	80004e4 <__aeabi_dmul>
 8004efe:	a376      	add	r3, pc, #472	; (adr r3, 80050d8 <__ieee754_pow+0x6b0>)
 8004f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f04:	f7fb f93c 	bl	8000180 <__adddf3>
 8004f08:	4622      	mov	r2, r4
 8004f0a:	462b      	mov	r3, r5
 8004f0c:	f7fb faea 	bl	80004e4 <__aeabi_dmul>
 8004f10:	a373      	add	r3, pc, #460	; (adr r3, 80050e0 <__ieee754_pow+0x6b8>)
 8004f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f16:	f7fb f933 	bl	8000180 <__adddf3>
 8004f1a:	4622      	mov	r2, r4
 8004f1c:	462b      	mov	r3, r5
 8004f1e:	f7fb fae1 	bl	80004e4 <__aeabi_dmul>
 8004f22:	a371      	add	r3, pc, #452	; (adr r3, 80050e8 <__ieee754_pow+0x6c0>)
 8004f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f28:	f7fb f92a 	bl	8000180 <__adddf3>
 8004f2c:	4622      	mov	r2, r4
 8004f2e:	462b      	mov	r3, r5
 8004f30:	f7fb fad8 	bl	80004e4 <__aeabi_dmul>
 8004f34:	a36e      	add	r3, pc, #440	; (adr r3, 80050f0 <__ieee754_pow+0x6c8>)
 8004f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3a:	f7fb f921 	bl	8000180 <__adddf3>
 8004f3e:	4622      	mov	r2, r4
 8004f40:	462b      	mov	r3, r5
 8004f42:	f7fb facf 	bl	80004e4 <__aeabi_dmul>
 8004f46:	a36c      	add	r3, pc, #432	; (adr r3, 80050f8 <__ieee754_pow+0x6d0>)
 8004f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4c:	f7fb f918 	bl	8000180 <__adddf3>
 8004f50:	4622      	mov	r2, r4
 8004f52:	4606      	mov	r6, r0
 8004f54:	460f      	mov	r7, r1
 8004f56:	462b      	mov	r3, r5
 8004f58:	4620      	mov	r0, r4
 8004f5a:	4629      	mov	r1, r5
 8004f5c:	f7fb fac2 	bl	80004e4 <__aeabi_dmul>
 8004f60:	4602      	mov	r2, r0
 8004f62:	460b      	mov	r3, r1
 8004f64:	4630      	mov	r0, r6
 8004f66:	4639      	mov	r1, r7
 8004f68:	f7fb fabc 	bl	80004e4 <__aeabi_dmul>
 8004f6c:	4604      	mov	r4, r0
 8004f6e:	460d      	mov	r5, r1
 8004f70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f74:	465b      	mov	r3, fp
 8004f76:	4652      	mov	r2, sl
 8004f78:	f7fb f902 	bl	8000180 <__adddf3>
 8004f7c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004f80:	f7fb fab0 	bl	80004e4 <__aeabi_dmul>
 8004f84:	4622      	mov	r2, r4
 8004f86:	462b      	mov	r3, r5
 8004f88:	f7fb f8fa 	bl	8000180 <__adddf3>
 8004f8c:	465b      	mov	r3, fp
 8004f8e:	4606      	mov	r6, r0
 8004f90:	460f      	mov	r7, r1
 8004f92:	4652      	mov	r2, sl
 8004f94:	4659      	mov	r1, fp
 8004f96:	4650      	mov	r0, sl
 8004f98:	f7fb faa4 	bl	80004e4 <__aeabi_dmul>
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	4b63      	ldr	r3, [pc, #396]	; (800512c <__ieee754_pow+0x704>)
 8004fa0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004fa4:	f7fb f8ec 	bl	8000180 <__adddf3>
 8004fa8:	4632      	mov	r2, r6
 8004faa:	463b      	mov	r3, r7
 8004fac:	f7fb f8e8 	bl	8000180 <__adddf3>
 8004fb0:	4650      	mov	r0, sl
 8004fb2:	460d      	mov	r5, r1
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	4650      	mov	r0, sl
 8004fba:	4659      	mov	r1, fp
 8004fbc:	f7fb fa92 	bl	80004e4 <__aeabi_dmul>
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	4680      	mov	r8, r0
 8004fc4:	4689      	mov	r9, r1
 8004fc6:	4b59      	ldr	r3, [pc, #356]	; (800512c <__ieee754_pow+0x704>)
 8004fc8:	4629      	mov	r1, r5
 8004fca:	4650      	mov	r0, sl
 8004fcc:	f7fb f8d6 	bl	800017c <__aeabi_dsub>
 8004fd0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004fd4:	f7fb f8d2 	bl	800017c <__aeabi_dsub>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4630      	mov	r0, r6
 8004fde:	4639      	mov	r1, r7
 8004fe0:	f7fb f8cc 	bl	800017c <__aeabi_dsub>
 8004fe4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fe8:	f7fb fa7c 	bl	80004e4 <__aeabi_dmul>
 8004fec:	462b      	mov	r3, r5
 8004fee:	4606      	mov	r6, r0
 8004ff0:	460f      	mov	r7, r1
 8004ff2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004ff6:	4652      	mov	r2, sl
 8004ff8:	f7fb fa74 	bl	80004e4 <__aeabi_dmul>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	460b      	mov	r3, r1
 8005000:	4630      	mov	r0, r6
 8005002:	4639      	mov	r1, r7
 8005004:	f7fb f8bc 	bl	8000180 <__adddf3>
 8005008:	4606      	mov	r6, r0
 800500a:	460f      	mov	r7, r1
 800500c:	4602      	mov	r2, r0
 800500e:	460b      	mov	r3, r1
 8005010:	4640      	mov	r0, r8
 8005012:	4649      	mov	r1, r9
 8005014:	f7fb f8b4 	bl	8000180 <__adddf3>
 8005018:	a339      	add	r3, pc, #228	; (adr r3, 8005100 <__ieee754_pow+0x6d8>)
 800501a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501e:	4650      	mov	r0, sl
 8005020:	460d      	mov	r5, r1
 8005022:	f7fb fa5f 	bl	80004e4 <__aeabi_dmul>
 8005026:	4642      	mov	r2, r8
 8005028:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800502c:	464b      	mov	r3, r9
 800502e:	4629      	mov	r1, r5
 8005030:	4650      	mov	r0, sl
 8005032:	f7fb f8a3 	bl	800017c <__aeabi_dsub>
 8005036:	4602      	mov	r2, r0
 8005038:	460b      	mov	r3, r1
 800503a:	4630      	mov	r0, r6
 800503c:	4639      	mov	r1, r7
 800503e:	f7fb f89d 	bl	800017c <__aeabi_dsub>
 8005042:	a331      	add	r3, pc, #196	; (adr r3, 8005108 <__ieee754_pow+0x6e0>)
 8005044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005048:	f7fb fa4c 	bl	80004e4 <__aeabi_dmul>
 800504c:	a330      	add	r3, pc, #192	; (adr r3, 8005110 <__ieee754_pow+0x6e8>)
 800504e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005052:	4606      	mov	r6, r0
 8005054:	460f      	mov	r7, r1
 8005056:	4650      	mov	r0, sl
 8005058:	4629      	mov	r1, r5
 800505a:	f7fb fa43 	bl	80004e4 <__aeabi_dmul>
 800505e:	4602      	mov	r2, r0
 8005060:	460b      	mov	r3, r1
 8005062:	4630      	mov	r0, r6
 8005064:	4639      	mov	r1, r7
 8005066:	f7fb f88b 	bl	8000180 <__adddf3>
 800506a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800506c:	4b30      	ldr	r3, [pc, #192]	; (8005130 <__ieee754_pow+0x708>)
 800506e:	4413      	add	r3, r2
 8005070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005074:	f7fb f884 	bl	8000180 <__adddf3>
 8005078:	4604      	mov	r4, r0
 800507a:	9807      	ldr	r0, [sp, #28]
 800507c:	460d      	mov	r5, r1
 800507e:	f7fb f9cb 	bl	8000418 <__aeabi_i2d>
 8005082:	4606      	mov	r6, r0
 8005084:	460f      	mov	r7, r1
 8005086:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005088:	4b2a      	ldr	r3, [pc, #168]	; (8005134 <__ieee754_pow+0x70c>)
 800508a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800508e:	4413      	add	r3, r2
 8005090:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005094:	4622      	mov	r2, r4
 8005096:	462b      	mov	r3, r5
 8005098:	f7fb f872 	bl	8000180 <__adddf3>
 800509c:	4642      	mov	r2, r8
 800509e:	464b      	mov	r3, r9
 80050a0:	f7fb f86e 	bl	8000180 <__adddf3>
 80050a4:	4632      	mov	r2, r6
 80050a6:	463b      	mov	r3, r7
 80050a8:	f7fb f86a 	bl	8000180 <__adddf3>
 80050ac:	4632      	mov	r2, r6
 80050ae:	463b      	mov	r3, r7
 80050b0:	4650      	mov	r0, sl
 80050b2:	468b      	mov	fp, r1
 80050b4:	f7fb f862 	bl	800017c <__aeabi_dsub>
 80050b8:	4642      	mov	r2, r8
 80050ba:	464b      	mov	r3, r9
 80050bc:	f7fb f85e 	bl	800017c <__aeabi_dsub>
 80050c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050c4:	e613      	b.n	8004cee <__ieee754_pow+0x2c6>
 80050c6:	2601      	movs	r6, #1
 80050c8:	e6af      	b.n	8004e2a <__ieee754_pow+0x402>
 80050ca:	bf00      	nop
 80050cc:	f3af 8000 	nop.w
 80050d0:	4a454eef 	.word	0x4a454eef
 80050d4:	3fca7e28 	.word	0x3fca7e28
 80050d8:	93c9db65 	.word	0x93c9db65
 80050dc:	3fcd864a 	.word	0x3fcd864a
 80050e0:	a91d4101 	.word	0xa91d4101
 80050e4:	3fd17460 	.word	0x3fd17460
 80050e8:	518f264d 	.word	0x518f264d
 80050ec:	3fd55555 	.word	0x3fd55555
 80050f0:	db6fabff 	.word	0xdb6fabff
 80050f4:	3fdb6db6 	.word	0x3fdb6db6
 80050f8:	33333303 	.word	0x33333303
 80050fc:	3fe33333 	.word	0x3fe33333
 8005100:	e0000000 	.word	0xe0000000
 8005104:	3feec709 	.word	0x3feec709
 8005108:	dc3a03fd 	.word	0xdc3a03fd
 800510c:	3feec709 	.word	0x3feec709
 8005110:	145b01f5 	.word	0x145b01f5
 8005114:	be3e2fe0 	.word	0xbe3e2fe0
 8005118:	43400000 	.word	0x43400000
 800511c:	0003988e 	.word	0x0003988e
 8005120:	000bb679 	.word	0x000bb679
 8005124:	08005e88 	.word	0x08005e88
 8005128:	3ff00000 	.word	0x3ff00000
 800512c:	40080000 	.word	0x40080000
 8005130:	08005ea8 	.word	0x08005ea8
 8005134:	08005e98 	.word	0x08005e98
 8005138:	a39b      	add	r3, pc, #620	; (adr r3, 80053a8 <__ieee754_pow+0x980>)
 800513a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800513e:	4640      	mov	r0, r8
 8005140:	4649      	mov	r1, r9
 8005142:	f7fb f81d 	bl	8000180 <__adddf3>
 8005146:	4622      	mov	r2, r4
 8005148:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800514c:	462b      	mov	r3, r5
 800514e:	4650      	mov	r0, sl
 8005150:	4639      	mov	r1, r7
 8005152:	f7fb f813 	bl	800017c <__aeabi_dsub>
 8005156:	4602      	mov	r2, r0
 8005158:	460b      	mov	r3, r1
 800515a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800515e:	f7fb fc51 	bl	8000a04 <__aeabi_dcmpgt>
 8005162:	2800      	cmp	r0, #0
 8005164:	f47f ae13 	bne.w	8004d8e <__ieee754_pow+0x366>
 8005168:	4aa3      	ldr	r2, [pc, #652]	; (80053f8 <__ieee754_pow+0x9d0>)
 800516a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800516e:	4293      	cmp	r3, r2
 8005170:	f340 8104 	ble.w	800537c <__ieee754_pow+0x954>
 8005174:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005178:	2000      	movs	r0, #0
 800517a:	151b      	asrs	r3, r3, #20
 800517c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005180:	fa4a f303 	asr.w	r3, sl, r3
 8005184:	4433      	add	r3, r6
 8005186:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800518a:	4f9c      	ldr	r7, [pc, #624]	; (80053fc <__ieee754_pow+0x9d4>)
 800518c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005190:	4117      	asrs	r7, r2
 8005192:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8005196:	ea23 0107 	bic.w	r1, r3, r7
 800519a:	f1c2 0214 	rsb	r2, r2, #20
 800519e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80051a2:	fa4a fa02 	asr.w	sl, sl, r2
 80051a6:	2e00      	cmp	r6, #0
 80051a8:	4602      	mov	r2, r0
 80051aa:	460b      	mov	r3, r1
 80051ac:	4620      	mov	r0, r4
 80051ae:	4629      	mov	r1, r5
 80051b0:	bfb8      	it	lt
 80051b2:	f1ca 0a00 	rsblt	sl, sl, #0
 80051b6:	f7fa ffe1 	bl	800017c <__aeabi_dsub>
 80051ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051c2:	4642      	mov	r2, r8
 80051c4:	464b      	mov	r3, r9
 80051c6:	f7fa ffdb 	bl	8000180 <__adddf3>
 80051ca:	a379      	add	r3, pc, #484	; (adr r3, 80053b0 <__ieee754_pow+0x988>)
 80051cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d0:	2000      	movs	r0, #0
 80051d2:	460d      	mov	r5, r1
 80051d4:	4604      	mov	r4, r0
 80051d6:	f7fb f985 	bl	80004e4 <__aeabi_dmul>
 80051da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051de:	4606      	mov	r6, r0
 80051e0:	460f      	mov	r7, r1
 80051e2:	4620      	mov	r0, r4
 80051e4:	4629      	mov	r1, r5
 80051e6:	f7fa ffc9 	bl	800017c <__aeabi_dsub>
 80051ea:	4602      	mov	r2, r0
 80051ec:	460b      	mov	r3, r1
 80051ee:	4640      	mov	r0, r8
 80051f0:	4649      	mov	r1, r9
 80051f2:	f7fa ffc3 	bl	800017c <__aeabi_dsub>
 80051f6:	a370      	add	r3, pc, #448	; (adr r3, 80053b8 <__ieee754_pow+0x990>)
 80051f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051fc:	f7fb f972 	bl	80004e4 <__aeabi_dmul>
 8005200:	a36f      	add	r3, pc, #444	; (adr r3, 80053c0 <__ieee754_pow+0x998>)
 8005202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005206:	4680      	mov	r8, r0
 8005208:	4689      	mov	r9, r1
 800520a:	4620      	mov	r0, r4
 800520c:	4629      	mov	r1, r5
 800520e:	f7fb f969 	bl	80004e4 <__aeabi_dmul>
 8005212:	4602      	mov	r2, r0
 8005214:	460b      	mov	r3, r1
 8005216:	4640      	mov	r0, r8
 8005218:	4649      	mov	r1, r9
 800521a:	f7fa ffb1 	bl	8000180 <__adddf3>
 800521e:	4604      	mov	r4, r0
 8005220:	460d      	mov	r5, r1
 8005222:	4602      	mov	r2, r0
 8005224:	460b      	mov	r3, r1
 8005226:	4630      	mov	r0, r6
 8005228:	4639      	mov	r1, r7
 800522a:	f7fa ffa9 	bl	8000180 <__adddf3>
 800522e:	4632      	mov	r2, r6
 8005230:	463b      	mov	r3, r7
 8005232:	4680      	mov	r8, r0
 8005234:	4689      	mov	r9, r1
 8005236:	f7fa ffa1 	bl	800017c <__aeabi_dsub>
 800523a:	4602      	mov	r2, r0
 800523c:	460b      	mov	r3, r1
 800523e:	4620      	mov	r0, r4
 8005240:	4629      	mov	r1, r5
 8005242:	f7fa ff9b 	bl	800017c <__aeabi_dsub>
 8005246:	4642      	mov	r2, r8
 8005248:	4606      	mov	r6, r0
 800524a:	460f      	mov	r7, r1
 800524c:	464b      	mov	r3, r9
 800524e:	4640      	mov	r0, r8
 8005250:	4649      	mov	r1, r9
 8005252:	f7fb f947 	bl	80004e4 <__aeabi_dmul>
 8005256:	a35c      	add	r3, pc, #368	; (adr r3, 80053c8 <__ieee754_pow+0x9a0>)
 8005258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525c:	4604      	mov	r4, r0
 800525e:	460d      	mov	r5, r1
 8005260:	f7fb f940 	bl	80004e4 <__aeabi_dmul>
 8005264:	a35a      	add	r3, pc, #360	; (adr r3, 80053d0 <__ieee754_pow+0x9a8>)
 8005266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526a:	f7fa ff87 	bl	800017c <__aeabi_dsub>
 800526e:	4622      	mov	r2, r4
 8005270:	462b      	mov	r3, r5
 8005272:	f7fb f937 	bl	80004e4 <__aeabi_dmul>
 8005276:	a358      	add	r3, pc, #352	; (adr r3, 80053d8 <__ieee754_pow+0x9b0>)
 8005278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527c:	f7fa ff80 	bl	8000180 <__adddf3>
 8005280:	4622      	mov	r2, r4
 8005282:	462b      	mov	r3, r5
 8005284:	f7fb f92e 	bl	80004e4 <__aeabi_dmul>
 8005288:	a355      	add	r3, pc, #340	; (adr r3, 80053e0 <__ieee754_pow+0x9b8>)
 800528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528e:	f7fa ff75 	bl	800017c <__aeabi_dsub>
 8005292:	4622      	mov	r2, r4
 8005294:	462b      	mov	r3, r5
 8005296:	f7fb f925 	bl	80004e4 <__aeabi_dmul>
 800529a:	a353      	add	r3, pc, #332	; (adr r3, 80053e8 <__ieee754_pow+0x9c0>)
 800529c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a0:	f7fa ff6e 	bl	8000180 <__adddf3>
 80052a4:	4622      	mov	r2, r4
 80052a6:	462b      	mov	r3, r5
 80052a8:	f7fb f91c 	bl	80004e4 <__aeabi_dmul>
 80052ac:	4602      	mov	r2, r0
 80052ae:	460b      	mov	r3, r1
 80052b0:	4640      	mov	r0, r8
 80052b2:	4649      	mov	r1, r9
 80052b4:	f7fa ff62 	bl	800017c <__aeabi_dsub>
 80052b8:	4604      	mov	r4, r0
 80052ba:	460d      	mov	r5, r1
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	4640      	mov	r0, r8
 80052c2:	4649      	mov	r1, r9
 80052c4:	f7fb f90e 	bl	80004e4 <__aeabi_dmul>
 80052c8:	2200      	movs	r2, #0
 80052ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80052d2:	4620      	mov	r0, r4
 80052d4:	4629      	mov	r1, r5
 80052d6:	f7fa ff51 	bl	800017c <__aeabi_dsub>
 80052da:	4602      	mov	r2, r0
 80052dc:	460b      	mov	r3, r1
 80052de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052e2:	f7fb fa29 	bl	8000738 <__aeabi_ddiv>
 80052e6:	4632      	mov	r2, r6
 80052e8:	4604      	mov	r4, r0
 80052ea:	460d      	mov	r5, r1
 80052ec:	463b      	mov	r3, r7
 80052ee:	4640      	mov	r0, r8
 80052f0:	4649      	mov	r1, r9
 80052f2:	f7fb f8f7 	bl	80004e4 <__aeabi_dmul>
 80052f6:	4632      	mov	r2, r6
 80052f8:	463b      	mov	r3, r7
 80052fa:	f7fa ff41 	bl	8000180 <__adddf3>
 80052fe:	4602      	mov	r2, r0
 8005300:	460b      	mov	r3, r1
 8005302:	4620      	mov	r0, r4
 8005304:	4629      	mov	r1, r5
 8005306:	f7fa ff39 	bl	800017c <__aeabi_dsub>
 800530a:	4642      	mov	r2, r8
 800530c:	464b      	mov	r3, r9
 800530e:	f7fa ff35 	bl	800017c <__aeabi_dsub>
 8005312:	4602      	mov	r2, r0
 8005314:	460b      	mov	r3, r1
 8005316:	2000      	movs	r0, #0
 8005318:	4939      	ldr	r1, [pc, #228]	; (8005400 <__ieee754_pow+0x9d8>)
 800531a:	f7fa ff2f 	bl	800017c <__aeabi_dsub>
 800531e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005322:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005326:	da2c      	bge.n	8005382 <__ieee754_pow+0x95a>
 8005328:	4652      	mov	r2, sl
 800532a:	f000 f9b5 	bl	8005698 <scalbn>
 800532e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005332:	e40a      	b.n	8004b4a <__ieee754_pow+0x122>
 8005334:	4b33      	ldr	r3, [pc, #204]	; (8005404 <__ieee754_pow+0x9dc>)
 8005336:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800533a:	429f      	cmp	r7, r3
 800533c:	f77f af14 	ble.w	8005168 <__ieee754_pow+0x740>
 8005340:	4b31      	ldr	r3, [pc, #196]	; (8005408 <__ieee754_pow+0x9e0>)
 8005342:	440b      	add	r3, r1
 8005344:	4303      	orrs	r3, r0
 8005346:	d00b      	beq.n	8005360 <__ieee754_pow+0x938>
 8005348:	a329      	add	r3, pc, #164	; (adr r3, 80053f0 <__ieee754_pow+0x9c8>)
 800534a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005352:	f7fb f8c7 	bl	80004e4 <__aeabi_dmul>
 8005356:	a326      	add	r3, pc, #152	; (adr r3, 80053f0 <__ieee754_pow+0x9c8>)
 8005358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535c:	f7ff bbf5 	b.w	8004b4a <__ieee754_pow+0x122>
 8005360:	4622      	mov	r2, r4
 8005362:	462b      	mov	r3, r5
 8005364:	f7fa ff0a 	bl	800017c <__aeabi_dsub>
 8005368:	4602      	mov	r2, r0
 800536a:	460b      	mov	r3, r1
 800536c:	4640      	mov	r0, r8
 800536e:	4649      	mov	r1, r9
 8005370:	f7fb fb34 	bl	80009dc <__aeabi_dcmple>
 8005374:	2800      	cmp	r0, #0
 8005376:	f43f aef7 	beq.w	8005168 <__ieee754_pow+0x740>
 800537a:	e7e5      	b.n	8005348 <__ieee754_pow+0x920>
 800537c:	f04f 0a00 	mov.w	sl, #0
 8005380:	e71d      	b.n	80051be <__ieee754_pow+0x796>
 8005382:	4621      	mov	r1, r4
 8005384:	e7d3      	b.n	800532e <__ieee754_pow+0x906>
 8005386:	2000      	movs	r0, #0
 8005388:	491d      	ldr	r1, [pc, #116]	; (8005400 <__ieee754_pow+0x9d8>)
 800538a:	f7ff bbac 	b.w	8004ae6 <__ieee754_pow+0xbe>
 800538e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005392:	f7ff bba8 	b.w	8004ae6 <__ieee754_pow+0xbe>
 8005396:	4638      	mov	r0, r7
 8005398:	4641      	mov	r1, r8
 800539a:	f7ff bba4 	b.w	8004ae6 <__ieee754_pow+0xbe>
 800539e:	9200      	str	r2, [sp, #0]
 80053a0:	f7ff bbb4 	b.w	8004b0c <__ieee754_pow+0xe4>
 80053a4:	f3af 8000 	nop.w
 80053a8:	652b82fe 	.word	0x652b82fe
 80053ac:	3c971547 	.word	0x3c971547
 80053b0:	00000000 	.word	0x00000000
 80053b4:	3fe62e43 	.word	0x3fe62e43
 80053b8:	fefa39ef 	.word	0xfefa39ef
 80053bc:	3fe62e42 	.word	0x3fe62e42
 80053c0:	0ca86c39 	.word	0x0ca86c39
 80053c4:	be205c61 	.word	0xbe205c61
 80053c8:	72bea4d0 	.word	0x72bea4d0
 80053cc:	3e663769 	.word	0x3e663769
 80053d0:	c5d26bf1 	.word	0xc5d26bf1
 80053d4:	3ebbbd41 	.word	0x3ebbbd41
 80053d8:	af25de2c 	.word	0xaf25de2c
 80053dc:	3f11566a 	.word	0x3f11566a
 80053e0:	16bebd93 	.word	0x16bebd93
 80053e4:	3f66c16c 	.word	0x3f66c16c
 80053e8:	5555553e 	.word	0x5555553e
 80053ec:	3fc55555 	.word	0x3fc55555
 80053f0:	c2f8f359 	.word	0xc2f8f359
 80053f4:	01a56e1f 	.word	0x01a56e1f
 80053f8:	3fe00000 	.word	0x3fe00000
 80053fc:	000fffff 	.word	0x000fffff
 8005400:	3ff00000 	.word	0x3ff00000
 8005404:	4090cbff 	.word	0x4090cbff
 8005408:	3f6f3400 	.word	0x3f6f3400

0800540c <__ieee754_sqrt>:
 800540c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005410:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8005560 <__ieee754_sqrt+0x154>
 8005414:	4606      	mov	r6, r0
 8005416:	ea3e 0e01 	bics.w	lr, lr, r1
 800541a:	460d      	mov	r5, r1
 800541c:	4607      	mov	r7, r0
 800541e:	460a      	mov	r2, r1
 8005420:	460c      	mov	r4, r1
 8005422:	4603      	mov	r3, r0
 8005424:	d10f      	bne.n	8005446 <__ieee754_sqrt+0x3a>
 8005426:	4602      	mov	r2, r0
 8005428:	460b      	mov	r3, r1
 800542a:	f7fb f85b 	bl	80004e4 <__aeabi_dmul>
 800542e:	4602      	mov	r2, r0
 8005430:	460b      	mov	r3, r1
 8005432:	4630      	mov	r0, r6
 8005434:	4629      	mov	r1, r5
 8005436:	f7fa fea3 	bl	8000180 <__adddf3>
 800543a:	4606      	mov	r6, r0
 800543c:	460d      	mov	r5, r1
 800543e:	4630      	mov	r0, r6
 8005440:	4629      	mov	r1, r5
 8005442:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005446:	2900      	cmp	r1, #0
 8005448:	dc0e      	bgt.n	8005468 <__ieee754_sqrt+0x5c>
 800544a:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 800544e:	ea5e 0707 	orrs.w	r7, lr, r7
 8005452:	d0f4      	beq.n	800543e <__ieee754_sqrt+0x32>
 8005454:	b141      	cbz	r1, 8005468 <__ieee754_sqrt+0x5c>
 8005456:	4602      	mov	r2, r0
 8005458:	460b      	mov	r3, r1
 800545a:	f7fa fe8f 	bl	800017c <__aeabi_dsub>
 800545e:	4602      	mov	r2, r0
 8005460:	460b      	mov	r3, r1
 8005462:	f7fb f969 	bl	8000738 <__aeabi_ddiv>
 8005466:	e7e8      	b.n	800543a <__ieee754_sqrt+0x2e>
 8005468:	1512      	asrs	r2, r2, #20
 800546a:	d10c      	bne.n	8005486 <__ieee754_sqrt+0x7a>
 800546c:	2c00      	cmp	r4, #0
 800546e:	d06e      	beq.n	800554e <__ieee754_sqrt+0x142>
 8005470:	2100      	movs	r1, #0
 8005472:	02e6      	lsls	r6, r4, #11
 8005474:	d56f      	bpl.n	8005556 <__ieee754_sqrt+0x14a>
 8005476:	1e48      	subs	r0, r1, #1
 8005478:	1a12      	subs	r2, r2, r0
 800547a:	f1c1 0020 	rsb	r0, r1, #32
 800547e:	fa23 f000 	lsr.w	r0, r3, r0
 8005482:	4304      	orrs	r4, r0
 8005484:	408b      	lsls	r3, r1
 8005486:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800548a:	07d5      	lsls	r5, r2, #31
 800548c:	f04f 0500 	mov.w	r5, #0
 8005490:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005494:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8005498:	bf42      	ittt	mi
 800549a:	0064      	lslmi	r4, r4, #1
 800549c:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 80054a0:	005b      	lslmi	r3, r3, #1
 80054a2:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 80054a6:	1050      	asrs	r0, r2, #1
 80054a8:	4421      	add	r1, r4
 80054aa:	2216      	movs	r2, #22
 80054ac:	462c      	mov	r4, r5
 80054ae:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	19a7      	adds	r7, r4, r6
 80054b6:	428f      	cmp	r7, r1
 80054b8:	bfde      	ittt	le
 80054ba:	1bc9      	suble	r1, r1, r7
 80054bc:	19bc      	addle	r4, r7, r6
 80054be:	19ad      	addle	r5, r5, r6
 80054c0:	0049      	lsls	r1, r1, #1
 80054c2:	3a01      	subs	r2, #1
 80054c4:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80054c8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80054cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80054d0:	d1f0      	bne.n	80054b4 <__ieee754_sqrt+0xa8>
 80054d2:	f04f 0e20 	mov.w	lr, #32
 80054d6:	4694      	mov	ip, r2
 80054d8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80054dc:	42a1      	cmp	r1, r4
 80054de:	eb06 070c 	add.w	r7, r6, ip
 80054e2:	dc02      	bgt.n	80054ea <__ieee754_sqrt+0xde>
 80054e4:	d112      	bne.n	800550c <__ieee754_sqrt+0x100>
 80054e6:	429f      	cmp	r7, r3
 80054e8:	d810      	bhi.n	800550c <__ieee754_sqrt+0x100>
 80054ea:	2f00      	cmp	r7, #0
 80054ec:	eb07 0c06 	add.w	ip, r7, r6
 80054f0:	da34      	bge.n	800555c <__ieee754_sqrt+0x150>
 80054f2:	f1bc 0f00 	cmp.w	ip, #0
 80054f6:	db31      	blt.n	800555c <__ieee754_sqrt+0x150>
 80054f8:	f104 0801 	add.w	r8, r4, #1
 80054fc:	1b09      	subs	r1, r1, r4
 80054fe:	4644      	mov	r4, r8
 8005500:	429f      	cmp	r7, r3
 8005502:	bf88      	it	hi
 8005504:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8005508:	1bdb      	subs	r3, r3, r7
 800550a:	4432      	add	r2, r6
 800550c:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8005510:	f1be 0e01 	subs.w	lr, lr, #1
 8005514:	4439      	add	r1, r7
 8005516:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800551a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800551e:	d1dd      	bne.n	80054dc <__ieee754_sqrt+0xd0>
 8005520:	430b      	orrs	r3, r1
 8005522:	d006      	beq.n	8005532 <__ieee754_sqrt+0x126>
 8005524:	1c54      	adds	r4, r2, #1
 8005526:	bf0b      	itete	eq
 8005528:	4672      	moveq	r2, lr
 800552a:	3201      	addne	r2, #1
 800552c:	3501      	addeq	r5, #1
 800552e:	f022 0201 	bicne.w	r2, r2, #1
 8005532:	106b      	asrs	r3, r5, #1
 8005534:	0852      	lsrs	r2, r2, #1
 8005536:	07e9      	lsls	r1, r5, #31
 8005538:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800553c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005540:	bf48      	it	mi
 8005542:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8005546:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 800554a:	4616      	mov	r6, r2
 800554c:	e777      	b.n	800543e <__ieee754_sqrt+0x32>
 800554e:	0adc      	lsrs	r4, r3, #11
 8005550:	3a15      	subs	r2, #21
 8005552:	055b      	lsls	r3, r3, #21
 8005554:	e78a      	b.n	800546c <__ieee754_sqrt+0x60>
 8005556:	0064      	lsls	r4, r4, #1
 8005558:	3101      	adds	r1, #1
 800555a:	e78a      	b.n	8005472 <__ieee754_sqrt+0x66>
 800555c:	46a0      	mov	r8, r4
 800555e:	e7cd      	b.n	80054fc <__ieee754_sqrt+0xf0>
 8005560:	7ff00000 	.word	0x7ff00000

08005564 <fabs>:
 8005564:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005568:	4770      	bx	lr

0800556a <finite>:
 800556a:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800556e:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8005572:	0fc0      	lsrs	r0, r0, #31
 8005574:	4770      	bx	lr

08005576 <matherr>:
 8005576:	2000      	movs	r0, #0
 8005578:	4770      	bx	lr
	...

0800557c <nan>:
 800557c:	2000      	movs	r0, #0
 800557e:	4901      	ldr	r1, [pc, #4]	; (8005584 <nan+0x8>)
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	7ff80000 	.word	0x7ff80000

08005588 <rint>:
 8005588:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800558a:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
 800558e:	f2ae 37ff 	subw	r7, lr, #1023	; 0x3ff
 8005592:	2f13      	cmp	r7, #19
 8005594:	4602      	mov	r2, r0
 8005596:	460b      	mov	r3, r1
 8005598:	4684      	mov	ip, r0
 800559a:	460c      	mov	r4, r1
 800559c:	4605      	mov	r5, r0
 800559e:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 80055a2:	dc56      	bgt.n	8005652 <rint+0xca>
 80055a4:	2f00      	cmp	r7, #0
 80055a6:	da29      	bge.n	80055fc <rint+0x74>
 80055a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80055ac:	4301      	orrs	r1, r0
 80055ae:	d021      	beq.n	80055f4 <rint+0x6c>
 80055b0:	f3c3 0513 	ubfx	r5, r3, #0, #20
 80055b4:	4305      	orrs	r5, r0
 80055b6:	426b      	negs	r3, r5
 80055b8:	432b      	orrs	r3, r5
 80055ba:	0b1b      	lsrs	r3, r3, #12
 80055bc:	0c64      	lsrs	r4, r4, #17
 80055be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055c2:	0464      	lsls	r4, r4, #17
 80055c4:	ea43 0104 	orr.w	r1, r3, r4
 80055c8:	4b31      	ldr	r3, [pc, #196]	; (8005690 <rint+0x108>)
 80055ca:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80055ce:	e9d3 4500 	ldrd	r4, r5, [r3]
 80055d2:	4622      	mov	r2, r4
 80055d4:	462b      	mov	r3, r5
 80055d6:	f7fa fdd3 	bl	8000180 <__adddf3>
 80055da:	e9cd 0100 	strd	r0, r1, [sp]
 80055de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80055e2:	4622      	mov	r2, r4
 80055e4:	462b      	mov	r3, r5
 80055e6:	f7fa fdc9 	bl	800017c <__aeabi_dsub>
 80055ea:	4602      	mov	r2, r0
 80055ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80055f0:	ea41 73c6 	orr.w	r3, r1, r6, lsl #31
 80055f4:	4610      	mov	r0, r2
 80055f6:	4619      	mov	r1, r3
 80055f8:	b003      	add	sp, #12
 80055fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055fc:	4925      	ldr	r1, [pc, #148]	; (8005694 <rint+0x10c>)
 80055fe:	4139      	asrs	r1, r7
 8005600:	ea03 0001 	and.w	r0, r3, r1
 8005604:	4310      	orrs	r0, r2
 8005606:	d0f5      	beq.n	80055f4 <rint+0x6c>
 8005608:	084b      	lsrs	r3, r1, #1
 800560a:	ea04 0203 	and.w	r2, r4, r3
 800560e:	ea52 050c 	orrs.w	r5, r2, ip
 8005612:	d00a      	beq.n	800562a <rint+0xa2>
 8005614:	ea24 0303 	bic.w	r3, r4, r3
 8005618:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800561c:	2f13      	cmp	r7, #19
 800561e:	bf0c      	ite	eq
 8005620:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8005624:	2500      	movne	r5, #0
 8005626:	413c      	asrs	r4, r7
 8005628:	431c      	orrs	r4, r3
 800562a:	4b19      	ldr	r3, [pc, #100]	; (8005690 <rint+0x108>)
 800562c:	4621      	mov	r1, r4
 800562e:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8005632:	4628      	mov	r0, r5
 8005634:	e9d6 4500 	ldrd	r4, r5, [r6]
 8005638:	4622      	mov	r2, r4
 800563a:	462b      	mov	r3, r5
 800563c:	f7fa fda0 	bl	8000180 <__adddf3>
 8005640:	e9cd 0100 	strd	r0, r1, [sp]
 8005644:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005648:	4622      	mov	r2, r4
 800564a:	462b      	mov	r3, r5
 800564c:	f7fa fd96 	bl	800017c <__aeabi_dsub>
 8005650:	e006      	b.n	8005660 <rint+0xd8>
 8005652:	2f33      	cmp	r7, #51	; 0x33
 8005654:	dd07      	ble.n	8005666 <rint+0xde>
 8005656:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800565a:	d1cb      	bne.n	80055f4 <rint+0x6c>
 800565c:	f7fa fd90 	bl	8000180 <__adddf3>
 8005660:	4602      	mov	r2, r0
 8005662:	460b      	mov	r3, r1
 8005664:	e7c6      	b.n	80055f4 <rint+0x6c>
 8005666:	f04f 31ff 	mov.w	r1, #4294967295
 800566a:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
 800566e:	fa21 f10e 	lsr.w	r1, r1, lr
 8005672:	4208      	tst	r0, r1
 8005674:	d0be      	beq.n	80055f4 <rint+0x6c>
 8005676:	084b      	lsrs	r3, r1, #1
 8005678:	4218      	tst	r0, r3
 800567a:	bf1f      	itttt	ne
 800567c:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8005680:	ea20 0303 	bicne.w	r3, r0, r3
 8005684:	fa45 fe0e 	asrne.w	lr, r5, lr
 8005688:	ea4e 0503 	orrne.w	r5, lr, r3
 800568c:	e7cd      	b.n	800562a <rint+0xa2>
 800568e:	bf00      	nop
 8005690:	08005eb8 	.word	0x08005eb8
 8005694:	000fffff 	.word	0x000fffff

08005698 <scalbn>:
 8005698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800569a:	4616      	mov	r6, r2
 800569c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80056a0:	4604      	mov	r4, r0
 80056a2:	460d      	mov	r5, r1
 80056a4:	460b      	mov	r3, r1
 80056a6:	b98a      	cbnz	r2, 80056cc <scalbn+0x34>
 80056a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80056ac:	4303      	orrs	r3, r0
 80056ae:	d035      	beq.n	800571c <scalbn+0x84>
 80056b0:	2200      	movs	r2, #0
 80056b2:	4b2d      	ldr	r3, [pc, #180]	; (8005768 <scalbn+0xd0>)
 80056b4:	f7fa ff16 	bl	80004e4 <__aeabi_dmul>
 80056b8:	4a2c      	ldr	r2, [pc, #176]	; (800576c <scalbn+0xd4>)
 80056ba:	4604      	mov	r4, r0
 80056bc:	4296      	cmp	r6, r2
 80056be:	460d      	mov	r5, r1
 80056c0:	460b      	mov	r3, r1
 80056c2:	da0e      	bge.n	80056e2 <scalbn+0x4a>
 80056c4:	a324      	add	r3, pc, #144	; (adr r3, 8005758 <scalbn+0xc0>)
 80056c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ca:	e01c      	b.n	8005706 <scalbn+0x6e>
 80056cc:	f240 77ff 	movw	r7, #2047	; 0x7ff
 80056d0:	42ba      	cmp	r2, r7
 80056d2:	d109      	bne.n	80056e8 <scalbn+0x50>
 80056d4:	4602      	mov	r2, r0
 80056d6:	460b      	mov	r3, r1
 80056d8:	f7fa fd52 	bl	8000180 <__adddf3>
 80056dc:	4604      	mov	r4, r0
 80056de:	460d      	mov	r5, r1
 80056e0:	e01c      	b.n	800571c <scalbn+0x84>
 80056e2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80056e6:	3a36      	subs	r2, #54	; 0x36
 80056e8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80056ec:	4432      	add	r2, r6
 80056ee:	428a      	cmp	r2, r1
 80056f0:	dd0c      	ble.n	800570c <scalbn+0x74>
 80056f2:	4622      	mov	r2, r4
 80056f4:	462b      	mov	r3, r5
 80056f6:	a11a      	add	r1, pc, #104	; (adr r1, 8005760 <scalbn+0xc8>)
 80056f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056fc:	f000 fa10 	bl	8005b20 <copysign>
 8005700:	a317      	add	r3, pc, #92	; (adr r3, 8005760 <scalbn+0xc8>)
 8005702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005706:	f7fa feed 	bl	80004e4 <__aeabi_dmul>
 800570a:	e7e7      	b.n	80056dc <scalbn+0x44>
 800570c:	2a00      	cmp	r2, #0
 800570e:	dd08      	ble.n	8005722 <scalbn+0x8a>
 8005710:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005714:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005718:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800571c:	4620      	mov	r0, r4
 800571e:	4629      	mov	r1, r5
 8005720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005722:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005726:	da0b      	bge.n	8005740 <scalbn+0xa8>
 8005728:	f24c 3350 	movw	r3, #50000	; 0xc350
 800572c:	429e      	cmp	r6, r3
 800572e:	4622      	mov	r2, r4
 8005730:	462b      	mov	r3, r5
 8005732:	dce0      	bgt.n	80056f6 <scalbn+0x5e>
 8005734:	a108      	add	r1, pc, #32	; (adr r1, 8005758 <scalbn+0xc0>)
 8005736:	e9d1 0100 	ldrd	r0, r1, [r1]
 800573a:	f000 f9f1 	bl	8005b20 <copysign>
 800573e:	e7c1      	b.n	80056c4 <scalbn+0x2c>
 8005740:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005744:	3236      	adds	r2, #54	; 0x36
 8005746:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800574a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800574e:	4620      	mov	r0, r4
 8005750:	4629      	mov	r1, r5
 8005752:	2200      	movs	r2, #0
 8005754:	4b06      	ldr	r3, [pc, #24]	; (8005770 <scalbn+0xd8>)
 8005756:	e7d6      	b.n	8005706 <scalbn+0x6e>
 8005758:	c2f8f359 	.word	0xc2f8f359
 800575c:	01a56e1f 	.word	0x01a56e1f
 8005760:	8800759c 	.word	0x8800759c
 8005764:	7e37e43c 	.word	0x7e37e43c
 8005768:	43500000 	.word	0x43500000
 800576c:	ffff3cb0 	.word	0xffff3cb0
 8005770:	3c900000 	.word	0x3c900000
 8005774:	00000000 	.word	0x00000000

08005778 <__ieee754_log>:
 8005778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800577c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8005780:	b087      	sub	sp, #28
 8005782:	4602      	mov	r2, r0
 8005784:	460b      	mov	r3, r1
 8005786:	4604      	mov	r4, r0
 8005788:	460d      	mov	r5, r1
 800578a:	da24      	bge.n	80057d6 <__ieee754_log+0x5e>
 800578c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005790:	4334      	orrs	r4, r6
 8005792:	d108      	bne.n	80057a6 <__ieee754_log+0x2e>
 8005794:	2200      	movs	r2, #0
 8005796:	2300      	movs	r3, #0
 8005798:	2000      	movs	r0, #0
 800579a:	49c9      	ldr	r1, [pc, #804]	; (8005ac0 <__ieee754_log+0x348>)
 800579c:	f7fa ffcc 	bl	8000738 <__aeabi_ddiv>
 80057a0:	b007      	add	sp, #28
 80057a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057a6:	2900      	cmp	r1, #0
 80057a8:	da04      	bge.n	80057b4 <__ieee754_log+0x3c>
 80057aa:	f7fa fce7 	bl	800017c <__aeabi_dsub>
 80057ae:	2200      	movs	r2, #0
 80057b0:	2300      	movs	r3, #0
 80057b2:	e7f3      	b.n	800579c <__ieee754_log+0x24>
 80057b4:	2200      	movs	r2, #0
 80057b6:	4bc3      	ldr	r3, [pc, #780]	; (8005ac4 <__ieee754_log+0x34c>)
 80057b8:	f7fa fe94 	bl	80004e4 <__aeabi_dmul>
 80057bc:	f06f 0635 	mvn.w	r6, #53	; 0x35
 80057c0:	4602      	mov	r2, r0
 80057c2:	460b      	mov	r3, r1
 80057c4:	460d      	mov	r5, r1
 80057c6:	49c0      	ldr	r1, [pc, #768]	; (8005ac8 <__ieee754_log+0x350>)
 80057c8:	428d      	cmp	r5, r1
 80057ca:	dd06      	ble.n	80057da <__ieee754_log+0x62>
 80057cc:	4610      	mov	r0, r2
 80057ce:	4619      	mov	r1, r3
 80057d0:	f7fa fcd6 	bl	8000180 <__adddf3>
 80057d4:	e7e4      	b.n	80057a0 <__ieee754_log+0x28>
 80057d6:	2600      	movs	r6, #0
 80057d8:	e7f5      	b.n	80057c6 <__ieee754_log+0x4e>
 80057da:	152c      	asrs	r4, r5, #20
 80057dc:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80057e0:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 80057e4:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80057e8:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 80057ec:	4426      	add	r6, r4
 80057ee:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 80057f2:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 80057f6:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 80057fa:	ea41 0305 	orr.w	r3, r1, r5
 80057fe:	4610      	mov	r0, r2
 8005800:	4619      	mov	r1, r3
 8005802:	2200      	movs	r2, #0
 8005804:	4bb1      	ldr	r3, [pc, #708]	; (8005acc <__ieee754_log+0x354>)
 8005806:	f7fa fcb9 	bl	800017c <__aeabi_dsub>
 800580a:	1cab      	adds	r3, r5, #2
 800580c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005810:	2b02      	cmp	r3, #2
 8005812:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 8005816:	4682      	mov	sl, r0
 8005818:	468b      	mov	fp, r1
 800581a:	f04f 0200 	mov.w	r2, #0
 800581e:	dc5b      	bgt.n	80058d8 <__ieee754_log+0x160>
 8005820:	2300      	movs	r3, #0
 8005822:	f7fb f8c7 	bl	80009b4 <__aeabi_dcmpeq>
 8005826:	b1d0      	cbz	r0, 800585e <__ieee754_log+0xe6>
 8005828:	2c00      	cmp	r4, #0
 800582a:	f000 816e 	beq.w	8005b0a <__ieee754_log+0x392>
 800582e:	4620      	mov	r0, r4
 8005830:	f7fa fdf2 	bl	8000418 <__aeabi_i2d>
 8005834:	a38e      	add	r3, pc, #568	; (adr r3, 8005a70 <__ieee754_log+0x2f8>)
 8005836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800583a:	4606      	mov	r6, r0
 800583c:	460f      	mov	r7, r1
 800583e:	f7fa fe51 	bl	80004e4 <__aeabi_dmul>
 8005842:	a38d      	add	r3, pc, #564	; (adr r3, 8005a78 <__ieee754_log+0x300>)
 8005844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005848:	4604      	mov	r4, r0
 800584a:	460d      	mov	r5, r1
 800584c:	4630      	mov	r0, r6
 800584e:	4639      	mov	r1, r7
 8005850:	f7fa fe48 	bl	80004e4 <__aeabi_dmul>
 8005854:	4602      	mov	r2, r0
 8005856:	460b      	mov	r3, r1
 8005858:	4620      	mov	r0, r4
 800585a:	4629      	mov	r1, r5
 800585c:	e7b8      	b.n	80057d0 <__ieee754_log+0x58>
 800585e:	a388      	add	r3, pc, #544	; (adr r3, 8005a80 <__ieee754_log+0x308>)
 8005860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005864:	4650      	mov	r0, sl
 8005866:	4659      	mov	r1, fp
 8005868:	f7fa fe3c 	bl	80004e4 <__aeabi_dmul>
 800586c:	4602      	mov	r2, r0
 800586e:	460b      	mov	r3, r1
 8005870:	2000      	movs	r0, #0
 8005872:	4997      	ldr	r1, [pc, #604]	; (8005ad0 <__ieee754_log+0x358>)
 8005874:	f7fa fc82 	bl	800017c <__aeabi_dsub>
 8005878:	4652      	mov	r2, sl
 800587a:	4606      	mov	r6, r0
 800587c:	460f      	mov	r7, r1
 800587e:	465b      	mov	r3, fp
 8005880:	4650      	mov	r0, sl
 8005882:	4659      	mov	r1, fp
 8005884:	f7fa fe2e 	bl	80004e4 <__aeabi_dmul>
 8005888:	4602      	mov	r2, r0
 800588a:	460b      	mov	r3, r1
 800588c:	4630      	mov	r0, r6
 800588e:	4639      	mov	r1, r7
 8005890:	f7fa fe28 	bl	80004e4 <__aeabi_dmul>
 8005894:	4606      	mov	r6, r0
 8005896:	460f      	mov	r7, r1
 8005898:	b934      	cbnz	r4, 80058a8 <__ieee754_log+0x130>
 800589a:	4602      	mov	r2, r0
 800589c:	460b      	mov	r3, r1
 800589e:	4650      	mov	r0, sl
 80058a0:	4659      	mov	r1, fp
 80058a2:	f7fa fc6b 	bl	800017c <__aeabi_dsub>
 80058a6:	e77b      	b.n	80057a0 <__ieee754_log+0x28>
 80058a8:	4620      	mov	r0, r4
 80058aa:	f7fa fdb5 	bl	8000418 <__aeabi_i2d>
 80058ae:	a370      	add	r3, pc, #448	; (adr r3, 8005a70 <__ieee754_log+0x2f8>)
 80058b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b4:	4680      	mov	r8, r0
 80058b6:	4689      	mov	r9, r1
 80058b8:	f7fa fe14 	bl	80004e4 <__aeabi_dmul>
 80058bc:	a36e      	add	r3, pc, #440	; (adr r3, 8005a78 <__ieee754_log+0x300>)
 80058be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c2:	4604      	mov	r4, r0
 80058c4:	460d      	mov	r5, r1
 80058c6:	4640      	mov	r0, r8
 80058c8:	4649      	mov	r1, r9
 80058ca:	f7fa fe0b 	bl	80004e4 <__aeabi_dmul>
 80058ce:	4602      	mov	r2, r0
 80058d0:	460b      	mov	r3, r1
 80058d2:	4630      	mov	r0, r6
 80058d4:	4639      	mov	r1, r7
 80058d6:	e0b2      	b.n	8005a3e <__ieee754_log+0x2c6>
 80058d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80058dc:	f7fa fc50 	bl	8000180 <__adddf3>
 80058e0:	4602      	mov	r2, r0
 80058e2:	460b      	mov	r3, r1
 80058e4:	4650      	mov	r0, sl
 80058e6:	4659      	mov	r1, fp
 80058e8:	f7fa ff26 	bl	8000738 <__aeabi_ddiv>
 80058ec:	e9cd 0100 	strd	r0, r1, [sp]
 80058f0:	4620      	mov	r0, r4
 80058f2:	f7fa fd91 	bl	8000418 <__aeabi_i2d>
 80058f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058fe:	4610      	mov	r0, r2
 8005900:	4619      	mov	r1, r3
 8005902:	f7fa fdef 	bl	80004e4 <__aeabi_dmul>
 8005906:	4602      	mov	r2, r0
 8005908:	460b      	mov	r3, r1
 800590a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800590e:	f7fa fde9 	bl	80004e4 <__aeabi_dmul>
 8005912:	a35d      	add	r3, pc, #372	; (adr r3, 8005a88 <__ieee754_log+0x310>)
 8005914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005918:	4606      	mov	r6, r0
 800591a:	460f      	mov	r7, r1
 800591c:	f7fa fde2 	bl	80004e4 <__aeabi_dmul>
 8005920:	a35b      	add	r3, pc, #364	; (adr r3, 8005a90 <__ieee754_log+0x318>)
 8005922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005926:	f7fa fc2b 	bl	8000180 <__adddf3>
 800592a:	4632      	mov	r2, r6
 800592c:	463b      	mov	r3, r7
 800592e:	f7fa fdd9 	bl	80004e4 <__aeabi_dmul>
 8005932:	a359      	add	r3, pc, #356	; (adr r3, 8005a98 <__ieee754_log+0x320>)
 8005934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005938:	f7fa fc22 	bl	8000180 <__adddf3>
 800593c:	4632      	mov	r2, r6
 800593e:	463b      	mov	r3, r7
 8005940:	f7fa fdd0 	bl	80004e4 <__aeabi_dmul>
 8005944:	a356      	add	r3, pc, #344	; (adr r3, 8005aa0 <__ieee754_log+0x328>)
 8005946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594a:	f7fa fc19 	bl	8000180 <__adddf3>
 800594e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005952:	f7fa fdc7 	bl	80004e4 <__aeabi_dmul>
 8005956:	a354      	add	r3, pc, #336	; (adr r3, 8005aa8 <__ieee754_log+0x330>)
 8005958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005960:	4630      	mov	r0, r6
 8005962:	4639      	mov	r1, r7
 8005964:	f7fa fdbe 	bl	80004e4 <__aeabi_dmul>
 8005968:	a351      	add	r3, pc, #324	; (adr r3, 8005ab0 <__ieee754_log+0x338>)
 800596a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596e:	f7fa fc07 	bl	8000180 <__adddf3>
 8005972:	4632      	mov	r2, r6
 8005974:	463b      	mov	r3, r7
 8005976:	f7fa fdb5 	bl	80004e4 <__aeabi_dmul>
 800597a:	a34f      	add	r3, pc, #316	; (adr r3, 8005ab8 <__ieee754_log+0x340>)
 800597c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005980:	f7fa fbfe 	bl	8000180 <__adddf3>
 8005984:	4632      	mov	r2, r6
 8005986:	463b      	mov	r3, r7
 8005988:	f7fa fdac 	bl	80004e4 <__aeabi_dmul>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005994:	f7fa fbf4 	bl	8000180 <__adddf3>
 8005998:	f5a5 28c2 	sub.w	r8, r5, #397312	; 0x61000
 800599c:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80059a0:	f2a8 487a 	subw	r8, r8, #1146	; 0x47a
 80059a4:	3551      	adds	r5, #81	; 0x51
 80059a6:	ea45 0508 	orr.w	r5, r5, r8
 80059aa:	2d00      	cmp	r5, #0
 80059ac:	4606      	mov	r6, r0
 80059ae:	460f      	mov	r7, r1
 80059b0:	dd50      	ble.n	8005a54 <__ieee754_log+0x2dc>
 80059b2:	2200      	movs	r2, #0
 80059b4:	4b46      	ldr	r3, [pc, #280]	; (8005ad0 <__ieee754_log+0x358>)
 80059b6:	4650      	mov	r0, sl
 80059b8:	4659      	mov	r1, fp
 80059ba:	f7fa fd93 	bl	80004e4 <__aeabi_dmul>
 80059be:	4652      	mov	r2, sl
 80059c0:	465b      	mov	r3, fp
 80059c2:	f7fa fd8f 	bl	80004e4 <__aeabi_dmul>
 80059c6:	4680      	mov	r8, r0
 80059c8:	4689      	mov	r9, r1
 80059ca:	b994      	cbnz	r4, 80059f2 <__ieee754_log+0x27a>
 80059cc:	4602      	mov	r2, r0
 80059ce:	460b      	mov	r3, r1
 80059d0:	4630      	mov	r0, r6
 80059d2:	4639      	mov	r1, r7
 80059d4:	f7fa fbd4 	bl	8000180 <__adddf3>
 80059d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80059dc:	f7fa fd82 	bl	80004e4 <__aeabi_dmul>
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	4640      	mov	r0, r8
 80059e6:	4649      	mov	r1, r9
 80059e8:	f7fa fbc8 	bl	800017c <__aeabi_dsub>
 80059ec:	4602      	mov	r2, r0
 80059ee:	460b      	mov	r3, r1
 80059f0:	e755      	b.n	800589e <__ieee754_log+0x126>
 80059f2:	a31f      	add	r3, pc, #124	; (adr r3, 8005a70 <__ieee754_log+0x2f8>)
 80059f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059fc:	f7fa fd72 	bl	80004e4 <__aeabi_dmul>
 8005a00:	4642      	mov	r2, r8
 8005a02:	464b      	mov	r3, r9
 8005a04:	4604      	mov	r4, r0
 8005a06:	460d      	mov	r5, r1
 8005a08:	4630      	mov	r0, r6
 8005a0a:	4639      	mov	r1, r7
 8005a0c:	f7fa fbb8 	bl	8000180 <__adddf3>
 8005a10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a14:	f7fa fd66 	bl	80004e4 <__aeabi_dmul>
 8005a18:	a317      	add	r3, pc, #92	; (adr r3, 8005a78 <__ieee754_log+0x300>)
 8005a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a1e:	4606      	mov	r6, r0
 8005a20:	460f      	mov	r7, r1
 8005a22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a26:	f7fa fd5d 	bl	80004e4 <__aeabi_dmul>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	4630      	mov	r0, r6
 8005a30:	4639      	mov	r1, r7
 8005a32:	f7fa fba5 	bl	8000180 <__adddf3>
 8005a36:	4602      	mov	r2, r0
 8005a38:	460b      	mov	r3, r1
 8005a3a:	4640      	mov	r0, r8
 8005a3c:	4649      	mov	r1, r9
 8005a3e:	f7fa fb9d 	bl	800017c <__aeabi_dsub>
 8005a42:	4652      	mov	r2, sl
 8005a44:	465b      	mov	r3, fp
 8005a46:	f7fa fb99 	bl	800017c <__aeabi_dsub>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	4620      	mov	r0, r4
 8005a50:	4629      	mov	r1, r5
 8005a52:	e726      	b.n	80058a2 <__ieee754_log+0x12a>
 8005a54:	2c00      	cmp	r4, #0
 8005a56:	d13d      	bne.n	8005ad4 <__ieee754_log+0x35c>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	460b      	mov	r3, r1
 8005a5c:	4650      	mov	r0, sl
 8005a5e:	4659      	mov	r1, fp
 8005a60:	f7fa fb8c 	bl	800017c <__aeabi_dsub>
 8005a64:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a68:	f7fa fd3c 	bl	80004e4 <__aeabi_dmul>
 8005a6c:	e7be      	b.n	80059ec <__ieee754_log+0x274>
 8005a6e:	bf00      	nop
 8005a70:	fee00000 	.word	0xfee00000
 8005a74:	3fe62e42 	.word	0x3fe62e42
 8005a78:	35793c76 	.word	0x35793c76
 8005a7c:	3dea39ef 	.word	0x3dea39ef
 8005a80:	55555555 	.word	0x55555555
 8005a84:	3fd55555 	.word	0x3fd55555
 8005a88:	df3e5244 	.word	0xdf3e5244
 8005a8c:	3fc2f112 	.word	0x3fc2f112
 8005a90:	96cb03de 	.word	0x96cb03de
 8005a94:	3fc74664 	.word	0x3fc74664
 8005a98:	94229359 	.word	0x94229359
 8005a9c:	3fd24924 	.word	0x3fd24924
 8005aa0:	55555593 	.word	0x55555593
 8005aa4:	3fe55555 	.word	0x3fe55555
 8005aa8:	d078c69f 	.word	0xd078c69f
 8005aac:	3fc39a09 	.word	0x3fc39a09
 8005ab0:	1d8e78af 	.word	0x1d8e78af
 8005ab4:	3fcc71c5 	.word	0x3fcc71c5
 8005ab8:	9997fa04 	.word	0x9997fa04
 8005abc:	3fd99999 	.word	0x3fd99999
 8005ac0:	c3500000 	.word	0xc3500000
 8005ac4:	43500000 	.word	0x43500000
 8005ac8:	7fefffff 	.word	0x7fefffff
 8005acc:	3ff00000 	.word	0x3ff00000
 8005ad0:	3fe00000 	.word	0x3fe00000
 8005ad4:	a30e      	add	r3, pc, #56	; (adr r3, 8005b10 <__ieee754_log+0x398>)
 8005ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ada:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ade:	f7fa fd01 	bl	80004e4 <__aeabi_dmul>
 8005ae2:	4632      	mov	r2, r6
 8005ae4:	463b      	mov	r3, r7
 8005ae6:	4604      	mov	r4, r0
 8005ae8:	460d      	mov	r5, r1
 8005aea:	4650      	mov	r0, sl
 8005aec:	4659      	mov	r1, fp
 8005aee:	f7fa fb45 	bl	800017c <__aeabi_dsub>
 8005af2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005af6:	f7fa fcf5 	bl	80004e4 <__aeabi_dmul>
 8005afa:	a307      	add	r3, pc, #28	; (adr r3, 8005b18 <__ieee754_log+0x3a0>)
 8005afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b00:	4606      	mov	r6, r0
 8005b02:	460f      	mov	r7, r1
 8005b04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b08:	e6df      	b.n	80058ca <__ieee754_log+0x152>
 8005b0a:	2000      	movs	r0, #0
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	e647      	b.n	80057a0 <__ieee754_log+0x28>
 8005b10:	fee00000 	.word	0xfee00000
 8005b14:	3fe62e42 	.word	0x3fe62e42
 8005b18:	35793c76 	.word	0x35793c76
 8005b1c:	3dea39ef 	.word	0x3dea39ef

08005b20 <copysign>:
 8005b20:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005b24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b28:	ea42 0103 	orr.w	r1, r2, r3
 8005b2c:	4770      	bx	lr
	...

08005b30 <_init>:
 8005b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b32:	bf00      	nop
 8005b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b36:	bc08      	pop	{r3}
 8005b38:	469e      	mov	lr, r3
 8005b3a:	4770      	bx	lr

08005b3c <_fini>:
 8005b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b3e:	bf00      	nop
 8005b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b42:	bc08      	pop	{r3}
 8005b44:	469e      	mov	lr, r3
 8005b46:	4770      	bx	lr
