
assign out = in;
endmodule

Please let me know if you need further assistance with Verilog design.