<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>AXI Packet Generator</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part11.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part13.htm">Next &gt;</a></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark11">&zwnj;</a>AXI Packet Generator</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The AXI data generator module generates AXI4 transactions of varying burst lengths and memory addresses. The generated data and address can be either sequential or random packets targeting sequential or random addresses using the AXI4 interface.</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">The generator can be configured to accommodate the memory subsystems as either NAP or DCI connections. The generator output can be stored in a FIFO for later checking using an AXI packet checker.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part13.htm">Parameters</a><a class="toc0" href="part14.htm">Ports</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part11.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part13.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
