<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p321" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_321{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_321{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_321{left:551px;bottom:1141px;letter-spacing:-0.14px;}
#t4_321{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_321{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t6_321{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t7_321{left:315px;bottom:1054px;letter-spacing:-0.17px;}
#t8_321{left:433px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t9_321{left:70px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ta_321{left:70px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tb_321{left:70px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tc_321{left:70px;bottom:987px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#td_321{left:70px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#te_321{left:70px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tf_321{left:70px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_321{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#th_321{left:70px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#ti_321{left:70px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_321{left:70px;bottom:854px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tk_321{left:70px;bottom:837px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tl_321{left:70px;bottom:820px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tm_321{left:70px;bottom:752px;letter-spacing:0.16px;}
#tn_321{left:151px;bottom:752px;letter-spacing:0.21px;word-spacing:-0.58px;}
#to_321{left:150px;bottom:726px;letter-spacing:0.22px;word-spacing:-0.03px;}
#tp_321{left:70px;bottom:701px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#tq_321{left:70px;bottom:684px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tr_321{left:70px;bottom:658px;}
#ts_321{left:96px;bottom:661px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tt_321{left:96px;bottom:637px;}
#tu_321{left:122px;bottom:637px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tv_321{left:122px;bottom:620px;letter-spacing:-0.22px;word-spacing:-0.43px;}
#tw_321{left:122px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_321{left:96px;bottom:579px;}
#ty_321{left:122px;bottom:579px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tz_321{left:839px;bottom:586px;}
#t10_321{left:122px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t11_321{left:96px;bottom:539px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t12_321{left:70px;bottom:513px;}
#t13_321{left:96px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_321{left:96px;bottom:499px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t15_321{left:96px;bottom:475px;}
#t16_321{left:122px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_321{left:122px;bottom:449px;}
#t18_321{left:148px;bottom:451px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_321{left:148px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_321{left:148px;bottom:417px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_321{left:148px;bottom:393px;letter-spacing:-0.12px;word-spacing:-0.71px;}
#t1c_321{left:197px;bottom:393px;}
#t1d_321{left:200px;bottom:393px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#t1e_321{left:298px;bottom:393px;}
#t1f_321{left:306px;bottom:393px;letter-spacing:-0.17px;word-spacing:-0.58px;}
#t1g_321{left:403px;bottom:393px;}
#t1h_321{left:406px;bottom:393px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t1i_321{left:524px;bottom:393px;}
#t1j_321{left:539px;bottom:393px;}
#t1k_321{left:548px;bottom:393px;letter-spacing:-0.13px;word-spacing:-0.65px;}
#t1l_321{left:686px;bottom:393px;}
#t1m_321{left:694px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t1n_321{left:148px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1o_321{left:268px;bottom:376px;}
#t1p_321{left:276px;bottom:376px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1q_321{left:122px;bottom:349px;}
#t1r_321{left:148px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#t1s_321{left:148px;bottom:334px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1t_321{left:122px;bottom:308px;}
#t1u_321{left:148px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t1v_321{left:148px;bottom:293px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1w_321{left:96px;bottom:269px;}
#t1x_321{left:122px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1y_321{left:122px;bottom:242px;}
#t1z_321{left:148px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t20_321{left:148px;bottom:228px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t21_321{left:122px;bottom:201px;}
#t22_321{left:148px;bottom:203px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t23_321{left:368px;bottom:203px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t24_321{left:549px;bottom:203px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t25_321{left:148px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t26_321{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t27_321{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t28_321{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_321{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_321{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_321{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_321{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_321{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_321{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_321{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_321{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_321{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.sa_321{font-size:14px;font-family:Verdana_b66;color:#000;}
.sb_321{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts321" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

@font-face {
	font-family: Verdana_b66;
	src: url("fonts/Verdana_b66.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg321Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg321" style="-webkit-user-select: none;"><object width="935" height="1210" data="321/321.svg" type="image/svg+xml" id="pdf321" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_321" class="t s1_321">Vol. 1 </span><span id="t2_321" class="t s1_321">13-3 </span>
<span id="t3_321" class="t s2_321">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_321" class="t s3_321">Some XSAVE-supported features can be used only if XCR0 has been configured so that the features’ state compo- </span>
<span id="t5_321" class="t s3_321">nents can be managed by the XSAVE feature set. (This applies only to features with user state components.) Such </span>
<span id="t6_321" class="t s3_321">state components and features are </span><span id="t7_321" class="t s4_321">XSAVE-enabled</span><span id="t8_321" class="t s3_321">. In general, the processor will not modify (or allow modifica- </span>
<span id="t9_321" class="t s3_321">tion of) the registers of a state component of an XSAVE-enabled feature if the bit corresponding to that state </span>
<span id="ta_321" class="t s3_321">component is clear in XCR0. (If software clears such a bit in XCR0, the processor preserves the corresponding state </span>
<span id="tb_321" class="t s3_321">component.) If an XSAVE-enabled feature has not been fully enabled in XCR0, execution of any instruction defined </span>
<span id="tc_321" class="t s3_321">for that feature causes an invalid-opcode exception (#UD). </span>
<span id="td_321" class="t s3_321">As will be explained in Section 13.3, the XSAVE feature set is enabled only if CR4.OSXSAVE[bit 18] = 1. If </span>
<span id="te_321" class="t s3_321">CR4.OSXSAVE = 0, the processor treats XSAVE-enabled state features and their state components as if all bits in </span>
<span id="tf_321" class="t s3_321">XCR0 were clear; the state components cannot be modified and the features’ instructions cannot be executed. </span>
<span id="tg_321" class="t s3_321">The state components for x87 state, for SSE state, for PT state, for PKRU state, for PASID state, for CET state, for </span>
<span id="th_321" class="t s3_321">HDC state, for UINTR state, for LBR state, and for HWP state are XSAVE-managed but the corresponding features </span>
<span id="ti_321" class="t s3_321">are not XSAVE-enabled. Processors allow modification of this state, as well as execution of x87 FPU instructions </span>
<span id="tj_321" class="t s3_321">and SSE instructions and use of Intel Processor Trace, protection keys, the ENQCMD instruction and the </span>
<span id="tk_321" class="t s3_321">IA32_PASID MSR, CET, hardware duty cycling, user interrupts, LBRs, and hardware P-states, regardless of the </span>
<span id="tl_321" class="t s3_321">value of CR4.OSXSAVE and XCR0. </span>
<span id="tm_321" class="t s5_321">13.2 </span><span id="tn_321" class="t s5_321">ENUMERATION OF CPU SUPPORT FOR XSAVE INSTRUCTIONS AND XSAVE- </span>
<span id="to_321" class="t s5_321">SUPPORTED FEATURES </span>
<span id="tp_321" class="t s3_321">A processor enumerates support for the XSAVE feature set and for features supported by that feature set using the </span>
<span id="tq_321" class="t s3_321">CPUID instruction. The following items provide specific details: </span>
<span id="tr_321" class="t s6_321">• </span><span id="ts_321" class="t s3_321">CPUID.1:ECX.XSAVE[bit 26] enumerates general support for the XSAVE feature set: </span>
<span id="tt_321" class="t s3_321">— </span><span id="tu_321" class="t s3_321">If this bit is 0, the processor does not support any of the following instructions: XGETBV, XRSTOR, </span>
<span id="tv_321" class="t s3_321">XRSTORS, XSAVE, XSAVEC, XSAVEOPT, XSAVES, and XSETBV; the processor provides no further </span>
<span id="tw_321" class="t s3_321">enumeration through CPUID function 0DH (see below). </span>
<span id="tx_321" class="t s3_321">— </span><span id="ty_321" class="t s3_321">If this bit is 1, the processor supports the following instructions: XGETBV, XRSTOR, XSAVE, and XSETBV. </span>
<span id="tz_321" class="t s7_321">1 </span>
<span id="t10_321" class="t s3_321">Further enumeration is provided through CPUID function 0DH. </span>
<span id="t11_321" class="t s3_321">CR4.OSXSAVE can be set to 1 if and only if CPUID.1:ECX.XSAVE[bit 26] is enumerated as 1. </span>
<span id="t12_321" class="t s6_321">• </span><span id="t13_321" class="t s3_321">CPUID function 0DH enumerates details of CPU support through a set of sub-functions. Software selects a </span>
<span id="t14_321" class="t s3_321">specific sub-function by the value placed in the ECX register. The following items provide specific details: </span>
<span id="t15_321" class="t s3_321">— </span><span id="t16_321" class="t s3_321">CPUID function 0DH, sub-function 0. </span>
<span id="t17_321" class="t s8_321">• </span><span id="t18_321" class="t s3_321">EDX:EAX is a bitmap of all the user state components that can be managed using the XSAVE feature </span>
<span id="t19_321" class="t s3_321">set. A bit can be set in XCR0 if and only if the corresponding bit is set in this bitmap. Every processor </span>
<span id="t1a_321" class="t s3_321">that supports the XSAVE feature set will set EAX[0] (x87 state) and EAX[1] (SSE state). </span>
<span id="t1b_321" class="t s3_321">If EAX[</span><span id="t1c_321" class="t s9_321">i</span><span id="t1d_321" class="t s3_321">] = 1 (for 1 &lt; </span><span id="t1e_321" class="t s9_321">i </span><span id="t1f_321" class="t s3_321">&lt; 32) or EDX[</span><span id="t1g_321" class="t s9_321">i</span><span id="t1h_321" class="t s3_321">–32] = 1 (for 32 </span><span id="t1i_321" class="t sa_321">≤ </span><span id="t1j_321" class="t s9_321">i </span><span id="t1k_321" class="t s3_321">&lt; 63), sub-function </span><span id="t1l_321" class="t s9_321">i </span><span id="t1m_321" class="t s3_321">enumerates details for </span>
<span id="t1n_321" class="t s3_321">state component </span><span id="t1o_321" class="t s9_321">i </span><span id="t1p_321" class="t s3_321">(see below). </span>
<span id="t1q_321" class="t s8_321">• </span><span id="t1r_321" class="t s3_321">ECX enumerates the size (in bytes) required by the XSAVE instruction for an XSAVE area containing all </span>
<span id="t1s_321" class="t s3_321">the user state components supported by this processor. </span>
<span id="t1t_321" class="t s8_321">• </span><span id="t1u_321" class="t s3_321">EBX enumerates the size (in bytes) required by the XSAVE instruction for an XSAVE area containing all </span>
<span id="t1v_321" class="t s3_321">the user state components corresponding to bits currently set in XCR0. </span>
<span id="t1w_321" class="t s3_321">— </span><span id="t1x_321" class="t s3_321">CPUID function 0DH, sub-function 1. </span>
<span id="t1y_321" class="t s8_321">• </span><span id="t1z_321" class="t s3_321">EAX[0] enumerates support for the XSAVEOPT instruction. The instruction is supported if and only if </span>
<span id="t20_321" class="t s3_321">this bit is 1. If EAX[0] = 0, execution of XSAVEOPT causes an invalid-opcode exception (#UD). </span>
<span id="t21_321" class="t s8_321">• </span><span id="t22_321" class="t s3_321">EAX[1] enumerates support for </span><span id="t23_321" class="t s4_321">compaction extensions </span><span id="t24_321" class="t s3_321">to the XSAVE feature set. The following are </span>
<span id="t25_321" class="t s3_321">supported if this bit is 1: </span>
<span id="t26_321" class="t sb_321">1. </span><span id="t27_321" class="t sb_321">If CPUID.1:ECX.XSAVE[bit 26] = 1, XGETBV and XSETBV may be executed with ECX = 0 (to read and write XCR0). Any support for </span>
<span id="t28_321" class="t sb_321">execution of these instructions with other values of ECX is enumerated separately. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
