<?xml version="1.0" encoding="UTF-8"?>
<project name="vadd_container">
  <platform vendor="vendor" boardid="lib" name="system" featureRomTime="0">
    <version major="1" minor="0"/>
    <description/>
    <board name="xilinx.com:kv260:1.1" vendor="xilinx.com" fpga="XCK26-SFVC784-2LV-C">
      <interfaces/>
      <images>
        <image name="vsom_kit.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="zynquplus:xck26:sfvc784:-2LV:c" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="60"><kernelClocks><clock port="DATA_CLK" frequency="199.998000MHz"/></kernelClocks><kernel name="krnl_vadd" language="c" vlnv="xilinx.com:hls:krnl_vadd:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="krnl_vadd">
            <module name="krnl_vadd_Pipeline_read1" instName="grp_krnl_vadd_Pipeline_read1_fu_155" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem_AWVALID" object="gmem" protocol="m_axi"/>
              <rtlPort name="sext_ln83" object="sext_ln83" protocol="ap_none"/>
              <rtlPort name="trunc_ln83_1" object="trunc_ln83_1" protocol="ap_none"/>
              <rtlPort name="v1_buffer_d0" object="v1_buffer" protocol="ap_memory"/>
            </module>
            <module name="krnl_vadd_Pipeline_vadd_writeC" instName="grp_krnl_vadd_Pipeline_vadd_writeC_fu_164" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem_AWVALID" object="gmem" protocol="m_axi"/>
              <rtlPort name="sext_ln90_1" object="sext_ln90_1" protocol="ap_none"/>
              <rtlPort name="sext_ln90" object="sext_ln90" protocol="ap_none"/>
              <rtlPort name="trunc_ln83_1" object="trunc_ln83_1" protocol="ap_none"/>
              <rtlPort name="v1_buffer_q0" object="v1_buffer" protocol="ap_memory"/>
            </module>
          </module>
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="in1" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="in2" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="out_r" addressQualifier="1" id="2" port="M_AXI_GMEM" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="size" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="krnl_vadd_1"><addrRemap base="0x0080030000" range="0x10000" port="S_AXI_CONTROL"/></instance>
          <FIFOInformation/>
        </kernel><connection srcType="core" srcInst="OCL_REGION_0" srcPort="axi_inter_M01_AXI" dstType="kernel" dstInst="krnl_vadd_1" dstPort="S_AXI_CONTROL"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ps_S_AXI_HP0_FPD" dstType="kernel" dstInst="krnl_vadd_1" dstPort="M_AXI_GMEM"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ps_S_AXI_HP0_FPD" dstType="kernel" dstInst="krnl_vadd_1" dstPort="M_AXI_GMEM"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ps_S_AXI_HP0_FPD" dstType="kernel" dstInst="krnl_vadd_1" dstPort="M_AXI_GMEM"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="axi_inter_M01_AXI" dstType="kernel" dstInst="krnl_vadd_1" dstPort="S_AXI_CONTROL"/></core>
    </device>
  </platform>
</project>
