// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top,hls_ip_2014_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.581500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

 /* verilator lint_off WIDTH */
module FindIfUnitVRTL (
        clk,
        reset,
        cfg_req_V,
        cfg_req_V_ap_vld,
        cfg_req_V_ap_ack,
        cfg_resp_V,
        cfg_resp_V_ap_vld,
        cfg_resp_V_ap_ack,
        g_itu_iface_req_V,
        g_itu_iface_req_V_ap_vld,
        g_itu_iface_req_V_ap_ack,
        g_itu_iface_resp_V,
        g_itu_iface_resp_V_ap_vld,
        g_itu_iface_resp_V_ap_ack
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b0;
parameter    ap_ST_st2_fsm_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv33_0 = 33'b000000000000000000000000000000000;
parameter    ap_const_lv33_100000000 = 33'b100000000000000000000000000000000;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_true = 1'b1;

input   clk;
input   reset;
input  [69:0] cfg_req_V;
input   cfg_req_V_ap_vld;
output   cfg_req_V_ap_ack;
output  [32:0] cfg_resp_V;
output   cfg_resp_V_ap_vld;
input   cfg_resp_V_ap_ack;
output  [96:0] g_itu_iface_req_V;
output   g_itu_iface_req_V_ap_vld;
input   g_itu_iface_req_V_ap_ack;
input  [32:0] g_itu_iface_resp_V;
input   g_itu_iface_resp_V_ap_vld;
output   g_itu_iface_resp_V_ap_ack;

reg cfg_req_V_ap_ack;
reg cfg_resp_V_ap_vld;
reg   [15:0] s_first_ds_id_V = 16'b0000000000000000;
reg   [15:0] s_first_index_V = 16'b0000000000000000;
reg   [15:0] s_last_index_V = 16'b0000000000000000;
reg   [2:0] s_pred_V = 3'b000;
reg   [31:0] s_result = 32'b00000000000000000000000000000000;
reg   [15:0] s_last_ds_id_V = 16'b0000000000000000;
wire   [0:0] tmp_fu_129_p3;
reg   [0:0] tmp_reg_261;
reg   [0:0] ap_CS_fsm = 1'b0;
reg   [15:0] s_first_ds_id_V_load_reg_265;
reg   [15:0] s_first_index_V_load_reg_270;
reg   [15:0] s_last_index_V_load_reg_275;
reg   [2:0] s_pred_V_load_reg_280;
wire   [32:0] resp_V_5_fu_167_p1;
wire   [4:0] raddr_V_fu_157_p4;
wire   [32:0] resp_V_4_fu_171_p1;
wire   [32:0] resp_V_3_fu_179_p1;
wire   [32:0] resp_V_2_fu_183_p1;
wire   [32:0] resp_V_1_fu_187_p1;
wire   [32:0] resp_V_fu_195_p1;
wire   [0:0] tmp_1_fu_199_p2;
reg   [0:0] tmp_1_reg_318;
wire    grp_findif_fu_117_ap_start;
wire    grp_findif_fu_117_ap_done;
wire    grp_findif_fu_117_ap_idle;
wire    grp_findif_fu_117_ap_ready;
wire   [15:0] grp_findif_fu_117_p_read;
wire   [15:0] grp_findif_fu_117_begin_m_index;
wire   [15:0] grp_findif_fu_117_p_read3;
wire   [2:0] grp_findif_fu_117_pred_val_V;
wire   [96:0] grp_findif_fu_117_g_itu_iface_req_V;
wire    grp_findif_fu_117_g_itu_iface_req_V_ap_vld;
wire    grp_findif_fu_117_g_itu_iface_req_V_ap_ack;
wire   [32:0] grp_findif_fu_117_g_itu_iface_resp_V;
wire    grp_findif_fu_117_g_itu_iface_resp_V_ap_vld;
wire    grp_findif_fu_117_g_itu_iface_resp_V_ap_ack;
wire   [31:0] grp_findif_fu_117_ap_return;
reg   [32:0] p_0211_1_phi_fu_95_p16;
reg   [32:0] p_0211_1_reg_91;
reg    ap_sig_ioackin_cfg_resp_V_ap_ack;
reg    grp_findif_fu_117_ap_start_ap_start_reg = 1'b0;
reg    ap_reg_ioackin_cfg_resp_V_ap_ack = 1'b0;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_229;


findif grp_findif_fu_117(
    .clk( clk ),
    .reset( reset ),
    .ap_start( grp_findif_fu_117_ap_start ),
    .ap_done( grp_findif_fu_117_ap_done ),
    .ap_idle( grp_findif_fu_117_ap_idle ),
    .ap_ready( grp_findif_fu_117_ap_ready ),
    .p_read( grp_findif_fu_117_p_read ),
    .begin_m_index( grp_findif_fu_117_begin_m_index ),
    .p_read3( grp_findif_fu_117_p_read3 ),
    .pred_val_V( grp_findif_fu_117_pred_val_V ),
    .g_itu_iface_req_V( grp_findif_fu_117_g_itu_iface_req_V ),
    .g_itu_iface_req_V_ap_vld( grp_findif_fu_117_g_itu_iface_req_V_ap_vld ),
    .g_itu_iface_req_V_ap_ack( grp_findif_fu_117_g_itu_iface_req_V_ap_ack ),
    .g_itu_iface_resp_V( grp_findif_fu_117_g_itu_iface_resp_V ),
    .g_itu_iface_resp_V_ap_vld( grp_findif_fu_117_g_itu_iface_resp_V_ap_vld ),
    .g_itu_iface_resp_V_ap_ack( grp_findif_fu_117_g_itu_iface_resp_V_ap_ack ),
    .ap_return( grp_findif_fu_117_ap_return )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge clk)
begin : ap_ret_ap_CS_fsm
    if (reset == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_cfg_resp_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_cfg_resp_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_cfg_resp_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack) | (~(tmp_reg_261 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_318) & (ap_const_logic_0 == grp_findif_fu_117_ap_done)))) begin
                ap_reg_ioackin_cfg_resp_V_ap_ack <= ap_const_logic_0;
            end else if (ap_sig_bdd_229) begin
                ap_reg_ioackin_cfg_resp_V_ap_ack <= ap_const_logic_1;
            end
        end
    end
end

/// grp_findif_fu_117_ap_start_ap_start_reg assign process. ///
always @ (posedge clk)
begin : ap_ret_grp_findif_fu_117_ap_start_ap_start_reg
    if (reset == 1'b1) begin
        grp_findif_fu_117_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & ~(tmp_fu_129_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_fu_199_p2))) begin
            grp_findif_fu_117_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_findif_fu_117_ap_ready)) begin
            grp_findif_fu_117_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_reg_261 == ap_const_lv1_0) & ~((ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack) | (~(tmp_reg_261 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_318) & (ap_const_logic_0 == grp_findif_fu_117_ap_done))))) begin
        p_0211_1_reg_91 <= ap_const_lv33_100000000;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_fu_129_p3 == ap_const_lv1_0) & ~(raddr_V_fu_157_p4 == ap_const_lv5_5) & ~(raddr_V_fu_157_p4 == ap_const_lv5_4) & ~(raddr_V_fu_157_p4 == ap_const_lv5_3) & ~(raddr_V_fu_157_p4 == ap_const_lv5_2) & ~(raddr_V_fu_157_p4 == ap_const_lv5_1) & ~(raddr_V_fu_157_p4 == ap_const_lv5_0))) begin
        p_0211_1_reg_91 <= ap_const_lv33_0;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_fu_129_p3 == ap_const_lv1_0) & (raddr_V_fu_157_p4 == ap_const_lv5_0))) begin
        p_0211_1_reg_91 <= resp_V_fu_195_p1;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_fu_129_p3 == ap_const_lv1_0) & (raddr_V_fu_157_p4 == ap_const_lv5_1))) begin
        p_0211_1_reg_91 <= resp_V_1_fu_187_p1;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_fu_129_p3 == ap_const_lv1_0) & (raddr_V_fu_157_p4 == ap_const_lv5_2))) begin
        p_0211_1_reg_91 <= resp_V_2_fu_183_p1;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_fu_129_p3 == ap_const_lv1_0) & (raddr_V_fu_157_p4 == ap_const_lv5_3))) begin
        p_0211_1_reg_91 <= resp_V_3_fu_179_p1;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_fu_129_p3 == ap_const_lv1_0) & (raddr_V_fu_157_p4 == ap_const_lv5_4))) begin
        p_0211_1_reg_91 <= resp_V_4_fu_171_p1;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_fu_129_p3 == ap_const_lv1_0) & (raddr_V_fu_157_p4 == ap_const_lv5_5))) begin
        p_0211_1_reg_91 <= resp_V_5_fu_167_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (raddr_V_fu_157_p4 == ap_const_lv5_1) & ~(tmp_fu_129_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_fu_199_p2))) begin
        s_first_ds_id_V <= {{cfg_req_V[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0))) begin
        s_first_ds_id_V_load_reg_265 <= s_first_ds_id_V;
        s_first_index_V_load_reg_270 <= s_first_index_V;
        s_last_index_V_load_reg_275 <= s_last_index_V;
        s_pred_V_load_reg_280 <= s_pred_V;
        tmp_reg_261 <= cfg_req_V[ap_const_lv32_45];
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (raddr_V_fu_157_p4 == ap_const_lv5_2) & ~(tmp_fu_129_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_fu_199_p2))) begin
        s_first_index_V <= {{cfg_req_V[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (raddr_V_fu_157_p4 == ap_const_lv5_3) & ~(tmp_fu_129_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_fu_199_p2))) begin
        s_last_ds_id_V <= {{cfg_req_V[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (raddr_V_fu_157_p4 == ap_const_lv5_4) & ~(tmp_fu_129_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_fu_199_p2))) begin
        s_last_index_V <= {{cfg_req_V[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (raddr_V_fu_157_p4 == ap_const_lv5_5) & ~(tmp_fu_129_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_fu_199_p2))) begin
        s_pred_V <= {{cfg_req_V[ap_const_lv32_22 : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_reg_261 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_318) & ~((ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack) | (~(tmp_reg_261 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_318) & (ap_const_logic_0 == grp_findif_fu_117_ap_done))))) begin
        s_result <= grp_findif_fu_117_ap_return;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & ~(tmp_fu_129_p3 == ap_const_lv1_0))) begin
        tmp_1_reg_318 <= tmp_1_fu_199_p2;
    end
end

/// ap_sig_ioackin_cfg_resp_V_ap_ack assign process. ///
always @ (cfg_resp_V_ap_ack or ap_reg_ioackin_cfg_resp_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_cfg_resp_V_ap_ack)) begin
        ap_sig_ioackin_cfg_resp_V_ap_ack = cfg_resp_V_ap_ack;
    end else begin
        ap_sig_ioackin_cfg_resp_V_ap_ack = ap_const_logic_1;
    end
end

/// cfg_req_V_ap_ack assign process. ///
always @ (cfg_req_V_ap_vld or ap_CS_fsm)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0))) begin
        cfg_req_V_ap_ack = ap_const_logic_1;
    end else begin
        cfg_req_V_ap_ack = ap_const_logic_0;
    end
end

/// cfg_resp_V_ap_vld assign process. ///
always @ (tmp_reg_261 or ap_CS_fsm or tmp_1_reg_318 or grp_findif_fu_117_ap_done or ap_reg_ioackin_cfg_resp_V_ap_ack)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(~(tmp_reg_261 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_318) & (ap_const_logic_0 == grp_findif_fu_117_ap_done)) & (ap_const_logic_0 == ap_reg_ioackin_cfg_resp_V_ap_ack))) begin
        cfg_resp_V_ap_vld = ap_const_logic_1;
    end else begin
        cfg_resp_V_ap_vld = ap_const_logic_0;
    end
end

/// p_0211_1_phi_fu_95_p16 assign process. ///
always @ (tmp_reg_261 or ap_CS_fsm or p_0211_1_reg_91)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_reg_261 == ap_const_lv1_0))) begin
        p_0211_1_phi_fu_95_p16 = ap_const_lv33_100000000;
    end else begin
        p_0211_1_phi_fu_95_p16 = p_0211_1_reg_91;
    end
end
always @ (cfg_req_V_ap_vld or tmp_reg_261 or ap_CS_fsm or tmp_1_reg_318 or grp_findif_fu_117_ap_done or ap_sig_ioackin_cfg_resp_V_ap_ack)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(cfg_req_V_ap_vld == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~((ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack) | (~(tmp_reg_261 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_318) & (ap_const_logic_0 == grp_findif_fu_117_ap_done)))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_229 assign process. ///
always @ (cfg_resp_V_ap_ack or tmp_reg_261 or tmp_1_reg_318 or grp_findif_fu_117_ap_done)
begin
    ap_sig_bdd_229 = ((ap_const_logic_1 == cfg_resp_V_ap_ack) & ~(~(tmp_reg_261 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_318) & (ap_const_logic_0 == grp_findif_fu_117_ap_done)));
end
assign cfg_resp_V = p_0211_1_phi_fu_95_p16;
assign g_itu_iface_req_V = grp_findif_fu_117_g_itu_iface_req_V;
assign g_itu_iface_req_V_ap_vld = grp_findif_fu_117_g_itu_iface_req_V_ap_vld;
assign g_itu_iface_resp_V_ap_ack = grp_findif_fu_117_g_itu_iface_resp_V_ap_ack;
assign grp_findif_fu_117_ap_start = grp_findif_fu_117_ap_start_ap_start_reg;
assign grp_findif_fu_117_begin_m_index = s_first_index_V_load_reg_270;
assign grp_findif_fu_117_g_itu_iface_req_V_ap_ack = g_itu_iface_req_V_ap_ack;
assign grp_findif_fu_117_g_itu_iface_resp_V = g_itu_iface_resp_V;
assign grp_findif_fu_117_g_itu_iface_resp_V_ap_vld = g_itu_iface_resp_V_ap_vld;
assign grp_findif_fu_117_p_read = s_first_ds_id_V_load_reg_265;
assign grp_findif_fu_117_p_read3 = s_last_index_V_load_reg_275;
assign grp_findif_fu_117_pred_val_V = s_pred_V_load_reg_280;
assign raddr_V_fu_157_p4 = {{cfg_req_V[ap_const_lv32_44 : ap_const_lv32_40]}};
assign resp_V_1_fu_187_p1 = $unsigned(s_first_ds_id_V);
assign resp_V_2_fu_183_p1 = $unsigned(s_first_index_V);
assign resp_V_3_fu_179_p1 = $unsigned(s_last_ds_id_V);
assign resp_V_4_fu_171_p1 = $unsigned(s_last_index_V);
assign resp_V_5_fu_167_p1 = $unsigned(s_pred_V);
assign resp_V_fu_195_p1 = $unsigned(s_result);
assign tmp_1_fu_199_p2 = (raddr_V_fu_157_p4 == ap_const_lv5_0? 1'b1: 1'b0);
assign tmp_fu_129_p3 = cfg_req_V[ap_const_lv32_45];


endmodule //top

// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

 /* verilator lint_off WIDTH */
module findif (
        clk,
        reset,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        begin_m_index,
        p_read3,
        pred_val_V,
        g_itu_iface_req_V,
        g_itu_iface_req_V_ap_vld,
        g_itu_iface_req_V_ap_ack,
        g_itu_iface_resp_V,
        g_itu_iface_resp_V_ap_vld,
        g_itu_iface_resp_V_ap_ack,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_st3_fsm_2 = 2'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_true = 1'b1;

input   clk;
input   reset;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_read;
input  [15:0] begin_m_index;
input  [15:0] p_read3;
input  [2:0] pred_val_V;
output  [96:0] g_itu_iface_req_V;
output   g_itu_iface_req_V_ap_vld;
input   g_itu_iface_req_V_ap_ack;
input  [32:0] g_itu_iface_resp_V;
input   g_itu_iface_resp_V_ap_vld;
output   g_itu_iface_resp_V_ap_ack;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[96:0] g_itu_iface_req_V;
reg g_itu_iface_req_V_ap_vld;
reg g_itu_iface_resp_V_ap_ack;
reg   [1:0] ap_CS_fsm = 2'b00;
wire   [31:0] p_read3_cast_fu_123_p1;
reg   [31:0] p_read3_cast_reg_321;
wire   [31:0] begin_m_index_cast_fu_127_p1;
wire   [3:0] tmp_cast_fu_131_p1;
reg   [3:0] tmp_cast_reg_331;
wire   [47:0] tmp_fu_135_p3;
reg   [47:0] tmp_reg_335;
wire   [0:0] tmp_i_fu_143_p2;
reg   [0:0] tmp_i_reg_344;
reg    ap_sig_ioackin_g_itu_iface_req_V_ap_ack;
wire   [31:0] begin_m_index_assign_fu_315_p2;
reg    ap_sig_bdd_93;
reg   [0:0] stop_6_phi_fu_102_p10;
reg   [31:0] p_iterator_char_m_index_read_assign_reg_89;
wire   [0:0] tmp_1_fu_272_p2;
wire   [0:0] tmp_23_fu_279_p1;
wire   [0:0] tmp_6_fu_288_p2;
wire   [0:0] tmp_2_fu_308_p2;
wire   [96:0] r_V_4_fu_167_p1;
wire   [96:0] r_V_3_fu_191_p1;
wire   [96:0] r_V_2_fu_215_p1;
wire   [96:0] r_V_1_fu_239_p1;
wire   [96:0] r_V_fu_263_p1;
reg    ap_reg_ioackin_g_itu_iface_req_V_ap_ack = 1'b0;
wire   [47:0] tmp_25_fu_152_p0;
wire   [0:0] grp_fu_115_p3;
wire   [47:0] tmp_25_fu_152_p2;
wire   [80:0] tmp_27_fu_157_p4;
wire   [47:0] tmp_20_fu_176_p0;
wire   [47:0] tmp_20_fu_176_p2;
wire   [80:0] tmp_22_fu_181_p4;
wire   [47:0] tmp_15_fu_200_p0;
wire   [47:0] tmp_15_fu_200_p2;
wire   [80:0] tmp_17_fu_205_p4;
wire   [47:0] tmp_10_fu_224_p0;
wire   [47:0] tmp_10_fu_224_p2;
wire   [80:0] tmp_12_fu_229_p4;
wire   [47:0] tmp_4_fu_248_p0;
wire   [47:0] tmp_4_fu_248_p2;
wire   [80:0] tmp_7_fu_253_p4;
wire   [0:0] tmp_28_fu_268_p1;
wire   [7:0] data_1_fu_284_p1;
wire   [7:0] data_fu_304_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_bdd_332;
reg    ap_sig_bdd_334;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge clk)
begin : ap_ret_ap_CS_fsm
    if (reset == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_g_itu_iface_req_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_g_itu_iface_req_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_g_itu_iface_req_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_4) & ~(((tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_3)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_2)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_1)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_0)))) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_3) & ~(((tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_3)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_2)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_1)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_0)))) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_2) & ~(((tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_3)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_2)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_1)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_0)))) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_1) & ~(((tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_3)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_2)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_1)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_0)))) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_0) & ~(((tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_3)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_2)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_1)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_0)))))) begin
            ap_reg_ioackin_g_itu_iface_req_V_ap_ack <= ap_const_logic_0;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_4) & (ap_const_logic_1 == g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_3) & (ap_const_logic_1 == g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_2) & (ap_const_logic_1 == g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_1) & (ap_const_logic_1 == g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_0) & (ap_const_logic_1 == g_itu_iface_req_V_ap_ack)))) begin
            ap_reg_ioackin_g_itu_iface_req_V_ap_ack <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~ap_sig_bdd_93 & (((tmp_i_reg_344 == ap_const_lv1_0) & (ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_i_reg_344 == ap_const_lv1_0) & ~(tmp_cast_reg_331 == ap_const_lv4_4) & ~(tmp_cast_reg_331 == ap_const_lv4_3) & ~(tmp_cast_reg_331 == ap_const_lv4_2) & ~(tmp_cast_reg_331 == ap_const_lv4_1) & ~(tmp_cast_reg_331 == ap_const_lv4_0))))) begin
        p_iterator_char_m_index_read_assign_reg_89 <= begin_m_index_assign_fu_315_p2;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_iterator_char_m_index_read_assign_reg_89 <= begin_m_index_cast_fu_127_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_read3_cast_reg_321[0] <= p_read3_cast_fu_123_p1[0];
p_read3_cast_reg_321[1] <= p_read3_cast_fu_123_p1[1];
p_read3_cast_reg_321[2] <= p_read3_cast_fu_123_p1[2];
p_read3_cast_reg_321[3] <= p_read3_cast_fu_123_p1[3];
p_read3_cast_reg_321[4] <= p_read3_cast_fu_123_p1[4];
p_read3_cast_reg_321[5] <= p_read3_cast_fu_123_p1[5];
p_read3_cast_reg_321[6] <= p_read3_cast_fu_123_p1[6];
p_read3_cast_reg_321[7] <= p_read3_cast_fu_123_p1[7];
p_read3_cast_reg_321[8] <= p_read3_cast_fu_123_p1[8];
p_read3_cast_reg_321[9] <= p_read3_cast_fu_123_p1[9];
p_read3_cast_reg_321[10] <= p_read3_cast_fu_123_p1[10];
p_read3_cast_reg_321[11] <= p_read3_cast_fu_123_p1[11];
p_read3_cast_reg_321[12] <= p_read3_cast_fu_123_p1[12];
p_read3_cast_reg_321[13] <= p_read3_cast_fu_123_p1[13];
p_read3_cast_reg_321[14] <= p_read3_cast_fu_123_p1[14];
p_read3_cast_reg_321[15] <= p_read3_cast_fu_123_p1[15];
        tmp_cast_reg_331[0] <= tmp_cast_fu_131_p1[0];
tmp_cast_reg_331[1] <= tmp_cast_fu_131_p1[1];
tmp_cast_reg_331[2] <= tmp_cast_fu_131_p1[2];
        tmp_reg_335[32] <= tmp_fu_135_p3[32];
tmp_reg_335[33] <= tmp_fu_135_p3[33];
tmp_reg_335[34] <= tmp_fu_135_p3[34];
tmp_reg_335[35] <= tmp_fu_135_p3[35];
tmp_reg_335[36] <= tmp_fu_135_p3[36];
tmp_reg_335[37] <= tmp_fu_135_p3[37];
tmp_reg_335[38] <= tmp_fu_135_p3[38];
tmp_reg_335[39] <= tmp_fu_135_p3[39];
tmp_reg_335[40] <= tmp_fu_135_p3[40];
tmp_reg_335[41] <= tmp_fu_135_p3[41];
tmp_reg_335[42] <= tmp_fu_135_p3[42];
tmp_reg_335[43] <= tmp_fu_135_p3[43];
tmp_reg_335[44] <= tmp_fu_135_p3[44];
tmp_reg_335[45] <= tmp_fu_135_p3[45];
tmp_reg_335[46] <= tmp_fu_135_p3[46];
tmp_reg_335[47] <= tmp_fu_135_p3[47];
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(((tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_3)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_2)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_1)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_0))))) begin
        tmp_i_reg_344 <= tmp_i_fu_143_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_cast_reg_331 or tmp_i_reg_344 or ap_sig_bdd_93 or stop_6_phi_fu_102_p10)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~ap_sig_bdd_93 & (~(tmp_i_reg_344 == ap_const_lv1_0) | ((tmp_cast_reg_331 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_cast_reg_331 or tmp_i_reg_344 or ap_sig_bdd_93 or stop_6_phi_fu_102_p10)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~ap_sig_bdd_93 & (~(tmp_i_reg_344 == ap_const_lv1_0) | ((tmp_cast_reg_331 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_g_itu_iface_req_V_ap_ack assign process. ///
always @ (g_itu_iface_req_V_ap_ack or ap_reg_ioackin_g_itu_iface_req_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)) begin
        ap_sig_ioackin_g_itu_iface_req_V_ap_ack = g_itu_iface_req_V_ap_ack;
    end else begin
        ap_sig_ioackin_g_itu_iface_req_V_ap_ack = ap_const_logic_1;
    end
end

/// g_itu_iface_req_V assign process. ///
always @ (tmp_cast_reg_331 or r_V_4_fu_167_p1 or r_V_3_fu_191_p1 or r_V_2_fu_215_p1 or r_V_1_fu_239_p1 or r_V_fu_263_p1 or ap_sig_bdd_332)
begin
    if (ap_sig_bdd_332) begin
        if ((tmp_cast_reg_331 == ap_const_lv4_0)) begin
            g_itu_iface_req_V = r_V_fu_263_p1;
        end else if ((tmp_cast_reg_331 == ap_const_lv4_1)) begin
            g_itu_iface_req_V = r_V_1_fu_239_p1;
        end else if ((tmp_cast_reg_331 == ap_const_lv4_2)) begin
            g_itu_iface_req_V = r_V_2_fu_215_p1;
        end else if ((tmp_cast_reg_331 == ap_const_lv4_3)) begin
            g_itu_iface_req_V = r_V_3_fu_191_p1;
        end else if ((tmp_cast_reg_331 == ap_const_lv4_4)) begin
            g_itu_iface_req_V = r_V_4_fu_167_p1;
        end else begin
            g_itu_iface_req_V = 'bx;
        end
    end else begin
        g_itu_iface_req_V = 'bx;
    end
end

/// g_itu_iface_req_V_ap_vld assign process. ///
always @ (ap_CS_fsm or tmp_cast_reg_331 or tmp_i_fu_143_p2 or ap_reg_ioackin_g_itu_iface_req_V_ap_ack)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_4) & (ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_3) & (ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_2) & (ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_1) & (ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_0) & (ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)))) begin
        g_itu_iface_req_V_ap_vld = ap_const_logic_1;
    end else begin
        g_itu_iface_req_V_ap_vld = ap_const_logic_0;
    end
end

/// g_itu_iface_resp_V_ap_ack assign process. ///
always @ (ap_CS_fsm or tmp_cast_reg_331 or tmp_i_reg_344 or ap_sig_bdd_93)
begin
    if ((((tmp_cast_reg_331 == ap_const_lv4_4) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & (tmp_i_reg_344 == ap_const_lv1_0) & ~ap_sig_bdd_93) | ((tmp_cast_reg_331 == ap_const_lv4_3) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & (tmp_i_reg_344 == ap_const_lv1_0) & ~ap_sig_bdd_93) | ((tmp_cast_reg_331 == ap_const_lv4_2) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & (tmp_i_reg_344 == ap_const_lv1_0) & ~ap_sig_bdd_93) | ((tmp_cast_reg_331 == ap_const_lv4_1) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & (tmp_i_reg_344 == ap_const_lv1_0) & ~ap_sig_bdd_93) | ((tmp_cast_reg_331 == ap_const_lv4_0) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & (tmp_i_reg_344 == ap_const_lv1_0) & ~ap_sig_bdd_93))) begin
        g_itu_iface_resp_V_ap_ack = ap_const_logic_1;
    end else begin
        g_itu_iface_resp_V_ap_ack = ap_const_logic_0;
    end
end

/// stop_6_phi_fu_102_p10 assign process. ///
always @ (g_itu_iface_resp_V or tmp_cast_reg_331 or tmp_1_fu_272_p2 or tmp_23_fu_279_p1 or tmp_6_fu_288_p2 or tmp_2_fu_308_p2 or ap_sig_bdd_334)
begin
    if (ap_sig_bdd_334) begin
        if ((tmp_cast_reg_331 == ap_const_lv4_0)) begin
            stop_6_phi_fu_102_p10 = tmp_2_fu_308_p2;
        end else if ((tmp_cast_reg_331 == ap_const_lv4_1)) begin
            stop_6_phi_fu_102_p10 = g_itu_iface_resp_V[ap_const_lv32_7];
        end else if ((tmp_cast_reg_331 == ap_const_lv4_2)) begin
            stop_6_phi_fu_102_p10 = tmp_6_fu_288_p2;
        end else if ((tmp_cast_reg_331 == ap_const_lv4_3)) begin
            stop_6_phi_fu_102_p10 = tmp_23_fu_279_p1;
        end else if ((tmp_cast_reg_331 == ap_const_lv4_4)) begin
            stop_6_phi_fu_102_p10 = tmp_1_fu_272_p2;
        end else begin
            stop_6_phi_fu_102_p10 = 'bx;
        end
    end else begin
        stop_6_phi_fu_102_p10 = 'bx;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_cast_reg_331 or tmp_i_fu_143_p2 or tmp_i_reg_344 or ap_sig_ioackin_g_itu_iface_req_V_ap_ack or ap_sig_bdd_93 or stop_6_phi_fu_102_p10)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(((tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_3)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_2)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_1)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_0)))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st3_fsm_2 : 
            if ((~ap_sig_bdd_93 & (~(tmp_i_reg_344 == ap_const_lv1_0) | ((tmp_cast_reg_331 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_cast_reg_331 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_phi_fu_102_p10))))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if ((~ap_sig_bdd_93 & (((tmp_i_reg_344 == ap_const_lv1_0) & (ap_const_lv1_0 == stop_6_phi_fu_102_p10)) | ((tmp_i_reg_344 == ap_const_lv1_0) & ~(tmp_cast_reg_331 == ap_const_lv4_4) & ~(tmp_cast_reg_331 == ap_const_lv4_3) & ~(tmp_cast_reg_331 == ap_const_lv4_2) & ~(tmp_cast_reg_331 == ap_const_lv4_1) & ~(tmp_cast_reg_331 == ap_const_lv4_0))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ap_return = p_iterator_char_m_index_read_assign_reg_89;

/// ap_sig_bdd_332 assign process. ///
always @ (ap_CS_fsm or tmp_cast_reg_331 or tmp_i_fu_143_p2 or ap_sig_ioackin_g_itu_iface_req_V_ap_ack)
begin
    ap_sig_bdd_332 = ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_143_p2 == ap_const_lv1_0) & ~(((tmp_i_fu_143_p2 == ap_const_lv1_0) & (tmp_cast_reg_331 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_3)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_2)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_1)) | ((tmp_i_fu_143_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_cast_reg_331 == ap_const_lv4_0))));
end

/// ap_sig_bdd_334 assign process. ///
always @ (ap_CS_fsm or tmp_i_reg_344)
begin
    ap_sig_bdd_334 = ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (tmp_i_reg_344 == ap_const_lv1_0));
end

/// ap_sig_bdd_93 assign process. ///
always @ (g_itu_iface_resp_V_ap_vld or tmp_cast_reg_331 or tmp_i_reg_344)
begin
    ap_sig_bdd_93 = (((tmp_cast_reg_331 == ap_const_lv4_4) & (g_itu_iface_resp_V_ap_vld == ap_const_logic_0) & (tmp_i_reg_344 == ap_const_lv1_0)) | ((tmp_cast_reg_331 == ap_const_lv4_3) & (g_itu_iface_resp_V_ap_vld == ap_const_logic_0) & (tmp_i_reg_344 == ap_const_lv1_0)) | ((tmp_cast_reg_331 == ap_const_lv4_2) & (g_itu_iface_resp_V_ap_vld == ap_const_logic_0) & (tmp_i_reg_344 == ap_const_lv1_0)) | ((tmp_cast_reg_331 == ap_const_lv4_1) & (g_itu_iface_resp_V_ap_vld == ap_const_logic_0) & (tmp_i_reg_344 == ap_const_lv1_0)) | ((tmp_cast_reg_331 == ap_const_lv4_0) & (g_itu_iface_resp_V_ap_vld == ap_const_logic_0) & (tmp_i_reg_344 == ap_const_lv1_0)));
end
assign begin_m_index_assign_fu_315_p2 = (p_iterator_char_m_index_read_assign_reg_89 + ap_const_lv32_1);
assign begin_m_index_cast_fu_127_p1 = $unsigned(begin_m_index);
assign data_1_fu_284_p1 = g_itu_iface_resp_V[7:0];
assign data_fu_304_p1 = g_itu_iface_resp_V[7:0];
assign grp_fu_115_p3 = p_iterator_char_m_index_read_assign_reg_89[ap_const_lv32_1F];
assign p_read3_cast_fu_123_p1 = $unsigned(p_read3);
assign r_V_1_fu_239_p1 = $signed(tmp_12_fu_229_p4);
assign r_V_2_fu_215_p1 = $signed(tmp_17_fu_205_p4);
assign r_V_3_fu_191_p1 = $signed(tmp_22_fu_181_p4);
assign r_V_4_fu_167_p1 = $signed(tmp_27_fu_157_p4);
assign r_V_fu_263_p1 = $signed(tmp_7_fu_253_p4);
assign tmp_10_fu_224_p0 = $signed(p_iterator_char_m_index_read_assign_reg_89);
assign tmp_10_fu_224_p2 = (tmp_10_fu_224_p0 | tmp_reg_335);
assign tmp_12_fu_229_p4 = {{{grp_fu_115_p3}, {tmp_10_fu_224_p2}}, {ap_const_lv32_0}};
assign tmp_15_fu_200_p0 = $signed(p_iterator_char_m_index_read_assign_reg_89);
assign tmp_15_fu_200_p2 = (tmp_15_fu_200_p0 | tmp_reg_335);
assign tmp_17_fu_205_p4 = {{{grp_fu_115_p3}, {tmp_15_fu_200_p2}}, {ap_const_lv32_0}};
assign tmp_1_fu_272_p2 = (tmp_28_fu_268_p1 ^ ap_const_lv1_1);
assign tmp_20_fu_176_p0 = $signed(p_iterator_char_m_index_read_assign_reg_89);
assign tmp_20_fu_176_p2 = (tmp_20_fu_176_p0 | tmp_reg_335);
assign tmp_22_fu_181_p4 = {{{grp_fu_115_p3}, {tmp_20_fu_176_p2}}, {ap_const_lv32_0}};
assign tmp_23_fu_279_p1 = g_itu_iface_resp_V[0:0];
assign tmp_25_fu_152_p0 = $signed(p_iterator_char_m_index_read_assign_reg_89);
assign tmp_25_fu_152_p2 = (tmp_25_fu_152_p0 | tmp_reg_335);
assign tmp_27_fu_157_p4 = {{{grp_fu_115_p3}, {tmp_25_fu_152_p2}}, {ap_const_lv32_0}};
assign tmp_28_fu_268_p1 = g_itu_iface_resp_V[0:0];
assign tmp_2_fu_308_p2 = ($signed(data_fu_304_p1) > $signed(8'b00000000)? 1'b1: 1'b0);
assign tmp_4_fu_248_p0 = $signed(p_iterator_char_m_index_read_assign_reg_89);
assign tmp_4_fu_248_p2 = (tmp_4_fu_248_p0 | tmp_reg_335);
assign tmp_6_fu_288_p2 = (data_1_fu_284_p1 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_7_fu_253_p4 = {{{grp_fu_115_p3}, {tmp_4_fu_248_p2}}, {ap_const_lv32_0}};
assign tmp_cast_fu_131_p1 = $unsigned(pred_val_V);
assign tmp_fu_135_p3 = {{p_read}, {ap_const_lv32_0}};
assign tmp_i_fu_143_p2 = (p_iterator_char_m_index_read_assign_reg_89 == p_read3_cast_reg_321? 1'b1: 1'b0);
always @ (posedge clk)
begin
    p_read3_cast_reg_321[31:16] <= 16'b0000000000000000;
    tmp_cast_reg_331[3] <= 1'b0;
    tmp_reg_335[31:0] <= 32'b00000000000000000000000000000000;
end



endmodule //findif

/* lint_on */
