
EXP_V110.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008964  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  08008af4  08008af4  00009af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ed0  08008ed0  0000a140  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008ed0  08008ed0  00009ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ed8  08008ed8  0000a140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ed8  08008ed8  00009ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008edc  08008edc  00009edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000140  20000000  08008ee0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a140  2**0
                  CONTENTS
 10 .bss          00002064  20000140  20000140  0000a140  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200021a4  200021a4  0000a140  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a140  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016a1f  00000000  00000000  0000a170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004751  00000000  00000000  00020b8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a88  00000000  00000000  000252e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013f4  00000000  00000000  00026d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00009de9  00000000  00000000  0002815c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ce4c  00000000  00000000  00031f45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f27e3  00000000  00000000  0004ed91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00141574  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007884  00000000  00000000  001415b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000046  00000000  00000000  00148e3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000140 	.word	0x20000140
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008adc 	.word	0x08008adc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000144 	.word	0x20000144
 80001cc:	08008adc 	.word	0x08008adc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f043 0201 	orr.w	r2, r3, #1
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	601a      	str	r2, [r3, #0]
}
 80005b0:	bf00      	nop
 80005b2:	370c      	adds	r7, #12
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr

080005bc <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f023 0201 	bic.w	r2, r3, #1
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	601a      	str	r2, [r3, #0]
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	601a      	str	r2, [r3, #0]
}
 80005f0:	bf00      	nop
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr

080005fc <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	601a      	str	r2, [r3, #0]
}
 8000610:	bf00      	nop
 8000612:	370c      	adds	r7, #12
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr

0800061c <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	68db      	ldr	r3, [r3, #12]
 8000628:	f023 0201 	bic.w	r2, r3, #1
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	60da      	str	r2, [r3, #12]
}
 8000630:	bf00      	nop
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr

0800063c <LL_I2C_EnableIT_EVT>:
  * @rmtoll CR2          ITEVTEN       LL_I2C_EnableIT_EVT
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableIT_EVT(I2C_TypeDef *I2Cx)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	605a      	str	r2, [r3, #4]
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <LL_I2C_EnableIT_BUF>:
  * @rmtoll CR2          ITBUFEN       LL_I2C_EnableIT_BUF
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableIT_BUF(I2C_TypeDef *I2Cx)
{
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN);
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	685b      	ldr	r3, [r3, #4]
 8000668:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	605a      	str	r2, [r3, #4]
}
 8000670:	bf00      	nop
 8000672:	370c      	adds	r7, #12
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr

0800067c <LL_I2C_DisableIT_BUF>:
  * @rmtoll CR2          ITBUFEN       LL_I2C_DisableIT_BUF
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableIT_BUF(I2C_TypeDef *I2Cx)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN);
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	685b      	ldr	r3, [r3, #4]
 8000688:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	605a      	str	r2, [r3, #4]
}
 8000690:	bf00      	nop
 8000692:	370c      	adds	r7, #12
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr

0800069c <LL_I2C_EnableIT_ERR>:
  * @rmtoll CR2          ITERREN       LL_I2C_EnableIT_ERR
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx)
{
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_ITERREN);
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	605a      	str	r2, [r3, #4]
}
 80006b0:	bf00      	nop
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <LL_I2C_IsActiveFlag_TXE>:
  * @rmtoll SR1          TXE           LL_I2C_IsActiveFlag_TXE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_TXE) == (I2C_SR1_TXE));
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	695b      	ldr	r3, [r3, #20]
 80006c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006cc:	2b80      	cmp	r3, #128	@ 0x80
 80006ce:	bf0c      	ite	eq
 80006d0:	2301      	moveq	r3, #1
 80006d2:	2300      	movne	r3, #0
 80006d4:	b2db      	uxtb	r3, r3
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr

080006e2 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll SR1          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
{
 80006e2:	b480      	push	{r7}
 80006e4:	b083      	sub	sp, #12
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_RXNE) == (I2C_SR1_RXNE));
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	695b      	ldr	r3, [r3, #20]
 80006ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006f2:	2b40      	cmp	r3, #64	@ 0x40
 80006f4:	bf0c      	ite	eq
 80006f6:	2301      	moveq	r3, #1
 80006f8:	2300      	movne	r3, #0
 80006fa:	b2db      	uxtb	r3, r3
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	370c      	adds	r7, #12
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr

08000708 <LL_I2C_IsActiveFlag_ADDR>:
  * @rmtoll SR1          ADDR          LL_I2C_IsActiveFlag_ADDR
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_ADDR) == (I2C_SR1_ADDR));
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	695b      	ldr	r3, [r3, #20]
 8000714:	f003 0302 	and.w	r3, r3, #2
 8000718:	2b02      	cmp	r3, #2
 800071a:	bf0c      	ite	eq
 800071c:	2301      	moveq	r3, #1
 800071e:	2300      	movne	r3, #0
 8000720:	b2db      	uxtb	r3, r3
}
 8000722:	4618      	mov	r0, r3
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr

0800072e <LL_I2C_IsActiveFlag_AF>:
  * @rmtoll SR1          AF            LL_I2C_IsActiveFlag_AF
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_AF(I2C_TypeDef *I2Cx)
{
 800072e:	b480      	push	{r7}
 8000730:	b083      	sub	sp, #12
 8000732:	af00      	add	r7, sp, #0
 8000734:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_AF) == (I2C_SR1_AF));
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	695b      	ldr	r3, [r3, #20]
 800073a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800073e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000742:	bf0c      	ite	eq
 8000744:	2301      	moveq	r3, #1
 8000746:	2300      	movne	r3, #0
 8000748:	b2db      	uxtb	r3, r3
}
 800074a:	4618      	mov	r0, r3
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr

08000756 <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll SR1          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)
{
 8000756:	b480      	push	{r7}
 8000758:	b083      	sub	sp, #12
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_STOPF) == (I2C_SR1_STOPF));
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	695b      	ldr	r3, [r3, #20]
 8000762:	f003 0310 	and.w	r3, r3, #16
 8000766:	2b10      	cmp	r3, #16
 8000768:	bf0c      	ite	eq
 800076a:	2301      	moveq	r3, #1
 800076c:	2300      	movne	r3, #0
 800076e:	b2db      	uxtb	r3, r3
}
 8000770:	4618      	mov	r0, r3
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr

0800077c <LL_I2C_IsActiveFlag_BERR>:
  * @rmtoll SR1          BERR          LL_I2C_IsActiveFlag_BERR
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(I2C_TypeDef *I2Cx)
{
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_BERR) == (I2C_SR1_BERR));
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	695b      	ldr	r3, [r3, #20]
 8000788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800078c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000790:	bf0c      	ite	eq
 8000792:	2301      	moveq	r3, #1
 8000794:	2300      	movne	r3, #0
 8000796:	b2db      	uxtb	r3, r3
}
 8000798:	4618      	mov	r0, r3
 800079a:	370c      	adds	r7, #12
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr

080007a4 <LL_I2C_IsActiveFlag_ARLO>:
  * @rmtoll SR1          ARLO          LL_I2C_IsActiveFlag_ARLO
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(I2C_TypeDef *I2Cx)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_ARLO) == (I2C_SR1_ARLO));
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	695b      	ldr	r3, [r3, #20]
 80007b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80007b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80007b8:	bf0c      	ite	eq
 80007ba:	2301      	moveq	r3, #1
 80007bc:	2300      	movne	r3, #0
 80007be:	b2db      	uxtb	r3, r3
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr

080007cc <LL_I2C_IsActiveFlag_OVR>:
  * @rmtoll SR1          OVR           LL_I2C_IsActiveFlag_OVR
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(I2C_TypeDef *I2Cx)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_OVR) == (I2C_SR1_OVR));
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	695b      	ldr	r3, [r3, #20]
 80007d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80007dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80007e0:	bf0c      	ite	eq
 80007e2:	2301      	moveq	r3, #1
 80007e4:	2300      	movne	r3, #0
 80007e6:	b2db      	uxtb	r3, r3
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <LL_I2C_ClearFlag_ADDR>:
  * @rmtoll SR1          ADDR          LL_I2C_ClearFlag_ADDR
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = I2Cx->SR1;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	695b      	ldr	r3, [r3, #20]
 8000800:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8000802:	68fb      	ldr	r3, [r7, #12]
  tmpreg = I2Cx->SR2;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800080a:	68fb      	ldr	r3, [r7, #12]
}
 800080c:	bf00      	nop
 800080e:	3714      	adds	r7, #20
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr

08000818 <LL_I2C_ClearFlag_AF>:
  * @rmtoll SR1          AF            LL_I2C_ClearFlag_AF
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_AF(I2C_TypeDef *I2Cx)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->SR1, I2C_SR1_AF);
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	695b      	ldr	r3, [r3, #20]
 8000824:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	615a      	str	r2, [r3, #20]
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <LL_I2C_ClearFlag_STOP>:
  *         CR1          PE            LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 8000838:	b480      	push	{r7}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = I2Cx->SR1;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	695b      	ldr	r3, [r3, #20]
 8000844:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8000846:	68fb      	ldr	r3, [r7, #12]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f043 0201 	orr.w	r2, r3, #1
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	601a      	str	r2, [r3, #0]
}
 8000854:	bf00      	nop
 8000856:	3714      	adds	r7, #20
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <LL_I2C_ClearFlag_BERR>:
  * @rmtoll SR1          BERR          LL_I2C_ClearFlag_BERR
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->SR1, I2C_SR1_BERR);
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	695b      	ldr	r3, [r3, #20]
 800086c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	615a      	str	r2, [r3, #20]
}
 8000874:	bf00      	nop
 8000876:	370c      	adds	r7, #12
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr

08000880 <LL_I2C_ClearFlag_ARLO>:
  * @rmtoll SR1          ARLO          LL_I2C_ClearFlag_ARLO
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->SR1, I2C_SR1_ARLO);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	695b      	ldr	r3, [r3, #20]
 800088c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	615a      	str	r2, [r3, #20]
}
 8000894:	bf00      	nop
 8000896:	370c      	adds	r7, #12
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <LL_I2C_ClearFlag_OVR>:
  * @rmtoll SR1          OVR           LL_I2C_ClearFlag_OVR
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->SR1, I2C_SR1_OVR);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	695b      	ldr	r3, [r3, #20]
 80008ac:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	615a      	str	r2, [r3, #20]
}
 80008b4:	bf00      	nop
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr

080008c0 <LL_I2C_GetTransferDirection>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_I2C_DIRECTION_WRITE
  *         @arg @ref LL_I2C_DIRECTION_READ
  */
__STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(I2C_TypeDef *I2Cx)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(I2Cx->SR2, I2C_SR2_TRA));
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	699b      	ldr	r3, [r3, #24]
 80008cc:	f003 0304 	and.w	r3, r3, #4
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	370c      	adds	r7, #12
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr

080008dc <LL_I2C_ReceiveData8>:
  * @rmtoll DR           DR            LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x0 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->DR, I2C_DR_DR));
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	691b      	ldr	r3, [r3, #16]
 80008e8:	b2db      	uxtb	r3, r3
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	370c      	adds	r7, #12
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr

080008f6 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x0 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 80008f6:	b480      	push	{r7}
 80008f8:	b083      	sub	sp, #12
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
 80008fe:	460b      	mov	r3, r1
 8000900:	70fb      	strb	r3, [r7, #3]
  MODIFY_REG(I2Cx->DR, I2C_DR_DR, Data);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	691b      	ldr	r3, [r3, #16]
 8000906:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800090a:	78fb      	ldrb	r3, [r7, #3]
 800090c:	431a      	orrs	r2, r3
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	611a      	str	r2, [r3, #16]
}
 8000912:	bf00      	nop
 8000914:	370c      	adds	r7, #12
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
	...

08000920 <I2C_ReInit>:

    while ((SysTick->VAL - start_tick) < ticks);
}

void I2C_ReInit(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
    LL_I2C_Disable(I2C_slave_obj.I2Cx);
 8000926:	4b24      	ldr	r3, [pc, #144]	@ (80009b8 <I2C_ReInit+0x98>)
 8000928:	689b      	ldr	r3, [r3, #8]
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff fe46 	bl	80005bc <LL_I2C_Disable>
    LL_I2C_DeInit(I2C_slave_obj.I2Cx);
 8000930:	4b21      	ldr	r3, [pc, #132]	@ (80009b8 <I2C_ReInit+0x98>)
 8000932:	689b      	ldr	r3, [r3, #8]
 8000934:	4618      	mov	r0, r3
 8000936:	f005 fd77 	bl	8006428 <LL_I2C_DeInit>

    LL_I2C_EnableClockStretching(I2C_slave_obj.I2Cx);
 800093a:	4b1f      	ldr	r3, [pc, #124]	@ (80009b8 <I2C_ReInit+0x98>)
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff fe4c 	bl	80005dc <LL_I2C_EnableClockStretching>
    LL_I2C_DisableGeneralCall(I2C_slave_obj.I2Cx);
 8000944:	4b1c      	ldr	r3, [pc, #112]	@ (80009b8 <I2C_ReInit+0x98>)
 8000946:	689b      	ldr	r3, [r3, #8]
 8000948:	4618      	mov	r0, r3
 800094a:	f7ff fe57 	bl	80005fc <LL_I2C_DisableGeneralCall>
    LL_I2C_DisableOwnAddress2(I2C_slave_obj.I2Cx);
 800094e:	4b1a      	ldr	r3, [pc, #104]	@ (80009b8 <I2C_ReInit+0x98>)
 8000950:	689b      	ldr	r3, [r3, #8]
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff fe62 	bl	800061c <LL_I2C_DisableOwnAddress2>

    LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8000958:	463b      	mov	r3, r7
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
 8000964:	611a      	str	r2, [r3, #16]
 8000966:	615a      	str	r2, [r3, #20]
    I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8000968:	2300      	movs	r3, #0
 800096a:	603b      	str	r3, [r7, #0]
    I2C_InitStruct.ClockSpeed = 100000;
 800096c:	4b13      	ldr	r3, [pc, #76]	@ (80009bc <I2C_ReInit+0x9c>)
 800096e:	607b      	str	r3, [r7, #4]
    I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8000970:	2300      	movs	r3, #0
 8000972:	60bb      	str	r3, [r7, #8]
    I2C_InitStruct.OwnAddress1 = 36;  // 0x12
 8000974:	2324      	movs	r3, #36	@ 0x24
 8000976:	60fb      	str	r3, [r7, #12]
    I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8000978:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800097c:	613b      	str	r3, [r7, #16]
    I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 800097e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000982:	617b      	str	r3, [r7, #20]
    LL_I2C_Init(I2C_slave_obj.I2Cx, &I2C_InitStruct);
 8000984:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <I2C_ReInit+0x98>)
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	463a      	mov	r2, r7
 800098a:	4611      	mov	r1, r2
 800098c:	4618      	mov	r0, r3
 800098e:	f005 fd85 	bl	800649c <LL_I2C_Init>

    LL_I2C_EnableIT_EVT(I2C_slave_obj.I2Cx);
 8000992:	4b09      	ldr	r3, [pc, #36]	@ (80009b8 <I2C_ReInit+0x98>)
 8000994:	689b      	ldr	r3, [r3, #8]
 8000996:	4618      	mov	r0, r3
 8000998:	f7ff fe50 	bl	800063c <LL_I2C_EnableIT_EVT>
    LL_I2C_EnableIT_ERR(I2C_slave_obj.I2Cx);
 800099c:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <I2C_ReInit+0x98>)
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff fe7b 	bl	800069c <LL_I2C_EnableIT_ERR>
    LL_I2C_Enable(I2C_slave_obj.I2Cx);
 80009a6:	4b04      	ldr	r3, [pc, #16]	@ (80009b8 <I2C_ReInit+0x98>)
 80009a8:	689b      	ldr	r3, [r3, #8]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fdf6 	bl	800059c <LL_I2C_Enable>
}
 80009b0:	bf00      	nop
 80009b2:	3718      	adds	r7, #24
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	2000025c 	.word	0x2000025c
 80009bc:	000186a0 	.word	0x000186a0

080009c0 <i2c_slave_clear>:

        rx_busy_counter = 0;
    }
}

void i2c_slave_clear(void) {
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
    I2C_slave_obj.reg_address = 0;
 80009c4:	4b0a      	ldr	r3, [pc, #40]	@ (80009f0 <i2c_slave_clear+0x30>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	715a      	strb	r2, [r3, #5]
    I2C_slave_obj.curr_idx = NONE;
 80009ca:	4b09      	ldr	r3, [pc, #36]	@ (80009f0 <i2c_slave_clear+0x30>)
 80009cc:	f04f 32ff 	mov.w	r2, #4294967295
 80009d0:	601a      	str	r2, [r3, #0]
    I2C_slave_obj.reg_addr_rcvd = 0;
 80009d2:	4b07      	ldr	r3, [pc, #28]	@ (80009f0 <i2c_slave_clear+0x30>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	711a      	strb	r2, [r3, #4]
    I2C_slave_obj.ready_to_answer = 0;
 80009d8:	4b05      	ldr	r3, [pc, #20]	@ (80009f0 <i2c_slave_clear+0x30>)
 80009da:	2200      	movs	r2, #0
 80009dc:	719a      	strb	r2, [r3, #6]
    I2C_slave_obj.ready_to_write = 0;
 80009de:	4b04      	ldr	r3, [pc, #16]	@ (80009f0 <i2c_slave_clear+0x30>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	71da      	strb	r2, [r3, #7]
}
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	2000025c 	.word	0x2000025c

080009f4 <i2c_slave_init>:

int i2c_slave_init(I2C_TypeDef *I2Cx) {
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
    I2C_slave_obj.I2Cx = I2Cx;
 80009fc:	4a09      	ldr	r2, [pc, #36]	@ (8000a24 <i2c_slave_init+0x30>)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	6093      	str	r3, [r2, #8]
    I2C_Slave_Status = I2C_Status_OK;
 8000a02:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <i2c_slave_init+0x34>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	701a      	strb	r2, [r3, #0]
    i2c_slave_clear();
 8000a08:	f7ff ffda 	bl	80009c0 <i2c_slave_clear>
    memset(external_memory, 0, sizeof(external_memory));
 8000a0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a10:	2100      	movs	r1, #0
 8000a12:	4806      	ldr	r0, [pc, #24]	@ (8000a2c <i2c_slave_init+0x38>)
 8000a14:	f007 f868 	bl	8007ae8 <memset>

    return 0;
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	2000025c 	.word	0x2000025c
 8000a28:	20000268 	.word	0x20000268
 8000a2c:	2000015c 	.word	0x2000015c

08000a30 <I2C_event_IRQ>:

//static uint8_t data_index = 0;

void I2C_event_IRQ(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b096      	sub	sp, #88	@ 0x58
 8000a34:	af00      	add	r7, sp, #0
	I2C_Slave_Status = I2C_Status_BUSY;
 8000a36:	4b78      	ldr	r3, [pc, #480]	@ (8000c18 <I2C_event_IRQ+0x1e8>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	701a      	strb	r2, [r3, #0]
    if (LL_I2C_IsActiveFlag_ADDR(I2C_slave_obj.I2Cx))
 8000a3c:	4b77      	ldr	r3, [pc, #476]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000a3e:	689b      	ldr	r3, [r3, #8]
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff fe61 	bl	8000708 <LL_I2C_IsActiveFlag_ADDR>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d01a      	beq.n	8000a82 <I2C_event_IRQ+0x52>
    {
        LL_I2C_ClearFlag_ADDR(I2C_slave_obj.I2Cx);
 8000a4c:	4b73      	ldr	r3, [pc, #460]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000a4e:	689b      	ldr	r3, [r3, #8]
 8000a50:	4618      	mov	r0, r3
 8000a52:	f7ff fecf 	bl	80007f4 <LL_I2C_ClearFlag_ADDR>
        if (LL_I2C_GetTransferDirection(I2C_slave_obj.I2Cx) == LL_I2C_DIRECTION_WRITE)
 8000a56:	4b71      	ldr	r3, [pc, #452]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000a58:	689b      	ldr	r3, [r3, #8]
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff ff30 	bl	80008c0 <LL_I2C_GetTransferDirection>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b04      	cmp	r3, #4
 8000a64:	d108      	bne.n	8000a78 <I2C_event_IRQ+0x48>
        {
            I2C_slave_obj.reg_addr_rcvd = 0;
 8000a66:	4b6d      	ldr	r3, [pc, #436]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	711a      	strb	r2, [r3, #4]
            LL_I2C_EnableIT_BUF(I2C_slave_obj.I2Cx);
 8000a6c:	4b6b      	ldr	r3, [pc, #428]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000a6e:	689b      	ldr	r3, [r3, #8]
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff fdf3 	bl	800065c <LL_I2C_EnableIT_BUF>
 8000a76:	e004      	b.n	8000a82 <I2C_event_IRQ+0x52>
        else
        {
//            I2C_slave_obj.curr_idx = reg_get_index(I2C_slave_obj.reg_address);
//            data_index = 0;
//	          UART_SendStringRing(UART_CMDLINE, "FREAL\r\n");
            LL_I2C_EnableIT_BUF(I2C_slave_obj.I2Cx);
 8000a78:	4b68      	ldr	r3, [pc, #416]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000a7a:	689b      	ldr	r3, [r3, #8]
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f7ff fded 	bl	800065c <LL_I2C_EnableIT_BUF>
        }
    }

    // Data Register Empty (Trans)
    if (LL_I2C_IsActiveFlag_TXE(I2C_slave_obj.I2Cx))
 8000a82:	4b66      	ldr	r3, [pc, #408]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000a84:	689b      	ldr	r3, [r3, #8]
 8000a86:	4618      	mov	r0, r3
 8000a88:	f7ff fe18 	bl	80006bc <LL_I2C_IsActiveFlag_TXE>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d052      	beq.n	8000b38 <I2C_event_IRQ+0x108>
    {
        char buffer[30];
        uint8_t data_to_send = 0x00;
 8000a92:	2300      	movs	r3, #0
 8000a94:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        snprintf(buffer, sizeof(buffer), "\r\nI2C Before Index:[%d]\r\n", I2C_slave_obj.curr_idx);
 8000a98:	4b60      	ldr	r3, [pc, #384]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8000aa0:	4a5f      	ldr	r2, [pc, #380]	@ (8000c20 <I2C_event_IRQ+0x1f0>)
 8000aa2:	211e      	movs	r1, #30
 8000aa4:	f006 ff82 	bl	80079ac <sniprintf>
        UART_SendStringRing(UART_CMDLINE, buffer);
 8000aa8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000aac:	4619      	mov	r1, r3
 8000aae:	485d      	ldr	r0, [pc, #372]	@ (8000c24 <I2C_event_IRQ+0x1f4>)
 8000ab0:	f000 fc93 	bl	80013da <UART_SendStringRing>
		snprintf(buffer, sizeof(buffer), "\r\nI2C Index:[%d]\r\n", I2C_slave_obj.curr_idx);
 8000ab4:	4b59      	ldr	r3, [pc, #356]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8000abc:	4a5a      	ldr	r2, [pc, #360]	@ (8000c28 <I2C_event_IRQ+0x1f8>)
 8000abe:	211e      	movs	r1, #30
 8000ac0:	f006 ff74 	bl	80079ac <sniprintf>
		UART_SendStringRing(UART_CMDLINE,buffer);
 8000ac4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4856      	ldr	r0, [pc, #344]	@ (8000c24 <I2C_event_IRQ+0x1f4>)
 8000acc:	f000 fc85 	bl	80013da <UART_SendStringRing>
		data_to_send = g_registers[I2C_slave_obj.curr_idx].value;
 8000ad0:	4b52      	ldr	r3, [pc, #328]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4955      	ldr	r1, [pc, #340]	@ (8000c2c <I2C_event_IRQ+0x1fc>)
 8000ad6:	4613      	mov	r3, r2
 8000ad8:	005b      	lsls	r3, r3, #1
 8000ada:	4413      	add	r3, r2
 8000adc:	440b      	add	r3, r1
 8000ade:	3302      	adds	r3, #2
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		snprintf(buffer, sizeof(buffer), "\r\nI2C GetDataIndex:[%d]\r\n", data_to_send);
 8000ae6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000aea:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8000aee:	4a50      	ldr	r2, [pc, #320]	@ (8000c30 <I2C_event_IRQ+0x200>)
 8000af0:	211e      	movs	r1, #30
 8000af2:	f006 ff5b 	bl	80079ac <sniprintf>
		UART_SendStringRing(UART_CMDLINE,buffer);
 8000af6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000afa:	4619      	mov	r1, r3
 8000afc:	4849      	ldr	r0, [pc, #292]	@ (8000c24 <I2C_event_IRQ+0x1f4>)
 8000afe:	f000 fc6c 	bl	80013da <UART_SendStringRing>
        snprintf(buffer, sizeof(buffer), "\r\nI2C Response:[%d]\r\n", data_to_send);
 8000b02:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000b06:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8000b0a:	4a4a      	ldr	r2, [pc, #296]	@ (8000c34 <I2C_event_IRQ+0x204>)
 8000b0c:	211e      	movs	r1, #30
 8000b0e:	f006 ff4d 	bl	80079ac <sniprintf>
        UART_SendStringRing(UART_CMDLINE,buffer);
 8000b12:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b16:	4619      	mov	r1, r3
 8000b18:	4842      	ldr	r0, [pc, #264]	@ (8000c24 <I2C_event_IRQ+0x1f4>)
 8000b1a:	f000 fc5e 	bl	80013da <UART_SendStringRing>
        LL_I2C_TransmitData8(I2C_slave_obj.I2Cx, data_to_send);
 8000b1e:	4b3f      	ldr	r3, [pc, #252]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8000b26:	4611      	mov	r1, r2
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff fee4 	bl	80008f6 <LL_I2C_TransmitData8>
        LL_I2C_DisableIT_BUF(I2C_slave_obj.I2Cx);
 8000b2e:	4b3b      	ldr	r3, [pc, #236]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff fda2 	bl	800067c <LL_I2C_DisableIT_BUF>
    }
    // Data Register Not Empty (Recv)
    if (LL_I2C_IsActiveFlag_RXNE(I2C_slave_obj.I2Cx)) {
 8000b38:	4b38      	ldr	r3, [pc, #224]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000b3a:	689b      	ldr	r3, [r3, #8]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff fdd0 	bl	80006e2 <LL_I2C_IsActiveFlag_RXNE>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d04a      	beq.n	8000bde <I2C_event_IRQ+0x1ae>
        uint8_t received = LL_I2C_ReceiveData8(I2C_slave_obj.I2Cx);
 8000b48:	4b34      	ldr	r3, [pc, #208]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000b4a:	689b      	ldr	r3, [r3, #8]
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f7ff fec5 	bl	80008dc <LL_I2C_ReceiveData8>
 8000b52:	4603      	mov	r3, r0
 8000b54:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
        if (!I2C_slave_obj.reg_addr_rcvd)
 8000b58:	4b30      	ldr	r3, [pc, #192]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000b5a:	791b      	ldrb	r3, [r3, #4]
 8000b5c:	b2db      	uxtb	r3, r3
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d11f      	bne.n	8000ba2 <I2C_event_IRQ+0x172>
        {
            I2C_slave_obj.reg_address = received;
 8000b62:	4a2e      	ldr	r2, [pc, #184]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000b64:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000b68:	7153      	strb	r3, [r2, #5]
            char buffer[50];
            snprintf(buffer, sizeof(buffer), "Address:[%d]\r\n", received);
 8000b6a:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000b6e:	1d38      	adds	r0, r7, #4
 8000b70:	4a31      	ldr	r2, [pc, #196]	@ (8000c38 <I2C_event_IRQ+0x208>)
 8000b72:	2132      	movs	r1, #50	@ 0x32
 8000b74:	f006 ff1a 	bl	80079ac <sniprintf>
            UART_SendStringRing(UART_CMDLINE, buffer);
 8000b78:	1d3b      	adds	r3, r7, #4
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4829      	ldr	r0, [pc, #164]	@ (8000c24 <I2C_event_IRQ+0x1f4>)
 8000b7e:	f000 fc2c 	bl	80013da <UART_SendStringRing>
            I2C_slave_obj.reg_addr_rcvd = 1;
 8000b82:	4b26      	ldr	r3, [pc, #152]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	711a      	strb	r2, [r3, #4]
            snprintf(buffer, sizeof(buffer), "GET INDEX:[%d]\r\n", I2C_slave_obj.curr_idx);
 8000b88:	4b24      	ldr	r3, [pc, #144]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	1d38      	adds	r0, r7, #4
 8000b8e:	4a2b      	ldr	r2, [pc, #172]	@ (8000c3c <I2C_event_IRQ+0x20c>)
 8000b90:	2132      	movs	r1, #50	@ 0x32
 8000b92:	f006 ff0b 	bl	80079ac <sniprintf>
            UART_SendStringRing(UART_CMDLINE, buffer);
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4822      	ldr	r0, [pc, #136]	@ (8000c24 <I2C_event_IRQ+0x1f4>)
 8000b9c:	f000 fc1d 	bl	80013da <UART_SendStringRing>
 8000ba0:	e01d      	b.n	8000bde <I2C_event_IRQ+0x1ae>
        }
        else
        {
            if (g_registers[I2C_slave_obj.curr_idx].access == FULL_ACCESS)
 8000ba2:	4b1e      	ldr	r3, [pc, #120]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	4921      	ldr	r1, [pc, #132]	@ (8000c2c <I2C_event_IRQ+0x1fc>)
 8000ba8:	4613      	mov	r3, r2
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	4413      	add	r3, r2
 8000bae:	440b      	add	r3, r1
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	2b03      	cmp	r3, #3
 8000bb6:	d10a      	bne.n	8000bce <I2C_event_IRQ+0x19e>
            {
                 g_registers[I2C_slave_obj.curr_idx].value = received;
 8000bb8:	4b18      	ldr	r3, [pc, #96]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	491b      	ldr	r1, [pc, #108]	@ (8000c2c <I2C_event_IRQ+0x1fc>)
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	005b      	lsls	r3, r3, #1
 8000bc2:	4413      	add	r3, r2
 8000bc4:	440b      	add	r3, r1
 8000bc6:	3302      	adds	r3, #2
 8000bc8:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8000bcc:	701a      	strb	r2, [r3, #0]
            }
            I2C_slave_obj.reg_addr_rcvd = 0;
 8000bce:	4b13      	ldr	r3, [pc, #76]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	711a      	strb	r2, [r3, #4]
            LL_I2C_DisableIT_BUF(I2C_slave_obj.I2Cx);
 8000bd4:	4b11      	ldr	r3, [pc, #68]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff fd4f 	bl	800067c <LL_I2C_DisableIT_BUF>
        }
    }

    // STOP condition detected
    if (LL_I2C_IsActiveFlag_STOP(I2C_slave_obj.I2Cx)) {
 8000bde:	4b0f      	ldr	r3, [pc, #60]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000be0:	689b      	ldr	r3, [r3, #8]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff fdb7 	bl	8000756 <LL_I2C_IsActiveFlag_STOP>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d00f      	beq.n	8000c0e <I2C_event_IRQ+0x1de>
        LL_I2C_ClearFlag_STOP(I2C_slave_obj.I2Cx);
 8000bee:	4b0b      	ldr	r3, [pc, #44]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000bf0:	689b      	ldr	r3, [r3, #8]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff fe20 	bl	8000838 <LL_I2C_ClearFlag_STOP>
        I2C_slave_obj.reg_addr_rcvd = 0;
 8000bf8:	4b08      	ldr	r3, [pc, #32]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	711a      	strb	r2, [r3, #4]
//        I2C_slave_obj.curr_idx = NONE;
//        data_index = 0;
        LL_I2C_DisableIT_BUF(I2C_slave_obj.I2Cx);
 8000bfe:	4b07      	ldr	r3, [pc, #28]	@ (8000c1c <I2C_event_IRQ+0x1ec>)
 8000c00:	689b      	ldr	r3, [r3, #8]
 8000c02:	4618      	mov	r0, r3
 8000c04:	f7ff fd3a 	bl	800067c <LL_I2C_DisableIT_BUF>
        I2C_Slave_Status = I2C_Status_OK;
 8000c08:	4b03      	ldr	r3, [pc, #12]	@ (8000c18 <I2C_event_IRQ+0x1e8>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	701a      	strb	r2, [r3, #0]
    }
}
 8000c0e:	bf00      	nop
 8000c10:	3758      	adds	r7, #88	@ 0x58
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000268 	.word	0x20000268
 8000c1c:	2000025c 	.word	0x2000025c
 8000c20:	08008af4 	.word	0x08008af4
 8000c24:	40011000 	.word	0x40011000
 8000c28:	08008b10 	.word	0x08008b10
 8000c2c:	2000026c 	.word	0x2000026c
 8000c30:	08008b24 	.word	0x08008b24
 8000c34:	08008b40 	.word	0x08008b40
 8000c38:	08008b58 	.word	0x08008b58
 8000c3c:	08008b68 	.word	0x08008b68

08000c40 <I2C_error_IRQ>:

void I2C_error_IRQ(void) {
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
    // Handle errors
	UART_SendStringRing(UART_CMDLINE,"I2C ERROR!!!\r\n");
 8000c44:	4921      	ldr	r1, [pc, #132]	@ (8000ccc <I2C_error_IRQ+0x8c>)
 8000c46:	4822      	ldr	r0, [pc, #136]	@ (8000cd0 <I2C_error_IRQ+0x90>)
 8000c48:	f000 fbc7 	bl	80013da <UART_SendStringRing>
	I2C_Slave_Status = I2C_Status_OK;
 8000c4c:	4b21      	ldr	r3, [pc, #132]	@ (8000cd4 <I2C_error_IRQ+0x94>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	701a      	strb	r2, [r3, #0]
    if (LL_I2C_IsActiveFlag_BERR(I2C_slave_obj.I2Cx)) {
 8000c52:	4b21      	ldr	r3, [pc, #132]	@ (8000cd8 <I2C_error_IRQ+0x98>)
 8000c54:	689b      	ldr	r3, [r3, #8]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f7ff fd90 	bl	800077c <LL_I2C_IsActiveFlag_BERR>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d004      	beq.n	8000c6c <I2C_error_IRQ+0x2c>

        LL_I2C_ClearFlag_BERR(I2C_slave_obj.I2Cx);
 8000c62:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd8 <I2C_error_IRQ+0x98>)
 8000c64:	689b      	ldr	r3, [r3, #8]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff fdfa 	bl	8000860 <LL_I2C_ClearFlag_BERR>
    }

    if (LL_I2C_IsActiveFlag_ARLO(I2C_slave_obj.I2Cx)) {
 8000c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd8 <I2C_error_IRQ+0x98>)
 8000c6e:	689b      	ldr	r3, [r3, #8]
 8000c70:	4618      	mov	r0, r3
 8000c72:	f7ff fd97 	bl	80007a4 <LL_I2C_IsActiveFlag_ARLO>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d004      	beq.n	8000c86 <I2C_error_IRQ+0x46>
        LL_I2C_ClearFlag_ARLO(I2C_slave_obj.I2Cx);
 8000c7c:	4b16      	ldr	r3, [pc, #88]	@ (8000cd8 <I2C_error_IRQ+0x98>)
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff fdfd 	bl	8000880 <LL_I2C_ClearFlag_ARLO>
    }

    if (LL_I2C_IsActiveFlag_AF(I2C_slave_obj.I2Cx)) {
 8000c86:	4b14      	ldr	r3, [pc, #80]	@ (8000cd8 <I2C_error_IRQ+0x98>)
 8000c88:	689b      	ldr	r3, [r3, #8]
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff fd4f 	bl	800072e <LL_I2C_IsActiveFlag_AF>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d004      	beq.n	8000ca0 <I2C_error_IRQ+0x60>
        LL_I2C_ClearFlag_AF(I2C_slave_obj.I2Cx);
 8000c96:	4b10      	ldr	r3, [pc, #64]	@ (8000cd8 <I2C_error_IRQ+0x98>)
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f7ff fdbc 	bl	8000818 <LL_I2C_ClearFlag_AF>
    }

    if (LL_I2C_IsActiveFlag_OVR(I2C_slave_obj.I2Cx)) {
 8000ca0:	4b0d      	ldr	r3, [pc, #52]	@ (8000cd8 <I2C_error_IRQ+0x98>)
 8000ca2:	689b      	ldr	r3, [r3, #8]
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f7ff fd91 	bl	80007cc <LL_I2C_IsActiveFlag_OVR>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d004      	beq.n	8000cba <I2C_error_IRQ+0x7a>
        LL_I2C_ClearFlag_OVR(I2C_slave_obj.I2Cx);
 8000cb0:	4b09      	ldr	r3, [pc, #36]	@ (8000cd8 <I2C_error_IRQ+0x98>)
 8000cb2:	689b      	ldr	r3, [r3, #8]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff fdf3 	bl	80008a0 <LL_I2C_ClearFlag_OVR>
    }
    I2C_ReInit();
 8000cba:	f7ff fe31 	bl	8000920 <I2C_ReInit>
    i2c_slave_init(I2C_slave_obj.I2Cx);
 8000cbe:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <I2C_error_IRQ+0x98>)
 8000cc0:	689b      	ldr	r3, [r3, #8]
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fe96 	bl	80009f4 <i2c_slave_init>
}
 8000cc8:	bf00      	nop
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	08008b7c 	.word	0x08008b7c
 8000cd0:	40011000 	.word	0x40011000
 8000cd4:	20000268 	.word	0x20000268
 8000cd8:	2000025c 	.word	0x2000025c

08000cdc <RingBuffer_Create>:

#include "ring_buffer.h"

void RingBuffer_Create(s_RingBufferType *rb, uint32_t id, const char *name,
                         RingBufElement *buffer, RingBufCtr max_size)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b088      	sub	sp, #32
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
 8000ce8:	603b      	str	r3, [r7, #0]
    rb->id = id;
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	68ba      	ldr	r2, [r7, #8]
 8000cee:	601a      	str	r2, [r3, #0]

    strncpy(rb->name, name, RINGBUFFER_NAME_MAX_LEN - 1);
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	3304      	adds	r3, #4
 8000cf4:	221f      	movs	r2, #31
 8000cf6:	6879      	ldr	r1, [r7, #4]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f006 fefd 	bl	8007af8 <strncpy>
    rb->name[RINGBUFFER_NAME_MAX_LEN - 1] = '\0';
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2200      	movs	r2, #0
 8000d02:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

    rb->buffer = buffer;
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	683a      	ldr	r2, [r7, #0]
 8000d0a:	625a      	str	r2, [r3, #36]	@ 0x24
    rb->max_size = max_size;
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000d10:	851a      	strh	r2, [r3, #40]	@ 0x28

    atomic_store_explicit(&rb->head, 0U, memory_order_release);
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	332a      	adds	r3, #42	@ 0x2a
 8000d16:	61fb      	str	r3, [r7, #28]
 8000d18:	2300      	movs	r3, #0
 8000d1a:	82fb      	strh	r3, [r7, #22]
 8000d1c:	8afa      	ldrh	r2, [r7, #22]
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	f3bf 8f5b 	dmb	ish
 8000d24:	801a      	strh	r2, [r3, #0]
    atomic_store_explicit(&rb->tail, 0U, memory_order_release);
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	332c      	adds	r3, #44	@ 0x2c
 8000d2a:	61bb      	str	r3, [r7, #24]
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	82bb      	strh	r3, [r7, #20]
 8000d30:	8aba      	ldrh	r2, [r7, #20]
 8000d32:	69bb      	ldr	r3, [r7, #24]
 8000d34:	f3bf 8f5b 	dmb	ish
 8000d38:	801a      	strh	r2, [r3, #0]
}
 8000d3a:	bf00      	nop
 8000d3c:	3720      	adds	r7, #32
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <RingBuffer_Put>:

_Bool RingBuffer_Put(s_RingBufferType * const rb, RingBufElement const el)
{
 8000d42:	b480      	push	{r7}
 8000d44:	b08b      	sub	sp, #44	@ 0x2c
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	70fb      	strb	r3, [r7, #3]
//	__disable_irq();
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_relaxed) + 1U;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	332a      	adds	r3, #42	@ 0x2a
 8000d52:	623b      	str	r3, [r7, #32]
 8000d54:	6a3b      	ldr	r3, [r7, #32]
 8000d56:	881b      	ldrh	r3, [r3, #0]
 8000d58:	b29b      	uxth	r3, r3
 8000d5a:	81fb      	strh	r3, [r7, #14]
 8000d5c:	89fb      	ldrh	r3, [r7, #14]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (head == rb->max_size)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000d66:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	d101      	bne.n	8000d70 <RingBuffer_Put+0x2e>
    {
        head = 0U;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }

    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_acquire);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	332c      	adds	r3, #44	@ 0x2c
 8000d74:	61fb      	str	r3, [r7, #28]
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	881b      	ldrh	r3, [r3, #0]
 8000d7a:	f3bf 8f5b 	dmb	ish
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	81bb      	strh	r3, [r7, #12]
 8000d82:	89bb      	ldrh	r3, [r7, #12]
 8000d84:	837b      	strh	r3, [r7, #26]
    if (head != tail) // buffer NOT full?
 8000d86:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d88:	8b7b      	ldrh	r3, [r7, #26]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d018      	beq.n	8000dc0 <RingBuffer_Put+0x7e>
    {
        rb->buffer[atomic_load_explicit(&rb->head, memory_order_relaxed)] = el;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	322a      	adds	r2, #42	@ 0x2a
 8000d96:	617a      	str	r2, [r7, #20]
 8000d98:	697a      	ldr	r2, [r7, #20]
 8000d9a:	8812      	ldrh	r2, [r2, #0]
 8000d9c:	b292      	uxth	r2, r2
 8000d9e:	817a      	strh	r2, [r7, #10]
 8000da0:	897a      	ldrh	r2, [r7, #10]
 8000da2:	4413      	add	r3, r2
 8000da4:	78fa      	ldrb	r2, [r7, #3]
 8000da6:	701a      	strb	r2, [r3, #0]
        atomic_store_explicit(&rb->head, head, memory_order_release);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	332a      	adds	r3, #42	@ 0x2a
 8000dac:	613b      	str	r3, [r7, #16]
 8000dae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000db0:	813b      	strh	r3, [r7, #8]
 8000db2:	893a      	ldrh	r2, [r7, #8]
 8000db4:	693b      	ldr	r3, [r7, #16]
 8000db6:	f3bf 8f5b 	dmb	ish
 8000dba:	801a      	strh	r2, [r3, #0]
//        __enable_irq();
        return true;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e000      	b.n	8000dc2 <RingBuffer_Put+0x80>
    }
    else
    {
//    	__enable_irq();
        return false;
 8000dc0:	2300      	movs	r3, #0
    }
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	372c      	adds	r7, #44	@ 0x2c
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr

08000dce <RingBuffer_Get>:

_Bool RingBuffer_Get(s_RingBufferType * const rb, RingBufElement *pel)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	b08b      	sub	sp, #44	@ 0x2c
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
 8000dd6:	6039      	str	r1, [r7, #0]
//	__disable_irq();
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	332c      	adds	r3, #44	@ 0x2c
 8000ddc:	623b      	str	r3, [r7, #32]
 8000dde:	6a3b      	ldr	r3, [r7, #32]
 8000de0:	881b      	ldrh	r3, [r3, #0]
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	827b      	strh	r3, [r7, #18]
 8000de6:	8a7b      	ldrh	r3, [r7, #18]
 8000de8:	84fb      	strh	r3, [r7, #38]	@ 0x26
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	332a      	adds	r3, #42	@ 0x2a
 8000dee:	61fb      	str	r3, [r7, #28]
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	881b      	ldrh	r3, [r3, #0]
 8000df4:	f3bf 8f5b 	dmb	ish
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	823b      	strh	r3, [r7, #16]
 8000dfc:	8a3b      	ldrh	r3, [r7, #16]
 8000dfe:	837b      	strh	r3, [r7, #26]
    if (head != tail)  // buffer NOT empty?
 8000e00:	8b7a      	ldrh	r2, [r7, #26]
 8000e02:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d01c      	beq.n	8000e42 <RingBuffer_Get+0x74>
    {
        *pel = rb->buffer[tail];
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e0c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e0e:	4413      	add	r3, r2
 8000e10:	781a      	ldrb	r2, [r3, #0]
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	701a      	strb	r2, [r3, #0]
        ++tail;
 8000e16:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e18:	3301      	adds	r3, #1
 8000e1a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (tail == rb->max_size)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000e20:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d101      	bne.n	8000e2a <RingBuffer_Get+0x5c>
        {
            tail = 0U;
 8000e26:	2300      	movs	r3, #0
 8000e28:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
        atomic_store_explicit(&rb->tail, tail, memory_order_release);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	332c      	adds	r3, #44	@ 0x2c
 8000e2e:	617b      	str	r3, [r7, #20]
 8000e30:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e32:	81fb      	strh	r3, [r7, #14]
 8000e34:	89fa      	ldrh	r2, [r7, #14]
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	f3bf 8f5b 	dmb	ish
 8000e3c:	801a      	strh	r2, [r3, #0]
//    	__enable_irq();
        return true;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e000      	b.n	8000e44 <RingBuffer_Get+0x76>
    }
    else
    {
//    	__enable_irq();
        return false;
 8000e42:	2300      	movs	r3, #0
    }
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	372c      	adds	r7, #44	@ 0x2c
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <RingBuffer_NumFreeSlots>:

// Function to calculate the number of free slots in the ring buffer.
// Note: We always leave one empty slot to distinguish between an empty and a full buffer.
RingBufCtr RingBuffer_NumFreeSlots(s_RingBufferType * const rb)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b089      	sub	sp, #36	@ 0x24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	332a      	adds	r3, #42	@ 0x2a
 8000e5c:	61fb      	str	r3, [r7, #28]
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	881b      	ldrh	r3, [r3, #0]
 8000e62:	f3bf 8f5b 	dmb	ish
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	823b      	strh	r3, [r7, #16]
 8000e6a:	8a3b      	ldrh	r3, [r7, #16]
 8000e6c:	837b      	strh	r3, [r7, #26]
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	332c      	adds	r3, #44	@ 0x2c
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	881b      	ldrh	r3, [r3, #0]
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	81fb      	strh	r3, [r7, #14]
 8000e7c:	89fb      	ldrh	r3, [r7, #14]
 8000e7e:	827b      	strh	r3, [r7, #18]

    if (head == tail)
 8000e80:	8b7a      	ldrh	r2, [r7, #26]
 8000e82:	8a7b      	ldrh	r3, [r7, #18]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d104      	bne.n	8000e92 <RingBuffer_NumFreeSlots+0x42>
    {
        return (RingBufCtr)(rb->max_size - 1U);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	e014      	b.n	8000ebc <RingBuffer_NumFreeSlots+0x6c>
    }
    else if (head < tail)
 8000e92:	8b7a      	ldrh	r2, [r7, #26]
 8000e94:	8a7b      	ldrh	r3, [r7, #18]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d206      	bcs.n	8000ea8 <RingBuffer_NumFreeSlots+0x58>
    {
        return (RingBufCtr)(tail - head - 1U);
 8000e9a:	8a7a      	ldrh	r2, [r7, #18]
 8000e9c:	8b7b      	ldrh	r3, [r7, #26]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	e009      	b.n	8000ebc <RingBuffer_NumFreeSlots+0x6c>
    }
    else
    {
        return (RingBufCtr)(rb->max_size + tail - head - 1U);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8000eac:	8a7b      	ldrh	r3, [r7, #18]
 8000eae:	4413      	add	r3, r2
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	8b7b      	ldrh	r3, [r7, #26]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	3b01      	subs	r3, #1
 8000eba:	b29b      	uxth	r3, r3
    }
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3724      	adds	r7, #36	@ 0x24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <RingBuffer_IsDataAvailable>:
    }
    return rb->buffer[tail];
}

_Bool RingBuffer_IsDataAvailable(s_RingBufferType * const rb)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b089      	sub	sp, #36	@ 0x24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	332a      	adds	r3, #42	@ 0x2a
 8000ed4:	61fb      	str	r3, [r7, #28]
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	881b      	ldrh	r3, [r3, #0]
 8000eda:	f3bf 8f5b 	dmb	ish
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	823b      	strh	r3, [r7, #16]
 8000ee2:	8a3b      	ldrh	r3, [r7, #16]
 8000ee4:	837b      	strh	r3, [r7, #26]
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	332c      	adds	r3, #44	@ 0x2c
 8000eea:	617b      	str	r3, [r7, #20]
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	881b      	ldrh	r3, [r3, #0]
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	81fb      	strh	r3, [r7, #14]
 8000ef4:	89fb      	ldrh	r3, [r7, #14]
 8000ef6:	827b      	strh	r3, [r7, #18]
    return (head != tail);
 8000ef8:	8b7a      	ldrh	r2, [r7, #26]
 8000efa:	8a7b      	ldrh	r3, [r7, #18]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	bf14      	ite	ne
 8000f00:	2301      	movne	r3, #1
 8000f02:	2300      	moveq	r3, #0
 8000f04:	b2db      	uxtb	r3, r3
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	@ 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
	...

08000f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	db0a      	blt.n	8000f3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	b2da      	uxtb	r2, r3
 8000f2c:	490c      	ldr	r1, [pc, #48]	@ (8000f60 <__NVIC_SetPriority+0x4c>)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	0112      	lsls	r2, r2, #4
 8000f34:	b2d2      	uxtb	r2, r2
 8000f36:	440b      	add	r3, r1
 8000f38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f3c:	e00a      	b.n	8000f54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	4908      	ldr	r1, [pc, #32]	@ (8000f64 <__NVIC_SetPriority+0x50>)
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	f003 030f 	and.w	r3, r3, #15
 8000f4a:	3b04      	subs	r3, #4
 8000f4c:	0112      	lsls	r2, r2, #4
 8000f4e:	b2d2      	uxtb	r2, r2
 8000f50:	440b      	add	r3, r1
 8000f52:	761a      	strb	r2, [r3, #24]
}
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	e000e100 	.word	0xe000e100
 8000f64:	e000ed00 	.word	0xe000ed00

08000f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f78:	d301      	bcc.n	8000f7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e00f      	b.n	8000f9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa8 <SysTick_Config+0x40>)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f86:	210f      	movs	r1, #15
 8000f88:	f04f 30ff 	mov.w	r0, #4294967295
 8000f8c:	f7ff ffc2 	bl	8000f14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f90:	4b05      	ldr	r3, [pc, #20]	@ (8000fa8 <SysTick_Config+0x40>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f96:	4b04      	ldr	r3, [pc, #16]	@ (8000fa8 <SysTick_Config+0x40>)
 8000f98:	2207      	movs	r2, #7
 8000f9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	e000e010 	.word	0xe000e010

08000fac <systick_timer_start>:

#include "systick.h"
#include "stm32f4xx.h"

void systick_timer_start(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
    // Reset SysTick counter value
   // SysTick->VAL = 0;

    // Enable SysTick counter
    SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8000fb0:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <systick_timer_start+0x1c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a04      	ldr	r2, [pc, #16]	@ (8000fc8 <systick_timer_start+0x1c>)
 8000fb6:	f043 0301 	orr.w	r3, r3, #1
 8000fba:	6013      	str	r3, [r2, #0]
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	e000e010 	.word	0xe000e010

08000fcc <systick_timer_init>:
    // Disable SysTick counter
   // SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
}

void systick_timer_init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
    // Set SysTick to trigger interrupt every 1ms
    SysTick_Config(SystemCoreClock/1000);
 8000fd0:	4b05      	ldr	r3, [pc, #20]	@ (8000fe8 <systick_timer_init+0x1c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a05      	ldr	r2, [pc, #20]	@ (8000fec <systick_timer_init+0x20>)
 8000fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fda:	099b      	lsrs	r3, r3, #6
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff ffc3 	bl	8000f68 <SysTick_Config>
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	200000d8 	.word	0x200000d8
 8000fec:	10624dd3 	.word	0x10624dd3

08000ff0 <LL_USART_IsActiveFlag_FE>:
  * @rmtoll SR           FE            LL_USART_IsActiveFlag_FE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 0302 	and.w	r3, r3, #2
 8001000:	2b02      	cmp	r3, #2
 8001002:	bf0c      	ite	eq
 8001004:	2301      	moveq	r3, #1
 8001006:	2300      	movne	r3, #0
 8001008:	b2db      	uxtb	r3, r3
}
 800100a:	4618      	mov	r0, r3
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <LL_USART_IsActiveFlag_NE>:
  * @rmtoll SR           NF            LL_USART_IsActiveFlag_NE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx)
{
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0304 	and.w	r3, r3, #4
 8001026:	2b04      	cmp	r3, #4
 8001028:	bf0c      	ite	eq
 800102a:	2301      	moveq	r3, #1
 800102c:	2300      	movne	r3, #0
 800102e:	b2db      	uxtb	r3, r3
}
 8001030:	4618      	mov	r0, r3
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <LL_USART_IsActiveFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_IsActiveFlag_ORE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f003 0308 	and.w	r3, r3, #8
 800104c:	2b08      	cmp	r3, #8
 800104e:	bf0c      	ite	eq
 8001050:	2301      	moveq	r3, #1
 8001052:	2300      	movne	r3, #0
 8001054:	b2db      	uxtb	r3, r3
}
 8001056:	4618      	mov	r0, r3
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 8001062:	b480      	push	{r7}
 8001064:	b083      	sub	sp, #12
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 0320 	and.w	r3, r3, #32
 8001072:	2b20      	cmp	r3, #32
 8001074:	bf0c      	ite	eq
 8001076:	2301      	moveq	r3, #1
 8001078:	2300      	movne	r3, #0
 800107a:	b2db      	uxtb	r3, r3
}
 800107c:	4618      	mov	r0, r3
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001098:	2b80      	cmp	r3, #128	@ 0x80
 800109a:	bf0c      	ite	eq
 800109c:	2301      	moveq	r3, #1
 800109e:	2300      	movne	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <LL_USART_ClearFlag_FE>:
  * @rmtoll SR           FE            LL_USART_ClearFlag_FE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
{
 80010ae:	b480      	push	{r7}
 80010b0:	b085      	sub	sp, #20
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80010bc:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80010c4:	68fb      	ldr	r3, [r7, #12]
}
 80010c6:	bf00      	nop
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <LL_USART_ClearFlag_NE>:
  * @rmtoll SR           NF            LL_USART_ClearFlag_NE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
{
 80010d2:	b480      	push	{r7}
 80010d4:	b085      	sub	sp, #20
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80010e0:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80010e8:	68fb      	ldr	r3, [r7, #12]
}
 80010ea:	bf00      	nop
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <LL_USART_ClearFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b085      	sub	sp, #20
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001104:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800110c:	68fb      	ldr	r3, [r7, #12]
}
 800110e:	bf00      	nop
 8001110:	3714      	adds	r7, #20
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800111a:	b480      	push	{r7}
 800111c:	b089      	sub	sp, #36	@ 0x24
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	330c      	adds	r3, #12
 8001126:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	e853 3f00 	ldrex	r3, [r3]
 800112e:	60bb      	str	r3, [r7, #8]
   return(result);
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	f043 0320 	orr.w	r3, r3, #32
 8001136:	61fb      	str	r3, [r7, #28]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	330c      	adds	r3, #12
 800113c:	69fa      	ldr	r2, [r7, #28]
 800113e:	61ba      	str	r2, [r7, #24]
 8001140:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001142:	6979      	ldr	r1, [r7, #20]
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	e841 2300 	strex	r3, r2, [r1]
 800114a:	613b      	str	r3, [r7, #16]
   return(result);
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d1e7      	bne.n	8001122 <LL_USART_EnableIT_RXNE+0x8>
}
 8001152:	bf00      	nop
 8001154:	bf00      	nop
 8001156:	3724      	adds	r7, #36	@ 0x24
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 8001160:	b480      	push	{r7}
 8001162:	b089      	sub	sp, #36	@ 0x24
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	330c      	adds	r3, #12
 800116c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	e853 3f00 	ldrex	r3, [r3]
 8001174:	60bb      	str	r3, [r7, #8]
   return(result);
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800117c:	61fb      	str	r3, [r7, #28]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	330c      	adds	r3, #12
 8001182:	69fa      	ldr	r2, [r7, #28]
 8001184:	61ba      	str	r2, [r7, #24]
 8001186:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001188:	6979      	ldr	r1, [r7, #20]
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	e841 2300 	strex	r3, r2, [r1]
 8001190:	613b      	str	r3, [r7, #16]
   return(result);
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d1e7      	bne.n	8001168 <LL_USART_EnableIT_TXE+0x8>
}
 8001198:	bf00      	nop
 800119a:	bf00      	nop
 800119c:	3724      	adds	r7, #36	@ 0x24
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <LL_USART_DisableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_DisableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b089      	sub	sp, #36	@ 0x24
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	330c      	adds	r3, #12
 80011b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	e853 3f00 	ldrex	r3, [r3]
 80011ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	f023 0320 	bic.w	r3, r3, #32
 80011c2:	61fb      	str	r3, [r7, #28]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	330c      	adds	r3, #12
 80011c8:	69fa      	ldr	r2, [r7, #28]
 80011ca:	61ba      	str	r2, [r7, #24]
 80011cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80011ce:	6979      	ldr	r1, [r7, #20]
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	e841 2300 	strex	r3, r2, [r1]
 80011d6:	613b      	str	r3, [r7, #16]
   return(result);
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d1e7      	bne.n	80011ae <LL_USART_DisableIT_RXNE+0x8>
}
 80011de:	bf00      	nop
 80011e0:	bf00      	nop
 80011e2:	3724      	adds	r7, #36	@ 0x24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b089      	sub	sp, #36	@ 0x24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	330c      	adds	r3, #12
 80011f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	e853 3f00 	ldrex	r3, [r3]
 8001200:	60bb      	str	r3, [r7, #8]
   return(result);
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001208:	61fb      	str	r3, [r7, #28]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	330c      	adds	r3, #12
 800120e:	69fa      	ldr	r2, [r7, #28]
 8001210:	61ba      	str	r2, [r7, #24]
 8001212:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001214:	6979      	ldr	r1, [r7, #20]
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	e841 2300 	strex	r3, r2, [r1]
 800121c:	613b      	str	r3, [r7, #16]
   return(result);
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d1e7      	bne.n	80011f4 <LL_USART_DisableIT_TXE+0x8>
}
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	3724      	adds	r7, #36	@ 0x24
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(const USART_TypeDef *USARTx)
{
 8001232:	b480      	push	{r7}
 8001234:	b083      	sub	sp, #12
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	68db      	ldr	r3, [r3, #12]
 800123e:	f003 0320 	and.w	r3, r3, #32
 8001242:	2b20      	cmp	r3, #32
 8001244:	bf0c      	ite	eq
 8001246:	2301      	moveq	r3, #1
 8001248:	2300      	movne	r3, #0
 800124a:	b2db      	uxtb	r3, r3
}
 800124c:	4618      	mov	r0, r3
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <LL_USART_IsEnabledIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_IsEnabledIT_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(const USART_TypeDef *USARTx)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001268:	2b80      	cmp	r3, #128	@ 0x80
 800126a:	bf0c      	ite	eq
 800126c:	2301      	moveq	r3, #1
 800126e:	2300      	movne	r3, #0
 8001270:	b2db      	uxtb	r3, r3
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 800127e:	b480      	push	{r7}
 8001280:	b083      	sub	sp, #12
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	b2db      	uxtb	r3, r3
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	460b      	mov	r3, r1
 80012a2:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80012a4:	78fa      	ldrb	r2, [r7, #3]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	605a      	str	r2, [r3, #4]
}
 80012aa:	bf00      	nop
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
	...

080012b8 <get_usart_buffer>:
    }
};

void store_char(unsigned char c, ring_buffer *buffer, USART_TypeDef *uart);

USART_Buffer* get_usart_buffer(USART_TypeDef *uart) {
 80012b8:	b480      	push	{r7}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < USART_COUNT; i++) {
 80012c0:	2300      	movs	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	e015      	b.n	80012f2 <get_usart_buffer+0x3a>
        if (usart_buffers[i].uart == uart) {
 80012c6:	4910      	ldr	r1, [pc, #64]	@ (8001308 <get_usart_buffer+0x50>)
 80012c8:	68fa      	ldr	r2, [r7, #12]
 80012ca:	4613      	mov	r3, r2
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	4413      	add	r3, r2
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	440b      	add	r3, r1
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d107      	bne.n	80012ec <get_usart_buffer+0x34>
            return &usart_buffers[i];
 80012dc:	68fa      	ldr	r2, [r7, #12]
 80012de:	4613      	mov	r3, r2
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	4413      	add	r3, r2
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	4a08      	ldr	r2, [pc, #32]	@ (8001308 <get_usart_buffer+0x50>)
 80012e8:	4413      	add	r3, r2
 80012ea:	e006      	b.n	80012fa <get_usart_buffer+0x42>
    for (int i = 0; i < USART_COUNT; i++) {
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	3301      	adds	r3, #1
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	dde6      	ble.n	80012c6 <get_usart_buffer+0xe>
        }
    }
    return NULL;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	20000000 	.word	0x20000000

0800130c <store_char>:
        LL_USART_EnableIT_ERROR(buffer->uart);
        LL_USART_EnableIT_RXNE(buffer->uart);
    }
}

void store_char(unsigned char c, ring_buffer *buffer, USART_TypeDef *uart) {
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	60b9      	str	r1, [r7, #8]
 8001316:	607a      	str	r2, [r7, #4]
 8001318:	73fb      	strb	r3, [r7, #15]
    int i = (buffer->head + 1) % buffer->size;
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	3301      	adds	r3, #1
 8001320:	68ba      	ldr	r2, [r7, #8]
 8001322:	68d2      	ldr	r2, [r2, #12]
 8001324:	fbb3 f1f2 	udiv	r1, r3, r2
 8001328:	fb01 f202 	mul.w	r2, r1, r2
 800132c:	1a9b      	subs	r3, r3, r2
 800132e:	617b      	str	r3, [r7, #20]

    if (i != buffer->tail) {
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	689a      	ldr	r2, [r3, #8]
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	429a      	cmp	r2, r3
 8001338:	d00f      	beq.n	800135a <store_char+0x4e>
        ATOMIC_BLOCK_START(uart);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7ff ff33 	bl	80011a6 <LL_USART_DisableIT_RXNE>
        buffer->buffer[buffer->head] = c;
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	4413      	add	r3, r2
 800134a:	7bfa      	ldrb	r2, [r7, #15]
 800134c:	701a      	strb	r2, [r3, #0]
        buffer->head = i;
 800134e:	697a      	ldr	r2, [r7, #20]
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	605a      	str	r2, [r3, #4]
        ATOMIC_BLOCK_END(uart);
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f7ff fee0 	bl	800111a <LL_USART_EnableIT_RXNE>
    }
}
 800135a:	bf00      	nop
 800135c:	3718      	adds	r7, #24
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <UART_WriteRing>:
        ATOMIC_BLOCK_END(uart);
        return c;
    }
}

void UART_WriteRing(USART_TypeDef *uart, int c) {
 8001362:	b580      	push	{r7, lr}
 8001364:	b086      	sub	sp, #24
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
 800136a:	6039      	str	r1, [r7, #0]
    USART_Buffer *buffer = get_usart_buffer(uart);
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f7ff ffa3 	bl	80012b8 <get_usart_buffer>
 8001372:	6178      	str	r0, [r7, #20]
    if (!buffer || c < 0) return;
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d02b      	beq.n	80013d2 <UART_WriteRing+0x70>
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	db28      	blt.n	80013d2 <UART_WriteRing+0x70>

    ring_buffer *tx_buffer = &buffer->tx_buffer;
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	3314      	adds	r3, #20
 8001384:	613b      	str	r3, [r7, #16]
    int i = (tx_buffer->head + 1) % tx_buffer->size;
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	3301      	adds	r3, #1
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	68d2      	ldr	r2, [r2, #12]
 8001390:	fbb3 f1f2 	udiv	r1, r3, r2
 8001394:	fb01 f202 	mul.w	r2, r1, r2
 8001398:	1a9b      	subs	r3, r3, r2
 800139a:	60fb      	str	r3, [r7, #12]

    ATOMIC_BLOCK_START(uart);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ff02 	bl	80011a6 <LL_USART_DisableIT_RXNE>
    while (i == tx_buffer->tail);
 80013a2:	bf00      	nop
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	689a      	ldr	r2, [r3, #8]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d0fa      	beq.n	80013a4 <UART_WriteRing+0x42>

    tx_buffer->buffer[tx_buffer->head] = (uint8_t)c;
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	4413      	add	r3, r2
 80013b8:	683a      	ldr	r2, [r7, #0]
 80013ba:	b2d2      	uxtb	r2, r2
 80013bc:	701a      	strb	r2, [r3, #0]
    tx_buffer->head = i;
 80013be:	68fa      	ldr	r2, [r7, #12]
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	605a      	str	r2, [r3, #4]
    ATOMIC_BLOCK_END(uart);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff fea8 	bl	800111a <LL_USART_EnableIT_RXNE>

    LL_USART_EnableIT_TXE(uart);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f7ff fec8 	bl	8001160 <LL_USART_EnableIT_TXE>
 80013d0:	e000      	b.n	80013d4 <UART_WriteRing+0x72>
    if (!buffer || c < 0) return;
 80013d2:	bf00      	nop
}
 80013d4:	3718      	adds	r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <UART_SendStringRing>:
}

/* sends the string to the uart
 */
void UART_SendStringRing (USART_TypeDef *uart, const char *s)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	b082      	sub	sp, #8
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
 80013e2:	6039      	str	r1, [r7, #0]
	while(*s) UART_WriteRing(uart, *s++);
 80013e4:	e007      	b.n	80013f6 <UART_SendStringRing+0x1c>
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	1c5a      	adds	r2, r3, #1
 80013ea:	603a      	str	r2, [r7, #0]
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	4619      	mov	r1, r3
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff ffb6 	bl	8001362 <UART_WriteRing>
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d1f3      	bne.n	80013e6 <UART_SendStringRing+0xc>
}
 80013fe:	bf00      	nop
 8001400:	bf00      	nop
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}

08001408 <UART_Ring_ISR>:
    memset(tx_buffer->buffer, '\0', tx_buffer->size);
    tx_buffer->head = 0;
    tx_buffer->tail = 0;
}

void UART_Ring_ISR(USART_TypeDef *uart) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
    USART_Buffer *buffer = get_usart_buffer(uart);
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f7ff ff51 	bl	80012b8 <get_usart_buffer>
 8001416:	6178      	str	r0, [r7, #20]
    if (!buffer) return;
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d068      	beq.n	80014f0 <UART_Ring_ISR+0xe8>

    ring_buffer *rx_buffer = &buffer->rx_buffer;
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	3304      	adds	r3, #4
 8001422:	613b      	str	r3, [r7, #16]
    ring_buffer *tx_buffer = &buffer->tx_buffer;
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	3314      	adds	r3, #20
 8001428:	60fb      	str	r3, [r7, #12]

    if ((LL_USART_IsActiveFlag_RXNE(uart) != RESET) && (LL_USART_IsEnabledIT_RXNE(uart) != RESET)) {
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f7ff fe19 	bl	8001062 <LL_USART_IsActiveFlag_RXNE>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d02d      	beq.n	8001492 <UART_Ring_ISR+0x8a>
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f7ff fefb 	bl	8001232 <LL_USART_IsEnabledIT_RXNE>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d027      	beq.n	8001492 <UART_Ring_ISR+0x8a>
        unsigned char data = LL_USART_ReceiveData8(uart);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff ff1b 	bl	800127e <LL_USART_ReceiveData8>
 8001448:	4603      	mov	r3, r0
 800144a:	72fb      	strb	r3, [r7, #11]

        if ((LL_USART_IsActiveFlag_ORE(uart) != RESET) ||
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff fdf5 	bl	800103c <LL_USART_IsActiveFlag_ORE>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d10b      	bne.n	8001470 <UART_Ring_ISR+0x68>
            (LL_USART_IsActiveFlag_FE(uart) != RESET) ||
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f7ff fdc9 	bl	8000ff0 <LL_USART_IsActiveFlag_FE>
 800145e:	4603      	mov	r3, r0
        if ((LL_USART_IsActiveFlag_ORE(uart) != RESET) ||
 8001460:	2b00      	cmp	r3, #0
 8001462:	d105      	bne.n	8001470 <UART_Ring_ISR+0x68>
            (LL_USART_IsActiveFlag_NE(uart) != RESET)) {
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f7ff fdd6 	bl	8001016 <LL_USART_IsActiveFlag_NE>
 800146a:	4603      	mov	r3, r0
            (LL_USART_IsActiveFlag_FE(uart) != RESET) ||
 800146c:	2b00      	cmp	r3, #0
 800146e:	d009      	beq.n	8001484 <UART_Ring_ISR+0x7c>
            LL_USART_ClearFlag_ORE(uart);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff fe40 	bl	80010f6 <LL_USART_ClearFlag_ORE>
            LL_USART_ClearFlag_FE(uart);
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f7ff fe19 	bl	80010ae <LL_USART_ClearFlag_FE>
            LL_USART_ClearFlag_NE(uart);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff fe28 	bl	80010d2 <LL_USART_ClearFlag_NE>
        } else {
        	store_char(data, rx_buffer, uart);
        }
        return;
 8001482:	e036      	b.n	80014f2 <UART_Ring_ISR+0xea>
        	store_char(data, rx_buffer, uart);
 8001484:	7afb      	ldrb	r3, [r7, #11]
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	6939      	ldr	r1, [r7, #16]
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff ff3e 	bl	800130c <store_char>
        return;
 8001490:	e02f      	b.n	80014f2 <UART_Ring_ISR+0xea>
    }

    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) && (LL_USART_IsEnabledIT_TXE(uart) != RESET)) {
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff fdf8 	bl	8001088 <LL_USART_IsActiveFlag_TXE>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d029      	beq.n	80014f2 <UART_Ring_ISR+0xea>
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f7ff feda 	bl	8001258 <LL_USART_IsEnabledIT_TXE>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d023      	beq.n	80014f2 <UART_Ring_ISR+0xea>
        if (tx_buffer->head == tx_buffer->tail) {
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	685a      	ldr	r2, [r3, #4]
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d103      	bne.n	80014be <UART_Ring_ISR+0xb6>
            LL_USART_DisableIT_TXE(uart);
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f7ff fe98 	bl	80011ec <LL_USART_DisableIT_TXE>
 80014bc:	e019      	b.n	80014f2 <UART_Ring_ISR+0xea>
        } else {
            unsigned char c = tx_buffer->buffer[tx_buffer->tail];
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	4413      	add	r3, r2
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	72bb      	strb	r3, [r7, #10]
            tx_buffer->tail = (tx_buffer->tail + 1) % tx_buffer->size;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	3301      	adds	r3, #1
 80014d2:	68fa      	ldr	r2, [r7, #12]
 80014d4:	68d2      	ldr	r2, [r2, #12]
 80014d6:	fbb3 f1f2 	udiv	r1, r3, r2
 80014da:	fb01 f202 	mul.w	r2, r1, r2
 80014de:	1a9a      	subs	r2, r3, r2
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	609a      	str	r2, [r3, #8]
            LL_USART_TransmitData8(uart, c);
 80014e4:	7abb      	ldrb	r3, [r7, #10]
 80014e6:	4619      	mov	r1, r3
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f7ff fed5 	bl	8001298 <LL_USART_TransmitData8>
 80014ee:	e000      	b.n	80014f2 <UART_Ring_ISR+0xea>
    if (!buffer) return;
 80014f0:	bf00      	nop
        }
    }
}
 80014f2:	3718      	adds	r7, #24
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <LL_USART_IsActiveFlag_FE>:
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0302 	and.w	r3, r3, #2
 8001508:	2b02      	cmp	r3, #2
 800150a:	bf0c      	ite	eq
 800150c:	2301      	moveq	r3, #1
 800150e:	2300      	movne	r3, #0
 8001510:	b2db      	uxtb	r3, r3
}
 8001512:	4618      	mov	r0, r3
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <LL_USART_IsActiveFlag_NE>:
{
 800151e:	b480      	push	{r7}
 8001520:	b083      	sub	sp, #12
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0304 	and.w	r3, r3, #4
 800152e:	2b04      	cmp	r3, #4
 8001530:	bf0c      	ite	eq
 8001532:	2301      	moveq	r3, #1
 8001534:	2300      	movne	r3, #0
 8001536:	b2db      	uxtb	r3, r3
}
 8001538:	4618      	mov	r0, r3
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <LL_USART_IsActiveFlag_ORE>:
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f003 0308 	and.w	r3, r3, #8
 8001554:	2b08      	cmp	r3, #8
 8001556:	bf0c      	ite	eq
 8001558:	2301      	moveq	r3, #1
 800155a:	2300      	movne	r3, #0
 800155c:	b2db      	uxtb	r3, r3
}
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <LL_USART_IsActiveFlag_RXNE>:
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0320 	and.w	r3, r3, #32
 800157a:	2b20      	cmp	r3, #32
 800157c:	bf0c      	ite	eq
 800157e:	2301      	moveq	r3, #1
 8001580:	2300      	movne	r3, #0
 8001582:	b2db      	uxtb	r3, r3
}
 8001584:	4618      	mov	r0, r3
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <LL_USART_IsActiveFlag_TXE>:
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015a0:	2b80      	cmp	r3, #128	@ 0x80
 80015a2:	bf0c      	ite	eq
 80015a4:	2301      	moveq	r3, #1
 80015a6:	2300      	movne	r3, #0
 80015a8:	b2db      	uxtb	r3, r3
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr

080015b6 <LL_USART_ClearFlag_FE>:
{
 80015b6:	b480      	push	{r7}
 80015b8:	b085      	sub	sp, #20
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80015c4:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80015cc:	68fb      	ldr	r3, [r7, #12]
}
 80015ce:	bf00      	nop
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <LL_USART_ClearFlag_NE>:
{
 80015da:	b480      	push	{r7}
 80015dc:	b085      	sub	sp, #20
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80015e8:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80015f0:	68fb      	ldr	r3, [r7, #12]
}
 80015f2:	bf00      	nop
 80015f4:	3714      	adds	r7, #20
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr

080015fe <LL_USART_ClearFlag_ORE>:
{
 80015fe:	b480      	push	{r7}
 8001600:	b085      	sub	sp, #20
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800160c:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001614:	68fb      	ldr	r3, [r7, #12]
}
 8001616:	bf00      	nop
 8001618:	3714      	adds	r7, #20
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <LL_USART_EnableIT_RXNE>:
{
 8001622:	b480      	push	{r7}
 8001624:	b089      	sub	sp, #36	@ 0x24
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	330c      	adds	r3, #12
 800162e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	e853 3f00 	ldrex	r3, [r3]
 8001636:	60bb      	str	r3, [r7, #8]
   return(result);
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	f043 0320 	orr.w	r3, r3, #32
 800163e:	61fb      	str	r3, [r7, #28]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	330c      	adds	r3, #12
 8001644:	69fa      	ldr	r2, [r7, #28]
 8001646:	61ba      	str	r2, [r7, #24]
 8001648:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800164a:	6979      	ldr	r1, [r7, #20]
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	e841 2300 	strex	r3, r2, [r1]
 8001652:	613b      	str	r3, [r7, #16]
   return(result);
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1e7      	bne.n	800162a <LL_USART_EnableIT_RXNE+0x8>
}
 800165a:	bf00      	nop
 800165c:	bf00      	nop
 800165e:	3724      	adds	r7, #36	@ 0x24
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <LL_USART_EnableIT_TXE>:
{
 8001668:	b480      	push	{r7}
 800166a:	b089      	sub	sp, #36	@ 0x24
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	330c      	adds	r3, #12
 8001674:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	e853 3f00 	ldrex	r3, [r3]
 800167c:	60bb      	str	r3, [r7, #8]
   return(result);
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001684:	61fb      	str	r3, [r7, #28]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	330c      	adds	r3, #12
 800168a:	69fa      	ldr	r2, [r7, #28]
 800168c:	61ba      	str	r2, [r7, #24]
 800168e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001690:	6979      	ldr	r1, [r7, #20]
 8001692:	69ba      	ldr	r2, [r7, #24]
 8001694:	e841 2300 	strex	r3, r2, [r1]
 8001698:	613b      	str	r3, [r7, #16]
   return(result);
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1e7      	bne.n	8001670 <LL_USART_EnableIT_TXE+0x8>
}
 80016a0:	bf00      	nop
 80016a2:	bf00      	nop
 80016a4:	3724      	adds	r7, #36	@ 0x24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <LL_USART_DisableIT_TXE>:
{
 80016ae:	b480      	push	{r7}
 80016b0:	b089      	sub	sp, #36	@ 0x24
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	330c      	adds	r3, #12
 80016ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	e853 3f00 	ldrex	r3, [r3]
 80016c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80016ca:	61fb      	str	r3, [r7, #28]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	330c      	adds	r3, #12
 80016d0:	69fa      	ldr	r2, [r7, #28]
 80016d2:	61ba      	str	r2, [r7, #24]
 80016d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80016d6:	6979      	ldr	r1, [r7, #20]
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	e841 2300 	strex	r3, r2, [r1]
 80016de:	613b      	str	r3, [r7, #16]
   return(result);
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1e7      	bne.n	80016b6 <LL_USART_DisableIT_TXE+0x8>
}
 80016e6:	bf00      	nop
 80016e8:	bf00      	nop
 80016ea:	3724      	adds	r7, #36	@ 0x24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <LL_USART_IsEnabledIT_RXNE>:
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	f003 0320 	and.w	r3, r3, #32
 8001704:	2b20      	cmp	r3, #32
 8001706:	bf0c      	ite	eq
 8001708:	2301      	moveq	r3, #1
 800170a:	2300      	movne	r3, #0
 800170c:	b2db      	uxtb	r3, r3
}
 800170e:	4618      	mov	r0, r3
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <LL_USART_IsEnabledIT_TXE>:
{
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800172a:	2b80      	cmp	r3, #128	@ 0x80
 800172c:	bf0c      	ite	eq
 800172e:	2301      	moveq	r3, #1
 8001730:	2300      	movne	r3, #0
 8001732:	b2db      	uxtb	r3, r3
}
 8001734:	4618      	mov	r0, r3
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <LL_USART_ReceiveData8>:
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	b2db      	uxtb	r3, r3
}
 800174e:	4618      	mov	r0, r3
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr

0800175a <LL_USART_TransmitData8>:
{
 800175a:	b480      	push	{r7}
 800175c:	b083      	sub	sp, #12
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
 8001762:	460b      	mov	r3, r1
 8001764:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001766:	78fa      	ldrb	r2, [r7, #3]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	605a      	str	r2, [r3, #4]
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <UART_Driver_Get>:
/*************************************************
 *                  HELPER                       *
 *************************************************/

static UART_Driver_t *UART_Driver_Get(USART_TypeDef *uart)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < UART_DRIVER_COUNT; i++)
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	e013      	b.n	80017ae <UART_Driver_Get+0x36>
    {
        if (uart_drivers[i].uart == uart)
 8001786:	4a0f      	ldr	r2, [pc, #60]	@ (80017c4 <UART_Driver_Get+0x4c>)
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2164      	movs	r1, #100	@ 0x64
 800178c:	fb01 f303 	mul.w	r3, r1, r3
 8001790:	4413      	add	r3, r2
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	429a      	cmp	r2, r3
 8001798:	d106      	bne.n	80017a8 <UART_Driver_Get+0x30>
        {
            return &uart_drivers[i];
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2264      	movs	r2, #100	@ 0x64
 800179e:	fb02 f303 	mul.w	r3, r2, r3
 80017a2:	4a08      	ldr	r2, [pc, #32]	@ (80017c4 <UART_Driver_Get+0x4c>)
 80017a4:	4413      	add	r3, r2
 80017a6:	e006      	b.n	80017b6 <UART_Driver_Get+0x3e>
    for (int i = 0; i < UART_DRIVER_COUNT; i++)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	3301      	adds	r3, #1
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	dde8      	ble.n	8001786 <UART_Driver_Get+0xe>
        }
    }
    return NULL;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3714      	adds	r7, #20
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	20000048 	.word	0x20000048

080017c8 <UART_Driver_Init>:
/*************************************************
 *                    Init                       *
 *************************************************/

Std_ReturnType UART_Driver_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af02      	add	r7, sp, #8
    RingBuffer_Create(&uart_drivers[0].rx_buffer, 1, "UART6_RX", uart6_rx_data, UART6_BUFFER_SIZE);
 80017ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001800 <UART_Driver_Init+0x38>)
 80017d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001804 <UART_Driver_Init+0x3c>)
 80017d8:	2101      	movs	r1, #1
 80017da:	480b      	ldr	r0, [pc, #44]	@ (8001808 <UART_Driver_Init+0x40>)
 80017dc:	f7ff fa7e 	bl	8000cdc <RingBuffer_Create>
    RingBuffer_Create(&uart_drivers[0].tx_buffer, 2, "UART6_TX", uart6_tx_data, UART6_BUFFER_SIZE);
 80017e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017e4:	9300      	str	r3, [sp, #0]
 80017e6:	4b09      	ldr	r3, [pc, #36]	@ (800180c <UART_Driver_Init+0x44>)
 80017e8:	4a09      	ldr	r2, [pc, #36]	@ (8001810 <UART_Driver_Init+0x48>)
 80017ea:	2102      	movs	r1, #2
 80017ec:	4809      	ldr	r0, [pc, #36]	@ (8001814 <UART_Driver_Init+0x4c>)
 80017ee:	f7ff fa75 	bl	8000cdc <RingBuffer_Create>

//    LL_USART_EnableIT_ERROR(USART6);
    LL_USART_EnableIT_RXNE(USART6);
 80017f2:	4809      	ldr	r0, [pc, #36]	@ (8001818 <UART_Driver_Init+0x50>)
 80017f4:	f7ff ff15 	bl	8001622 <LL_USART_EnableIT_RXNE>

    return E_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	20000f6c 	.word	0x20000f6c
 8001804:	08008b8c 	.word	0x08008b8c
 8001808:	2000004c 	.word	0x2000004c
 800180c:	2000136c 	.word	0x2000136c
 8001810:	08008b98 	.word	0x08008b98
 8001814:	2000007c 	.word	0x2000007c
 8001818:	40011400 	.word	0x40011400

0800181c <UART_Driver_Read>:
/*************************************************
 *                     API                       *
 *************************************************/

int UART_Driver_Read(USART_TypeDef *uart)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff ffa7 	bl	8001778 <UART_Driver_Get>
 800182a:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d102      	bne.n	8001838 <UART_Driver_Read+0x1c>
        return -1;
 8001832:	f04f 33ff 	mov.w	r3, #4294967295
 8001836:	e00e      	b.n	8001856 <UART_Driver_Read+0x3a>

    RingBufElement data;
    if (RingBuffer_Get(&driver->rx_buffer, &data))
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	3304      	adds	r3, #4
 800183c:	f107 020b 	add.w	r2, r7, #11
 8001840:	4611      	mov	r1, r2
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff fac3 	bl	8000dce <RingBuffer_Get>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <UART_Driver_Read+0x36>
    {
        return data;
 800184e:	7afb      	ldrb	r3, [r7, #11]
 8001850:	e001      	b.n	8001856 <UART_Driver_Read+0x3a>
    }
    return -1;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001856:	4618      	mov	r0, r3
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <UART_Driver_Write>:

void UART_Driver_Write(USART_TypeDef *uart, uint8_t data)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b084      	sub	sp, #16
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
 8001866:	460b      	mov	r3, r1
 8001868:	70fb      	strb	r3, [r7, #3]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f7ff ff84 	bl	8001778 <UART_Driver_Get>
 8001870:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d011      	beq.n	800189c <UART_Driver_Write+0x3e>
        return;

    while (!RingBuffer_Put(&driver->tx_buffer, data))
 8001878:	bf00      	nop
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	3334      	adds	r3, #52	@ 0x34
 800187e:	78fa      	ldrb	r2, [r7, #3]
 8001880:	4611      	mov	r1, r2
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff fa5d 	bl	8000d42 <RingBuffer_Put>
 8001888:	4603      	mov	r3, r0
 800188a:	f083 0301 	eor.w	r3, r3, #1
 800188e:	b2db      	uxtb	r3, r3
 8001890:	2b00      	cmp	r3, #0
 8001892:	d1f2      	bne.n	800187a <UART_Driver_Write+0x1c>
    {
        // vTaskDelay(pdMS_TO_TICKS(1));
    }
    LL_USART_EnableIT_TXE(uart);
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7ff fee7 	bl	8001668 <LL_USART_EnableIT_TXE>
 800189a:	e000      	b.n	800189e <UART_Driver_Write+0x40>
        return;
 800189c:	bf00      	nop
}
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <UART_Driver_IsDataAvailable>:
        str++;
    }
}

_Bool UART_Driver_IsDataAvailable(USART_TypeDef *uart)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f7ff ff63 	bl	8001778 <UART_Driver_Get>
 80018b2:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <UART_Driver_IsDataAvailable+0x1a>
        return false;
 80018ba:	2300      	movs	r3, #0
 80018bc:	e005      	b.n	80018ca <UART_Driver_IsDataAvailable+0x26>

    return RingBuffer_IsDataAvailable(&driver->rx_buffer);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	3304      	adds	r3, #4
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fb00 	bl	8000ec8 <RingBuffer_IsDataAvailable>
 80018c8:	4603      	mov	r3, r0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <UART_Driver_TXNumFreeSlots>:

uint16_t UART_Driver_TXNumFreeSlots(USART_TypeDef *uart)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b084      	sub	sp, #16
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7ff ff4c 	bl	8001778 <UART_Driver_Get>
 80018e0:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d101      	bne.n	80018ec <UART_Driver_TXNumFreeSlots+0x1a>
        return 0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	e006      	b.n	80018fa <UART_Driver_TXNumFreeSlots+0x28>

    return (uint16_t)RingBuffer_NumFreeSlots(&driver->tx_buffer);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	3334      	adds	r3, #52	@ 0x34
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff faad 	bl	8000e50 <RingBuffer_NumFreeSlots>
 80018f6:	4603      	mov	r3, r0
 80018f8:	bf00      	nop
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <UART_Driver_ISR>:
    UART_Driver_FlushRx(uart);
    UART_Driver_FlushTx(uart);
}

void UART_Driver_ISR(USART_TypeDef *uart)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	b084      	sub	sp, #16
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f7ff ff34 	bl	8001778 <UART_Driver_Get>
 8001910:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d053      	beq.n	80019c0 <UART_Driver_ISR+0xbe>
        return;

    if ((LL_USART_IsActiveFlag_RXNE(uart) != RESET) &&
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7ff fe26 	bl	800156a <LL_USART_IsActiveFlag_RXNE>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d02c      	beq.n	800197e <UART_Driver_ISR+0x7c>
        (LL_USART_IsEnabledIT_RXNE(uart) != RESET))
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f7ff fee5 	bl	80016f4 <LL_USART_IsEnabledIT_RXNE>
 800192a:	4603      	mov	r3, r0
    if ((LL_USART_IsActiveFlag_RXNE(uart) != RESET) &&
 800192c:	2b00      	cmp	r3, #0
 800192e:	d026      	beq.n	800197e <UART_Driver_ISR+0x7c>
    {
        uint8_t data = LL_USART_ReceiveData8(uart);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f7ff ff05 	bl	8001740 <LL_USART_ReceiveData8>
 8001936:	4603      	mov	r3, r0
 8001938:	72fb      	strb	r3, [r7, #11]

        if (LL_USART_IsActiveFlag_ORE(uart))
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff fe02 	bl	8001544 <LL_USART_IsActiveFlag_ORE>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d002      	beq.n	800194c <UART_Driver_ISR+0x4a>
        {
            LL_USART_ClearFlag_ORE(uart);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7ff fe59 	bl	80015fe <LL_USART_ClearFlag_ORE>
        }
        if (LL_USART_IsActiveFlag_FE(uart))
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f7ff fdd3 	bl	80014f8 <LL_USART_IsActiveFlag_FE>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d002      	beq.n	800195e <UART_Driver_ISR+0x5c>
        {
            LL_USART_ClearFlag_FE(uart);
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff fe2c 	bl	80015b6 <LL_USART_ClearFlag_FE>
        }
        if (LL_USART_IsActiveFlag_NE(uart))
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f7ff fddd 	bl	800151e <LL_USART_IsActiveFlag_NE>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d002      	beq.n	8001970 <UART_Driver_ISR+0x6e>
        {
            LL_USART_ClearFlag_NE(uart);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f7ff fe35 	bl	80015da <LL_USART_ClearFlag_NE>
        }
        RingBuffer_Put(&driver->rx_buffer, data);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	3304      	adds	r3, #4
 8001974:	7afa      	ldrb	r2, [r7, #11]
 8001976:	4611      	mov	r1, r2
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff f9e2 	bl	8000d42 <RingBuffer_Put>
    }

    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) &&
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f7ff fe06 	bl	8001590 <LL_USART_IsActiveFlag_TXE>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d01b      	beq.n	80019c2 <UART_Driver_ISR+0xc0>
        (LL_USART_IsEnabledIT_TXE(uart) != RESET))
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7ff fec5 	bl	800171a <LL_USART_IsEnabledIT_TXE>
 8001990:	4603      	mov	r3, r0
    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) &&
 8001992:	2b00      	cmp	r3, #0
 8001994:	d015      	beq.n	80019c2 <UART_Driver_ISR+0xc0>
    {
        uint8_t tx_data;
        if (RingBuffer_Get(&driver->tx_buffer, &tx_data))
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	3334      	adds	r3, #52	@ 0x34
 800199a:	f107 020a 	add.w	r2, r7, #10
 800199e:	4611      	mov	r1, r2
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff fa14 	bl	8000dce <RingBuffer_Get>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d005      	beq.n	80019b8 <UART_Driver_ISR+0xb6>
        {
            LL_USART_TransmitData8(uart, tx_data);
 80019ac:	7abb      	ldrb	r3, [r7, #10]
 80019ae:	4619      	mov	r1, r3
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f7ff fed2 	bl	800175a <LL_USART_TransmitData8>
 80019b6:	e004      	b.n	80019c2 <UART_Driver_ISR+0xc0>
        }
        else
        {
            LL_USART_DisableIT_TXE(uart);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f7ff fe78 	bl	80016ae <LL_USART_DisableIT_TXE>
 80019be:	e000      	b.n	80019c2 <UART_Driver_ISR+0xc0>
        return;
 80019c0:	bf00      	nop
        }
    }
}
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	683a      	ldr	r2, [r7, #0]
 80019d6:	619a      	str	r2, [r3, #24]
}
 80019d8:	bf00      	nop
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	041a      	lsls	r2, r3, #16
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	619a      	str	r2, [r3, #24]
}
 80019f6:	bf00      	nop
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
	...

08001a04 <LED_Status_Init>:
		480									// taskTick
	},
};

void LED_Status_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
    s_led_display_status.led_green = 0;
 8001a08:	4a0a      	ldr	r2, [pc, #40]	@ (8001a34 <LED_Status_Init+0x30>)
 8001a0a:	7813      	ldrb	r3, [r2, #0]
 8001a0c:	f023 0301 	bic.w	r3, r3, #1
 8001a10:	7013      	strb	r3, [r2, #0]
    s_led_display_status.led_blue = 0;
 8001a12:	4a08      	ldr	r2, [pc, #32]	@ (8001a34 <LED_Status_Init+0x30>)
 8001a14:	7813      	ldrb	r3, [r2, #0]
 8001a16:	f023 0302 	bic.w	r3, r3, #2
 8001a1a:	7013      	strb	r3, [r2, #0]
    s_led_display_status.state = EXP_POWERUP;
 8001a1c:	4a05      	ldr	r2, [pc, #20]	@ (8001a34 <LED_Status_Init+0x30>)
 8001a1e:	7813      	ldrb	r3, [r2, #0]
 8001a20:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 8001a24:	7013      	strb	r3, [r2, #0]
	status_led_led_green_on();
 8001a26:	f000 f8d5 	bl	8001bd4 <status_led_led_green_on>
	status_led_led_blue_on();
 8001a2a:	f000 f8eb 	bl	8001c04 <status_led_led_blue_on>



}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20001770 	.word	0x20001770

08001a38 <status_led_update>:
#include "min_command.h"
#include "min_process.h"

uint8_t payload[10];
void	status_led_update(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
	switch (s_led_display_status.state) {
 8001a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a70 <status_led_update+0x38>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d00c      	beq.n	8001a64 <status_led_update+0x2c>
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	dc0d      	bgt.n	8001a6a <status_led_update+0x32>
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d002      	beq.n	8001a58 <status_led_update+0x20>
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d003      	beq.n	8001a5e <status_led_update+0x26>
		break;
	case EXP_ERROR:
		status_led_error();
		break;
	default:
		break;
 8001a56:	e008      	b.n	8001a6a <status_led_update+0x32>
		status_led_powerup();
 8001a58:	f000 f80c 	bl	8001a74 <status_led_powerup>
		break;
 8001a5c:	e006      	b.n	8001a6c <status_led_update+0x34>
		status_led_normal();
 8001a5e:	f000 f851 	bl	8001b04 <status_led_normal>
		break;
 8001a62:	e003      	b.n	8001a6c <status_led_update+0x34>
		status_led_error();
 8001a64:	f000 f870 	bl	8001b48 <status_led_error>
		break;
 8001a68:	e000      	b.n	8001a6c <status_led_update+0x34>
		break;
 8001a6a:	bf00      	nop
	}
//	MIN_Handler_NTC_TEMP_CMD(&EXP_MinCtx, payload, 10);
}
 8001a6c:	bf00      	nop
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	20001770 	.word	0x20001770

08001a74 <status_led_powerup>:

static void status_led_powerup(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
	if (s_led_display_status.led_green && s_led_display_status.led_blue) {
 8001a78:	4b21      	ldr	r3, [pc, #132]	@ (8001b00 <status_led_powerup+0x8c>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d020      	beq.n	8001ac8 <status_led_powerup+0x54>
 8001a86:	4b1e      	ldr	r3, [pc, #120]	@ (8001b00 <status_led_powerup+0x8c>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d019      	beq.n	8001ac8 <status_led_powerup+0x54>
		if (SCH_TIM_HasCompleted(SCH_TIM_LED)) {
 8001a94:	2000      	movs	r0, #0
 8001a96:	f005 fd75 	bl	8007584 <SCH_TIM_HasCompleted>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d02d      	beq.n	8001afc <status_led_powerup+0x88>
			s_led_display_status.led_green = 0;
 8001aa0:	4a17      	ldr	r2, [pc, #92]	@ (8001b00 <status_led_powerup+0x8c>)
 8001aa2:	7813      	ldrb	r3, [r2, #0]
 8001aa4:	f023 0301 	bic.w	r3, r3, #1
 8001aa8:	7013      	strb	r3, [r2, #0]
			s_led_display_status.led_blue = 0;
 8001aaa:	4a15      	ldr	r2, [pc, #84]	@ (8001b00 <status_led_powerup+0x8c>)
 8001aac:	7813      	ldrb	r3, [r2, #0]
 8001aae:	f023 0302 	bic.w	r3, r3, #2
 8001ab2:	7013      	strb	r3, [r2, #0]
			status_led_led_green_off();
 8001ab4:	f000 f89a 	bl	8001bec <status_led_led_green_off>
			status_led_led_blue_off();
 8001ab8:	f000 f8b0 	bl	8001c1c <status_led_led_blue_off>
			SCH_TIM_Start(SCH_TIM_LED, POWERUP_PERIOD);
 8001abc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	f005 fd49 	bl	8007558 <SCH_TIM_Start>
		if (SCH_TIM_HasCompleted(SCH_TIM_LED)) {
 8001ac6:	e019      	b.n	8001afc <status_led_powerup+0x88>
		}
	} else {
		if (SCH_TIM_HasCompleted(SCH_TIM_LED)) {
 8001ac8:	2000      	movs	r0, #0
 8001aca:	f005 fd5b 	bl	8007584 <SCH_TIM_HasCompleted>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d013      	beq.n	8001afc <status_led_powerup+0x88>
			s_led_display_status.led_green = 1;
 8001ad4:	4a0a      	ldr	r2, [pc, #40]	@ (8001b00 <status_led_powerup+0x8c>)
 8001ad6:	7813      	ldrb	r3, [r2, #0]
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	7013      	strb	r3, [r2, #0]
			s_led_display_status.led_blue = 1;
 8001ade:	4a08      	ldr	r2, [pc, #32]	@ (8001b00 <status_led_powerup+0x8c>)
 8001ae0:	7813      	ldrb	r3, [r2, #0]
 8001ae2:	f043 0302 	orr.w	r3, r3, #2
 8001ae6:	7013      	strb	r3, [r2, #0]
			status_led_led_green_on();
 8001ae8:	f000 f874 	bl	8001bd4 <status_led_led_green_on>
			status_led_led_blue_on();
 8001aec:	f000 f88a 	bl	8001c04 <status_led_led_blue_on>
			SCH_TIM_Start(SCH_TIM_LED, POWERUP_PERIOD);
 8001af0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001af4:	2000      	movs	r0, #0
 8001af6:	f005 fd2f 	bl	8007558 <SCH_TIM_Start>
		}
	}
}
 8001afa:	e7ff      	b.n	8001afc <status_led_powerup+0x88>
 8001afc:	bf00      	nop
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20001770 	.word	0x20001770

08001b04 <status_led_normal>:

static void status_led_normal(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
	// vit tm
	LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8001b08:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b0c:	480d      	ldr	r0, [pc, #52]	@ (8001b44 <status_led_normal+0x40>)
 8001b0e:	f7ff ff69 	bl	80019e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8001b12:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b16:	480b      	ldr	r0, [pc, #44]	@ (8001b44 <status_led_normal+0x40>)
 8001b18:	f7ff ff56 	bl	80019c8 <LL_GPIO_SetOutputPin>
	LL_mDelay(500);
 8001b1c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b20:	f005 fcba 	bl	8007498 <LL_mDelay>
	LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8001b24:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b28:	4806      	ldr	r0, [pc, #24]	@ (8001b44 <status_led_normal+0x40>)
 8001b2a:	f7ff ff5b 	bl	80019e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8001b2e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b32:	4804      	ldr	r0, [pc, #16]	@ (8001b44 <status_led_normal+0x40>)
 8001b34:	f7ff ff48 	bl	80019c8 <LL_GPIO_SetOutputPin>
	LL_mDelay(500);
 8001b38:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b3c:	f005 fcac 	bl	8007498 <LL_mDelay>
}
 8001b40:	bf00      	nop
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40021000 	.word	0x40021000

08001b48 <status_led_error>:

static void status_led_error(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
	if (s_led_display_status.led_green && s_led_display_status.led_blue) {
 8001b4c:	4b20      	ldr	r3, [pc, #128]	@ (8001bd0 <status_led_error+0x88>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d01f      	beq.n	8001b9a <status_led_error+0x52>
 8001b5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd0 <status_led_error+0x88>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d018      	beq.n	8001b9a <status_led_error+0x52>
		if (SCH_TIM_HasCompleted(SCH_TIM_LED)) {
 8001b68:	2000      	movs	r0, #0
 8001b6a:	f005 fd0b 	bl	8007584 <SCH_TIM_HasCompleted>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d02b      	beq.n	8001bcc <status_led_error+0x84>
			s_led_display_status.led_green = 0;
 8001b74:	4a16      	ldr	r2, [pc, #88]	@ (8001bd0 <status_led_error+0x88>)
 8001b76:	7813      	ldrb	r3, [r2, #0]
 8001b78:	f023 0301 	bic.w	r3, r3, #1
 8001b7c:	7013      	strb	r3, [r2, #0]
			s_led_display_status.led_blue = 0;
 8001b7e:	4a14      	ldr	r2, [pc, #80]	@ (8001bd0 <status_led_error+0x88>)
 8001b80:	7813      	ldrb	r3, [r2, #0]
 8001b82:	f023 0302 	bic.w	r3, r3, #2
 8001b86:	7013      	strb	r3, [r2, #0]
			status_led_led_green_off();
 8001b88:	f000 f830 	bl	8001bec <status_led_led_green_off>
			status_led_led_blue_off();
 8001b8c:	f000 f846 	bl	8001c1c <status_led_led_blue_off>
			SCH_TIM_Start(SCH_TIM_LED, ERROR_PERIOD);
 8001b90:	2132      	movs	r1, #50	@ 0x32
 8001b92:	2000      	movs	r0, #0
 8001b94:	f005 fce0 	bl	8007558 <SCH_TIM_Start>
		if (SCH_TIM_HasCompleted(SCH_TIM_LED)) {
 8001b98:	e018      	b.n	8001bcc <status_led_error+0x84>
		}
	} else {
		if (SCH_TIM_HasCompleted(SCH_TIM_LED)) {
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	f005 fcf2 	bl	8007584 <SCH_TIM_HasCompleted>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d012      	beq.n	8001bcc <status_led_error+0x84>
			s_led_display_status.led_green = 1;
 8001ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd0 <status_led_error+0x88>)
 8001ba8:	7813      	ldrb	r3, [r2, #0]
 8001baa:	f043 0301 	orr.w	r3, r3, #1
 8001bae:	7013      	strb	r3, [r2, #0]
			s_led_display_status.led_blue = 1;
 8001bb0:	4a07      	ldr	r2, [pc, #28]	@ (8001bd0 <status_led_error+0x88>)
 8001bb2:	7813      	ldrb	r3, [r2, #0]
 8001bb4:	f043 0302 	orr.w	r3, r3, #2
 8001bb8:	7013      	strb	r3, [r2, #0]
			status_led_led_green_on();
 8001bba:	f000 f80b 	bl	8001bd4 <status_led_led_green_on>
			status_led_led_blue_on();
 8001bbe:	f000 f821 	bl	8001c04 <status_led_led_blue_on>
			SCH_TIM_Start(SCH_TIM_LED, ERROR_PERIOD);
 8001bc2:	2132      	movs	r1, #50	@ 0x32
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f005 fcc7 	bl	8007558 <SCH_TIM_Start>
		}
	}
}
 8001bca:	e7ff      	b.n	8001bcc <status_led_error+0x84>
 8001bcc:	bf00      	nop
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20001770 	.word	0x20001770

08001bd4 <status_led_led_green_on>:

static void status_led_led_green_on(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8001bd8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bdc:	4802      	ldr	r0, [pc, #8]	@ (8001be8 <status_led_led_green_on+0x14>)
 8001bde:	f7ff fef3 	bl	80019c8 <LL_GPIO_SetOutputPin>
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40021000 	.word	0x40021000

08001bec <status_led_led_green_off>:
static void status_led_led_green_off(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8001bf0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bf4:	4802      	ldr	r0, [pc, #8]	@ (8001c00 <status_led_led_green_off+0x14>)
 8001bf6:	f7ff fef5 	bl	80019e4 <LL_GPIO_ResetOutputPin>
}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	40021000 	.word	0x40021000

08001c04 <status_led_led_blue_on>:
static void status_led_led_blue_on(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8001c08:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c0c:	4802      	ldr	r0, [pc, #8]	@ (8001c18 <status_led_led_blue_on+0x14>)
 8001c0e:	f7ff fedb 	bl	80019c8 <LL_GPIO_SetOutputPin>
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40021000 	.word	0x40021000

08001c1c <status_led_led_blue_off>:
static void status_led_led_blue_off(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8001c20:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c24:	4802      	ldr	r0, [pc, #8]	@ (8001c30 <status_led_led_blue_off+0x14>)
 8001c26:	f7ff fedd 	bl	80019e4 <LL_GPIO_ResetOutputPin>
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40021000 	.word	0x40021000

08001c34 <LED_Status_CreateTask>:

void	LED_Status_CreateTask(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
	SCH_TASK_CreateTask(&s_task_context.taskHandle, &s_task_context.taskProperty);
 8001c38:	4902      	ldr	r1, [pc, #8]	@ (8001c44 <LED_Status_CreateTask+0x10>)
 8001c3a:	4803      	ldr	r0, [pc, #12]	@ (8001c48 <LED_Status_CreateTask+0x14>)
 8001c3c:	f005 fcb8 	bl	80075b0 <SCH_TASK_CreateTask>
}
 8001c40:	bf00      	nop
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	200000b0 	.word	0x200000b0
 8001c48:	200000ac 	.word	0x200000ac

08001c4c <crc32_init_context>:
static uint32_t now;
static void send_reset(struct min_context *self);
#endif

static void crc32_init_context(struct crc32_context *context)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
    context->crc = 0xffffffffU;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f04f 32ff 	mov.w	r2, #4294967295
 8001c5a:	601a      	str	r2, [r3, #0]
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <crc32_step>:

static void crc32_step(struct crc32_context *context, uint8_t byte)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	460b      	mov	r3, r1
 8001c72:	70fb      	strb	r3, [r7, #3]
    uint32_t j;
    context->crc ^= byte;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	78fb      	ldrb	r3, [r7, #3]
 8001c7a:	405a      	eors	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	601a      	str	r2, [r3, #0]
    for (j = 0; j < 8; j++) {
 8001c80:	2300      	movs	r3, #0
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	e011      	b.n	8001caa <crc32_step+0x42>
        uint32_t mask = (uint32_t) - (context->crc & 1U);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	425b      	negs	r3, r3
 8001c90:	60bb      	str	r3, [r7, #8]
        context->crc = (context->crc >> 1) ^ (0xedb88320U & mask);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	085a      	lsrs	r2, r3, #1
 8001c98:	68b9      	ldr	r1, [r7, #8]
 8001c9a:	4b09      	ldr	r3, [pc, #36]	@ (8001cc0 <crc32_step+0x58>)
 8001c9c:	400b      	ands	r3, r1
 8001c9e:	405a      	eors	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	601a      	str	r2, [r3, #0]
    for (j = 0; j < 8; j++) {
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	60fb      	str	r3, [r7, #12]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2b07      	cmp	r3, #7
 8001cae:	d9ea      	bls.n	8001c86 <crc32_step+0x1e>
    }
}
 8001cb0:	bf00      	nop
 8001cb2:	bf00      	nop
 8001cb4:	3714      	adds	r7, #20
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	edb88320 	.word	0xedb88320

08001cc4 <crc32_finalize>:

static uint32_t crc32_finalize(struct crc32_context *context)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
    return ~context->crc;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	43db      	mvns	r3, r3
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <stuffed_tx_byte>:

static void stuffed_tx_byte(struct min_context *self, uint8_t byte, bool crc)
{
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b082      	sub	sp, #8
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	70fb      	strb	r3, [r7, #3]
 8001cea:	4613      	mov	r3, r2
 8001cec:	70bb      	strb	r3, [r7, #2]
    // Transmit the byte
    min_tx_byte(self->port, byte);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8001cf4:	78fa      	ldrb	r2, [r7, #3]
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 fe95 	bl	8002a28 <min_tx_byte>
    if (crc) {
 8001cfe:	78bb      	ldrb	r3, [r7, #2]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d007      	beq.n	8001d14 <stuffed_tx_byte+0x36>
        crc32_step(&self->tx_checksum, byte);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001d0a:	78fa      	ldrb	r2, [r7, #3]
 8001d0c:	4611      	mov	r1, r2
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff ffaa 	bl	8001c68 <crc32_step>
    }

    // See if an additional stuff byte is needed
    if (byte == HEADER_BYTE) {
 8001d14:	78fb      	ldrb	r3, [r7, #3]
 8001d16:	2baa      	cmp	r3, #170	@ 0xaa
 8001d18:	d118      	bne.n	8001d4c <stuffed_tx_byte+0x6e>
        if (--self->tx_header_byte_countdown == 0) {
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 8001d20:	3b01      	subs	r3, #1
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d10f      	bne.n	8001d54 <stuffed_tx_byte+0x76>
            min_tx_byte(self->port, STUFF_BYTE); // Stuff byte
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8001d3a:	2155      	movs	r1, #85	@ 0x55
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f000 fe73 	bl	8002a28 <min_tx_byte>
            self->tx_header_byte_countdown = 2U;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2202      	movs	r2, #2
 8001d46:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
        }
    } else {
        self->tx_header_byte_countdown = 2U;
    }
}
 8001d4a:	e003      	b.n	8001d54 <stuffed_tx_byte+0x76>
        self->tx_header_byte_countdown = 2U;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2202      	movs	r2, #2
 8001d50:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
}
 8001d54:	bf00      	nop
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <on_wire_bytes>:

static void on_wire_bytes(struct min_context *self, uint8_t id_control, uint8_t seq, uint8_t const *payload_base, uint16_t payload_offset, uint16_t payload_mask, uint8_t payload_len)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	607b      	str	r3, [r7, #4]
 8001d66:	460b      	mov	r3, r1
 8001d68:	72fb      	strb	r3, [r7, #11]
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	72bb      	strb	r3, [r7, #10]
    uint8_t n, i;
    uint32_t checksum;

    self->tx_header_byte_countdown = 2U;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2202      	movs	r2, #2
 8001d72:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
    crc32_init_context(&self->tx_checksum);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff ff65 	bl	8001c4c <crc32_init_context>

    min_tx_start(self->port);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f000 fe63 	bl	8002a54 <min_tx_start>

    // Header is 3 bytes; because unstuffed will reset receiver immediately
    min_tx_byte(self->port, HEADER_BYTE);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8001d94:	21aa      	movs	r1, #170	@ 0xaa
 8001d96:	4618      	mov	r0, r3
 8001d98:	f000 fe46 	bl	8002a28 <min_tx_byte>
    min_tx_byte(self->port, HEADER_BYTE);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8001da2:	21aa      	movs	r1, #170	@ 0xaa
 8001da4:	4618      	mov	r0, r3
 8001da6:	f000 fe3f 	bl	8002a28 <min_tx_byte>
    min_tx_byte(self->port, HEADER_BYTE);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8001db0:	21aa      	movs	r1, #170	@ 0xaa
 8001db2:	4618      	mov	r0, r3
 8001db4:	f000 fe38 	bl	8002a28 <min_tx_byte>

    stuffed_tx_byte(self, id_control, true);
 8001db8:	7afb      	ldrb	r3, [r7, #11]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	68f8      	ldr	r0, [r7, #12]
 8001dc0:	f7ff ff8d 	bl	8001cde <stuffed_tx_byte>
    if (id_control & 0x80U) {
 8001dc4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	da05      	bge.n	8001dd8 <on_wire_bytes+0x7c>
        // Send the sequence number if it is a transport frame
        stuffed_tx_byte(self, seq, true);
 8001dcc:	7abb      	ldrb	r3, [r7, #10]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f7ff ff83 	bl	8001cde <stuffed_tx_byte>
    }

    stuffed_tx_byte(self, payload_len, true);
 8001dd8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001ddc:	2201      	movs	r2, #1
 8001dde:	4619      	mov	r1, r3
 8001de0:	68f8      	ldr	r0, [r7, #12]
 8001de2:	f7ff ff7c 	bl	8001cde <stuffed_tx_byte>

    for (i = 0, n = payload_len; n > 0; n--, i++) {
 8001de6:	2300      	movs	r3, #0
 8001de8:	75bb      	strb	r3, [r7, #22]
 8001dea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001dee:	75fb      	strb	r3, [r7, #23]
 8001df0:	e015      	b.n	8001e1e <on_wire_bytes+0xc2>
        stuffed_tx_byte(self, payload_base[payload_offset], true);
 8001df2:	8c3b      	ldrh	r3, [r7, #32]
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	4413      	add	r3, r2
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	68f8      	ldr	r0, [r7, #12]
 8001e00:	f7ff ff6d 	bl	8001cde <stuffed_tx_byte>
        payload_offset++;
 8001e04:	8c3b      	ldrh	r3, [r7, #32]
 8001e06:	3301      	adds	r3, #1
 8001e08:	843b      	strh	r3, [r7, #32]
        payload_offset &= payload_mask;
 8001e0a:	8c3a      	ldrh	r2, [r7, #32]
 8001e0c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001e0e:	4013      	ands	r3, r2
 8001e10:	843b      	strh	r3, [r7, #32]
    for (i = 0, n = payload_len; n > 0; n--, i++) {
 8001e12:	7dfb      	ldrb	r3, [r7, #23]
 8001e14:	3b01      	subs	r3, #1
 8001e16:	75fb      	strb	r3, [r7, #23]
 8001e18:	7dbb      	ldrb	r3, [r7, #22]
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	75bb      	strb	r3, [r7, #22]
 8001e1e:	7dfb      	ldrb	r3, [r7, #23]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1e6      	bne.n	8001df2 <on_wire_bytes+0x96>
    }

    checksum = crc32_finalize(&self->tx_checksum);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff ff4a 	bl	8001cc4 <crc32_finalize>
 8001e30:	6138      	str	r0, [r7, #16]

    // Network order is big-endian. A decent C compiler will spot that this
    // is extracting bytes and will use efficient instructions.
    stuffed_tx_byte(self, (uint8_t)((checksum >> 24) & 0xffU), false);
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	0e1b      	lsrs	r3, r3, #24
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2200      	movs	r2, #0
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	68f8      	ldr	r0, [r7, #12]
 8001e3e:	f7ff ff4e 	bl	8001cde <stuffed_tx_byte>
    stuffed_tx_byte(self, (uint8_t)((checksum >> 16) & 0xffU), false);
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	0c1b      	lsrs	r3, r3, #16
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	2200      	movs	r2, #0
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	68f8      	ldr	r0, [r7, #12]
 8001e4e:	f7ff ff46 	bl	8001cde <stuffed_tx_byte>
    stuffed_tx_byte(self, (uint8_t)((checksum >> 8) & 0xffU), false);
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	0a1b      	lsrs	r3, r3, #8
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2200      	movs	r2, #0
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	68f8      	ldr	r0, [r7, #12]
 8001e5e:	f7ff ff3e 	bl	8001cde <stuffed_tx_byte>
    stuffed_tx_byte(self, (uint8_t)((checksum >> 0) & 0xffU), false);
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2200      	movs	r2, #0
 8001e68:	4619      	mov	r1, r3
 8001e6a:	68f8      	ldr	r0, [r7, #12]
 8001e6c:	f7ff ff37 	bl	8001cde <stuffed_tx_byte>

    // Ensure end-of-frame doesn't contain 0xaa and confuse search for start-of-frame
    min_tx_byte(self->port, EOF_BYTE);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8001e76:	2155      	movs	r1, #85	@ 0x55
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f000 fdd5 	bl	8002a28 <min_tx_byte>

    min_tx_finished(self->port);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8001e84:	4618      	mov	r0, r3
 8001e86:	f000 fdf0 	bl	8002a6a <min_tx_finished>
}
 8001e8a:	bf00      	nop
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
	...

08001e94 <transport_fifo_pop>:

#ifdef TRANSPORT_PROTOCOL

// Pops frame from front of queue, reclaims its ring buffer space
static void transport_fifo_pop(struct min_context *self)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
#ifdef ASSERTION_CHECKING
    assert(self->transport_fifo.n_frames != 0);
#endif
    struct transport_frame *frame = &self->transport_fifo.frames[self->transport_fifo.head_idx];
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	4413      	add	r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	4413      	add	r3, r2
 8001eb0:	60fb      	str	r3, [r7, #12]
    min_debug_print("Popping frame id=%d seq=%d\n", frame->min_id, frame->seq);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	79db      	ldrb	r3, [r3, #7]
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	7a1b      	ldrb	r3, [r3, #8]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	4815      	ldr	r0, [pc, #84]	@ (8001f14 <transport_fifo_pop+0x80>)
 8001ec0:	f000 fd8c 	bl	80029dc <min_debug_print>

#ifdef ASSERTION_CHECKING
    assert(self->transport_fifo.n_ring_buffer_bytes >= frame->payload_len);
#endif

    self->transport_fifo.n_frames--;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	b2da      	uxtb	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    self->transport_fifo.head_idx++;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8001eda:	3301      	adds	r3, #1
 8001edc:	b2da      	uxtb	r2, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    self->transport_fifo.head_idx &= TRANSPORT_FIFO_SIZE_FRAMES_MASK;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    self->transport_fifo.n_ring_buffer_bytes -= frame->payload_len;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	@ 0xdc
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	7992      	ldrb	r2, [r2, #6]
 8001f00:	1a9b      	subs	r3, r3, r2
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
}
 8001f0a:	bf00      	nop
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	08008ba4 	.word	0x08008ba4

08001f18 <transport_fifo_push>:

// Claim a buffer slot from the FIFO. Returns 0 if there is no space.
static struct transport_frame *transport_fifo_push(struct min_context *self, uint16_t data_size)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	460b      	mov	r3, r1
 8001f22:	807b      	strh	r3, [r7, #2]
    // A frame is only queued if there aren't too many frames in the FIFO and there is space in the
    // data ring buffer.
    struct transport_frame *ret = 0;
 8001f24:	2300      	movs	r3, #0
 8001f26:	60fb      	str	r3, [r7, #12]
    if (self->transport_fifo.n_frames < TRANSPORT_FIFO_MAX_FRAMES) {
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8001f2e:	2b0f      	cmp	r3, #15
 8001f30:	d872      	bhi.n	8002018 <transport_fifo_push+0x100>
        // Is there space in the ring buffer for the frame payload?
        if (self->transport_fifo.n_ring_buffer_bytes <= TRANSPORT_FIFO_MAX_FRAME_DATA - data_size) {
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	@ 0xdc
 8001f38:	461a      	mov	r2, r3
 8001f3a:	887b      	ldrh	r3, [r7, #2]
 8001f3c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d860      	bhi.n	8002006 <transport_fifo_push+0xee>
            self->transport_fifo.n_frames++;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	b2da      	uxtb	r2, r3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            if (self->transport_fifo.n_frames > self->transport_fifo.n_frames_max) {
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f893 20e2 	ldrb.w	r2, [r3, #226]	@ 0xe2
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d905      	bls.n	8001f70 <transport_fifo_push+0x58>
                // High-water mark of FIFO (for diagnostic purposes)
                self->transport_fifo.n_frames_max = self->transport_fifo.n_frames;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f893 20e2 	ldrb.w	r2, [r3, #226]	@ 0xe2
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            }
            // Create FIFO entry
            ret = &(self->transport_fifo.frames[self->transport_fifo.tail_idx]);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8001f76:	461a      	mov	r2, r3
 8001f78:	4613      	mov	r3, r2
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	4413      	add	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	4413      	add	r3, r2
 8001f84:	60fb      	str	r3, [r7, #12]
            ret->payload_offset = self->transport_fifo.ring_buffer_tail_offset;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f8b3 20e0 	ldrh.w	r2, [r3, #224]	@ 0xe0
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	809a      	strh	r2, [r3, #4]

            // Claim ring buffer space
            self->transport_fifo.n_ring_buffer_bytes += data_size;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	@ 0xdc
 8001f96:	887b      	ldrh	r3, [r7, #2]
 8001f98:	4413      	add	r3, r2
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
            if (self->transport_fifo.n_ring_buffer_bytes > self->transport_fifo.n_ring_buffer_bytes_max) {
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	@ 0xdc
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f8b3 30de 	ldrh.w	r3, [r3, #222]	@ 0xde
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d905      	bls.n	8001fbe <transport_fifo_push+0xa6>
                // High-water mark of ring buffer usage (for diagnostic purposes)
                self->transport_fifo.n_ring_buffer_bytes_max = self->transport_fifo.n_ring_buffer_bytes;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	@ 0xdc
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f8a3 20de 	strh.w	r2, [r3, #222]	@ 0xde
            }
            self->transport_fifo.ring_buffer_tail_offset += data_size;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f8b3 20e0 	ldrh.w	r2, [r3, #224]	@ 0xe0
 8001fc4:	887b      	ldrh	r3, [r7, #2]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	b29a      	uxth	r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f8a3 20e0 	strh.w	r2, [r3, #224]	@ 0xe0
            self->transport_fifo.ring_buffer_tail_offset &= TRANSPORT_FIFO_SIZE_FRAME_DATA_MASK;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f8b3 30e0 	ldrh.w	r3, [r3, #224]	@ 0xe0
 8001fd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f8a3 20e0 	strh.w	r2, [r3, #224]	@ 0xe0

            // Claim FIFO space
            self->transport_fifo.tail_idx++;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8001fe8:	3301      	adds	r3, #1
 8001fea:	b2da      	uxtb	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
            self->transport_fifo.tail_idx &= TRANSPORT_FIFO_SIZE_FRAMES_MASK;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8001ff8:	f003 030f 	and.w	r3, r3, #15
 8001ffc:	b2da      	uxtb	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
 8002004:	e00b      	b.n	800201e <transport_fifo_push+0x106>
        } else {
            min_debug_print("No FIFO payload space: data_size=%d, n_ring_buffer_bytes=%d\n", data_size, self->transport_fifo.n_ring_buffer_bytes);
 8002006:	8879      	ldrh	r1, [r7, #2]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	@ 0xdc
 800200e:	461a      	mov	r2, r3
 8002010:	4805      	ldr	r0, [pc, #20]	@ (8002028 <transport_fifo_push+0x110>)
 8002012:	f000 fce3 	bl	80029dc <min_debug_print>
 8002016:	e002      	b.n	800201e <transport_fifo_push+0x106>
        }
    } else {
        min_debug_print("No FIFO frame slots\n");
 8002018:	4804      	ldr	r0, [pc, #16]	@ (800202c <transport_fifo_push+0x114>)
 800201a:	f000 fcdf 	bl	80029dc <min_debug_print>
    }
    return ret;
 800201e:	68fb      	ldr	r3, [r7, #12]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	08008bc0 	.word	0x08008bc0
 800202c:	08008c00 	.word	0x08008c00

08002030 <transport_fifo_get>:

// Return the nth frame in the FIFO
static struct transport_frame *transport_fifo_get(struct min_context *self, uint8_t n)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	460b      	mov	r3, r1
 800203a:	70fb      	strb	r3, [r7, #3]
    uint8_t idx = self->transport_fifo.head_idx;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002042:	73fb      	strb	r3, [r7, #15]
    return &self->transport_fifo.frames[(idx + n) & TRANSPORT_FIFO_SIZE_FRAMES_MASK];
 8002044:	7bfa      	ldrb	r2, [r7, #15]
 8002046:	78fb      	ldrb	r3, [r7, #3]
 8002048:	4413      	add	r3, r2
 800204a:	b2db      	uxtb	r3, r3
 800204c:	f003 020f 	and.w	r2, r3, #15
 8002050:	4613      	mov	r3, r2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	4413      	add	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	4413      	add	r3, r2
}
 800205c:	4618      	mov	r0, r3
 800205e:	3714      	adds	r7, #20
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <transport_fifo_send>:

// Sends the given frame to the serial line
static void transport_fifo_send(struct min_context *self, struct transport_frame *frame)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af04      	add	r7, sp, #16
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
    min_debug_print("transport_fifo_send: min_id=%d, seq=%d, payload_len=%d\n", frame->min_id, frame->seq, frame->payload_len);
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	79db      	ldrb	r3, [r3, #7]
 8002076:	4619      	mov	r1, r3
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	7a1b      	ldrb	r3, [r3, #8]
 800207c:	461a      	mov	r2, r3
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	799b      	ldrb	r3, [r3, #6]
 8002082:	4810      	ldr	r0, [pc, #64]	@ (80020c4 <transport_fifo_send+0x5c>)
 8002084:	f000 fcaa 	bl	80029dc <min_debug_print>
    on_wire_bytes(self, frame->min_id | (uint8_t)0x80U, frame->seq, payloads_ring_buffer, frame->payload_offset, TRANSPORT_FIFO_SIZE_FRAME_DATA_MASK, frame->payload_len);
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	79db      	ldrb	r3, [r3, #7]
 800208c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002090:	b2d9      	uxtb	r1, r3
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	7a18      	ldrb	r0, [r3, #8]
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	889b      	ldrh	r3, [r3, #4]
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	7992      	ldrb	r2, [r2, #6]
 800209e:	9202      	str	r2, [sp, #8]
 80020a0:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80020a4:	9201      	str	r2, [sp, #4]
 80020a6:	9300      	str	r3, [sp, #0]
 80020a8:	4b07      	ldr	r3, [pc, #28]	@ (80020c8 <transport_fifo_send+0x60>)
 80020aa:	4602      	mov	r2, r0
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f7ff fe55 	bl	8001d5c <on_wire_bytes>
    frame->last_sent_time_ms = now;
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <transport_fifo_send+0x64>)
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	601a      	str	r2, [r3, #0]
}
 80020ba:	bf00      	nop
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	08008c18 	.word	0x08008c18
 80020c8:	20001774 	.word	0x20001774
 80020cc:	20001b74 	.word	0x20001b74

080020d0 <send_ack>:

// We don't queue an ACK frame - we send it straight away (if there's space to do so)
static void send_ack(struct min_context *self)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af04      	add	r7, sp, #16
 80020d6:	6078      	str	r0, [r7, #4]
    // In the embedded end we don't reassemble out-of-order frames and so never ask for retransmits. Payload is
    // always the same as the sequence number.
    min_debug_print("send ACK: seq=%d\n", self->transport_fifo.rn);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 80020de:	4619      	mov	r1, r3
 80020e0:	4811      	ldr	r0, [pc, #68]	@ (8002128 <send_ack+0x58>)
 80020e2:	f000 fc7b 	bl	80029dc <min_debug_print>
    if (ON_WIRE_SIZE(0) <= min_tx_space(self->port)) {
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80020ec:	4618      	mov	r0, r3
 80020ee:	f000 fc8b 	bl	8002a08 <min_tx_space>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b0a      	cmp	r3, #10
 80020f6:	d913      	bls.n	8002120 <send_ack+0x50>
        on_wire_bytes(self, ACK, self->transport_fifo.rn, &self->transport_fifo.rn, 0, 0xffU, 1U);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f893 20e8 	ldrb.w	r2, [r3, #232]	@ 0xe8
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	33e8      	adds	r3, #232	@ 0xe8
 8002102:	2101      	movs	r1, #1
 8002104:	9102      	str	r1, [sp, #8]
 8002106:	21ff      	movs	r1, #255	@ 0xff
 8002108:	9101      	str	r1, [sp, #4]
 800210a:	2100      	movs	r1, #0
 800210c:	9100      	str	r1, [sp, #0]
 800210e:	21ff      	movs	r1, #255	@ 0xff
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f7ff fe23 	bl	8001d5c <on_wire_bytes>
        self->transport_fifo.last_sent_ack_time_ms = now;
 8002116:	4b05      	ldr	r3, [pc, #20]	@ (800212c <send_ack+0x5c>)
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    }
}
 8002120:	bf00      	nop
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	08008c50 	.word	0x08008c50
 800212c:	20001b74 	.word	0x20001b74

08002130 <send_reset>:

// We don't queue an RESET frame - we send it straight away (if there's space to do so)
static void send_reset(struct min_context *self)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b086      	sub	sp, #24
 8002134:	af04      	add	r7, sp, #16
 8002136:	6078      	str	r0, [r7, #4]
    min_debug_print("send RESET\n");
 8002138:	480d      	ldr	r0, [pc, #52]	@ (8002170 <send_reset+0x40>)
 800213a:	f000 fc4f 	bl	80029dc <min_debug_print>
    if (ON_WIRE_SIZE(0) <= min_tx_space(self->port)) {
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8002144:	4618      	mov	r0, r3
 8002146:	f000 fc5f 	bl	8002a08 <min_tx_space>
 800214a:	4603      	mov	r3, r0
 800214c:	2b0a      	cmp	r3, #10
 800214e:	d90b      	bls.n	8002168 <send_reset+0x38>
        on_wire_bytes(self, RESET, 0, 0, 0, 0, 0);
 8002150:	2300      	movs	r3, #0
 8002152:	9302      	str	r3, [sp, #8]
 8002154:	2300      	movs	r3, #0
 8002156:	9301      	str	r3, [sp, #4]
 8002158:	2300      	movs	r3, #0
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	2300      	movs	r3, #0
 800215e:	2200      	movs	r2, #0
 8002160:	21fe      	movs	r1, #254	@ 0xfe
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f7ff fdfa 	bl	8001d5c <on_wire_bytes>
    }
}
 8002168:	bf00      	nop
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	08008c64 	.word	0x08008c64

08002174 <transport_fifo_reset>:

static void transport_fifo_reset(struct min_context *self)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
    // Clear down the transmission FIFO queue
    self->transport_fifo.n_frames = 0;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    self->transport_fifo.head_idx = 0;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    self->transport_fifo.tail_idx = 0;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
    self->transport_fifo.n_ring_buffer_bytes = 0;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
    self->transport_fifo.ring_buffer_tail_offset = 0;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f8a3 20e0 	strh.w	r2, [r3, #224]	@ 0xe0
    self->transport_fifo.sn_max = 0;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    self->transport_fifo.sn_min = 0;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
    self->transport_fifo.rn = 0;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2200      	movs	r2, #0
 80021b8:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8

    // Reset the timers
    self->transport_fifo.last_received_anything_ms = now;
 80021bc:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <transport_fifo_reset+0x70>)
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    self->transport_fifo.last_sent_ack_time_ms = now;
 80021c6:	4b07      	ldr	r3, [pc, #28]	@ (80021e4 <transport_fifo_reset+0x70>)
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    self->transport_fifo.last_received_frame_ms = 0;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	20001b74 	.word	0x20001b74

080021e8 <min_transport_reset>:

void min_transport_reset(struct min_context *self, bool inform_other_side)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	460b      	mov	r3, r1
 80021f2:	70fb      	strb	r3, [r7, #3]
    min_debug_print("Resetting %s other side\n", inform_other_side ? "and informing" : "without informing");
 80021f4:	78fb      	ldrb	r3, [r7, #3]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <min_transport_reset+0x16>
 80021fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002224 <min_transport_reset+0x3c>)
 80021fc:	e000      	b.n	8002200 <min_transport_reset+0x18>
 80021fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002228 <min_transport_reset+0x40>)
 8002200:	4619      	mov	r1, r3
 8002202:	480a      	ldr	r0, [pc, #40]	@ (800222c <min_transport_reset+0x44>)
 8002204:	f000 fbea 	bl	80029dc <min_debug_print>
    if (inform_other_side) {
 8002208:	78fb      	ldrb	r3, [r7, #3]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d002      	beq.n	8002214 <min_transport_reset+0x2c>
        // Tell the other end we have gone away
        send_reset(self);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7ff ff8e 	bl	8002130 <send_reset>
    }

    // Throw our frames away
    transport_fifo_reset(self);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f7ff ffad 	bl	8002174 <transport_fifo_reset>
}
 800221a:	bf00      	nop
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	08008c70 	.word	0x08008c70
 8002228:	08008c80 	.word	0x08008c80
 800222c:	08008c94 	.word	0x08008c94

08002230 <min_queue_frame>:

// Queues a MIN ID / payload frame into the outgoing FIFO
// API call.
// Returns true if the frame was queued OK.
bool min_queue_frame(struct min_context *self, uint8_t min_id, uint8_t const *payload, uint8_t payload_len)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b088      	sub	sp, #32
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	607a      	str	r2, [r7, #4]
 800223a:	461a      	mov	r2, r3
 800223c:	460b      	mov	r3, r1
 800223e:	72fb      	strb	r3, [r7, #11]
 8002240:	4613      	mov	r3, r2
 8002242:	72bb      	strb	r3, [r7, #10]
    struct transport_frame *frame = transport_fifo_push(self, payload_len); // Claim a FIFO slot, reserve space for payload
 8002244:	7abb      	ldrb	r3, [r7, #10]
 8002246:	b29b      	uxth	r3, r3
 8002248:	4619      	mov	r1, r3
 800224a:	68f8      	ldr	r0, [r7, #12]
 800224c:	f7ff fe64 	bl	8001f18 <transport_fifo_push>
 8002250:	6178      	str	r0, [r7, #20]

    // We are just queueing here: the poll() function puts the frame into the window and on to the wire
    if (frame != 0) {
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d02b      	beq.n	80022b0 <min_queue_frame+0x80>
        uint32_t i;
        // Copy frame details into frame slot, copy payload into ring buffer
        frame->min_id = min_id & (uint8_t)0x3FU;
 8002258:	7afb      	ldrb	r3, [r7, #11]
 800225a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800225e:	b2da      	uxtb	r2, r3
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	71da      	strb	r2, [r3, #7]
        frame->payload_len = payload_len;
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	7aba      	ldrb	r2, [r7, #10]
 8002268:	719a      	strb	r2, [r3, #6]

        uint16_t payload_offset = frame->payload_offset;
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	889b      	ldrh	r3, [r3, #4]
 800226e:	837b      	strh	r3, [r7, #26]
        for (i = 0; i < payload_len; i++) {
 8002270:	2300      	movs	r3, #0
 8002272:	61fb      	str	r3, [r7, #28]
 8002274:	e010      	b.n	8002298 <min_queue_frame+0x68>
            payloads_ring_buffer[payload_offset] = payload[i];
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	441a      	add	r2, r3
 800227c:	8b7b      	ldrh	r3, [r7, #26]
 800227e:	7811      	ldrb	r1, [r2, #0]
 8002280:	4a11      	ldr	r2, [pc, #68]	@ (80022c8 <min_queue_frame+0x98>)
 8002282:	54d1      	strb	r1, [r2, r3]
            payload_offset++;
 8002284:	8b7b      	ldrh	r3, [r7, #26]
 8002286:	3301      	adds	r3, #1
 8002288:	837b      	strh	r3, [r7, #26]
            payload_offset &= TRANSPORT_FIFO_SIZE_FRAME_DATA_MASK;
 800228a:	8b7b      	ldrh	r3, [r7, #26]
 800228c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002290:	837b      	strh	r3, [r7, #26]
        for (i = 0; i < payload_len; i++) {
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	3301      	adds	r3, #1
 8002296:	61fb      	str	r3, [r7, #28]
 8002298:	7abb      	ldrb	r3, [r7, #10]
 800229a:	69fa      	ldr	r2, [r7, #28]
 800229c:	429a      	cmp	r2, r3
 800229e:	d3ea      	bcc.n	8002276 <min_queue_frame+0x46>
        }
        min_debug_print("Queued ID=%d, len=%d\n", min_id, payload_len);
 80022a0:	7afb      	ldrb	r3, [r7, #11]
 80022a2:	7aba      	ldrb	r2, [r7, #10]
 80022a4:	4619      	mov	r1, r3
 80022a6:	4809      	ldr	r0, [pc, #36]	@ (80022cc <min_queue_frame+0x9c>)
 80022a8:	f000 fb98 	bl	80029dc <min_debug_print>
        return true;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e007      	b.n	80022c0 <min_queue_frame+0x90>
    } else {
        self->transport_fifo.dropped_frames++;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80022b6:	1c5a      	adds	r2, r3, #1
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
        return false;
 80022be:	2300      	movs	r3, #0
    }
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3720      	adds	r7, #32
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	20001774 	.word	0x20001774
 80022cc:	08008cb0 	.word	0x08008cb0

080022d0 <min_queue_has_space_for_frame>:

bool min_queue_has_space_for_frame(struct min_context *self, uint8_t payload_len)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	460b      	mov	r3, r1
 80022da:	70fb      	strb	r3, [r7, #3]
    return self->transport_fifo.n_frames < TRANSPORT_FIFO_MAX_FRAMES &&
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 80022e2:	2b0f      	cmp	r3, #15
 80022e4:	d80a      	bhi.n	80022fc <min_queue_has_space_for_frame+0x2c>
           self->transport_fifo.n_ring_buffer_bytes <= TRANSPORT_FIFO_MAX_FRAME_DATA - payload_len;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	@ 0xdc
 80022ec:	461a      	mov	r2, r3
 80022ee:	78fb      	ldrb	r3, [r7, #3]
 80022f0:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
    return self->transport_fifo.n_frames < TRANSPORT_FIFO_MAX_FRAMES &&
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d801      	bhi.n	80022fc <min_queue_has_space_for_frame+0x2c>
 80022f8:	2301      	movs	r3, #1
 80022fa:	e000      	b.n	80022fe <min_queue_has_space_for_frame+0x2e>
 80022fc:	2300      	movs	r3, #0
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	b2db      	uxtb	r3, r3
}
 8002304:	4618      	mov	r0, r3
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <find_retransmit_frame>:

// Finds the frame in the window that was sent least recently
static struct transport_frame *find_retransmit_frame(struct min_context *self)
{
 8002310:	b480      	push	{r7}
 8002312:	b089      	sub	sp, #36	@ 0x24
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
    uint8_t idx;
    uint8_t i;
    uint8_t window_size = self->transport_fifo.sn_max - self->transport_fifo.sn_min;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f893 20e7 	ldrb.w	r2, [r3, #231]	@ 0xe7
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	74fb      	strb	r3, [r7, #19]
    assert(window_size > 0);
    assert(window_size <= self->transport_fifo.n_frames);
#endif

    // Start with the head of the queue and call this the oldest
    struct transport_frame *oldest_frame = &self->transport_fifo.frames[self->transport_fifo.head_idx];
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 800232e:	461a      	mov	r2, r3
 8002330:	4613      	mov	r3, r2
 8002332:	005b      	lsls	r3, r3, #1
 8002334:	4413      	add	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	4413      	add	r3, r2
 800233c:	61bb      	str	r3, [r7, #24]
    uint32_t oldest_elapsed_time = now - oldest_frame->last_sent_time_ms;
 800233e:	4b1e      	ldr	r3, [pc, #120]	@ (80023b8 <find_retransmit_frame+0xa8>)
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	69bb      	ldr	r3, [r7, #24]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	617b      	str	r3, [r7, #20]

    idx = self->transport_fifo.head_idx;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002350:	77fb      	strb	r3, [r7, #31]
    for (i = 0; i < window_size; i++) {
 8002352:	2300      	movs	r3, #0
 8002354:	77bb      	strb	r3, [r7, #30]
 8002356:	e023      	b.n	80023a0 <find_retransmit_frame+0x90>
        uint32_t elapsed = now - self->transport_fifo.frames[idx].last_sent_time_ms;
 8002358:	4b17      	ldr	r3, [pc, #92]	@ (80023b8 <find_retransmit_frame+0xa8>)
 800235a:	6819      	ldr	r1, [r3, #0]
 800235c:	7ffa      	ldrb	r2, [r7, #31]
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	4613      	mov	r3, r2
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	4413      	add	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	4403      	add	r3, r0
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	1acb      	subs	r3, r1, r3
 800236e:	60fb      	str	r3, [r7, #12]
        if (elapsed > oldest_elapsed_time) { // Strictly older only; otherwise the earlier frame is deemed the older
 8002370:	68fa      	ldr	r2, [r7, #12]
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	429a      	cmp	r2, r3
 8002376:	d909      	bls.n	800238c <find_retransmit_frame+0x7c>
            oldest_elapsed_time = elapsed;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	617b      	str	r3, [r7, #20]
            oldest_frame = &self->transport_fifo.frames[idx];
 800237c:	7ffa      	ldrb	r2, [r7, #31]
 800237e:	4613      	mov	r3, r2
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	4413      	add	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	4413      	add	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        }
        idx++;
 800238c:	7ffb      	ldrb	r3, [r7, #31]
 800238e:	3301      	adds	r3, #1
 8002390:	77fb      	strb	r3, [r7, #31]
        idx &= TRANSPORT_FIFO_SIZE_FRAMES_MASK;
 8002392:	7ffb      	ldrb	r3, [r7, #31]
 8002394:	f003 030f 	and.w	r3, r3, #15
 8002398:	77fb      	strb	r3, [r7, #31]
    for (i = 0; i < window_size; i++) {
 800239a:	7fbb      	ldrb	r3, [r7, #30]
 800239c:	3301      	adds	r3, #1
 800239e:	77bb      	strb	r3, [r7, #30]
 80023a0:	7fba      	ldrb	r2, [r7, #30]
 80023a2:	7cfb      	ldrb	r3, [r7, #19]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d3d7      	bcc.n	8002358 <find_retransmit_frame+0x48>
    }

    return oldest_frame;
 80023a8:	69bb      	ldr	r3, [r7, #24]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3724      	adds	r7, #36	@ 0x24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	20001b74 	.word	0x20001b74

080023bc <valid_frame_received>:
#endif // TRANSPORT_PROTOCOL

// This runs the receiving half of the transport protocol, acknowledging frames received, discarding
// duplicates received, and handling RESET requests.
static void valid_frame_received(struct min_context *self)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b088      	sub	sp, #32
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
    uint8_t id_control = self->rx_frame_id_control;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f893 31fb 	ldrb.w	r3, [r3, #507]	@ 0x1fb
 80023ca:	777b      	strb	r3, [r7, #29]
    uint8_t *payload = self->rx_frame_payload_buf;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	33ec      	adds	r3, #236	@ 0xec
 80023d0:	61bb      	str	r3, [r7, #24]
    uint8_t payload_len = self->rx_control;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 80023d8:	75fb      	strb	r3, [r7, #23]

#ifdef TRANSPORT_PROTOCOL
    uint8_t seq = self->rx_frame_seq;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 80023e0:	75bb      	strb	r3, [r7, #22]
    uint8_t num_acked;
    uint8_t num_nacked;
    uint8_t num_in_window;

    // When we receive anything we know the other end is still active and won't shut down
    self->transport_fifo.last_received_anything_ms = now;
 80023e2:	4b65      	ldr	r3, [pc, #404]	@ (8002578 <valid_frame_received+0x1bc>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    switch (id_control) {
 80023ec:	7f7b      	ldrb	r3, [r7, #29]
 80023ee:	2bfe      	cmp	r3, #254	@ 0xfe
 80023f0:	d05e      	beq.n	80024b0 <valid_frame_received+0xf4>
 80023f2:	2bff      	cmp	r3, #255	@ 0xff
 80023f4:	d16a      	bne.n	80024cc <valid_frame_received+0x110>
    case ACK:
        // If we get an ACK then we remove all the acknowledged frames with seq < rn
        // The payload byte specifies the number of NACKed frames: how many we want retransmitted because
        // they have gone missing.
        // But we need to make sure we don't accidentally ACK too many because of a stale ACK from an old session
        num_acked = seq - self->transport_fifo.sn_min;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 80023fc:	7dba      	ldrb	r2, [r7, #22]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	757b      	strb	r3, [r7, #21]
        num_nacked = payload[0] - seq;
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	781a      	ldrb	r2, [r3, #0]
 8002406:	7dbb      	ldrb	r3, [r7, #22]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	753b      	strb	r3, [r7, #20]
        num_in_window = self->transport_fifo.sn_max - self->transport_fifo.sn_min;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 20e7 	ldrb.w	r2, [r3, #231]	@ 0xe7
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	74fb      	strb	r3, [r7, #19]

        if (num_acked <= num_in_window) {
 800241c:	7d7a      	ldrb	r2, [r7, #21]
 800241e:	7cfb      	ldrb	r3, [r7, #19]
 8002420:	429a      	cmp	r2, r3
 8002422:	d838      	bhi.n	8002496 <valid_frame_received+0xda>
            uint8_t i;

            self->transport_fifo.sn_min = seq;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	7dba      	ldrb	r2, [r7, #22]
 8002428:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
            assert(num_in_window <= TRANSPORT_MAX_WINDOW_SIZE);
            assert(num_nacked <= TRANSPORT_MAX_WINDOW_SIZE);
#endif
            // Now pop off all the frames up to (but not including) rn
            // The ACK contains Rn; all frames before Rn are ACKed and can be removed from the window
            min_debug_print("Received ACK seq=%d, num_acked=%d, num_nacked=%d\n", seq, num_acked, num_nacked);
 800242c:	7db9      	ldrb	r1, [r7, #22]
 800242e:	7d7a      	ldrb	r2, [r7, #21]
 8002430:	7d3b      	ldrb	r3, [r7, #20]
 8002432:	4852      	ldr	r0, [pc, #328]	@ (800257c <valid_frame_received+0x1c0>)
 8002434:	f000 fad2 	bl	80029dc <min_debug_print>
            for (i = 0; i < num_acked; i++) {
 8002438:	2300      	movs	r3, #0
 800243a:	77fb      	strb	r3, [r7, #31]
 800243c:	e005      	b.n	800244a <valid_frame_received+0x8e>
                transport_fifo_pop(self);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f7ff fd28 	bl	8001e94 <transport_fifo_pop>
            for (i = 0; i < num_acked; i++) {
 8002444:	7ffb      	ldrb	r3, [r7, #31]
 8002446:	3301      	adds	r3, #1
 8002448:	77fb      	strb	r3, [r7, #31]
 800244a:	7ffa      	ldrb	r2, [r7, #31]
 800244c:	7d7b      	ldrb	r3, [r7, #21]
 800244e:	429a      	cmp	r2, r3
 8002450:	d3f5      	bcc.n	800243e <valid_frame_received+0x82>
            }
            uint8_t idx = self->transport_fifo.head_idx;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002458:	77bb      	strb	r3, [r7, #30]
            // Now retransmit the number of frames that were requested
            for (i = 0; i < num_nacked; i++) {
 800245a:	2300      	movs	r3, #0
 800245c:	77fb      	strb	r3, [r7, #31]
 800245e:	e015      	b.n	800248c <valid_frame_received+0xd0>
                struct transport_frame *retransmit_frame = &self->transport_fifo.frames[idx];
 8002460:	7fba      	ldrb	r2, [r7, #30]
 8002462:	4613      	mov	r3, r2
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	4413      	add	r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	60fb      	str	r3, [r7, #12]
                transport_fifo_send(self, retransmit_frame);
 8002470:	68f9      	ldr	r1, [r7, #12]
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7ff fdf8 	bl	8002068 <transport_fifo_send>
                idx++;
 8002478:	7fbb      	ldrb	r3, [r7, #30]
 800247a:	3301      	adds	r3, #1
 800247c:	77bb      	strb	r3, [r7, #30]
                idx &= TRANSPORT_FIFO_SIZE_FRAMES_MASK;
 800247e:	7fbb      	ldrb	r3, [r7, #30]
 8002480:	f003 030f 	and.w	r3, r3, #15
 8002484:	77bb      	strb	r3, [r7, #30]
            for (i = 0; i < num_nacked; i++) {
 8002486:	7ffb      	ldrb	r3, [r7, #31]
 8002488:	3301      	adds	r3, #1
 800248a:	77fb      	strb	r3, [r7, #31]
 800248c:	7ffa      	ldrb	r2, [r7, #31]
 800248e:	7d3b      	ldrb	r3, [r7, #20]
 8002490:	429a      	cmp	r2, r3
 8002492:	d3e5      	bcc.n	8002460 <valid_frame_received+0xa4>
            }
        } else {
            min_debug_print("Received spurious ACK seq=%d\n", seq);
            self->transport_fifo.spurious_acks++;
        }
        break;
 8002494:	e06c      	b.n	8002570 <valid_frame_received+0x1b4>
            min_debug_print("Received spurious ACK seq=%d\n", seq);
 8002496:	7dbb      	ldrb	r3, [r7, #22]
 8002498:	4619      	mov	r1, r3
 800249a:	4839      	ldr	r0, [pc, #228]	@ (8002580 <valid_frame_received+0x1c4>)
 800249c:	f000 fa9e 	bl	80029dc <min_debug_print>
            self->transport_fifo.spurious_acks++;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80024a6:	1c5a      	adds	r2, r3, #1
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
        break;
 80024ae:	e05f      	b.n	8002570 <valid_frame_received+0x1b4>
    case RESET:
        // If we get a RESET demand then we reset the transport protocol (empty the FIFO, reset the
        // sequence numbers, etc.)
        // We don't send anything, we just do it. The other end can send frames to see if this end is
        // alive (pings, etc.) or just wait to get application frames.
        min_debug_print("Received reset\n");
 80024b0:	4834      	ldr	r0, [pc, #208]	@ (8002584 <valid_frame_received+0x1c8>)
 80024b2:	f000 fa93 	bl	80029dc <min_debug_print>
        self->transport_fifo.resets_received++;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80024bc:	1c5a      	adds	r2, r3, #1
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        transport_fifo_reset(self);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7ff fe55 	bl	8002174 <transport_fifo_reset>
        break;
 80024ca:	e051      	b.n	8002570 <valid_frame_received+0x1b4>
    default:
        if (id_control & 0x80U) {
 80024cc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	da39      	bge.n	8002548 <valid_frame_received+0x18c>
            // Incoming application frames

            // Reset the activity time (an idle connection will be stalled)
            self->transport_fifo.last_received_frame_ms = now;
 80024d4:	4b28      	ldr	r3, [pc, #160]	@ (8002578 <valid_frame_received+0x1bc>)
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

            if (seq == self->transport_fifo.rn) {
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 80024e4:	7dba      	ldrb	r2, [r7, #22]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d11e      	bne.n	8002528 <valid_frame_received+0x16c>
                // Accept this frame as matching the sequence number we were looking for

                // Now looking for the next one in the sequence
                self->transport_fifo.rn++;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 80024f0:	3301      	adds	r3, #1
 80024f2:	b2da      	uxtb	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                // Always send an ACK back for the frame we received
                // ACKs are short (should be about 9 microseconds to send on the wire) and
                // this will cut the latency down.
                // We also periodically send an ACK in case the ACK was lost, and in any case
                // frames are re-sent.
                send_ack(self);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff fde8 	bl	80020d0 <send_ack>

                // Now ready to pass this up to the application handlers

                // Pass frame up to application handler to deal with
                min_debug_print("Incoming app transport frame seq=%d, id=%d, payload len=%d\n", seq, id_control & (uint8_t)0x3fU, payload_len);
 8002500:	7db9      	ldrb	r1, [r7, #22]
 8002502:	7f7b      	ldrb	r3, [r7, #29]
 8002504:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002508:	7dfb      	ldrb	r3, [r7, #23]
 800250a:	481f      	ldr	r0, [pc, #124]	@ (8002588 <valid_frame_received+0x1cc>)
 800250c:	f000 fa66 	bl	80029dc <min_debug_print>
                min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
 8002510:	7f7b      	ldrb	r3, [r7, #29]
 8002512:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002516:	b2d8      	uxtb	r0, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800251e:	7dfa      	ldrb	r2, [r7, #23]
 8002520:	69b9      	ldr	r1, [r7, #24]
 8002522:	f000 fb81 	bl	8002c28 <min_application_handler>
        } else {
            // Not a transport frame
            min_debug_print("Incoming app frame id=%d, payload len=%d\n", id_control & (uint8_t)0x3fU, payload_len);
            min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
        }
        break;
 8002526:	e022      	b.n	800256e <valid_frame_received+0x1b2>
                self->transport_fifo.sequence_mismatch_drop++;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800252e:	1c5a      	adds	r2, r3, #1
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                min_debug_print("Received mismatched frame seq=%d, looking for seq=%d\n", seq, self->transport_fifo.rn);
 8002536:	7db9      	ldrb	r1, [r7, #22]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800253e:	461a      	mov	r2, r3
 8002540:	4812      	ldr	r0, [pc, #72]	@ (800258c <valid_frame_received+0x1d0>)
 8002542:	f000 fa4b 	bl	80029dc <min_debug_print>
        break;
 8002546:	e012      	b.n	800256e <valid_frame_received+0x1b2>
            min_debug_print("Incoming app frame id=%d, payload len=%d\n", id_control & (uint8_t)0x3fU, payload_len);
 8002548:	7f7b      	ldrb	r3, [r7, #29]
 800254a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800254e:	7dfa      	ldrb	r2, [r7, #23]
 8002550:	4619      	mov	r1, r3
 8002552:	480f      	ldr	r0, [pc, #60]	@ (8002590 <valid_frame_received+0x1d4>)
 8002554:	f000 fa42 	bl	80029dc <min_debug_print>
            min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
 8002558:	7f7b      	ldrb	r3, [r7, #29]
 800255a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800255e:	b2d8      	uxtb	r0, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8002566:	7dfa      	ldrb	r2, [r7, #23]
 8002568:	69b9      	ldr	r1, [r7, #24]
 800256a:	f000 fb5d 	bl	8002c28 <min_application_handler>
        break;
 800256e:	bf00      	nop
    }
#else  // TRANSPORT_PROTOCOL
    min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
#endif // TRANSPORT_PROTOCOL
}
 8002570:	bf00      	nop
 8002572:	3720      	adds	r7, #32
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	20001b74 	.word	0x20001b74
 800257c:	08008cc8 	.word	0x08008cc8
 8002580:	08008cfc 	.word	0x08008cfc
 8002584:	08008d1c 	.word	0x08008d1c
 8002588:	08008d2c 	.word	0x08008d2c
 800258c:	08008d68 	.word	0x08008d68
 8002590:	08008da0 	.word	0x08008da0

08002594 <rx_byte>:

static void rx_byte(struct min_context *self, uint8_t byte)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	460b      	mov	r3, r1
 800259e:	70fb      	strb	r3, [r7, #3]
    // should reset the frame buffer and be ready to receive frame data
    //
    // Two in a row in over the frame means to expect a stuff byte.
    uint32_t crc;

    if (self->rx_header_bytes_seen == 2) {
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f893 31f8 	ldrb.w	r3, [r3, #504]	@ 0x1f8
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d114      	bne.n	80025d4 <rx_byte+0x40>
        self->rx_header_bytes_seen = 0;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 21f8 	strb.w	r2, [r3, #504]	@ 0x1f8
        if (byte == HEADER_BYTE) {
 80025b2:	78fb      	ldrb	r3, [r7, #3]
 80025b4:	2baa      	cmp	r3, #170	@ 0xaa
 80025b6:	d104      	bne.n	80025c2 <rx_byte+0x2e>
            self->rx_frame_state = RECEIVING_ID_CONTROL;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
            return;
 80025c0:	e126      	b.n	8002810 <rx_byte+0x27c>
        }
        if (byte == STUFF_BYTE) {
 80025c2:	78fb      	ldrb	r3, [r7, #3]
 80025c4:	2b55      	cmp	r3, #85	@ 0x55
 80025c6:	f000 811e 	beq.w	8002806 <rx_byte+0x272>
            /* Discard this byte; carry on receiving on the next character */
            return;
        } else {
            /* Something has gone wrong, give up on this frame and look for header again */
            self->rx_frame_state = SEARCHING_FOR_SOF;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
            return;
 80025d2:	e11d      	b.n	8002810 <rx_byte+0x27c>
        }
    }

    if (byte == HEADER_BYTE) {
 80025d4:	78fb      	ldrb	r3, [r7, #3]
 80025d6:	2baa      	cmp	r3, #170	@ 0xaa
 80025d8:	d108      	bne.n	80025ec <rx_byte+0x58>
        self->rx_header_bytes_seen++;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 31f8 	ldrb.w	r3, [r3, #504]	@ 0x1f8
 80025e0:	3301      	adds	r3, #1
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f883 21f8 	strb.w	r2, [r3, #504]	@ 0x1f8
 80025ea:	e003      	b.n	80025f4 <rx_byte+0x60>
    } else {
        self->rx_header_bytes_seen = 0;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 21f8 	strb.w	r2, [r3, #504]	@ 0x1f8
    }

    switch (self->rx_frame_state) {
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f893 31f9 	ldrb.w	r3, [r3, #505]	@ 0x1f9
 80025fa:	2b09      	cmp	r3, #9
 80025fc:	f200 80f6 	bhi.w	80027ec <rx_byte+0x258>
 8002600:	a201      	add	r2, pc, #4	@ (adr r2, 8002608 <rx_byte+0x74>)
 8002602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002606:	bf00      	nop
 8002608:	0800280b 	.word	0x0800280b
 800260c:	08002631 	.word	0x08002631
 8002610:	08002681 	.word	0x08002681
 8002614:	080026a3 	.word	0x080026a3
 8002618:	080026e1 	.word	0x080026e1
 800261c:	08002731 	.word	0x08002731
 8002620:	08002745 	.word	0x08002745
 8002624:	08002761 	.word	0x08002761
 8002628:	0800277d 	.word	0x0800277d
 800262c:	080027cb 	.word	0x080027cb
    case SEARCHING_FOR_SOF:
        break;
    case RECEIVING_ID_CONTROL:
        self->rx_frame_id_control = byte;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	78fa      	ldrb	r2, [r7, #3]
 8002634:	f883 21fb 	strb.w	r2, [r3, #507]	@ 0x1fb
        self->rx_frame_payload_bytes = 0;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 21fa 	strb.w	r2, [r3, #506]	@ 0x1fa
        crc32_init_context(&self->rx_checksum);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8002646:	4618      	mov	r0, r3
 8002648:	f7ff fb00 	bl	8001c4c <crc32_init_context>
        crc32_step(&self->rx_checksum, byte);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8002652:	78fa      	ldrb	r2, [r7, #3]
 8002654:	4611      	mov	r1, r2
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff fb06 	bl	8001c68 <crc32_step>
        if (byte & 0x80U) {
 800265c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002660:	2b00      	cmp	r3, #0
 8002662:	da04      	bge.n	800266e <rx_byte+0xda>
#ifdef TRANSPORT_PROTOCOL
            self->rx_frame_state = RECEIVING_SEQ;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2202      	movs	r2, #2
 8002668:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
#endif // TRANSPORT_PROTOCOL
        } else {
            self->rx_frame_seq = 0;
            self->rx_frame_state = RECEIVING_LENGTH;
        }
        break;
 800266c:	e0d0      	b.n	8002810 <rx_byte+0x27c>
            self->rx_frame_seq = 0;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
            self->rx_frame_state = RECEIVING_LENGTH;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2203      	movs	r2, #3
 800267a:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 800267e:	e0c7      	b.n	8002810 <rx_byte+0x27c>
    case RECEIVING_SEQ:
        self->rx_frame_seq = byte;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	78fa      	ldrb	r2, [r7, #3]
 8002684:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
        crc32_step(&self->rx_checksum, byte);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 800268e:	78fa      	ldrb	r2, [r7, #3]
 8002690:	4611      	mov	r1, r2
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff fae8 	bl	8001c68 <crc32_step>
        self->rx_frame_state = RECEIVING_LENGTH;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2203      	movs	r2, #3
 800269c:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 80026a0:	e0b6      	b.n	8002810 <rx_byte+0x27c>
    case RECEIVING_LENGTH:
        self->rx_frame_length = byte;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	78fa      	ldrb	r2, [r7, #3]
 80026a6:	f883 21fd 	strb.w	r2, [r3, #509]	@ 0x1fd
        self->rx_control = byte;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	78fa      	ldrb	r2, [r7, #3]
 80026ae:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
        crc32_step(&self->rx_checksum, byte);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 80026b8:	78fa      	ldrb	r2, [r7, #3]
 80026ba:	4611      	mov	r1, r2
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff fad3 	bl	8001c68 <crc32_step>
        if (self->rx_frame_length > 0) {
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 31fd 	ldrb.w	r3, [r3, #509]	@ 0x1fd
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d004      	beq.n	80026d6 <rx_byte+0x142>
            // Can reduce the RAM size by compiling limits to frame sizes
            if (self->rx_frame_length <= MAX_PAYLOAD) {
                self->rx_frame_state = RECEIVING_PAYLOAD;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2204      	movs	r2, #4
 80026d0:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
                self->rx_frame_state = SEARCHING_FOR_SOF;
            }
        } else {
            self->rx_frame_state = RECEIVING_CHECKSUM_3;
        }
        break;
 80026d4:	e09c      	b.n	8002810 <rx_byte+0x27c>
            self->rx_frame_state = RECEIVING_CHECKSUM_3;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2205      	movs	r2, #5
 80026da:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 80026de:	e097      	b.n	8002810 <rx_byte+0x27c>
    case RECEIVING_PAYLOAD:
        self->rx_frame_payload_buf[self->rx_frame_payload_bytes++] = byte;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f893 31fa 	ldrb.w	r3, [r3, #506]	@ 0x1fa
 80026e6:	1c5a      	adds	r2, r3, #1
 80026e8:	b2d1      	uxtb	r1, r2
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	f882 11fa 	strb.w	r1, [r2, #506]	@ 0x1fa
 80026f0:	461a      	mov	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4413      	add	r3, r2
 80026f6:	78fa      	ldrb	r2, [r7, #3]
 80026f8:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        crc32_step(&self->rx_checksum, byte);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8002702:	78fa      	ldrb	r2, [r7, #3]
 8002704:	4611      	mov	r1, r2
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff faae 	bl	8001c68 <crc32_step>
        if (--self->rx_frame_length == 0) {
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f893 31fd 	ldrb.w	r3, [r3, #509]	@ 0x1fd
 8002712:	3b01      	subs	r3, #1
 8002714:	b2da      	uxtb	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f883 21fd 	strb.w	r2, [r3, #509]	@ 0x1fd
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 31fd 	ldrb.w	r3, [r3, #509]	@ 0x1fd
 8002722:	2b00      	cmp	r3, #0
 8002724:	d173      	bne.n	800280e <rx_byte+0x27a>
            self->rx_frame_state = RECEIVING_CHECKSUM_3;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2205      	movs	r2, #5
 800272a:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        }
        break;
 800272e:	e06e      	b.n	800280e <rx_byte+0x27a>
    case RECEIVING_CHECKSUM_3:
        self->rx_frame_checksum = ((uint32_t)byte) << 24;
 8002730:	78fb      	ldrb	r3, [r7, #3]
 8002732:	061a      	lsls	r2, r3, #24
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
        self->rx_frame_state = RECEIVING_CHECKSUM_2;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2206      	movs	r2, #6
 800273e:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 8002742:	e065      	b.n	8002810 <rx_byte+0x27c>
    case RECEIVING_CHECKSUM_2:
        self->rx_frame_checksum |= ((uint32_t)byte) << 16;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f8d3 21ec 	ldr.w	r2, [r3, #492]	@ 0x1ec
 800274a:	78fb      	ldrb	r3, [r7, #3]
 800274c:	041b      	lsls	r3, r3, #16
 800274e:	431a      	orrs	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
        self->rx_frame_state = RECEIVING_CHECKSUM_1;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2207      	movs	r2, #7
 800275a:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 800275e:	e057      	b.n	8002810 <rx_byte+0x27c>
    case RECEIVING_CHECKSUM_1:
        self->rx_frame_checksum |= ((uint32_t)byte) << 8;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f8d3 21ec 	ldr.w	r2, [r3, #492]	@ 0x1ec
 8002766:	78fb      	ldrb	r3, [r7, #3]
 8002768:	021b      	lsls	r3, r3, #8
 800276a:	431a      	orrs	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
        self->rx_frame_state = RECEIVING_CHECKSUM_0;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2208      	movs	r2, #8
 8002776:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 800277a:	e049      	b.n	8002810 <rx_byte+0x27c>
    case RECEIVING_CHECKSUM_0:
        self->rx_frame_checksum |= byte;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f8d3 21ec 	ldr.w	r2, [r3, #492]	@ 0x1ec
 8002782:	78fb      	ldrb	r3, [r7, #3]
 8002784:	431a      	orrs	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
        crc = crc32_finalize(&self->rx_checksum);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8002792:	4618      	mov	r0, r3
 8002794:	f7ff fa96 	bl	8001cc4 <crc32_finalize>
 8002798:	60f8      	str	r0, [r7, #12]
        if (self->rx_frame_checksum != crc) {
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	@ 0x1ec
 80027a0:	68fa      	ldr	r2, [r7, #12]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d00c      	beq.n	80027c0 <rx_byte+0x22c>
            min_debug_print("Checksum failed, received 0x%08X, computed 0x%08X", self->rx_frame_checksum, crc);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f8d3 31ec 	ldr.w	r3, [r3, #492]	@ 0x1ec
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	4619      	mov	r1, r3
 80027b0:	4819      	ldr	r0, [pc, #100]	@ (8002818 <rx_byte+0x284>)
 80027b2:	f000 f913 	bl	80029dc <min_debug_print>
            // Frame fails the checksum and so is dropped
            self->rx_frame_state = SEARCHING_FOR_SOF;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        } else {
            // Checksum passes, go on to check for the end-of-frame marker
            self->rx_frame_state = RECEIVING_EOF;
        }
        break;
 80027be:	e027      	b.n	8002810 <rx_byte+0x27c>
            self->rx_frame_state = RECEIVING_EOF;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2209      	movs	r2, #9
 80027c4:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 80027c8:	e022      	b.n	8002810 <rx_byte+0x27c>
    case RECEIVING_EOF:
        if (byte == 0x55u) {
 80027ca:	78fb      	ldrb	r3, [r7, #3]
 80027cc:	2b55      	cmp	r3, #85	@ 0x55
 80027ce:	d103      	bne.n	80027d8 <rx_byte+0x244>
            // Frame received OK, pass up data to handler
            valid_frame_received(self);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f7ff fdf3 	bl	80023bc <valid_frame_received>
 80027d6:	e004      	b.n	80027e2 <rx_byte+0x24e>
        } else {
            // else discard
            min_debug_print("Received invalid EOF 0x%02X", byte);
 80027d8:	78fb      	ldrb	r3, [r7, #3]
 80027da:	4619      	mov	r1, r3
 80027dc:	480f      	ldr	r0, [pc, #60]	@ (800281c <rx_byte+0x288>)
 80027de:	f000 f8fd 	bl	80029dc <min_debug_print>
        }
        // Look for next frame */
        self->rx_frame_state = SEARCHING_FOR_SOF;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 80027ea:	e011      	b.n	8002810 <rx_byte+0x27c>
    default:
        // Should never get here but in case we do then reset to a safe state
        min_debug_print("Received byte 0x%02X in invalid state %d", byte, self->rx_frame_state);
 80027ec:	78f9      	ldrb	r1, [r7, #3]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f893 31f9 	ldrb.w	r3, [r3, #505]	@ 0x1f9
 80027f4:	461a      	mov	r2, r3
 80027f6:	480a      	ldr	r0, [pc, #40]	@ (8002820 <rx_byte+0x28c>)
 80027f8:	f000 f8f0 	bl	80029dc <min_debug_print>
        self->rx_frame_state = SEARCHING_FOR_SOF;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 8002804:	e004      	b.n	8002810 <rx_byte+0x27c>
            return;
 8002806:	bf00      	nop
 8002808:	e002      	b.n	8002810 <rx_byte+0x27c>
        break;
 800280a:	bf00      	nop
 800280c:	e000      	b.n	8002810 <rx_byte+0x27c>
        break;
 800280e:	bf00      	nop
    }
}
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	08008dcc 	.word	0x08008dcc
 800281c:	08008e00 	.word	0x08008e00
 8002820:	08008e1c 	.word	0x08008e1c

08002824 <min_poll>:

// API call: sends received bytes into a MIN context and runs the transport timeouts
void min_poll(struct min_context *self, uint8_t const *buf, uint32_t buf_len)
{
 8002824:	b590      	push	{r4, r7, lr}
 8002826:	b089      	sub	sp, #36	@ 0x24
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
    uint32_t i;
    for (i = 0; i < buf_len; i++) {
 8002830:	2300      	movs	r3, #0
 8002832:	61fb      	str	r3, [r7, #28]
 8002834:	e00a      	b.n	800284c <min_poll+0x28>
        rx_byte(self, buf[i]);
 8002836:	68ba      	ldr	r2, [r7, #8]
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	4413      	add	r3, r2
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	4619      	mov	r1, r3
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f7ff fea7 	bl	8002594 <rx_byte>
    for (i = 0; i < buf_len; i++) {
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	3301      	adds	r3, #1
 800284a:	61fb      	str	r3, [r7, #28]
 800284c:	69fa      	ldr	r2, [r7, #28]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	429a      	cmp	r2, r3
 8002852:	d3f0      	bcc.n	8002836 <min_poll+0x12>
    }

#ifdef TRANSPORT_PROTOCOL
    uint8_t window_size;

    now = min_time_ms();
 8002854:	f000 f914 	bl	8002a80 <min_time_ms>
 8002858:	4603      	mov	r3, r0
 800285a:	4a44      	ldr	r2, [pc, #272]	@ (800296c <min_poll+0x148>)
 800285c:	6013      	str	r3, [r2, #0]

    bool remote_connected = (now - self->transport_fifo.last_received_anything_ms < TRANSPORT_IDLE_TIMEOUT_MS);
 800285e:	4b43      	ldr	r3, [pc, #268]	@ (800296c <min_poll+0x148>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800286e:	4293      	cmp	r3, r2
 8002870:	bf94      	ite	ls
 8002872:	2301      	movls	r3, #1
 8002874:	2300      	movhi	r3, #0
 8002876:	76fb      	strb	r3, [r7, #27]
    bool remote_active = (now - self->transport_fifo.last_received_frame_ms < TRANSPORT_IDLE_TIMEOUT_MS);
 8002878:	4b3c      	ldr	r3, [pc, #240]	@ (800296c <min_poll+0x148>)
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002888:	4293      	cmp	r3, r2
 800288a:	bf94      	ite	ls
 800288c:	2301      	movls	r3, #1
 800288e:	2300      	movhi	r3, #0
 8002890:	76bb      	strb	r3, [r7, #26]

    // This sends one new frame or resends one old frame
    window_size = self->transport_fifo.sn_max - self->transport_fifo.sn_min; // Window size
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f893 20e7 	ldrb.w	r2, [r3, #231]	@ 0xe7
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	767b      	strb	r3, [r7, #25]
    if ((window_size < TRANSPORT_MAX_WINDOW_SIZE) && (self->transport_fifo.n_frames > window_size)) {
 80028a2:	7e7b      	ldrb	r3, [r7, #25]
 80028a4:	2b03      	cmp	r3, #3
 80028a6:	d82a      	bhi.n	80028fe <min_poll+0xda>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 80028ae:	7e7a      	ldrb	r2, [r7, #25]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d224      	bcs.n	80028fe <min_poll+0xda>
        // There are new frames we can send; but don't even bother if there's no buffer space for them
        struct transport_frame *frame = transport_fifo_get(self, window_size);
 80028b4:	7e7b      	ldrb	r3, [r7, #25]
 80028b6:	4619      	mov	r1, r3
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	f7ff fbb9 	bl	8002030 <transport_fifo_get>
 80028be:	6178      	str	r0, [r7, #20]
        if (ON_WIRE_SIZE(frame->payload_len) <= min_tx_space(self->port)) {
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	799b      	ldrb	r3, [r3, #6]
 80028c4:	f103 040b 	add.w	r4, r3, #11
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 f89a 	bl	8002a08 <min_tx_space>
 80028d4:	4603      	mov	r3, r0
 80028d6:	429c      	cmp	r4, r3
 80028d8:	d834      	bhi.n	8002944 <min_poll+0x120>
            frame->seq = self->transport_fifo.sn_max;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f893 20e7 	ldrb.w	r2, [r3, #231]	@ 0xe7
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	721a      	strb	r2, [r3, #8]
            transport_fifo_send(self, frame);
 80028e4:	6979      	ldr	r1, [r7, #20]
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f7ff fbbe 	bl	8002068 <transport_fifo_send>

            // Move window on
            self->transport_fifo.sn_max++;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 80028f2:	3301      	adds	r3, #1
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    if ((window_size < TRANSPORT_MAX_WINDOW_SIZE) && (self->transport_fifo.n_frames > window_size)) {
 80028fc:	e022      	b.n	8002944 <min_poll+0x120>
        }
    } else {
        // Sender cannot send new frames so resend old ones (if there's anyone there)
        if ((window_size > 0) && remote_connected) {
 80028fe:	7e7b      	ldrb	r3, [r7, #25]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d020      	beq.n	8002946 <min_poll+0x122>
 8002904:	7efb      	ldrb	r3, [r7, #27]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d01d      	beq.n	8002946 <min_poll+0x122>
            // There are unacknowledged frames. Can re-send an old frame. Pick the least recently sent one.
            struct transport_frame *oldest_frame = find_retransmit_frame(self);
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f7ff fd00 	bl	8002310 <find_retransmit_frame>
 8002910:	6138      	str	r0, [r7, #16]
            if (now - oldest_frame->last_sent_time_ms >= TRANSPORT_FRAME_RETRANSMIT_TIMEOUT_MS) {
 8002912:	4b16      	ldr	r3, [pc, #88]	@ (800296c <min_poll+0x148>)
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2bf9      	cmp	r3, #249	@ 0xf9
 800291e:	d912      	bls.n	8002946 <min_poll+0x122>
                // Resending oldest frame if there's a chance there's enough space to send it
                if (ON_WIRE_SIZE(oldest_frame->payload_len) <= min_tx_space(self->port)) {
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	799b      	ldrb	r3, [r3, #6]
 8002924:	f103 040b 	add.w	r4, r3, #11
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800292e:	4618      	mov	r0, r3
 8002930:	f000 f86a 	bl	8002a08 <min_tx_space>
 8002934:	4603      	mov	r3, r0
 8002936:	429c      	cmp	r4, r3
 8002938:	d805      	bhi.n	8002946 <min_poll+0x122>
                    transport_fifo_send(self, oldest_frame);
 800293a:	6939      	ldr	r1, [r7, #16]
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f7ff fb93 	bl	8002068 <transport_fifo_send>
 8002942:	e000      	b.n	8002946 <min_poll+0x122>
    if ((window_size < TRANSPORT_MAX_WINDOW_SIZE) && (self->transport_fifo.n_frames > window_size)) {
 8002944:	bf00      	nop
        }
    }

#ifndef DISABLE_TRANSPORT_ACK_RETRANSMIT
    // Periodically transmit the ACK with the rn value, unless the line has gone idle
    if (now - self->transport_fifo.last_sent_ack_time_ms > TRANSPORT_ACK_RETRANSMIT_TIMEOUT_MS) {
 8002946:	4b09      	ldr	r3, [pc, #36]	@ (800296c <min_poll+0x148>)
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	2bfa      	cmp	r3, #250	@ 0xfa
 8002954:	d905      	bls.n	8002962 <min_poll+0x13e>
        if (remote_active) {
 8002956:	7ebb      	ldrb	r3, [r7, #26]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d002      	beq.n	8002962 <min_poll+0x13e>
            send_ack(self);
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f7ff fbb7 	bl	80020d0 <send_ack>
        }
    }
#endif // DISABLE_TRANSPORT_ACK_RETRANSMIT
#endif // TRANSPORT_PROTOCOL
}
 8002962:	bf00      	nop
 8002964:	3724      	adds	r7, #36	@ 0x24
 8002966:	46bd      	mov	sp, r7
 8002968:	bd90      	pop	{r4, r7, pc}
 800296a:	bf00      	nop
 800296c:	20001b74 	.word	0x20001b74

08002970 <min_init_context>:
#ifdef VALIDATE_MAX_PAYLOAD
void min_init_context_validate(struct min_context *self, uint8_t port, void *p_rx_frame_checksum)
#else
void min_init_context(struct min_context *self, uint8_t port)
#endif
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	70fb      	strb	r3, [r7, #3]
    // compiling calling code and this code.
    assert((void *)(self->rx_frame_payload_buf + MAX_PAYLOAD) <= p_rx_frame_checksum);
#endif
#endif
    // Initialize context
    self->rx_header_bytes_seen = 0;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 21f8 	strb.w	r2, [r3, #504]	@ 0x1f8
    self->rx_frame_state = SEARCHING_FOR_SOF;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
    self->port = port;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	78fa      	ldrb	r2, [r7, #3]
 8002990:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

#ifdef TRANSPORT_PROTOCOL
    // Counters for diagnosis purposes
    self->transport_fifo.spurious_acks = 0;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    self->transport_fifo.sequence_mismatch_drop = 0;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    self->transport_fifo.dropped_frames = 0;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    self->transport_fifo.resets_received = 0;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    self->transport_fifo.n_ring_buffer_bytes_max = 0;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f8a3 20de 	strh.w	r2, [r3, #222]	@ 0xde
    self->transport_fifo.n_frames_max = 0;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
    transport_fifo_reset(self);
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f7ff fbd5 	bl	8002174 <transport_fifo_reset>
#endif // TRANSPORT_PROTOCOL
    min_debug_print("MIN init complete\n");
 80029ca:	4803      	ldr	r0, [pc, #12]	@ (80029d8 <min_init_context+0x68>)
 80029cc:	f000 f806 	bl	80029dc <min_debug_print>
}
 80029d0:	bf00      	nop
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	08008e48 	.word	0x08008e48

080029dc <min_debug_print>:
#include "uart_driver.h"

#ifdef MIN_DEBUG_PRINTING
#include "stdio.h"
#include "stdarg.h"
void min_debug_print(const char *msg, ...) {
 80029dc:	b40f      	push	{r0, r1, r2, r3}
 80029de:	b580      	push	{r7, lr}
 80029e0:	b082      	sub	sp, #8
 80029e2:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, msg);
 80029e4:	f107 0314 	add.w	r3, r7, #20
 80029e8:	607b      	str	r3, [r7, #4]
    vprintf(msg, args);
 80029ea:	6879      	ldr	r1, [r7, #4]
 80029ec:	6938      	ldr	r0, [r7, #16]
 80029ee:	f005 f857 	bl	8007aa0 <viprintf>
    printf("\r");
 80029f2:	200d      	movs	r0, #13
 80029f4:	f004 ffd2 	bl	800799c <putchar>
    va_end(args);
}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002a02:	b004      	add	sp, #16
 8002a04:	4770      	bx	lr
	...

08002a08 <min_tx_space>:
#endif

static MIN_Context_t *registered_contexts[MAX_MIN_CONTEXTS] = {0};

uint16_t min_tx_space(uint8_t port)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
    return UART_Driver_TXNumFreeSlots(USART6);
 8002a12:	4804      	ldr	r0, [pc, #16]	@ (8002a24 <min_tx_space+0x1c>)
 8002a14:	f7fe ff5d 	bl	80018d2 <UART_Driver_TXNumFreeSlots>
 8002a18:	4603      	mov	r3, r0
/*
 * Since the implementation uses UART TX in Blocking/IRQ mode, we assume that
 * the buffer always has enough space, so this function returns a constant value.
 */
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40011400 	.word	0x40011400

08002a28 <min_tx_byte>:

void min_tx_byte(uint8_t port, uint8_t byte)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	460a      	mov	r2, r1
 8002a32:	71fb      	strb	r3, [r7, #7]
 8002a34:	4613      	mov	r3, r2
 8002a36:	71bb      	strb	r3, [r7, #6]
    if (port == OBC_EXP_PORT)
 8002a38:	79fb      	ldrb	r3, [r7, #7]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d104      	bne.n	8002a48 <min_tx_byte+0x20>
    {
//    	UART_WriteRing(USART6, byte);
    	UART_Driver_Write(USART6, byte);
 8002a3e:	79bb      	ldrb	r3, [r7, #6]
 8002a40:	4619      	mov	r1, r3
 8002a42:	4803      	ldr	r0, [pc, #12]	@ (8002a50 <min_tx_byte+0x28>)
 8002a44:	f7fe ff0b 	bl	800185e <UART_Driver_Write>
#ifdef TEST_DEMO_MIN
        HAL_UART_Transmit(&huart6, &byte, 1, 10);
#endif
    }
}
 8002a48:	bf00      	nop
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40011400 	.word	0x40011400

08002a54 <min_tx_start>:
 * This function is called before sending data. It can be used to
 * perform actions such as disabling TX interrupts or preparing
 * the hardware for transmission.
 */
void min_tx_start(uint8_t port)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	71fb      	strb	r3, [r7, #7]
    (void)port;
    // Example: Disable TX interrupt if needed (not required in this case)
}
 8002a5e:	bf00      	nop
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr

08002a6a <min_tx_finished>:
 * This function is called when data transmission is finished.
 * It can be used to restore the previous state if any changes
 * were made in `min_tx_start()`.
 */
void min_tx_finished(uint8_t port)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	b083      	sub	sp, #12
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	4603      	mov	r3, r0
 8002a72:	71fb      	strb	r3, [r7, #7]
    (void)port;
    // Example: Restore TX interrupt state if modified earlier
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <min_time_ms>:
 * a timestamp for timeout handling and scheduling.
 *
 * @return uint32_t The current system time in milliseconds.
 */
uint32_t min_time_ms(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
    return HAL_GetTick(); // Uses HAL function to get system uptime
 8002a84:	f002 f898 	bl	8004bb8 <HAL_GetTick>
 8002a88:	4603      	mov	r3, r0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	bd80      	pop	{r7, pc}
	...

08002a90 <MIN_Context_Init>:

void MIN_Context_Init(MIN_Context_t *ctx, uint8_t port) {
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	460b      	mov	r3, r1
 8002a9a:	70fb      	strb	r3, [r7, #3]
    min_init_context(&ctx->min_ctx, port);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	78fa      	ldrb	r2, [r7, #3]
 8002aa0:	4611      	mov	r1, r2
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff ff64 	bl	8002970 <min_init_context>
    min_transport_reset(&ctx->min_ctx, true);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2101      	movs	r1, #1
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7ff fb9b 	bl	80021e8 <min_transport_reset>
    ctx->last_poll_time = min_time_ms();
 8002ab2:	f7ff ffe5 	bl	8002a80 <min_time_ms>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    ctx->timeout_triggered = false;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
#ifdef AUTO_REINIT_ON_TIMEOUT
    ctx->auto_reinit = true;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	f883 220d 	strb.w	r2, [r3, #525]	@ 0x20d
#endif
    if (port < MAX_MIN_CONTEXTS) {
 8002ace:	78fb      	ldrb	r3, [r7, #3]
 8002ad0:	2b03      	cmp	r3, #3
 8002ad2:	d804      	bhi.n	8002ade <MIN_Context_Init+0x4e>
        registered_contexts[port] = ctx;
 8002ad4:	78fb      	ldrb	r3, [r7, #3]
 8002ad6:	4904      	ldr	r1, [pc, #16]	@ (8002ae8 <MIN_Context_Init+0x58>)
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
}
 8002ade:	bf00      	nop
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	20001b78 	.word	0x20001b78

08002aec <MIN_ReInit>:

void MIN_ReInit(MIN_Context_t *ctx) {
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
    min_init_context(&ctx->min_ctx, ctx->min_ctx.port);
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8002afc:	4619      	mov	r1, r3
 8002afe:	4610      	mov	r0, r2
 8002b00:	f7ff ff36 	bl	8002970 <min_init_context>
    min_transport_reset(&ctx->min_ctx, true);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2101      	movs	r1, #1
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff fb6d 	bl	80021e8 <min_transport_reset>
    ctx->last_poll_time = min_time_ms();
 8002b0e:	f7ff ffb7 	bl	8002a80 <min_time_ms>
 8002b12:	4602      	mov	r2, r0
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    ctx->timeout_triggered = false;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
}
 8002b22:	bf00      	nop
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <MIN_RegisterTimeoutCallback>:

void MIN_RegisterTimeoutCallback(MIN_Context_t *ctx, void (*callback)(MIN_Context_t *ctx)) {
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
 8002b32:	6039      	str	r1, [r7, #0]
    ctx->timeout_callback = callback;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <MIN_App_Poll>:

void MIN_App_Poll(MIN_Context_t *ctx, const uint8_t *rx_data, uint32_t rx_len) {
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b086      	sub	sp, #24
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	60f8      	str	r0, [r7, #12]
 8002b50:	60b9      	str	r1, [r7, #8]
 8002b52:	607a      	str	r2, [r7, #4]
    min_poll(&ctx->min_ctx, rx_data, rx_len);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	68b9      	ldr	r1, [r7, #8]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff fe62 	bl	8002824 <min_poll>
    uint32_t now = min_time_ms();
 8002b60:	f7ff ff8e 	bl	8002a80 <min_time_ms>
 8002b64:	6178      	str	r0, [r7, #20]
    if (ctx->min_ctx.transport_fifo.n_frames > 0) {
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d035      	beq.n	8002bdc <MIN_App_Poll+0x94>
        struct transport_frame *oldest = &ctx->min_ctx.transport_fifo.frames[ctx->min_ctx.transport_fifo.head_idx];
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002b76:	461a      	mov	r2, r3
 8002b78:	4613      	mov	r3, r2
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	4413      	add	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	68fa      	ldr	r2, [r7, #12]
 8002b82:	4413      	add	r3, r2
 8002b84:	613b      	str	r3, [r7, #16]
        if ((now - oldest->last_sent_time_ms) > MIN_FRAME_TIMEOUT_MS) {
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d91e      	bls.n	8002bd4 <MIN_App_Poll+0x8c>
            if (!ctx->timeout_triggered) {
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f893 320c 	ldrb.w	r3, [r3, #524]	@ 0x20c
 8002b9c:	f083 0301 	eor.w	r3, r3, #1
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d01a      	beq.n	8002bdc <MIN_App_Poll+0x94>
                if (ctx->timeout_callback) {
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d004      	beq.n	8002bba <MIN_App_Poll+0x72>
                    ctx->timeout_callback(ctx);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	4798      	blx	r3
                }
                ctx->timeout_triggered = true;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
#ifdef AUTO_REINIT_ON_TIMEOUT
                if (ctx->auto_reinit) {
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f893 320d 	ldrb.w	r3, [r3, #525]	@ 0x20d
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d007      	beq.n	8002bdc <MIN_App_Poll+0x94>
                    MIN_ReInit(ctx);
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f7ff ff8d 	bl	8002aec <MIN_ReInit>
 8002bd2:	e003      	b.n	8002bdc <MIN_App_Poll+0x94>
                }
#endif
            }
        } else {
            ctx->timeout_triggered = false;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
        }
    }
    ctx->last_poll_time = now;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	697a      	ldr	r2, [r7, #20]
 8002be0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
}
 8002be4:	bf00      	nop
 8002be6:	3718      	adds	r7, #24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <MIN_Send>:
void MIN_Send(MIN_Context_t *ctx, uint8_t min_id, const uint8_t *payload, uint8_t len) {
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	607a      	str	r2, [r7, #4]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	72fb      	strb	r3, [r7, #11]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	72bb      	strb	r3, [r7, #10]
    if (min_queue_has_space_for_frame(&ctx->min_ctx, len)) {
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	7aba      	ldrb	r2, [r7, #10]
 8002c04:	4611      	mov	r1, r2
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff fb62 	bl	80022d0 <min_queue_has_space_for_frame>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d005      	beq.n	8002c1e <MIN_Send+0x32>
        min_queue_frame(&ctx->min_ctx, min_id, payload, len);
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	7abb      	ldrb	r3, [r7, #10]
 8002c16:	7af9      	ldrb	r1, [r7, #11]
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	f7ff fb09 	bl	8002230 <min_queue_frame>
    }
}
 8002c1e:	bf00      	nop
 8002c20:	3710      	adds	r7, #16
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
	...

08002c28 <min_application_handler>:
 *
 * @note This function is responsible for dispatching commands
 *       to the appropriate handlers based on `min_id`.
 */

void min_application_handler(uint8_t min_id, const uint8_t *min_payload, uint8_t len_payload, uint8_t port) {
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6039      	str	r1, [r7, #0]
 8002c30:	4611      	mov	r1, r2
 8002c32:	461a      	mov	r2, r3
 8002c34:	4603      	mov	r3, r0
 8002c36:	71fb      	strb	r3, [r7, #7]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	71bb      	strb	r3, [r7, #6]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	717b      	strb	r3, [r7, #5]
    if (port >= MAX_MIN_CONTEXTS) {
 8002c40:	797b      	ldrb	r3, [r7, #5]
 8002c42:	2b03      	cmp	r3, #3
 8002c44:	d82a      	bhi.n	8002c9c <min_application_handler+0x74>
        return;
    }
    MIN_Context_t *ctx = registered_contexts[port];
 8002c46:	797b      	ldrb	r3, [r7, #5]
 8002c48:	4a17      	ldr	r2, [pc, #92]	@ (8002ca8 <min_application_handler+0x80>)
 8002c4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c4e:	613b      	str	r3, [r7, #16]
    if (ctx == NULL) {
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d024      	beq.n	8002ca0 <min_application_handler+0x78>
        return;
    }
    const MIN_Command_t *command_table = MIN_GetCommandTable();
 8002c56:	f000 f83d 	bl	8002cd4 <MIN_GetCommandTable>
 8002c5a:	60f8      	str	r0, [r7, #12]
    int table_size = MIN_GetCommandTableSize();
 8002c5c:	f000 f844 	bl	8002ce8 <MIN_GetCommandTableSize>
 8002c60:	60b8      	str	r0, [r7, #8]
    for (int i = 0; i < table_size; i++) {
 8002c62:	2300      	movs	r3, #0
 8002c64:	617b      	str	r3, [r7, #20]
 8002c66:	e014      	b.n	8002c92 <min_application_handler+0x6a>
        if (command_table[i].id == min_id) {
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	68fa      	ldr	r2, [r7, #12]
 8002c6e:	4413      	add	r3, r2
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	79fa      	ldrb	r2, [r7, #7]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d109      	bne.n	8002c8c <min_application_handler+0x64>
            command_table[i].handler(ctx, min_payload, len_payload);
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	4413      	add	r3, r2
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	79ba      	ldrb	r2, [r7, #6]
 8002c84:	6839      	ldr	r1, [r7, #0]
 8002c86:	6938      	ldr	r0, [r7, #16]
 8002c88:	4798      	blx	r3
            return;
 8002c8a:	e00a      	b.n	8002ca2 <min_application_handler+0x7a>
    for (int i = 0; i < table_size; i++) {
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	617b      	str	r3, [r7, #20]
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	dbe6      	blt.n	8002c68 <min_application_handler+0x40>
 8002c9a:	e002      	b.n	8002ca2 <min_application_handler+0x7a>
        return;
 8002c9c:	bf00      	nop
 8002c9e:	e000      	b.n	8002ca2 <min_application_handler+0x7a>
        return;
 8002ca0:	bf00      	nop
        }
    }
    // Optional: Add default handler for unmatched commands
}
 8002ca2:	3718      	adds	r7, #24
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	20001b78 	.word	0x20001b78

08002cac <MIN_Handler_NTC_TEMP_CMD>:
//    printf("Collected package: %lu samples, size: %lu bytes, CRC16: 0x%04X\r\n",
//           (unsigned long)sample_count, (unsigned long)package_size, crc);
//    MIN_Send(ctx, COLLECT_PACKAGE_ACK, response, sizeof(response));
//}

void MIN_Handler_NTC_TEMP_CMD(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	71fb      	strb	r3, [r7, #7]
    (void)payload; (void)len;
    static const uint8_t response[] = "25.3";

    MIN_Send(ctx, NTC_TEMP_CMD, response, sizeof(response) - 1);
 8002cba:	2304      	movs	r3, #4
 8002cbc:	4a04      	ldr	r2, [pc, #16]	@ (8002cd0 <MIN_Handler_NTC_TEMP_CMD+0x24>)
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	68f8      	ldr	r0, [r7, #12]
 8002cc2:	f7ff ff93 	bl	8002bec <MIN_Send>
}
 8002cc6:	bf00      	nop
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	08008e64 	.word	0x08008e64

08002cd4 <MIN_GetCommandTable>:

// =================================================================
// Helper Functions
// =================================================================

const MIN_Command_t *MIN_GetCommandTable(void) {
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
    return command_table;
 8002cd8:	4b02      	ldr	r3, [pc, #8]	@ (8002ce4 <MIN_GetCommandTable+0x10>)
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	08008e5c 	.word	0x08008e5c

08002ce8 <MIN_GetCommandTableSize>:

int MIN_GetCommandTableSize(void) {
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
    return command_table_size;
 8002cec:	2301      	movs	r3, #1
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <MIN_Timeout_Handler>:
} MIN_TaskContextTypedef;

/* Private function ----------------------------------------------------------*/
static void MIN_Processing(void);

void MIN_Timeout_Handler(MIN_Context_t *ctx) {
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
//    LOG("MIN-Timeout!");
	return;
 8002d00:	bf00      	nop
}
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <MIN_Process_Init>:
		10,                      	// taskPeriodInMS;
		MIN_Processing, 			// taskFunction;
		9 }
};

void MIN_Process_Init(void){
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
	MIN_Context_Init(&EXP_MinCtx, OBC_EXP_PORT);
 8002d10:	2100      	movs	r1, #0
 8002d12:	4804      	ldr	r0, [pc, #16]	@ (8002d24 <MIN_Process_Init+0x18>)
 8002d14:	f7ff febc 	bl	8002a90 <MIN_Context_Init>
	MIN_RegisterTimeoutCallback(&EXP_MinCtx, MIN_Timeout_Handler);
 8002d18:	4903      	ldr	r1, [pc, #12]	@ (8002d28 <MIN_Process_Init+0x1c>)
 8002d1a:	4802      	ldr	r0, [pc, #8]	@ (8002d24 <MIN_Process_Init+0x18>)
 8002d1c:	f7ff ff05 	bl	8002b2a <MIN_RegisterTimeoutCallback>
}
 8002d20:	bf00      	nop
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	20001b88 	.word	0x20001b88
 8002d28:	08002cf9 	.word	0x08002cf9

08002d2c <MIN_Processing>:

void MIN_Processing(void){
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
	while (UART_Driver_IsDataAvailable(USART6)) {
 8002d32:	e00f      	b.n	8002d54 <MIN_Processing+0x28>
        int data = UART_Driver_Read(USART6);
 8002d34:	480f      	ldr	r0, [pc, #60]	@ (8002d74 <MIN_Processing+0x48>)
 8002d36:	f7fe fd71 	bl	800181c <UART_Driver_Read>
 8002d3a:	6078      	str	r0, [r7, #4]
        if (data >= 0) {
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	db08      	blt.n	8002d54 <MIN_Processing+0x28>
            uint8_t byte = (uint8_t)data;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	70fb      	strb	r3, [r7, #3]
            MIN_App_Poll(&EXP_MinCtx, &byte, 1);
 8002d48:	1cfb      	adds	r3, r7, #3
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	480a      	ldr	r0, [pc, #40]	@ (8002d78 <MIN_Processing+0x4c>)
 8002d50:	f7ff fefa 	bl	8002b48 <MIN_App_Poll>
	while (UART_Driver_IsDataAvailable(USART6)) {
 8002d54:	4807      	ldr	r0, [pc, #28]	@ (8002d74 <MIN_Processing+0x48>)
 8002d56:	f7fe fda5 	bl	80018a4 <UART_Driver_IsDataAvailable>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1e9      	bne.n	8002d34 <MIN_Processing+0x8>
        }
	}
	MIN_App_Poll(&EXP_MinCtx, NULL, 0);
 8002d60:	2200      	movs	r2, #0
 8002d62:	2100      	movs	r1, #0
 8002d64:	4804      	ldr	r0, [pc, #16]	@ (8002d78 <MIN_Processing+0x4c>)
 8002d66:	f7ff feef 	bl	8002b48 <MIN_App_Poll>
}
 8002d6a:	bf00      	nop
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40011400 	.word	0x40011400
 8002d78:	20001b88 	.word	0x20001b88

08002d7c <MIN_CreateTask>:

void MIN_CreateTask(void) {
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
	SCH_TASK_CreateTask(&s_MINTaskContext.taskHandle, &s_MINTaskContext.taskProperty);
 8002d80:	4902      	ldr	r1, [pc, #8]	@ (8002d8c <MIN_CreateTask+0x10>)
 8002d82:	4803      	ldr	r0, [pc, #12]	@ (8002d90 <MIN_CreateTask+0x14>)
 8002d84:	f004 fc14 	bl	80075b0 <SCH_TASK_CreateTask>
}
 8002d88:	bf00      	nop
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	200000c8 	.word	0x200000c8
 8002d90:	200000c4 	.word	0x200000c4

08002d94 <__NVIC_GetPriorityGrouping>:
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d98:	4b04      	ldr	r3, [pc, #16]	@ (8002dac <__NVIC_GetPriorityGrouping+0x18>)
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	0a1b      	lsrs	r3, r3, #8
 8002d9e:	f003 0307 	and.w	r3, r3, #7
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr
 8002dac:	e000ed00 	.word	0xe000ed00

08002db0 <__NVIC_EnableIRQ>:
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	db0b      	blt.n	8002dda <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dc2:	79fb      	ldrb	r3, [r7, #7]
 8002dc4:	f003 021f 	and.w	r2, r3, #31
 8002dc8:	4907      	ldr	r1, [pc, #28]	@ (8002de8 <__NVIC_EnableIRQ+0x38>)
 8002dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dce:	095b      	lsrs	r3, r3, #5
 8002dd0:	2001      	movs	r0, #1
 8002dd2:	fa00 f202 	lsl.w	r2, r0, r2
 8002dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	e000e100 	.word	0xe000e100

08002dec <__NVIC_SetPriority>:
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	4603      	mov	r3, r0
 8002df4:	6039      	str	r1, [r7, #0]
 8002df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	db0a      	blt.n	8002e16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	b2da      	uxtb	r2, r3
 8002e04:	490c      	ldr	r1, [pc, #48]	@ (8002e38 <__NVIC_SetPriority+0x4c>)
 8002e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e0a:	0112      	lsls	r2, r2, #4
 8002e0c:	b2d2      	uxtb	r2, r2
 8002e0e:	440b      	add	r3, r1
 8002e10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002e14:	e00a      	b.n	8002e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	4908      	ldr	r1, [pc, #32]	@ (8002e3c <__NVIC_SetPriority+0x50>)
 8002e1c:	79fb      	ldrb	r3, [r7, #7]
 8002e1e:	f003 030f 	and.w	r3, r3, #15
 8002e22:	3b04      	subs	r3, #4
 8002e24:	0112      	lsls	r2, r2, #4
 8002e26:	b2d2      	uxtb	r2, r2
 8002e28:	440b      	add	r3, r1
 8002e2a:	761a      	strb	r2, [r3, #24]
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr
 8002e38:	e000e100 	.word	0xe000e100
 8002e3c:	e000ed00 	.word	0xe000ed00

08002e40 <NVIC_EncodePriority>:
{
 8002e40:	b480      	push	{r7}
 8002e42:	b089      	sub	sp, #36	@ 0x24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f003 0307 	and.w	r3, r3, #7
 8002e52:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	f1c3 0307 	rsb	r3, r3, #7
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	bf28      	it	cs
 8002e5e:	2304      	movcs	r3, #4
 8002e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	3304      	adds	r3, #4
 8002e66:	2b06      	cmp	r3, #6
 8002e68:	d902      	bls.n	8002e70 <NVIC_EncodePriority+0x30>
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	3b03      	subs	r3, #3
 8002e6e:	e000      	b.n	8002e72 <NVIC_EncodePriority+0x32>
 8002e70:	2300      	movs	r3, #0
 8002e72:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e74:	f04f 32ff 	mov.w	r2, #4294967295
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	43da      	mvns	r2, r3
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	401a      	ands	r2, r3
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e88:	f04f 31ff 	mov.w	r1, #4294967295
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e92:	43d9      	mvns	r1, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e98:	4313      	orrs	r3, r2
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3724      	adds	r7, #36	@ 0x24
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b089      	sub	sp, #36	@ 0x24
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	60f8      	str	r0, [r7, #12]
 8002eae:	60b9      	str	r1, [r7, #8]
 8002eb0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	332c      	adds	r3, #44	@ 0x2c
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ebe:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002ec2:	617a      	str	r2, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	fa92 f2a2 	rbit	r2, r2
 8002eca:	613a      	str	r2, [r7, #16]
  return result;
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	61ba      	str	r2, [r7, #24]
  if (value == 0U)
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	2a00      	cmp	r2, #0
 8002ed4:	d101      	bne.n	8002eda <LL_ADC_REG_SetSequencerRanks+0x34>
    return 32U;
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	e003      	b.n	8002ee2 <LL_ADC_REG_SetSequencerRanks+0x3c>
  return __builtin_clz(value);
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	fab2 f282 	clz	r2, r2
 8002ee0:	b2d2      	uxtb	r2, r2
 8002ee2:	40d3      	lsrs	r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	440b      	add	r3, r1
 8002ee8:	61fb      	str	r3, [r7, #28]

  MODIFY_REG(*preg,
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	f003 031f 	and.w	r3, r3, #31
 8002ef4:	211f      	movs	r1, #31
 8002ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8002efa:	43db      	mvns	r3, r3
 8002efc:	401a      	ands	r2, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f003 011f 	and.w	r1, r3, #31
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	f003 031f 	and.w	r3, r3, #31
 8002f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002f14:	bf00      	nop
 8002f16:	3724      	adds	r7, #36	@ 0x24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	431a      	orrs	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	609a      	str	r2, [r3, #8]
}
 8002f3a:	bf00      	nop
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr

08002f46 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002f46:	b480      	push	{r7}
 8002f48:	b08f      	sub	sp, #60	@ 0x3c
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	60f8      	str	r0, [r7, #12]
 8002f4e:	60b9      	str	r1, [r7, #8]
 8002f50:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	330c      	adds	r3, #12
 8002f56:	4619      	mov	r1, r3
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f5e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f62:	617a      	str	r2, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	fa92 f2a2 	rbit	r2, r2
 8002f6a:	613a      	str	r2, [r7, #16]
  return result;
 8002f6c:	693a      	ldr	r2, [r7, #16]
 8002f6e:	61ba      	str	r2, [r7, #24]
  if (value == 0U)
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	2a00      	cmp	r2, #0
 8002f74:	d101      	bne.n	8002f7a <LL_ADC_SetChannelSamplingTime+0x34>
    return 32U;
 8002f76:	2220      	movs	r2, #32
 8002f78:	e003      	b.n	8002f82 <LL_ADC_SetChannelSamplingTime+0x3c>
  return __builtin_clz(value);
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	fab2 f282 	clz	r2, r2
 8002f80:	b2d2      	uxtb	r2, r2
 8002f82:	40d3      	lsrs	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	440b      	add	r3, r1
 8002f88:	637b      	str	r3, [r7, #52]	@ 0x34

  MODIFY_REG(*preg,
 8002f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8002f94:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8002f98:	6239      	str	r1, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9a:	6a39      	ldr	r1, [r7, #32]
 8002f9c:	fa91 f1a1 	rbit	r1, r1
 8002fa0:	61f9      	str	r1, [r7, #28]
  return result;
 8002fa2:	69f9      	ldr	r1, [r7, #28]
 8002fa4:	6279      	str	r1, [r7, #36]	@ 0x24
  if (value == 0U)
 8002fa6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002fa8:	2900      	cmp	r1, #0
 8002faa:	d101      	bne.n	8002fb0 <LL_ADC_SetChannelSamplingTime+0x6a>
    return 32U;
 8002fac:	2120      	movs	r1, #32
 8002fae:	e003      	b.n	8002fb8 <LL_ADC_SetChannelSamplingTime+0x72>
  return __builtin_clz(value);
 8002fb0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002fb2:	fab1 f181 	clz	r1, r1
 8002fb6:	b2c9      	uxtb	r1, r1
 8002fb8:	40cb      	lsrs	r3, r1
 8002fba:	2107      	movs	r1, #7
 8002fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	401a      	ands	r2, r3
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8002fca:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8002fce:	62f9      	str	r1, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002fd2:	fa91 f1a1 	rbit	r1, r1
 8002fd6:	62b9      	str	r1, [r7, #40]	@ 0x28
  return result;
 8002fd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fda:	6339      	str	r1, [r7, #48]	@ 0x30
  if (value == 0U)
 8002fdc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002fde:	2900      	cmp	r1, #0
 8002fe0:	d101      	bne.n	8002fe6 <LL_ADC_SetChannelSamplingTime+0xa0>
    return 32U;
 8002fe2:	2120      	movs	r1, #32
 8002fe4:	e003      	b.n	8002fee <LL_ADC_SetChannelSamplingTime+0xa8>
  return __builtin_clz(value);
 8002fe6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002fe8:	fab1 f181 	clz	r1, r1
 8002fec:	b2c9      	uxtb	r1, r1
 8002fee:	40cb      	lsrs	r3, r1
 8002ff0:	6879      	ldr	r1, [r7, #4]
 8002ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ffa:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8002ffc:	bf00      	nop
 8002ffe:	373c      	adds	r7, #60	@ 0x3c
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8003014:	4a0d      	ldr	r2, [pc, #52]	@ (800304c <LL_DMA_SetDataTransferDirection+0x44>)
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	4413      	add	r3, r2
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	461a      	mov	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	4413      	add	r3, r2
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003028:	4908      	ldr	r1, [pc, #32]	@ (800304c <LL_DMA_SetDataTransferDirection+0x44>)
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	440b      	add	r3, r1
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	4619      	mov	r1, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	440b      	add	r3, r1
 8003036:	4619      	mov	r1, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4313      	orrs	r3, r2
 800303c:	600b      	str	r3, [r1, #0]
}
 800303e:	bf00      	nop
 8003040:	3714      	adds	r7, #20
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	08008e6c 	.word	0x08008e6c

08003050 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	60b9      	str	r1, [r7, #8]
 800305a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 800305c:	4a0d      	ldr	r2, [pc, #52]	@ (8003094 <LL_DMA_SetMode+0x44>)
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	4413      	add	r3, r2
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	461a      	mov	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4413      	add	r3, r2
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 8003070:	4908      	ldr	r1, [pc, #32]	@ (8003094 <LL_DMA_SetMode+0x44>)
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	440b      	add	r3, r1
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	4619      	mov	r1, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	440b      	add	r3, r1
 800307e:	4619      	mov	r1, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4313      	orrs	r3, r2
 8003084:	600b      	str	r3, [r1, #0]
}
 8003086:	bf00      	nop
 8003088:	3714      	adds	r7, #20
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	08008e6c 	.word	0x08008e6c

08003098 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	60b9      	str	r1, [r7, #8]
 80030a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 80030a4:	4a0d      	ldr	r2, [pc, #52]	@ (80030dc <LL_DMA_SetPeriphIncMode+0x44>)
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	4413      	add	r3, r2
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	461a      	mov	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4413      	add	r3, r2
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80030b8:	4908      	ldr	r1, [pc, #32]	@ (80030dc <LL_DMA_SetPeriphIncMode+0x44>)
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	440b      	add	r3, r1
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	4619      	mov	r1, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	440b      	add	r3, r1
 80030c6:	4619      	mov	r1, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	600b      	str	r3, [r1, #0]
}
 80030ce:	bf00      	nop
 80030d0:	3714      	adds	r7, #20
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	08008e6c 	.word	0x08008e6c

080030e0 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 80030ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003124 <LL_DMA_SetMemoryIncMode+0x44>)
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	4413      	add	r3, r2
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	461a      	mov	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4413      	add	r3, r2
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003100:	4908      	ldr	r1, [pc, #32]	@ (8003124 <LL_DMA_SetMemoryIncMode+0x44>)
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	440b      	add	r3, r1
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	4619      	mov	r1, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	440b      	add	r3, r1
 800310e:	4619      	mov	r1, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	4313      	orrs	r3, r2
 8003114:	600b      	str	r3, [r1, #0]
}
 8003116:	bf00      	nop
 8003118:	3714      	adds	r7, #20
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	08008e6c 	.word	0x08008e6c

08003128 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8003134:	4a0d      	ldr	r2, [pc, #52]	@ (800316c <LL_DMA_SetPeriphSize+0x44>)
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	4413      	add	r3, r2
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	4413      	add	r3, r2
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8003148:	4908      	ldr	r1, [pc, #32]	@ (800316c <LL_DMA_SetPeriphSize+0x44>)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	440b      	add	r3, r1
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	4619      	mov	r1, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	440b      	add	r3, r1
 8003156:	4619      	mov	r1, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4313      	orrs	r3, r2
 800315c:	600b      	str	r3, [r1, #0]
}
 800315e:	bf00      	nop
 8003160:	3714      	adds	r7, #20
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	08008e6c 	.word	0x08008e6c

08003170 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 800317c:	4a0d      	ldr	r2, [pc, #52]	@ (80031b4 <LL_DMA_SetMemorySize+0x44>)
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	4413      	add	r3, r2
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	461a      	mov	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4413      	add	r3, r2
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 8003190:	4908      	ldr	r1, [pc, #32]	@ (80031b4 <LL_DMA_SetMemorySize+0x44>)
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	440b      	add	r3, r1
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	4619      	mov	r1, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	440b      	add	r3, r1
 800319e:	4619      	mov	r1, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	600b      	str	r3, [r1, #0]
}
 80031a6:	bf00      	nop
 80031a8:	3714      	adds	r7, #20
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	08008e6c 	.word	0x08008e6c

080031b8 <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 80031c4:	4a0d      	ldr	r2, [pc, #52]	@ (80031fc <LL_DMA_SetStreamPriorityLevel+0x44>)
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	4413      	add	r3, r2
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	461a      	mov	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	4413      	add	r3, r2
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031d8:	4908      	ldr	r1, [pc, #32]	@ (80031fc <LL_DMA_SetStreamPriorityLevel+0x44>)
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	440b      	add	r3, r1
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	4619      	mov	r1, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	440b      	add	r3, r1
 80031e6:	4619      	mov	r1, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	600b      	str	r3, [r1, #0]
}
 80031ee:	bf00      	nop
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	08008e6c 	.word	0x08008e6c

08003200 <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 8003200:	b480      	push	{r7}
 8003202:	b085      	sub	sp, #20
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 800320c:	4a0d      	ldr	r2, [pc, #52]	@ (8003244 <LL_DMA_SetChannelSelection+0x44>)
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	4413      	add	r3, r2
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	461a      	mov	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4413      	add	r3, r2
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8003220:	4908      	ldr	r1, [pc, #32]	@ (8003244 <LL_DMA_SetChannelSelection+0x44>)
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	440b      	add	r3, r1
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	4619      	mov	r1, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	440b      	add	r3, r1
 800322e:	4619      	mov	r1, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4313      	orrs	r3, r2
 8003234:	600b      	str	r3, [r1, #0]
}
 8003236:	bf00      	nop
 8003238:	3714      	adds	r7, #20
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	08008e6c 	.word	0x08008e6c

08003248 <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8003252:	4a0c      	ldr	r2, [pc, #48]	@ (8003284 <LL_DMA_DisableFifoMode+0x3c>)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	4413      	add	r3, r2
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	461a      	mov	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4413      	add	r3, r2
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	4908      	ldr	r1, [pc, #32]	@ (8003284 <LL_DMA_DisableFifoMode+0x3c>)
 8003264:	683a      	ldr	r2, [r7, #0]
 8003266:	440a      	add	r2, r1
 8003268:	7812      	ldrb	r2, [r2, #0]
 800326a:	4611      	mov	r1, r2
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	440a      	add	r2, r1
 8003270:	f023 0304 	bic.w	r3, r3, #4
 8003274:	6153      	str	r3, [r2, #20]
}
 8003276:	bf00      	nop
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	08008e6c 	.word	0x08008e6c

08003288 <LL_I2C_Enable>:
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f043 0201 	orr.w	r2, r3, #1
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	601a      	str	r2, [r3, #0]
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <LL_I2C_EnableClockStretching>:
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	601a      	str	r2, [r3, #0]
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <LL_I2C_DisableGeneralCall>:
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	601a      	str	r2, [r3, #0]
}
 80032dc:	bf00      	nop
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <LL_I2C_SetOwnAddress2>:
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	f023 02fe 	bic.w	r2, r3, #254	@ 0xfe
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	431a      	orrs	r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	60da      	str	r2, [r3, #12]
}
 8003302:	bf00      	nop
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr

0800330e <LL_I2C_DisableOwnAddress2>:
{
 800330e:	b480      	push	{r7}
 8003310:	b083      	sub	sp, #12
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	f023 0201 	bic.w	r2, r3, #1
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	60da      	str	r2, [r3, #12]
}
 8003322:	bf00      	nop
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr

0800332e <LL_I2C_EnableIT_EVT>:
{
 800332e:	b480      	push	{r7}
 8003330:	b083      	sub	sp, #12
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	605a      	str	r2, [r3, #4]
}
 8003342:	bf00      	nop
 8003344:	370c      	adds	r7, #12
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
	...

08003350 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003354:	4b05      	ldr	r3, [pc, #20]	@ (800336c <LL_RCC_HSE_Enable+0x1c>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a04      	ldr	r2, [pc, #16]	@ (800336c <LL_RCC_HSE_Enable+0x1c>)
 800335a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800335e:	6013      	str	r3, [r2, #0]
}
 8003360:	bf00      	nop
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	40023800 	.word	0x40023800

08003370 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8003374:	4b07      	ldr	r3, [pc, #28]	@ (8003394 <LL_RCC_HSE_IsReady+0x24>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800337c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003380:	bf0c      	ite	eq
 8003382:	2301      	moveq	r3, #1
 8003384:	2300      	movne	r3, #0
 8003386:	b2db      	uxtb	r3, r3
}
 8003388:	4618      	mov	r0, r3
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	40023800 	.word	0x40023800

08003398 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80033a0:	4b06      	ldr	r3, [pc, #24]	@ (80033bc <LL_RCC_SetSysClkSource+0x24>)
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f023 0203 	bic.w	r2, r3, #3
 80033a8:	4904      	ldr	r1, [pc, #16]	@ (80033bc <LL_RCC_SetSysClkSource+0x24>)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	608b      	str	r3, [r1, #8]
}
 80033b0:	bf00      	nop
 80033b2:	370c      	adds	r7, #12
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr
 80033bc:	40023800 	.word	0x40023800

080033c0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80033c4:	4b04      	ldr	r3, [pc, #16]	@ (80033d8 <LL_RCC_GetSysClkSource+0x18>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 030c 	and.w	r3, r3, #12
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	40023800 	.word	0x40023800

080033dc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80033e4:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <LL_RCC_SetAHBPrescaler+0x24>)
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033ec:	4904      	ldr	r1, [pc, #16]	@ (8003400 <LL_RCC_SetAHBPrescaler+0x24>)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	608b      	str	r3, [r1, #8]
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr
 8003400:	40023800 	.word	0x40023800

08003404 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800340c:	4b06      	ldr	r3, [pc, #24]	@ (8003428 <LL_RCC_SetAPB1Prescaler+0x24>)
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003414:	4904      	ldr	r1, [pc, #16]	@ (8003428 <LL_RCC_SetAPB1Prescaler+0x24>)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4313      	orrs	r3, r2
 800341a:	608b      	str	r3, [r1, #8]
}
 800341c:	bf00      	nop
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	40023800 	.word	0x40023800

0800342c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003434:	4b06      	ldr	r3, [pc, #24]	@ (8003450 <LL_RCC_SetAPB2Prescaler+0x24>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800343c:	4904      	ldr	r1, [pc, #16]	@ (8003450 <LL_RCC_SetAPB2Prescaler+0x24>)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4313      	orrs	r3, r2
 8003442:	608b      	str	r3, [r1, #8]
}
 8003444:	bf00      	nop
 8003446:	370c      	adds	r7, #12
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr
 8003450:	40023800 	.word	0x40023800

08003454 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8003454:	b480      	push	{r7}
 8003456:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8003458:	4b05      	ldr	r3, [pc, #20]	@ (8003470 <LL_RCC_PLL_Enable+0x1c>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a04      	ldr	r2, [pc, #16]	@ (8003470 <LL_RCC_PLL_Enable+0x1c>)
 800345e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003462:	6013      	str	r3, [r2, #0]
}
 8003464:	bf00      	nop
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	40023800 	.word	0x40023800

08003474 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8003474:	b480      	push	{r7}
 8003476:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8003478:	4b07      	ldr	r3, [pc, #28]	@ (8003498 <LL_RCC_PLL_IsReady+0x24>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003480:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003484:	bf0c      	ite	eq
 8003486:	2301      	moveq	r3, #1
 8003488:	2300      	movne	r3, #0
 800348a:	b2db      	uxtb	r3, r3
}
 800348c:	4618      	mov	r0, r3
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	40023800 	.word	0x40023800

0800349c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 800349c:	b480      	push	{r7}
 800349e:	b085      	sub	sp, #20
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
 80034a8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80034aa:	4b0d      	ldr	r3, [pc, #52]	@ (80034e0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	4b0d      	ldr	r3, [pc, #52]	@ (80034e4 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	68f9      	ldr	r1, [r7, #12]
 80034b4:	68ba      	ldr	r2, [r7, #8]
 80034b6:	4311      	orrs	r1, r2
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	0192      	lsls	r2, r2, #6
 80034bc:	430a      	orrs	r2, r1
 80034be:	4908      	ldr	r1, [pc, #32]	@ (80034e0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80034c4:	4b06      	ldr	r3, [pc, #24]	@ (80034e0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80034cc:	4904      	ldr	r1, [pc, #16]	@ (80034e0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80034d4:	bf00      	nop
 80034d6:	3714      	adds	r7, #20
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr
 80034e0:	40023800 	.word	0x40023800
 80034e4:	ffbf8000 	.word	0xffbf8000

080034e8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80034f0:	4b08      	ldr	r3, [pc, #32]	@ (8003514 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80034f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034f4:	4907      	ldr	r1, [pc, #28]	@ (8003514 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80034fc:	4b05      	ldr	r3, [pc, #20]	@ (8003514 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80034fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4013      	ands	r3, r2
 8003504:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003506:	68fb      	ldr	r3, [r7, #12]
}
 8003508:	bf00      	nop
 800350a:	3714      	adds	r7, #20
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr
 8003514:	40023800 	.word	0x40023800

08003518 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003518:	b480      	push	{r7}
 800351a:	b085      	sub	sp, #20
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8003520:	4b08      	ldr	r3, [pc, #32]	@ (8003544 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003522:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003524:	4907      	ldr	r1, [pc, #28]	@ (8003544 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4313      	orrs	r3, r2
 800352a:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800352c:	4b05      	ldr	r3, [pc, #20]	@ (8003544 <LL_APB1_GRP1_EnableClock+0x2c>)
 800352e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4013      	ands	r3, r2
 8003534:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003536:	68fb      	ldr	r3, [r7, #12]
}
 8003538:	bf00      	nop
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	40023800 	.word	0x40023800

08003548 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003550:	4b08      	ldr	r3, [pc, #32]	@ (8003574 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003552:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003554:	4907      	ldr	r1, [pc, #28]	@ (8003574 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4313      	orrs	r3, r2
 800355a:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800355c:	4b05      	ldr	r3, [pc, #20]	@ (8003574 <LL_APB2_GRP1_EnableClock+0x2c>)
 800355e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	4013      	ands	r3, r2
 8003564:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003566:	68fb      	ldr	r3, [r7, #12]
}
 8003568:	bf00      	nop
 800356a:	3714      	adds	r7, #20
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr
 8003574:	40023800 	.word	0x40023800

08003578 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8003580:	4b06      	ldr	r3, [pc, #24]	@ (800359c <LL_FLASH_SetLatency+0x24>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f023 0207 	bic.w	r2, r3, #7
 8003588:	4904      	ldr	r1, [pc, #16]	@ (800359c <LL_FLASH_SetLatency+0x24>)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4313      	orrs	r3, r2
 800358e:	600b      	str	r3, [r1, #0]
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr
 800359c:	40023c00 	.word	0x40023c00

080035a0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80035a4:	4b04      	ldr	r3, [pc, #16]	@ (80035b8 <LL_FLASH_GetLatency+0x18>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0307 	and.w	r3, r3, #7
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	40023c00 	.word	0x40023c00

080035bc <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80035c4:	4b06      	ldr	r3, [pc, #24]	@ (80035e0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80035cc:	4904      	ldr	r1, [pc, #16]	@ (80035e0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	600b      	str	r3, [r1, #0]
}
 80035d4:	bf00      	nop
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr
 80035e0:	40007000 	.word	0x40007000

080035e4 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 80035e8:	4b07      	ldr	r3, [pc, #28]	@ (8003608 <LL_PWR_IsActiveFlag_VOS+0x24>)
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035f4:	bf0c      	ite	eq
 80035f6:	2301      	moveq	r3, #1
 80035f8:	2300      	movne	r3, #0
 80035fa:	b2db      	uxtb	r3, r3
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40007000 	.word	0x40007000

0800360c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	601a      	str	r2, [r3, #0]
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f023 0210 	bic.w	r2, r3, #16
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	431a      	orrs	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	605a      	str	r2, [r3, #4]
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr

08003652 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8003652:	b480      	push	{r7}
 8003654:	b083      	sub	sp, #12
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	601a      	str	r2, [r3, #0]
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
	...

08003674 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8003674:	b480      	push	{r7}
 8003676:	b085      	sub	sp, #20
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d01c      	beq.n	80036be <LL_TIM_OC_DisableFast+0x4a>
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	2b04      	cmp	r3, #4
 8003688:	d017      	beq.n	80036ba <LL_TIM_OC_DisableFast+0x46>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	2b10      	cmp	r3, #16
 800368e:	d012      	beq.n	80036b6 <LL_TIM_OC_DisableFast+0x42>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2b40      	cmp	r3, #64	@ 0x40
 8003694:	d00d      	beq.n	80036b2 <LL_TIM_OC_DisableFast+0x3e>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800369c:	d007      	beq.n	80036ae <LL_TIM_OC_DisableFast+0x3a>
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036a4:	d101      	bne.n	80036aa <LL_TIM_OC_DisableFast+0x36>
 80036a6:	2305      	movs	r3, #5
 80036a8:	e00a      	b.n	80036c0 <LL_TIM_OC_DisableFast+0x4c>
 80036aa:	2306      	movs	r3, #6
 80036ac:	e008      	b.n	80036c0 <LL_TIM_OC_DisableFast+0x4c>
 80036ae:	2304      	movs	r3, #4
 80036b0:	e006      	b.n	80036c0 <LL_TIM_OC_DisableFast+0x4c>
 80036b2:	2303      	movs	r3, #3
 80036b4:	e004      	b.n	80036c0 <LL_TIM_OC_DisableFast+0x4c>
 80036b6:	2302      	movs	r3, #2
 80036b8:	e002      	b.n	80036c0 <LL_TIM_OC_DisableFast+0x4c>
 80036ba:	2301      	movs	r3, #1
 80036bc:	e000      	b.n	80036c0 <LL_TIM_OC_DisableFast+0x4c>
 80036be:	2300      	movs	r3, #0
 80036c0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	3318      	adds	r3, #24
 80036c6:	4619      	mov	r1, r3
 80036c8:	7bfb      	ldrb	r3, [r7, #15]
 80036ca:	4a0b      	ldr	r2, [pc, #44]	@ (80036f8 <LL_TIM_OC_DisableFast+0x84>)
 80036cc:	5cd3      	ldrb	r3, [r2, r3]
 80036ce:	440b      	add	r3, r1
 80036d0:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	7bfb      	ldrb	r3, [r7, #15]
 80036d8:	4908      	ldr	r1, [pc, #32]	@ (80036fc <LL_TIM_OC_DisableFast+0x88>)
 80036da:	5ccb      	ldrb	r3, [r1, r3]
 80036dc:	4619      	mov	r1, r3
 80036de:	2304      	movs	r3, #4
 80036e0:	408b      	lsls	r3, r1
 80036e2:	43db      	mvns	r3, r3
 80036e4:	401a      	ands	r2, r3
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	601a      	str	r2, [r3, #0]

}
 80036ea:	bf00      	nop
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	08008e74 	.word	0x08008e74
 80036fc:	08008e7c 	.word	0x08008e7c

08003700 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	2b01      	cmp	r3, #1
 800370e:	d01c      	beq.n	800374a <LL_TIM_OC_EnablePreload+0x4a>
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	2b04      	cmp	r3, #4
 8003714:	d017      	beq.n	8003746 <LL_TIM_OC_EnablePreload+0x46>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	2b10      	cmp	r3, #16
 800371a:	d012      	beq.n	8003742 <LL_TIM_OC_EnablePreload+0x42>
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	2b40      	cmp	r3, #64	@ 0x40
 8003720:	d00d      	beq.n	800373e <LL_TIM_OC_EnablePreload+0x3e>
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003728:	d007      	beq.n	800373a <LL_TIM_OC_EnablePreload+0x3a>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003730:	d101      	bne.n	8003736 <LL_TIM_OC_EnablePreload+0x36>
 8003732:	2305      	movs	r3, #5
 8003734:	e00a      	b.n	800374c <LL_TIM_OC_EnablePreload+0x4c>
 8003736:	2306      	movs	r3, #6
 8003738:	e008      	b.n	800374c <LL_TIM_OC_EnablePreload+0x4c>
 800373a:	2304      	movs	r3, #4
 800373c:	e006      	b.n	800374c <LL_TIM_OC_EnablePreload+0x4c>
 800373e:	2303      	movs	r3, #3
 8003740:	e004      	b.n	800374c <LL_TIM_OC_EnablePreload+0x4c>
 8003742:	2302      	movs	r3, #2
 8003744:	e002      	b.n	800374c <LL_TIM_OC_EnablePreload+0x4c>
 8003746:	2301      	movs	r3, #1
 8003748:	e000      	b.n	800374c <LL_TIM_OC_EnablePreload+0x4c>
 800374a:	2300      	movs	r3, #0
 800374c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	3318      	adds	r3, #24
 8003752:	4619      	mov	r1, r3
 8003754:	7bfb      	ldrb	r3, [r7, #15]
 8003756:	4a0a      	ldr	r2, [pc, #40]	@ (8003780 <LL_TIM_OC_EnablePreload+0x80>)
 8003758:	5cd3      	ldrb	r3, [r2, r3]
 800375a:	440b      	add	r3, r1
 800375c:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	7bfb      	ldrb	r3, [r7, #15]
 8003764:	4907      	ldr	r1, [pc, #28]	@ (8003784 <LL_TIM_OC_EnablePreload+0x84>)
 8003766:	5ccb      	ldrb	r3, [r1, r3]
 8003768:	4619      	mov	r1, r3
 800376a:	2308      	movs	r3, #8
 800376c:	408b      	lsls	r3, r1
 800376e:	431a      	orrs	r2, r3
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	601a      	str	r2, [r3, #0]
}
 8003774:	bf00      	nop
 8003776:	3714      	adds	r7, #20
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr
 8003780:	08008e74 	.word	0x08008e74
 8003784:	08008e7c 	.word	0x08008e7c

08003788 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800379a:	f023 0307 	bic.w	r3, r3, #7
 800379e:	683a      	ldr	r2, [r7, #0]
 80037a0:	431a      	orrs	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	609a      	str	r2, [r3, #8]
}
 80037a6:	bf00      	nop
 80037a8:	370c      	adds	r7, #12
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr

080037b2 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80037b2:	b480      	push	{r7}
 80037b4:	b083      	sub	sp, #12
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
 80037ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	431a      	orrs	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	605a      	str	r2, [r3, #4]
}
 80037cc:	bf00      	nop
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	609a      	str	r2, [r3, #8]
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <LL_USART_Enable>:
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	60da      	str	r2, [r3, #12]
}
 800380c:	bf00      	nop
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr

08003818 <LL_USART_ConfigAsyncMode>:
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	691b      	ldr	r3, [r3, #16]
 8003824:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	615a      	str	r2, [r3, #20]
}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <LL_USART_IsActiveFlag_TXE>:
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003854:	2b80      	cmp	r3, #128	@ 0x80
 8003856:	bf0c      	ite	eq
 8003858:	2301      	moveq	r3, #1
 800385a:	2300      	movne	r3, #0
 800385c:	b2db      	uxtb	r3, r3
}
 800385e:	4618      	mov	r0, r3
 8003860:	370c      	adds	r7, #12
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr

0800386a <LL_USART_TransmitData8>:
{
 800386a:	b480      	push	{r7}
 800386c:	b083      	sub	sp, #12
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
 8003872:	460b      	mov	r3, r1
 8003874:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8003876:	78fa      	ldrb	r2, [r7, #3]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	605a      	str	r2, [r3, #4]
}
 800387c:	bf00      	nop
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <LL_GPIO_SetOutputPin>:
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	619a      	str	r2, [r3, #24]
}
 8003898:	bf00      	nop
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <LL_GPIO_ResetOutputPin>:
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	041a      	lsls	r2, r3, #16
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	619a      	str	r2, [r3, #24]
}
 80038b6:	bf00      	nop
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr

080038c2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80038c6:	f001 f911 	bl	8004aec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80038ca:	f000 f82d 	bl	8003928 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80038ce:	f000 fddf 	bl	8004490 <MX_GPIO_Init>
  MX_DMA_Init();
 80038d2:	f000 fdc5 	bl	8004460 <MX_DMA_Init>
  MX_SPI1_Init();
 80038d6:	f000 fabf 	bl	8003e58 <MX_SPI1_Init>
  MX_ADC1_Init();
 80038da:	f000 f873 	bl	80039c4 <MX_ADC1_Init>
  MX_TIM1_Init();
 80038de:	f000 fbbd 	bl	800405c <MX_TIM1_Init>
  MX_TIM3_Init();
 80038e2:	f000 fc53 	bl	800418c <MX_TIM3_Init>
  MX_I2C2_Init();
 80038e6:	f000 fa39 	bl	8003d5c <MX_I2C2_Init>
  MX_SPI3_Init();
 80038ea:	f000 fb61 	bl	8003fb0 <MX_SPI3_Init>
  MX_SPI2_Init();
 80038ee:	f000 fb09 	bl	8003f04 <MX_SPI2_Init>
  MX_USART6_UART_Init();
 80038f2:	f000 fd55 	bl	80043a0 <MX_USART6_UART_Init>
  MX_ADC3_Init();
 80038f6:	f000 f987 	bl	8003c08 <MX_ADC3_Init>
  MX_TIM4_Init();
 80038fa:	f000 fc77 	bl	80041ec <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80038fe:	f000 fcef 	bl	80042e0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8003902:	f000 f9d3 	bl	8003cac <MX_I2C1_Init>
//  MB85RS2MT_Init(&fram);
//  adg1414_init(&exp_adg1414);

  // Initialize all preset for schedule task
//  Ex_Watchdog_Init();
  LED_Status_Init();
 8003906:	f7fe f87d 	bl	8001a04 <LED_Status_Init>
//  NTC_DMA_ADC_Init();
//  Laser_board_init();
//  Photo_board_init();


  UART_Driver_Init();
 800390a:	f7fd ff5d 	bl	80017c8 <UART_Driver_Init>
  MIN_Process_Init();
 800390e:	f7ff f9fd 	bl	8002d0c <MIN_Process_Init>


  SCH_Initialize();
 8003912:	f003 fdf7 	bl	8007504 <SCH_Initialize>

  // Create task scheduler
//  Ex_Watchdog_CreateTask();
  LED_Status_CreateTask();
 8003916:	f7fe f98d 	bl	8001c34 <LED_Status_CreateTask>
//  CLI_Command_CreateTask();
//  Temperature_GetSet_CreateTask();
  // sensor_i2c_create_task();
//  AutoRun_CreateTask();
//  SoftTime_CreateTask();
  MIN_CreateTask();
 800391a:	f7ff fa2f 	bl	8002d7c <MIN_CreateTask>

  SCH_StartSchedular();
 800391e:	f003 ff1b 	bl	8007758 <SCH_StartSchedular>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_HandleScheduledTask();
 8003922:	f003 ff1f 	bl	8007764 <SCH_HandleScheduledTask>
 8003926:	e7fc      	b.n	8003922 <main+0x60>

08003928 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 800392c:	2000      	movs	r0, #0
 800392e:	f7ff fe23 	bl	8003578 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8003932:	bf00      	nop
 8003934:	f7ff fe34 	bl	80035a0 <LL_FLASH_GetLatency>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d1fa      	bne.n	8003934 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 800393e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003942:	f7ff fe3b 	bl	80035bc <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 8003946:	f7ff fd03 	bl	8003350 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 800394a:	bf00      	nop
 800394c:	f7ff fd10 	bl	8003370 <LL_RCC_HSE_IsReady>
 8003950:	4603      	mov	r3, r0
 8003952:	2b01      	cmp	r3, #1
 8003954:	d1fa      	bne.n	800394c <SystemClock_Config+0x24>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 72, LL_RCC_PLLP_DIV_6);
 8003956:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800395a:	2248      	movs	r2, #72	@ 0x48
 800395c:	2104      	movs	r1, #4
 800395e:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8003962:	f7ff fd9b 	bl	800349c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8003966:	f7ff fd75 	bl	8003454 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800396a:	bf00      	nop
 800396c:	f7ff fd82 	bl	8003474 <LL_RCC_PLL_IsReady>
 8003970:	4603      	mov	r3, r0
 8003972:	2b01      	cmp	r3, #1
 8003974:	d1fa      	bne.n	800396c <SystemClock_Config+0x44>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8003976:	bf00      	nop
 8003978:	f7ff fe34 	bl	80035e4 <LL_PWR_IsActiveFlag_VOS>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d0fa      	beq.n	8003978 <SystemClock_Config+0x50>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8003982:	2000      	movs	r0, #0
 8003984:	f7ff fd2a 	bl	80033dc <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8003988:	2000      	movs	r0, #0
 800398a:	f7ff fd3b 	bl	8003404 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800398e:	2000      	movs	r0, #0
 8003990:	f7ff fd4c 	bl	800342c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8003994:	2002      	movs	r0, #2
 8003996:	f7ff fcff 	bl	8003398 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800399a:	bf00      	nop
 800399c:	f7ff fd10 	bl	80033c0 <LL_RCC_GetSysClkSource>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b08      	cmp	r3, #8
 80039a4:	d1fa      	bne.n	800399c <SystemClock_Config+0x74>
  {

  }
  LL_SetSystemCoreClock(24000000);
 80039a6:	4806      	ldr	r0, [pc, #24]	@ (80039c0 <SystemClock_Config+0x98>)
 80039a8:	f003 fd9c 	bl	80074e4 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 80039ac:	200f      	movs	r0, #15
 80039ae:	f001 f8bf 	bl	8004b30 <HAL_InitTick>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d001      	beq.n	80039bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80039b8:	f000 fe6c 	bl	8004694 <Error_Handler>
  }
}
 80039bc:	bf00      	nop
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	016e3600 	.word	0x016e3600

080039c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b092      	sub	sp, #72	@ 0x48
 80039c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80039ca:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	605a      	str	r2, [r3, #4]
 80039d4:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80039d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80039da:	2200      	movs	r2, #0
 80039dc:	601a      	str	r2, [r3, #0]
 80039de:	605a      	str	r2, [r3, #4]
 80039e0:	609a      	str	r2, [r3, #8]
 80039e2:	60da      	str	r2, [r3, #12]
 80039e4:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80039e6:	f107 0318 	add.w	r3, r7, #24
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]
 80039ee:	605a      	str	r2, [r3, #4]
 80039f0:	609a      	str	r2, [r3, #8]
 80039f2:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f4:	463b      	mov	r3, r7
 80039f6:	2200      	movs	r2, #0
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	605a      	str	r2, [r3, #4]
 80039fc:	609a      	str	r2, [r3, #8]
 80039fe:	60da      	str	r2, [r3, #12]
 8003a00:	611a      	str	r2, [r3, #16]
 8003a02:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8003a04:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003a08:	f7ff fd9e 	bl	8003548 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003a0c:	2004      	movs	r0, #4
 8003a0e:	f7ff fd6b 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003a12:	2001      	movs	r0, #1
 8003a14:	f7ff fd68 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003a18:	2002      	movs	r0, #2
 8003a1a:	f7ff fd65 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  PC4   ------> ADC1_IN14
  PC5   ------> ADC1_IN15
  PB0   ------> ADC1_IN8
  PB1   ------> ADC1_IN9
  */
  GPIO_InitStruct.Pin = ADC_TEMP1_Pin|ADC_TEMP2_Pin|ADC_TEMP3_Pin|ADC_TEMP4_Pin
 8003a1e:	233f      	movs	r3, #63	@ 0x3f
 8003a20:	603b      	str	r3, [r7, #0]
                          |ADC_TEMP5_Pin|ADC_TEMP6_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8003a22:	2303      	movs	r3, #3
 8003a24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a26:	2300      	movs	r3, #0
 8003a28:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a2a:	463b      	mov	r3, r7
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	4869      	ldr	r0, [pc, #420]	@ (8003bd4 <MX_ADC1_Init+0x210>)
 8003a30:	f002 fb5d 	bl	80060ee <LL_GPIO_Init>

  GPIO_InitStruct.Pin = ADC_TEC_Pin;
 8003a34:	2310      	movs	r3, #16
 8003a36:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(ADC_TEC_GPIO_Port, &GPIO_InitStruct);
 8003a40:	463b      	mov	r3, r7
 8003a42:	4619      	mov	r1, r3
 8003a44:	4864      	ldr	r0, [pc, #400]	@ (8003bd8 <MX_ADC1_Init+0x214>)
 8003a46:	f002 fb52 	bl	80060ee <LL_GPIO_Init>

  GPIO_InitStruct.Pin = ADC_TEMP7_Pin|ADC_TEMP8_Pin;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a52:	2300      	movs	r3, #0
 8003a54:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a56:	463b      	mov	r3, r7
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4860      	ldr	r0, [pc, #384]	@ (8003bdc <MX_ADC1_Init+0x218>)
 8003a5c:	f002 fb47 	bl	80060ee <LL_GPIO_Init>

  /* ADC1 DMA Init */

  /* ADC1 Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_0, LL_DMA_CHANNEL_0);
 8003a60:	2200      	movs	r2, #0
 8003a62:	2100      	movs	r1, #0
 8003a64:	485e      	ldr	r0, [pc, #376]	@ (8003be0 <MX_ADC1_Init+0x21c>)
 8003a66:	f7ff fbcb 	bl	8003200 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_0, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	485c      	ldr	r0, [pc, #368]	@ (8003be0 <MX_ADC1_Init+0x21c>)
 8003a70:	f7ff faca 	bl	8003008 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_0, LL_DMA_PRIORITY_MEDIUM);
 8003a74:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003a78:	2100      	movs	r1, #0
 8003a7a:	4859      	ldr	r0, [pc, #356]	@ (8003be0 <MX_ADC1_Init+0x21c>)
 8003a7c:	f7ff fb9c 	bl	80031b8 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_0, LL_DMA_MODE_CIRCULAR);
 8003a80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a84:	2100      	movs	r1, #0
 8003a86:	4856      	ldr	r0, [pc, #344]	@ (8003be0 <MX_ADC1_Init+0x21c>)
 8003a88:	f7ff fae2 	bl	8003050 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_0, LL_DMA_PERIPH_NOINCREMENT);
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	2100      	movs	r1, #0
 8003a90:	4853      	ldr	r0, [pc, #332]	@ (8003be0 <MX_ADC1_Init+0x21c>)
 8003a92:	f7ff fb01 	bl	8003098 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_0, LL_DMA_MEMORY_INCREMENT);
 8003a96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	4850      	ldr	r0, [pc, #320]	@ (8003be0 <MX_ADC1_Init+0x21c>)
 8003a9e:	f7ff fb1f 	bl	80030e0 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_0, LL_DMA_PDATAALIGN_HALFWORD);
 8003aa2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	484d      	ldr	r0, [pc, #308]	@ (8003be0 <MX_ADC1_Init+0x21c>)
 8003aaa:	f7ff fb3d 	bl	8003128 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_0, LL_DMA_MDATAALIGN_HALFWORD);
 8003aae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	484a      	ldr	r0, [pc, #296]	@ (8003be0 <MX_ADC1_Init+0x21c>)
 8003ab6:	f7ff fb5b 	bl	8003170 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_0);
 8003aba:	2100      	movs	r1, #0
 8003abc:	4848      	ldr	r0, [pc, #288]	@ (8003be0 <MX_ADC1_Init+0x21c>)
 8003abe:	f7ff fbc3 	bl	8003248 <LL_DMA_DisableFifoMode>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	643b      	str	r3, [r7, #64]	@ 0x40
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 8003aca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ace:	647b      	str	r3, [r7, #68]	@ 0x44
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8003ad0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	4843      	ldr	r0, [pc, #268]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003ad8:	f002 f950 	bl	8005d7c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8003adc:	2300      	movs	r3, #0
 8003ade:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS;
 8003ae0:	f44f 03e0 	mov.w	r3, #7340032	@ 0x700000
 8003ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 8003aea:	2302      	movs	r3, #2
 8003aec:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 8003aee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003af2:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8003af4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003af8:	4619      	mov	r1, r3
 8003afa:	483a      	ldr	r0, [pc, #232]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003afc:	f002 f96a 	bl	8005dd4 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV);
 8003b00:	2100      	movs	r1, #0
 8003b02:	4838      	ldr	r0, [pc, #224]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b04:	f7ff fa0c 	bl	8002f20 <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8003b10:	f107 0318 	add.w	r3, r7, #24
 8003b14:	4619      	mov	r1, r3
 8003b16:	4834      	ldr	r0, [pc, #208]	@ (8003be8 <MX_ADC1_Init+0x224>)
 8003b18:	f002 f8e8 	bl	8005cec <LL_ADC_CommonInit>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_10);
 8003b1c:	220a      	movs	r2, #10
 8003b1e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b22:	4830      	ldr	r0, [pc, #192]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b24:	f7ff f9bf 	bl	8002ea6 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_10, LL_ADC_SAMPLINGTIME_15CYCLES);
 8003b28:	2201      	movs	r2, #1
 8003b2a:	210a      	movs	r1, #10
 8003b2c:	482d      	ldr	r0, [pc, #180]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b2e:	f7ff fa0a 	bl	8002f46 <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_11);
 8003b32:	4a2e      	ldr	r2, [pc, #184]	@ (8003bec <MX_ADC1_Init+0x228>)
 8003b34:	f240 2105 	movw	r1, #517	@ 0x205
 8003b38:	482a      	ldr	r0, [pc, #168]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b3a:	f7ff f9b4 	bl	8002ea6 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_15CYCLES);
 8003b3e:	2201      	movs	r2, #1
 8003b40:	492a      	ldr	r1, [pc, #168]	@ (8003bec <MX_ADC1_Init+0x228>)
 8003b42:	4828      	ldr	r0, [pc, #160]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b44:	f7ff f9ff 	bl	8002f46 <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_12);
 8003b48:	4a29      	ldr	r2, [pc, #164]	@ (8003bf0 <MX_ADC1_Init+0x22c>)
 8003b4a:	f240 210a 	movw	r1, #522	@ 0x20a
 8003b4e:	4825      	ldr	r0, [pc, #148]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b50:	f7ff f9a9 	bl	8002ea6 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_15CYCLES);
 8003b54:	2201      	movs	r2, #1
 8003b56:	4926      	ldr	r1, [pc, #152]	@ (8003bf0 <MX_ADC1_Init+0x22c>)
 8003b58:	4822      	ldr	r0, [pc, #136]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b5a:	f7ff f9f4 	bl	8002f46 <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_13);
 8003b5e:	4a25      	ldr	r2, [pc, #148]	@ (8003bf4 <MX_ADC1_Init+0x230>)
 8003b60:	f240 210f 	movw	r1, #527	@ 0x20f
 8003b64:	481f      	ldr	r0, [pc, #124]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b66:	f7ff f99e 	bl	8002ea6 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_13, LL_ADC_SAMPLINGTIME_15CYCLES);
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	4921      	ldr	r1, [pc, #132]	@ (8003bf4 <MX_ADC1_Init+0x230>)
 8003b6e:	481d      	ldr	r0, [pc, #116]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b70:	f7ff f9e9 	bl	8002f46 <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_14);
 8003b74:	4a20      	ldr	r2, [pc, #128]	@ (8003bf8 <MX_ADC1_Init+0x234>)
 8003b76:	f44f 7105 	mov.w	r1, #532	@ 0x214
 8003b7a:	481a      	ldr	r0, [pc, #104]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b7c:	f7ff f993 	bl	8002ea6 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_14, LL_ADC_SAMPLINGTIME_15CYCLES);
 8003b80:	2201      	movs	r2, #1
 8003b82:	491d      	ldr	r1, [pc, #116]	@ (8003bf8 <MX_ADC1_Init+0x234>)
 8003b84:	4817      	ldr	r0, [pc, #92]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b86:	f7ff f9de 	bl	8002f46 <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_15);
 8003b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8003bfc <MX_ADC1_Init+0x238>)
 8003b8c:	f240 2119 	movw	r1, #537	@ 0x219
 8003b90:	4814      	ldr	r0, [pc, #80]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b92:	f7ff f988 	bl	8002ea6 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_15, LL_ADC_SAMPLINGTIME_15CYCLES);
 8003b96:	2201      	movs	r2, #1
 8003b98:	4918      	ldr	r1, [pc, #96]	@ (8003bfc <MX_ADC1_Init+0x238>)
 8003b9a:	4812      	ldr	r0, [pc, #72]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003b9c:	f7ff f9d3 	bl	8002f46 <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_7, LL_ADC_CHANNEL_8);
 8003ba0:	4a17      	ldr	r2, [pc, #92]	@ (8003c00 <MX_ADC1_Init+0x23c>)
 8003ba2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003ba6:	480f      	ldr	r0, [pc, #60]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003ba8:	f7ff f97d 	bl	8002ea6 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_8, LL_ADC_SAMPLINGTIME_15CYCLES);
 8003bac:	2201      	movs	r2, #1
 8003bae:	4914      	ldr	r1, [pc, #80]	@ (8003c00 <MX_ADC1_Init+0x23c>)
 8003bb0:	480c      	ldr	r0, [pc, #48]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003bb2:	f7ff f9c8 	bl	8002f46 <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_8, LL_ADC_CHANNEL_9);
 8003bb6:	4a13      	ldr	r2, [pc, #76]	@ (8003c04 <MX_ADC1_Init+0x240>)
 8003bb8:	f240 1105 	movw	r1, #261	@ 0x105
 8003bbc:	4809      	ldr	r0, [pc, #36]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003bbe:	f7ff f972 	bl	8002ea6 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_9, LL_ADC_SAMPLINGTIME_15CYCLES);
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	490f      	ldr	r1, [pc, #60]	@ (8003c04 <MX_ADC1_Init+0x240>)
 8003bc6:	4807      	ldr	r0, [pc, #28]	@ (8003be4 <MX_ADC1_Init+0x220>)
 8003bc8:	f7ff f9bd 	bl	8002f46 <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003bcc:	bf00      	nop
 8003bce:	3748      	adds	r7, #72	@ 0x48
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40020800 	.word	0x40020800
 8003bd8:	40020000 	.word	0x40020000
 8003bdc:	40020400 	.word	0x40020400
 8003be0:	40026400 	.word	0x40026400
 8003be4:	40012000 	.word	0x40012000
 8003be8:	40012300 	.word	0x40012300
 8003bec:	0030000b 	.word	0x0030000b
 8003bf0:	0060000c 	.word	0x0060000c
 8003bf4:	0090000d 	.word	0x0090000d
 8003bf8:	00c0000e 	.word	0x00c0000e
 8003bfc:	00f0000f 	.word	0x00f0000f
 8003c00:	03800008 	.word	0x03800008
 8003c04:	03b00009 	.word	0x03b00009

08003c08 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003c0e:	463b      	mov	r3, r7
 8003c10:	2200      	movs	r2, #0
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	605a      	str	r2, [r3, #4]
 8003c16:	609a      	str	r2, [r3, #8]
 8003c18:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8003c1a:	4b21      	ldr	r3, [pc, #132]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c1c:	4a21      	ldr	r2, [pc, #132]	@ (8003ca4 <MX_ADC3_Init+0x9c>)
 8003c1e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003c20:	4b1f      	ldr	r3, [pc, #124]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8003c26:	4b1e      	ldr	r3, [pc, #120]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8003c2c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8003c32:	4b1b      	ldr	r3, [pc, #108]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8003c38:	4b19      	ldr	r3, [pc, #100]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003c40:	4b17      	ldr	r3, [pc, #92]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c46:	4b16      	ldr	r3, [pc, #88]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c48:	4a17      	ldr	r2, [pc, #92]	@ (8003ca8 <MX_ADC3_Init+0xa0>)
 8003c4a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c4c:	4b14      	ldr	r3, [pc, #80]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8003c52:	4b13      	ldr	r3, [pc, #76]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8003c58:	4b11      	ldr	r3, [pc, #68]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003c60:	4b0f      	ldr	r3, [pc, #60]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c62:	2201      	movs	r2, #1
 8003c64:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003c66:	480e      	ldr	r0, [pc, #56]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c68:	f000 ffb2 	bl	8004bd0 <HAL_ADC_Init>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 8003c72:	f000 fd0f 	bl	8004694 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003c76:	2302      	movs	r3, #2
 8003c78:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003c82:	463b      	mov	r3, r7
 8003c84:	4619      	mov	r1, r3
 8003c86:	4806      	ldr	r0, [pc, #24]	@ (8003ca0 <MX_ADC3_Init+0x98>)
 8003c88:	f000 ffe6 	bl	8004c58 <HAL_ADC_ConfigChannel>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8003c92:	f000 fcff 	bl	8004694 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8003c96:	bf00      	nop
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	20001d98 	.word	0x20001d98
 8003ca4:	40012200 	.word	0x40012200
 8003ca8:	0f000001 	.word	0x0f000001

08003cac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b08c      	sub	sp, #48	@ 0x30
 8003cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8003cb2:	f107 0318 	add.w	r3, r7, #24
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	601a      	str	r2, [r3, #0]
 8003cba:	605a      	str	r2, [r3, #4]
 8003cbc:	609a      	str	r2, [r3, #8]
 8003cbe:	60da      	str	r2, [r3, #12]
 8003cc0:	611a      	str	r2, [r3, #16]
 8003cc2:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cc4:	463b      	mov	r3, r7
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	601a      	str	r2, [r3, #0]
 8003cca:	605a      	str	r2, [r3, #4]
 8003ccc:	609a      	str	r2, [r3, #8]
 8003cce:	60da      	str	r2, [r3, #12]
 8003cd0:	611a      	str	r2, [r3, #16]
 8003cd2:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003cd4:	2002      	movs	r0, #2
 8003cd6:	f7ff fc07 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = SENSOR_SCL_Pin|SENSOR_SDA_Pin;
 8003cda:	23c0      	movs	r3, #192	@ 0xc0
 8003cdc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003cde:	2302      	movs	r3, #2
 8003ce0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003cea:	2300      	movs	r3, #0
 8003cec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8003cee:	2304      	movs	r3, #4
 8003cf0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cf2:	463b      	mov	r3, r7
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	4816      	ldr	r0, [pc, #88]	@ (8003d50 <MX_I2C1_Init+0xa4>)
 8003cf8:	f002 f9f9 	bl	80060ee <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8003cfc:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8003d00:	f7ff fc0a 	bl	8003518 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C1);
 8003d04:	4813      	ldr	r0, [pc, #76]	@ (8003d54 <MX_I2C1_Init+0xa8>)
 8003d06:	f7ff fb02 	bl	800330e <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8003d0a:	4812      	ldr	r0, [pc, #72]	@ (8003d54 <MX_I2C1_Init+0xa8>)
 8003d0c:	f7ff fadc 	bl	80032c8 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8003d10:	4810      	ldr	r0, [pc, #64]	@ (8003d54 <MX_I2C1_Init+0xa8>)
 8003d12:	f7ff fac9 	bl	80032a8 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8003d16:	2300      	movs	r3, #0
 8003d18:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8003d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8003d58 <MX_I2C1_Init+0xac>)
 8003d1c:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 8003d22:	2300      	movs	r3, #0
 8003d24:	627b      	str	r3, [r7, #36]	@ 0x24
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8003d26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8003d2c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8003d32:	f107 0318 	add.w	r3, r7, #24
 8003d36:	4619      	mov	r1, r3
 8003d38:	4806      	ldr	r0, [pc, #24]	@ (8003d54 <MX_I2C1_Init+0xa8>)
 8003d3a:	f002 fbaf 	bl	800649c <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0);
 8003d3e:	2100      	movs	r1, #0
 8003d40:	4804      	ldr	r0, [pc, #16]	@ (8003d54 <MX_I2C1_Init+0xa8>)
 8003d42:	f7ff fad1 	bl	80032e8 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003d46:	bf00      	nop
 8003d48:	3730      	adds	r7, #48	@ 0x30
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	40020400 	.word	0x40020400
 8003d54:	40005400 	.word	0x40005400
 8003d58:	000186a0 	.word	0x000186a0

08003d5c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b08c      	sub	sp, #48	@ 0x30
 8003d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C2_Init 0 */

  /* USER CODE END I2C2_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8003d62:	f107 0318 	add.w	r3, r7, #24
 8003d66:	2200      	movs	r2, #0
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	605a      	str	r2, [r3, #4]
 8003d6c:	609a      	str	r2, [r3, #8]
 8003d6e:	60da      	str	r2, [r3, #12]
 8003d70:	611a      	str	r2, [r3, #16]
 8003d72:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d74:	463b      	mov	r3, r7
 8003d76:	2200      	movs	r2, #0
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	605a      	str	r2, [r3, #4]
 8003d7c:	609a      	str	r2, [r3, #8]
 8003d7e:	60da      	str	r2, [r3, #12]
 8003d80:	611a      	str	r2, [r3, #16]
 8003d82:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003d84:	2002      	movs	r0, #2
 8003d86:	f7ff fbaf 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  /**I2C2 GPIO Configuration
  PB10   ------> I2C2_SCL
  PB11   ------> I2C2_SDA
  */
  GPIO_InitStruct.Pin = EXP_SCL_Pin|EXP_SDA_Pin;
 8003d8a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003d8e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003d90:	2302      	movs	r3, #2
 8003d92:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003d94:	2303      	movs	r3, #3
 8003d96:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8003da0:	2304      	movs	r3, #4
 8003da2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003da4:	463b      	mov	r3, r7
 8003da6:	4619      	mov	r1, r3
 8003da8:	4828      	ldr	r0, [pc, #160]	@ (8003e4c <MX_I2C2_Init+0xf0>)
 8003daa:	f002 f9a0 	bl	80060ee <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 8003dae:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8003db2:	f7ff fbb1 	bl	8003518 <LL_APB1_GRP1_EnableClock>

  /* I2C2 interrupt Init */
  NVIC_SetPriority(I2C2_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003db6:	f7fe ffed 	bl	8002d94 <__NVIC_GetPriorityGrouping>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	2100      	movs	r1, #0
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7ff f83d 	bl	8002e40 <NVIC_EncodePriority>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	4619      	mov	r1, r3
 8003dca:	2021      	movs	r0, #33	@ 0x21
 8003dcc:	f7ff f80e 	bl	8002dec <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003dd0:	2021      	movs	r0, #33	@ 0x21
 8003dd2:	f7fe ffed 	bl	8002db0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(I2C2_ER_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003dd6:	f7fe ffdd 	bl	8002d94 <__NVIC_GetPriorityGrouping>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2200      	movs	r2, #0
 8003dde:	2100      	movs	r1, #0
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7ff f82d 	bl	8002e40 <NVIC_EncodePriority>
 8003de6:	4603      	mov	r3, r0
 8003de8:	4619      	mov	r1, r3
 8003dea:	2022      	movs	r0, #34	@ 0x22
 8003dec:	f7fe fffe 	bl	8002dec <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C2_ER_IRQn);
 8003df0:	2022      	movs	r0, #34	@ 0x22
 8003df2:	f7fe ffdd 	bl	8002db0 <__NVIC_EnableIRQ>

  /* USER CODE END I2C2_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C2);
 8003df6:	4816      	ldr	r0, [pc, #88]	@ (8003e50 <MX_I2C2_Init+0xf4>)
 8003df8:	f7ff fa89 	bl	800330e <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C2);
 8003dfc:	4814      	ldr	r0, [pc, #80]	@ (8003e50 <MX_I2C2_Init+0xf4>)
 8003dfe:	f7ff fa63 	bl	80032c8 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C2);
 8003e02:	4813      	ldr	r0, [pc, #76]	@ (8003e50 <MX_I2C2_Init+0xf4>)
 8003e04:	f7ff fa50 	bl	80032a8 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8003e0c:	4b11      	ldr	r3, [pc, #68]	@ (8003e54 <MX_I2C2_Init+0xf8>)
 8003e0e:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8003e10:	2300      	movs	r3, #0
 8003e12:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 36;
 8003e14:	2324      	movs	r3, #36	@ 0x24
 8003e16:	627b      	str	r3, [r7, #36]	@ 0x24
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8003e18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8003e1e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_I2C_Init(I2C2, &I2C_InitStruct);
 8003e24:	f107 0318 	add.w	r3, r7, #24
 8003e28:	4619      	mov	r1, r3
 8003e2a:	4809      	ldr	r0, [pc, #36]	@ (8003e50 <MX_I2C2_Init+0xf4>)
 8003e2c:	f002 fb36 	bl	800649c <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C2, 0);
 8003e30:	2100      	movs	r1, #0
 8003e32:	4807      	ldr	r0, [pc, #28]	@ (8003e50 <MX_I2C2_Init+0xf4>)
 8003e34:	f7ff fa58 	bl	80032e8 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C2_Init 2 */
  LL_I2C_EnableIT_EVT(I2C2);
 8003e38:	4805      	ldr	r0, [pc, #20]	@ (8003e50 <MX_I2C2_Init+0xf4>)
 8003e3a:	f7ff fa78 	bl	800332e <LL_I2C_EnableIT_EVT>
  //  LL_I2C_EnableIT_ERR(I2C2);
  LL_I2C_Enable(I2C2);
 8003e3e:	4804      	ldr	r0, [pc, #16]	@ (8003e50 <MX_I2C2_Init+0xf4>)
 8003e40:	f7ff fa22 	bl	8003288 <LL_I2C_Enable>
  /* USER CODE END I2C2_Init 2 */

}
 8003e44:	bf00      	nop
 8003e46:	3730      	adds	r7, #48	@ 0x30
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40020400 	.word	0x40020400
 8003e50:	40005800 	.word	0x40005800
 8003e54:	000186a0 	.word	0x000186a0

08003e58 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b090      	sub	sp, #64	@ 0x40
 8003e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003e5e:	f107 0318 	add.w	r3, r7, #24
 8003e62:	2228      	movs	r2, #40	@ 0x28
 8003e64:	2100      	movs	r1, #0
 8003e66:	4618      	mov	r0, r3
 8003e68:	f003 fe3e 	bl	8007ae8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e6c:	463b      	mov	r3, r7
 8003e6e:	2200      	movs	r2, #0
 8003e70:	601a      	str	r2, [r3, #0]
 8003e72:	605a      	str	r2, [r3, #4]
 8003e74:	609a      	str	r2, [r3, #8]
 8003e76:	60da      	str	r2, [r3, #12]
 8003e78:	611a      	str	r2, [r3, #16]
 8003e7a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003e7c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003e80:	f7ff fb62 	bl	8003548 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003e84:	2001      	movs	r0, #1
 8003e86:	f7ff fb2f 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LASRR_SCK_Pin|LASER_MISO_Pin|LASER_MOSI_Pin;
 8003e8a:	23e0      	movs	r3, #224	@ 0xe0
 8003e8c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003e8e:	2302      	movs	r3, #2
 8003e90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003e92:	2303      	movs	r3, #3
 8003e94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003e96:	2300      	movs	r3, #0
 8003e98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003e9e:	2305      	movs	r3, #5
 8003ea0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ea2:	463b      	mov	r3, r7
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	4815      	ldr	r0, [pc, #84]	@ (8003efc <MX_SPI1_Init+0xa4>)
 8003ea8:	f002 f921 	bl	80060ee <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003eac:	2300      	movs	r3, #0
 8003eae:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003eb0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003eb4:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003ec2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 8003ec8:	2320      	movs	r3, #32
 8003eca:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003ed4:	230a      	movs	r3, #10
 8003ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8003ed8:	f107 0318 	add.w	r3, r7, #24
 8003edc:	4619      	mov	r1, r3
 8003ede:	4808      	ldr	r0, [pc, #32]	@ (8003f00 <MX_SPI1_Init+0xa8>)
 8003ee0:	f002 fc6b 	bl	80067ba <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8003ee4:	2100      	movs	r1, #0
 8003ee6:	4806      	ldr	r0, [pc, #24]	@ (8003f00 <MX_SPI1_Init+0xa8>)
 8003ee8:	f7ff fba0 	bl	800362c <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */
  LL_SPI_Enable(SPI1);
 8003eec:	4804      	ldr	r0, [pc, #16]	@ (8003f00 <MX_SPI1_Init+0xa8>)
 8003eee:	f7ff fb8d 	bl	800360c <LL_SPI_Enable>
  /* USER CODE END SPI1_Init 2 */

}
 8003ef2:	bf00      	nop
 8003ef4:	3740      	adds	r7, #64	@ 0x40
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	40020000 	.word	0x40020000
 8003f00:	40013000 	.word	0x40013000

08003f04 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b090      	sub	sp, #64	@ 0x40
 8003f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003f0a:	f107 0318 	add.w	r3, r7, #24
 8003f0e:	2228      	movs	r2, #40	@ 0x28
 8003f10:	2100      	movs	r1, #0
 8003f12:	4618      	mov	r0, r3
 8003f14:	f003 fde8 	bl	8007ae8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f18:	463b      	mov	r3, r7
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	601a      	str	r2, [r3, #0]
 8003f1e:	605a      	str	r2, [r3, #4]
 8003f20:	609a      	str	r2, [r3, #8]
 8003f22:	60da      	str	r2, [r3, #12]
 8003f24:	611a      	str	r2, [r3, #16]
 8003f26:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8003f28:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003f2c:	f7ff faf4 	bl	8003518 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003f30:	2002      	movs	r0, #2
 8003f32:	f7ff fad9 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = PHOTO_SCK_Pin|PHOTO_MISO_Pin|PHOTO_MOSI_Pin;
 8003f36:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003f3a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003f40:	2303      	movs	r3, #3
 8003f42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003f44:	2300      	movs	r3, #0
 8003f46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003f4c:	2305      	movs	r3, #5
 8003f4e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f50:	463b      	mov	r3, r7
 8003f52:	4619      	mov	r1, r3
 8003f54:	4814      	ldr	r0, [pc, #80]	@ (8003fa8 <MX_SPI2_Init+0xa4>)
 8003f56:	f002 f8ca 	bl	80060ee <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003f5e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003f62:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003f64:	2300      	movs	r3, #0
 8003f66:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003f70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003f76:	2318      	movs	r3, #24
 8003f78:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003f82:	230a      	movs	r3, #10
 8003f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003f86:	f107 0318 	add.w	r3, r7, #24
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	4807      	ldr	r0, [pc, #28]	@ (8003fac <MX_SPI2_Init+0xa8>)
 8003f8e:	f002 fc14 	bl	80067ba <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8003f92:	2100      	movs	r1, #0
 8003f94:	4805      	ldr	r0, [pc, #20]	@ (8003fac <MX_SPI2_Init+0xa8>)
 8003f96:	f7ff fb49 	bl	800362c <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */
  LL_SPI_Enable(SPI2);
 8003f9a:	4804      	ldr	r0, [pc, #16]	@ (8003fac <MX_SPI2_Init+0xa8>)
 8003f9c:	f7ff fb36 	bl	800360c <LL_SPI_Enable>
  /* USER CODE END SPI2_Init 2 */

}
 8003fa0:	bf00      	nop
 8003fa2:	3740      	adds	r7, #64	@ 0x40
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	40020400 	.word	0x40020400
 8003fac:	40003800 	.word	0x40003800

08003fb0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b090      	sub	sp, #64	@ 0x40
 8003fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003fb6:	f107 0318 	add.w	r3, r7, #24
 8003fba:	2228      	movs	r2, #40	@ 0x28
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f003 fd92 	bl	8007ae8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fc4:	463b      	mov	r3, r7
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	601a      	str	r2, [r3, #0]
 8003fca:	605a      	str	r2, [r3, #4]
 8003fcc:	609a      	str	r2, [r3, #8]
 8003fce:	60da      	str	r2, [r3, #12]
 8003fd0:	611a      	str	r2, [r3, #16]
 8003fd2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8003fd4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003fd8:	f7ff fa9e 	bl	8003518 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003fdc:	2004      	movs	r0, #4
 8003fde:	f7ff fa83 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PC10   ------> SPI3_SCK
  PC11   ------> SPI3_MISO
  PC12   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = TEC_SCK_Pin|TEC_MISO_Pin|TEC_MOSI_Pin;
 8003fe2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8003fe6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003fe8:	2302      	movs	r3, #2
 8003fea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003fec:	2303      	movs	r3, #3
 8003fee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8003ff8:	2306      	movs	r3, #6
 8003ffa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ffc:	463b      	mov	r3, r7
 8003ffe:	4619      	mov	r1, r3
 8004000:	4814      	ldr	r0, [pc, #80]	@ (8004054 <MX_SPI3_Init+0xa4>)
 8004002:	f002 f874 	bl	80060ee <LL_GPIO_Init>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8004006:	2300      	movs	r3, #0
 8004008:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800400a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800400e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8004010:	2300      	movs	r3, #0
 8004012:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8004014:	2300      	movs	r3, #0
 8004016:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8004018:	2300      	movs	r3, #0
 800401a:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800401c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004020:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8004022:	2318      	movs	r3, #24
 8004024:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8004026:	2300      	movs	r3, #0
 8004028:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800402a:	2300      	movs	r3, #0
 800402c:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 800402e:	230a      	movs	r3, #10
 8004030:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8004032:	f107 0318 	add.w	r3, r7, #24
 8004036:	4619      	mov	r1, r3
 8004038:	4807      	ldr	r0, [pc, #28]	@ (8004058 <MX_SPI3_Init+0xa8>)
 800403a:	f002 fbbe 	bl	80067ba <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 800403e:	2100      	movs	r1, #0
 8004040:	4805      	ldr	r0, [pc, #20]	@ (8004058 <MX_SPI3_Init+0xa8>)
 8004042:	f7ff faf3 	bl	800362c <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI3_Init 2 */
  LL_SPI_Enable(SPI3);
 8004046:	4804      	ldr	r0, [pc, #16]	@ (8004058 <MX_SPI3_Init+0xa8>)
 8004048:	f7ff fae0 	bl	800360c <LL_SPI_Enable>
  /* USER CODE END SPI3_Init 2 */

}
 800404c:	bf00      	nop
 800404e:	3740      	adds	r7, #64	@ 0x40
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	40020800 	.word	0x40020800
 8004058:	40003c00 	.word	0x40003c00

0800405c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b09a      	sub	sp, #104	@ 0x68
 8004060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004062:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004066:	2200      	movs	r2, #0
 8004068:	601a      	str	r2, [r3, #0]
 800406a:	605a      	str	r2, [r3, #4]
 800406c:	609a      	str	r2, [r3, #8]
 800406e:	60da      	str	r2, [r3, #12]
 8004070:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004072:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004076:	2220      	movs	r2, #32
 8004078:	2100      	movs	r1, #0
 800407a:	4618      	mov	r0, r3
 800407c:	f003 fd34 	bl	8007ae8 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8004080:	f107 031c 	add.w	r3, r7, #28
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
 8004088:	605a      	str	r2, [r3, #4]
 800408a:	609a      	str	r2, [r3, #8]
 800408c:	60da      	str	r2, [r3, #12]
 800408e:	611a      	str	r2, [r3, #16]
 8004090:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004092:	1d3b      	adds	r3, r7, #4
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	605a      	str	r2, [r3, #4]
 800409a:	609a      	str	r2, [r3, #8]
 800409c:	60da      	str	r2, [r3, #12]
 800409e:	611a      	str	r2, [r3, #16]
 80040a0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80040a2:	2001      	movs	r0, #1
 80040a4:	f7ff fa50 	bl	8003548 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 80040a8:	2353      	movs	r3, #83	@ 0x53
 80040aa:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80040ae:	2300      	movs	r3, #0
 80040b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  TIM_InitStruct.Autoreload = 9999;
 80040b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80040b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80040b8:	2300      	movs	r3, #0
 80040ba:	663b      	str	r3, [r7, #96]	@ 0x60
  TIM_InitStruct.RepetitionCounter = 0;
 80040bc:	2300      	movs	r3, #0
 80040be:	667b      	str	r3, [r7, #100]	@ 0x64
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80040c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80040c4:	4619      	mov	r1, r3
 80040c6:	482f      	ldr	r0, [pc, #188]	@ (8004184 <MX_TIM1_Init+0x128>)
 80040c8:	f002 fc3c 	bl	8006944 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 80040cc:	482d      	ldr	r0, [pc, #180]	@ (8004184 <MX_TIM1_Init+0x128>)
 80040ce:	f7ff fac0 	bl	8003652 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 80040d2:	2100      	movs	r1, #0
 80040d4:	482b      	ldr	r0, [pc, #172]	@ (8004184 <MX_TIM1_Init+0x128>)
 80040d6:	f7ff fb57 	bl	8003788 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 80040da:	2101      	movs	r1, #1
 80040dc:	4829      	ldr	r0, [pc, #164]	@ (8004184 <MX_TIM1_Init+0x128>)
 80040de:	f7ff fb0f 	bl	8003700 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80040e2:	2360      	movs	r3, #96	@ 0x60
 80040e4:	637b      	str	r3, [r7, #52]	@ 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80040e6:	2300      	movs	r3, #0
 80040e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80040ea:	2300      	movs	r3, #0
 80040ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  TIM_OC_InitStruct.CompareValue = 0;
 80040ee:	2300      	movs	r3, #0
 80040f0:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80040f2:	2300      	movs	r3, #0
 80040f4:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 80040f6:	2300      	movs	r3, #0
 80040f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 80040fa:	2300      	movs	r3, #0
 80040fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 80040fe:	2300      	movs	r3, #0
 8004100:	653b      	str	r3, [r7, #80]	@ 0x50
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8004102:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004106:	461a      	mov	r2, r3
 8004108:	2101      	movs	r1, #1
 800410a:	481e      	ldr	r0, [pc, #120]	@ (8004184 <MX_TIM1_Init+0x128>)
 800410c:	f002 fcb4 	bl	8006a78 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 8004110:	2101      	movs	r1, #1
 8004112:	481c      	ldr	r0, [pc, #112]	@ (8004184 <MX_TIM1_Init+0x128>)
 8004114:	f7ff faae 	bl	8003674 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8004118:	2100      	movs	r1, #0
 800411a:	481a      	ldr	r0, [pc, #104]	@ (8004184 <MX_TIM1_Init+0x128>)
 800411c:	f7ff fb49 	bl	80037b2 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8004120:	4818      	ldr	r0, [pc, #96]	@ (8004184 <MX_TIM1_Init+0x128>)
 8004122:	f7ff fb59 	bl	80037d8 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8004126:	2300      	movs	r3, #0
 8004128:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 800412a:	2300      	movs	r3, #0
 800412c:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 800412e:	2300      	movs	r3, #0
 8004130:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8004132:	2300      	movs	r3, #0
 8004134:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8004138:	2300      	movs	r3, #0
 800413a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 800413c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004140:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8004142:	2300      	movs	r3, #0
 8004144:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8004146:	f107 031c 	add.w	r3, r7, #28
 800414a:	4619      	mov	r1, r3
 800414c:	480d      	ldr	r0, [pc, #52]	@ (8004184 <MX_TIM1_Init+0x128>)
 800414e:	f002 fcd4 	bl	8006afa <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8004152:	2010      	movs	r0, #16
 8004154:	f7ff f9c8 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PE9   ------> TIM1_CH1
  */
  GPIO_InitStruct.Pin = IR_LED_PWM_Pin;
 8004158:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800415c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800415e:	2302      	movs	r3, #2
 8004160:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004162:	2300      	movs	r3, #0
 8004164:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004166:	2300      	movs	r3, #0
 8004168:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800416a:	2300      	movs	r3, #0
 800416c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800416e:	2301      	movs	r3, #1
 8004170:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(IR_LED_PWM_GPIO_Port, &GPIO_InitStruct);
 8004172:	1d3b      	adds	r3, r7, #4
 8004174:	4619      	mov	r1, r3
 8004176:	4804      	ldr	r0, [pc, #16]	@ (8004188 <MX_TIM1_Init+0x12c>)
 8004178:	f001 ffb9 	bl	80060ee <LL_GPIO_Init>

}
 800417c:	bf00      	nop
 800417e:	3768      	adds	r7, #104	@ 0x68
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	40010000 	.word	0x40010000
 8004188:	40021000 	.word	0x40021000

0800418c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004192:	1d3b      	adds	r3, r7, #4
 8004194:	2200      	movs	r2, #0
 8004196:	601a      	str	r2, [r3, #0]
 8004198:	605a      	str	r2, [r3, #4]
 800419a:	609a      	str	r2, [r3, #8]
 800419c:	60da      	str	r2, [r3, #12]
 800419e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80041a0:	2002      	movs	r0, #2
 80041a2:	f7ff f9b9 	bl	8003518 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 80041a6:	2353      	movs	r3, #83	@ 0x53
 80041a8:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80041aa:	2300      	movs	r3, #0
 80041ac:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 9999;
 80041ae:	f242 730f 	movw	r3, #9999	@ 0x270f
 80041b2:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80041b4:	2300      	movs	r3, #0
 80041b6:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80041b8:	1d3b      	adds	r3, r7, #4
 80041ba:	4619      	mov	r1, r3
 80041bc:	480a      	ldr	r0, [pc, #40]	@ (80041e8 <MX_TIM3_Init+0x5c>)
 80041be:	f002 fbc1 	bl	8006944 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 80041c2:	4809      	ldr	r0, [pc, #36]	@ (80041e8 <MX_TIM3_Init+0x5c>)
 80041c4:	f7ff fa45 	bl	8003652 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80041c8:	2100      	movs	r1, #0
 80041ca:	4807      	ldr	r0, [pc, #28]	@ (80041e8 <MX_TIM3_Init+0x5c>)
 80041cc:	f7ff fadc 	bl	8003788 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80041d0:	2100      	movs	r1, #0
 80041d2:	4805      	ldr	r0, [pc, #20]	@ (80041e8 <MX_TIM3_Init+0x5c>)
 80041d4:	f7ff faed 	bl	80037b2 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80041d8:	4803      	ldr	r0, [pc, #12]	@ (80041e8 <MX_TIM3_Init+0x5c>)
 80041da:	f7ff fafd 	bl	80037d8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80041de:	bf00      	nop
 80041e0:	3718      	adds	r7, #24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	40000400 	.word	0x40000400

080041ec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b08a      	sub	sp, #40	@ 0x28
 80041f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041f2:	f107 0320 	add.w	r3, r7, #32
 80041f6:	2200      	movs	r2, #0
 80041f8:	601a      	str	r2, [r3, #0]
 80041fa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80041fc:	1d3b      	adds	r3, r7, #4
 80041fe:	2200      	movs	r2, #0
 8004200:	601a      	str	r2, [r3, #0]
 8004202:	605a      	str	r2, [r3, #4]
 8004204:	609a      	str	r2, [r3, #8]
 8004206:	60da      	str	r2, [r3, #12]
 8004208:	611a      	str	r2, [r3, #16]
 800420a:	615a      	str	r2, [r3, #20]
 800420c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800420e:	4b32      	ldr	r3, [pc, #200]	@ (80042d8 <MX_TIM4_Init+0xec>)
 8004210:	4a32      	ldr	r2, [pc, #200]	@ (80042dc <MX_TIM4_Init+0xf0>)
 8004212:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004214:	4b30      	ldr	r3, [pc, #192]	@ (80042d8 <MX_TIM4_Init+0xec>)
 8004216:	2200      	movs	r2, #0
 8004218:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800421a:	4b2f      	ldr	r3, [pc, #188]	@ (80042d8 <MX_TIM4_Init+0xec>)
 800421c:	2200      	movs	r2, #0
 800421e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004220:	4b2d      	ldr	r3, [pc, #180]	@ (80042d8 <MX_TIM4_Init+0xec>)
 8004222:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004226:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004228:	4b2b      	ldr	r3, [pc, #172]	@ (80042d8 <MX_TIM4_Init+0xec>)
 800422a:	2200      	movs	r2, #0
 800422c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800422e:	4b2a      	ldr	r3, [pc, #168]	@ (80042d8 <MX_TIM4_Init+0xec>)
 8004230:	2200      	movs	r2, #0
 8004232:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8004234:	4828      	ldr	r0, [pc, #160]	@ (80042d8 <MX_TIM4_Init+0xec>)
 8004236:	f001 f9af 	bl	8005598 <HAL_TIM_OC_Init>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d001      	beq.n	8004244 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8004240:	f000 fa28 	bl	8004694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004244:	2300      	movs	r3, #0
 8004246:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004248:	2300      	movs	r3, #0
 800424a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800424c:	f107 0320 	add.w	r3, r7, #32
 8004250:	4619      	mov	r1, r3
 8004252:	4821      	ldr	r0, [pc, #132]	@ (80042d8 <MX_TIM4_Init+0xec>)
 8004254:	f001 fca8 	bl	8005ba8 <HAL_TIMEx_MasterConfigSynchronization>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d001      	beq.n	8004262 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800425e:	f000 fa19 	bl	8004694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004262:	2300      	movs	r3, #0
 8004264:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004266:	2300      	movs	r3, #0
 8004268:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800426a:	2300      	movs	r3, #0
 800426c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800426e:	2300      	movs	r3, #0
 8004270:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004272:	1d3b      	adds	r3, r7, #4
 8004274:	2200      	movs	r2, #0
 8004276:	4619      	mov	r1, r3
 8004278:	4817      	ldr	r0, [pc, #92]	@ (80042d8 <MX_TIM4_Init+0xec>)
 800427a:	f001 f9dd 	bl	8005638 <HAL_TIM_OC_ConfigChannel>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d001      	beq.n	8004288 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8004284:	f000 fa06 	bl	8004694 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004288:	1d3b      	adds	r3, r7, #4
 800428a:	2204      	movs	r2, #4
 800428c:	4619      	mov	r1, r3
 800428e:	4812      	ldr	r0, [pc, #72]	@ (80042d8 <MX_TIM4_Init+0xec>)
 8004290:	f001 f9d2 	bl	8005638 <HAL_TIM_OC_ConfigChannel>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800429a:	f000 f9fb 	bl	8004694 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800429e:	1d3b      	adds	r3, r7, #4
 80042a0:	2208      	movs	r2, #8
 80042a2:	4619      	mov	r1, r3
 80042a4:	480c      	ldr	r0, [pc, #48]	@ (80042d8 <MX_TIM4_Init+0xec>)
 80042a6:	f001 f9c7 	bl	8005638 <HAL_TIM_OC_ConfigChannel>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d001      	beq.n	80042b4 <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 80042b0:	f000 f9f0 	bl	8004694 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80042b4:	1d3b      	adds	r3, r7, #4
 80042b6:	220c      	movs	r2, #12
 80042b8:	4619      	mov	r1, r3
 80042ba:	4807      	ldr	r0, [pc, #28]	@ (80042d8 <MX_TIM4_Init+0xec>)
 80042bc:	f001 f9bc 	bl	8005638 <HAL_TIM_OC_ConfigChannel>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 80042c6:	f000 f9e5 	bl	8004694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80042ca:	4803      	ldr	r0, [pc, #12]	@ (80042d8 <MX_TIM4_Init+0xec>)
 80042cc:	f000 fa76 	bl	80047bc <HAL_TIM_MspPostInit>

}
 80042d0:	bf00      	nop
 80042d2:	3728      	adds	r7, #40	@ 0x28
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	20001de0 	.word	0x20001de0
 80042dc:	40000800 	.word	0x40000800

080042e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b08e      	sub	sp, #56	@ 0x38
 80042e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80042e6:	f107 031c 	add.w	r3, r7, #28
 80042ea:	2200      	movs	r2, #0
 80042ec:	601a      	str	r2, [r3, #0]
 80042ee:	605a      	str	r2, [r3, #4]
 80042f0:	609a      	str	r2, [r3, #8]
 80042f2:	60da      	str	r2, [r3, #12]
 80042f4:	611a      	str	r2, [r3, #16]
 80042f6:	615a      	str	r2, [r3, #20]
 80042f8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042fa:	1d3b      	adds	r3, r7, #4
 80042fc:	2200      	movs	r2, #0
 80042fe:	601a      	str	r2, [r3, #0]
 8004300:	605a      	str	r2, [r3, #4]
 8004302:	609a      	str	r2, [r3, #8]
 8004304:	60da      	str	r2, [r3, #12]
 8004306:	611a      	str	r2, [r3, #16]
 8004308:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 800430a:	2010      	movs	r0, #16
 800430c:	f7ff f91c 	bl	8003548 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8004310:	2001      	movs	r0, #1
 8004312:	f7ff f8e9 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = EXP_RS485_TX_Pin|EXP_RS485_RX_Pin;
 8004316:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800431a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800431c:	2302      	movs	r3, #2
 800431e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004320:	2303      	movs	r3, #3
 8004322:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004324:	2300      	movs	r3, #0
 8004326:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004328:	2300      	movs	r3, #0
 800432a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800432c:	2307      	movs	r3, #7
 800432e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004330:	1d3b      	adds	r3, r7, #4
 8004332:	4619      	mov	r1, r3
 8004334:	4818      	ldr	r0, [pc, #96]	@ (8004398 <MX_USART1_UART_Init+0xb8>)
 8004336:	f001 feda 	bl	80060ee <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800433a:	f7fe fd2b 	bl	8002d94 <__NVIC_GetPriorityGrouping>
 800433e:	4603      	mov	r3, r0
 8004340:	2200      	movs	r2, #0
 8004342:	2100      	movs	r1, #0
 8004344:	4618      	mov	r0, r3
 8004346:	f7fe fd7b 	bl	8002e40 <NVIC_EncodePriority>
 800434a:	4603      	mov	r3, r0
 800434c:	4619      	mov	r1, r3
 800434e:	2025      	movs	r0, #37	@ 0x25
 8004350:	f7fe fd4c 	bl	8002dec <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8004354:	2025      	movs	r0, #37	@ 0x25
 8004356:	f7fe fd2b 	bl	8002db0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800435a:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800435e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8004360:	2300      	movs	r3, #0
 8004362:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004364:	2300      	movs	r3, #0
 8004366:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004368:	2300      	movs	r3, #0
 800436a:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800436c:	230c      	movs	r3, #12
 800436e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8004370:	2300      	movs	r3, #0
 8004372:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004374:	2300      	movs	r3, #0
 8004376:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8004378:	f107 031c 	add.w	r3, r7, #28
 800437c:	4619      	mov	r1, r3
 800437e:	4807      	ldr	r0, [pc, #28]	@ (800439c <MX_USART1_UART_Init+0xbc>)
 8004380:	f003 f80a 	bl	8007398 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8004384:	4805      	ldr	r0, [pc, #20]	@ (800439c <MX_USART1_UART_Init+0xbc>)
 8004386:	f7ff fa47 	bl	8003818 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 800438a:	4804      	ldr	r0, [pc, #16]	@ (800439c <MX_USART1_UART_Init+0xbc>)
 800438c:	f7ff fa34 	bl	80037f8 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004390:	bf00      	nop
 8004392:	3738      	adds	r7, #56	@ 0x38
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	40020000 	.word	0x40020000
 800439c:	40011000 	.word	0x40011000

080043a0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b08e      	sub	sp, #56	@ 0x38
 80043a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80043a6:	f107 031c 	add.w	r3, r7, #28
 80043aa:	2200      	movs	r2, #0
 80043ac:	601a      	str	r2, [r3, #0]
 80043ae:	605a      	str	r2, [r3, #4]
 80043b0:	609a      	str	r2, [r3, #8]
 80043b2:	60da      	str	r2, [r3, #12]
 80043b4:	611a      	str	r2, [r3, #16]
 80043b6:	615a      	str	r2, [r3, #20]
 80043b8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043ba:	1d3b      	adds	r3, r7, #4
 80043bc:	2200      	movs	r2, #0
 80043be:	601a      	str	r2, [r3, #0]
 80043c0:	605a      	str	r2, [r3, #4]
 80043c2:	609a      	str	r2, [r3, #8]
 80043c4:	60da      	str	r2, [r3, #12]
 80043c6:	611a      	str	r2, [r3, #16]
 80043c8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 80043ca:	2020      	movs	r0, #32
 80043cc:	f7ff f8bc 	bl	8003548 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80043d0:	2004      	movs	r0, #4
 80043d2:	f7ff f889 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = EXP_UART_TX_Pin|EXP_UART_RX_Pin;
 80043d6:	23c0      	movs	r3, #192	@ 0xc0
 80043d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80043da:	2302      	movs	r3, #2
 80043dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80043de:	2303      	movs	r3, #3
 80043e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80043e2:	2300      	movs	r3, #0
 80043e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80043e6:	2300      	movs	r3, #0
 80043e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80043ea:	2308      	movs	r3, #8
 80043ec:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043ee:	1d3b      	adds	r3, r7, #4
 80043f0:	4619      	mov	r1, r3
 80043f2:	4819      	ldr	r0, [pc, #100]	@ (8004458 <MX_USART6_UART_Init+0xb8>)
 80043f4:	f001 fe7b 	bl	80060ee <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80043f8:	f7fe fccc 	bl	8002d94 <__NVIC_GetPriorityGrouping>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2200      	movs	r2, #0
 8004400:	2100      	movs	r1, #0
 8004402:	4618      	mov	r0, r3
 8004404:	f7fe fd1c 	bl	8002e40 <NVIC_EncodePriority>
 8004408:	4603      	mov	r3, r0
 800440a:	4619      	mov	r1, r3
 800440c:	2047      	movs	r0, #71	@ 0x47
 800440e:	f7fe fced 	bl	8002dec <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8004412:	2047      	movs	r0, #71	@ 0x47
 8004414:	f7fe fccc 	bl	8002db0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8004418:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800441c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800441e:	2300      	movs	r3, #0
 8004420:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004422:	2300      	movs	r3, #0
 8004424:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004426:	2300      	movs	r3, #0
 8004428:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800442a:	230c      	movs	r3, #12
 800442c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800442e:	2300      	movs	r3, #0
 8004430:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004432:	2300      	movs	r3, #0
 8004434:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8004436:	f107 031c 	add.w	r3, r7, #28
 800443a:	4619      	mov	r1, r3
 800443c:	4807      	ldr	r0, [pc, #28]	@ (800445c <MX_USART6_UART_Init+0xbc>)
 800443e:	f002 ffab 	bl	8007398 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8004442:	4806      	ldr	r0, [pc, #24]	@ (800445c <MX_USART6_UART_Init+0xbc>)
 8004444:	f7ff f9e8 	bl	8003818 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8004448:	4804      	ldr	r0, [pc, #16]	@ (800445c <MX_USART6_UART_Init+0xbc>)
 800444a:	f7ff f9d5 	bl	80037f8 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800444e:	bf00      	nop
 8004450:	3738      	adds	r7, #56	@ 0x38
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	40020800 	.word	0x40020800
 800445c:	40011400 	.word	0x40011400

08004460 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 8004464:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8004468:	f7ff f83e 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800446c:	f7fe fc92 	bl	8002d94 <__NVIC_GetPriorityGrouping>
 8004470:	4603      	mov	r3, r0
 8004472:	2200      	movs	r2, #0
 8004474:	2100      	movs	r1, #0
 8004476:	4618      	mov	r0, r3
 8004478:	f7fe fce2 	bl	8002e40 <NVIC_EncodePriority>
 800447c:	4603      	mov	r3, r0
 800447e:	4619      	mov	r1, r3
 8004480:	2038      	movs	r0, #56	@ 0x38
 8004482:	f7fe fcb3 	bl	8002dec <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004486:	2038      	movs	r0, #56	@ 0x38
 8004488:	f7fe fc92 	bl	8002db0 <__NVIC_EnableIRQ>

}
 800448c:	bf00      	nop
 800448e:	bd80      	pop	{r7, pc}

08004490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004496:	463b      	mov	r3, r7
 8004498:	2200      	movs	r2, #0
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	605a      	str	r2, [r3, #4]
 800449e:	609a      	str	r2, [r3, #8]
 80044a0:	60da      	str	r2, [r3, #12]
 80044a2:	611a      	str	r2, [r3, #16]
 80044a4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 80044a6:	2010      	movs	r0, #16
 80044a8:	f7ff f81e 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80044ac:	2004      	movs	r0, #4
 80044ae:	f7ff f81b 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80044b2:	2080      	movs	r0, #128	@ 0x80
 80044b4:	f7ff f818 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80044b8:	2001      	movs	r0, #1
 80044ba:	f7ff f815 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80044be:	2002      	movs	r0, #2
 80044c0:	f7ff f812 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80044c4:	2008      	movs	r0, #8
 80044c6:	f7ff f80f 	bl	80034e8 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOE, TEC_3_SWEN_Pin|TEC_4_SWEN_Pin|TEC_2_SWEN_Pin|TEC_1_SWEN_Pin
 80044ca:	f640 417c 	movw	r1, #3196	@ 0xc7c
 80044ce:	4860      	ldr	r0, [pc, #384]	@ (8004650 <MX_GPIO_Init+0x1c0>)
 80044d0:	f7ff f9e8 	bl	80038a4 <LL_GPIO_ResetOutputPin>
                          |TEC_1_EN_Pin|LED_G_Pin|LED_B_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, TEC_2_EN_Pin|TEC_3_EN_Pin|TEC_4_EN_Pin);
 80044d4:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80044d8:	485e      	ldr	r0, [pc, #376]	@ (8004654 <MX_GPIO_Init+0x1c4>)
 80044da:	f7ff f9e3 	bl	80038a4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 80044de:	2102      	movs	r1, #2
 80044e0:	485d      	ldr	r0, [pc, #372]	@ (8004658 <MX_GPIO_Init+0x1c8>)
 80044e2:	f7ff f9df 	bl	80038a4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, EXP_RS485_NRE_Pin|FRAM_CS_Pin|EF_5_EN_Pin|TEC_ADC_CS_Pin);
 80044e6:	f44f 719a 	mov.w	r1, #308	@ 0x134
 80044ea:	485c      	ldr	r0, [pc, #368]	@ (800465c <MX_GPIO_Init+0x1cc>)
 80044ec:	f7ff f9da 	bl	80038a4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, SENSOR2_EN_Pin|SENSOR1_EN_Pin);
 80044f0:	2130      	movs	r1, #48	@ 0x30
 80044f2:	485b      	ldr	r0, [pc, #364]	@ (8004660 <MX_GPIO_Init+0x1d0>)
 80044f4:	f7ff f9d6 	bl	80038a4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(GPIOE, LASER_DAC_CS_Pin|LASER_SW_EXT_CS_Pin|LASER_SW_INT_CS_Pin|LASER_DAC_LATCH_Pin
 80044f8:	f24f 0103 	movw	r1, #61443	@ 0xf003
 80044fc:	4854      	ldr	r0, [pc, #336]	@ (8004650 <MX_GPIO_Init+0x1c0>)
 80044fe:	f7ff f9c3 	bl	8003888 <LL_GPIO_SetOutputPin>
                          |TEC_2_CS_Pin|TEC_1_CS_Pin);

  /**/
  LL_GPIO_SetOutputPin(GPIOB, EXP_RS485_DE_Pin|TEC_4_CS_Pin|TEC_3_CS_Pin);
 8004502:	f44f 5198 	mov.w	r1, #4864	@ 0x1300
 8004506:	4856      	ldr	r0, [pc, #344]	@ (8004660 <MX_GPIO_Init+0x1d0>)
 8004508:	f7ff f9be 	bl	8003888 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(GPIOD, PHOTO_PD_CS_Pin|PHOTO_ADC_CS_Pin|PHOTO_ADC_CONV_Pin);
 800450c:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 8004510:	4852      	ldr	r0, [pc, #328]	@ (800465c <MX_GPIO_Init+0x1cc>)
 8004512:	f7ff f9b9 	bl	8003888 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = TEC_3_SWEN_Pin|TEC_1_SWEN_Pin;
 8004516:	2324      	movs	r3, #36	@ 0x24
 8004518:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800451a:	2301      	movs	r3, #1
 800451c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800451e:	2300      	movs	r3, #0
 8004520:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004522:	2300      	movs	r3, #0
 8004524:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8004526:	2302      	movs	r3, #2
 8004528:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800452a:	463b      	mov	r3, r7
 800452c:	4619      	mov	r1, r3
 800452e:	4848      	ldr	r0, [pc, #288]	@ (8004650 <MX_GPIO_Init+0x1c0>)
 8004530:	f001 fddd 	bl	80060ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_4_SWEN_Pin|TEC_2_SWEN_Pin|TEC_1_EN_Pin|LED_G_Pin
 8004534:	f64f 435b 	movw	r3, #64603	@ 0xfc5b
 8004538:	603b      	str	r3, [r7, #0]
                          |LED_B_Pin|LASER_DAC_CS_Pin|LASER_SW_EXT_CS_Pin|LASER_SW_INT_CS_Pin
                          |LASER_DAC_LATCH_Pin|TEC_2_CS_Pin|TEC_1_CS_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800453a:	2301      	movs	r3, #1
 800453c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800453e:	2300      	movs	r3, #0
 8004540:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004542:	2300      	movs	r3, #0
 8004544:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004546:	2300      	movs	r3, #0
 8004548:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800454a:	463b      	mov	r3, r7
 800454c:	4619      	mov	r1, r3
 800454e:	4840      	ldr	r0, [pc, #256]	@ (8004650 <MX_GPIO_Init+0x1c0>)
 8004550:	f001 fdcd 	bl	80060ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_2_EN_Pin|TEC_3_EN_Pin|TEC_4_EN_Pin;
 8004554:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8004558:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800455a:	2301      	movs	r3, #1
 800455c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800455e:	2300      	movs	r3, #0
 8004560:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004562:	2300      	movs	r3, #0
 8004564:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004566:	2300      	movs	r3, #0
 8004568:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800456a:	463b      	mov	r3, r7
 800456c:	4619      	mov	r1, r3
 800456e:	4839      	ldr	r0, [pc, #228]	@ (8004654 <MX_GPIO_Init+0x1c4>)
 8004570:	f001 fdbd 	bl	80060ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = WD_DONE_Pin;
 8004574:	2302      	movs	r3, #2
 8004576:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004578:	2301      	movs	r3, #1
 800457a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800457c:	2300      	movs	r3, #0
 800457e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004580:	2300      	movs	r3, #0
 8004582:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004584:	2300      	movs	r3, #0
 8004586:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(WD_DONE_GPIO_Port, &GPIO_InitStruct);
 8004588:	463b      	mov	r3, r7
 800458a:	4619      	mov	r1, r3
 800458c:	4832      	ldr	r0, [pc, #200]	@ (8004658 <MX_GPIO_Init+0x1c8>)
 800458e:	f001 fdae 	bl	80060ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = EF_12_AUX_Pin;
 8004592:	2380      	movs	r3, #128	@ 0x80
 8004594:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8004596:	2300      	movs	r3, #0
 8004598:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800459a:	2300      	movs	r3, #0
 800459c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(EF_12_AUX_GPIO_Port, &GPIO_InitStruct);
 800459e:	463b      	mov	r3, r7
 80045a0:	4619      	mov	r1, r3
 80045a2:	482b      	ldr	r0, [pc, #172]	@ (8004650 <MX_GPIO_Init+0x1c0>)
 80045a4:	f001 fda3 	bl	80060ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = EXP_RS485_DE_Pin|SENSOR2_EN_Pin|SENSOR1_EN_Pin|TEC_4_CS_Pin
 80045a8:	f241 3330 	movw	r3, #4912	@ 0x1330
 80045ac:	603b      	str	r3, [r7, #0]
                          |TEC_3_CS_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80045ae:	2301      	movs	r3, #1
 80045b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80045b2:	2300      	movs	r3, #0
 80045b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80045b6:	2300      	movs	r3, #0
 80045b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80045ba:	2300      	movs	r3, #0
 80045bc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045be:	463b      	mov	r3, r7
 80045c0:	4619      	mov	r1, r3
 80045c2:	4827      	ldr	r0, [pc, #156]	@ (8004660 <MX_GPIO_Init+0x1d0>)
 80045c4:	f001 fd93 	bl	80060ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = EXP_RS485_NRE_Pin|PHOTO_PD_CS_Pin|PHOTO_ADC_CS_Pin|PHOTO_ADC_CONV_Pin
 80045c8:	f640 7334 	movw	r3, #3892	@ 0xf34
 80045cc:	603b      	str	r3, [r7, #0]
                          |FRAM_CS_Pin|EF_5_EN_Pin|TEC_ADC_CS_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80045ce:	2301      	movs	r3, #1
 80045d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80045d2:	2300      	movs	r3, #0
 80045d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80045d6:	2300      	movs	r3, #0
 80045d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80045da:	2300      	movs	r3, #0
 80045dc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045de:	463b      	mov	r3, r7
 80045e0:	4619      	mov	r1, r3
 80045e2:	481e      	ldr	r0, [pc, #120]	@ (800465c <MX_GPIO_Init+0x1cc>)
 80045e4:	f001 fd83 	bl	80060ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = PHOTO_ADC_EOC_Pin;
 80045e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80045ec:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80045ee:	2300      	movs	r3, #0
 80045f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80045f2:	2301      	movs	r3, #1
 80045f4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(PHOTO_ADC_EOC_GPIO_Port, &GPIO_InitStruct);
 80045f6:	463b      	mov	r3, r7
 80045f8:	4619      	mov	r1, r3
 80045fa:	4816      	ldr	r0, [pc, #88]	@ (8004654 <MX_GPIO_Init+0x1c4>)
 80045fc:	f001 fd77 	bl	80060ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IRQ1_Pin;
 8004600:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004604:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8004606:	2300      	movs	r3, #0
 8004608:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800460a:	2300      	movs	r3, #0
 800460c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(IRQ1_GPIO_Port, &GPIO_InitStruct);
 800460e:	463b      	mov	r3, r7
 8004610:	4619      	mov	r1, r3
 8004612:	4810      	ldr	r0, [pc, #64]	@ (8004654 <MX_GPIO_Init+0x1c4>)
 8004614:	f001 fd6b 	bl	80060ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IRQ0_Pin;
 8004618:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800461c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800461e:	2300      	movs	r3, #0
 8004620:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004622:	2300      	movs	r3, #0
 8004624:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(IRQ0_GPIO_Port, &GPIO_InitStruct);
 8004626:	463b      	mov	r3, r7
 8004628:	4619      	mov	r1, r3
 800462a:	480b      	ldr	r0, [pc, #44]	@ (8004658 <MX_GPIO_Init+0x1c8>)
 800462c:	f001 fd5f 	bl	80060ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = FF_5_AUX_Pin;
 8004630:	2308      	movs	r3, #8
 8004632:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8004634:	2300      	movs	r3, #0
 8004636:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004638:	2300      	movs	r3, #0
 800463a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(FF_5_AUX_GPIO_Port, &GPIO_InitStruct);
 800463c:	463b      	mov	r3, r7
 800463e:	4619      	mov	r1, r3
 8004640:	4806      	ldr	r0, [pc, #24]	@ (800465c <MX_GPIO_Init+0x1cc>)
 8004642:	f001 fd54 	bl	80060ee <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8004646:	bf00      	nop
 8004648:	3718      	adds	r7, #24
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	40021000 	.word	0x40021000
 8004654:	40020800 	.word	0x40020800
 8004658:	40020000 	.word	0x40020000
 800465c:	40020c00 	.word	0x40020c00
 8004660:	40020400 	.word	0x40020400

08004664 <__io_putchar>:

/* USER CODE BEGIN 4 */
PRINTF_USART6 {
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
    while (!LL_USART_IsActiveFlag_TXE(USART6));
 800466c:	bf00      	nop
 800466e:	4808      	ldr	r0, [pc, #32]	@ (8004690 <__io_putchar+0x2c>)
 8004670:	f7ff f8e8 	bl	8003844 <LL_USART_IsActiveFlag_TXE>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d0f9      	beq.n	800466e <__io_putchar+0xa>
    LL_USART_TransmitData8(USART6, data);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	b2db      	uxtb	r3, r3
 800467e:	4619      	mov	r1, r3
 8004680:	4803      	ldr	r0, [pc, #12]	@ (8004690 <__io_putchar+0x2c>)
 8004682:	f7ff f8f2 	bl	800386a <LL_USART_TransmitData8>
    return data;
 8004686:	687b      	ldr	r3, [r7, #4]
}
 8004688:	4618      	mov	r0, r3
 800468a:	3708      	adds	r7, #8
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	40011400 	.word	0x40011400

08004694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004694:	b480      	push	{r7}
 8004696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004698:	b672      	cpsid	i
}
 800469a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800469c:	bf00      	nop
 800469e:	e7fd      	b.n	800469c <Error_Handler+0x8>

080046a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046a6:	2300      	movs	r3, #0
 80046a8:	607b      	str	r3, [r7, #4]
 80046aa:	4b10      	ldr	r3, [pc, #64]	@ (80046ec <HAL_MspInit+0x4c>)
 80046ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ae:	4a0f      	ldr	r2, [pc, #60]	@ (80046ec <HAL_MspInit+0x4c>)
 80046b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80046b6:	4b0d      	ldr	r3, [pc, #52]	@ (80046ec <HAL_MspInit+0x4c>)
 80046b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046be:	607b      	str	r3, [r7, #4]
 80046c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046c2:	2300      	movs	r3, #0
 80046c4:	603b      	str	r3, [r7, #0]
 80046c6:	4b09      	ldr	r3, [pc, #36]	@ (80046ec <HAL_MspInit+0x4c>)
 80046c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ca:	4a08      	ldr	r2, [pc, #32]	@ (80046ec <HAL_MspInit+0x4c>)
 80046cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80046d2:	4b06      	ldr	r3, [pc, #24]	@ (80046ec <HAL_MspInit+0x4c>)
 80046d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046da:	603b      	str	r3, [r7, #0]
 80046dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046de:	bf00      	nop
 80046e0:	370c      	adds	r7, #12
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	40023800 	.word	0x40023800

080046f0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b08a      	sub	sp, #40	@ 0x28
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f8:	f107 0314 	add.w	r3, r7, #20
 80046fc:	2200      	movs	r2, #0
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	605a      	str	r2, [r3, #4]
 8004702:	609a      	str	r2, [r3, #8]
 8004704:	60da      	str	r2, [r3, #12]
 8004706:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a17      	ldr	r2, [pc, #92]	@ (800476c <HAL_ADC_MspInit+0x7c>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d127      	bne.n	8004762 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004712:	2300      	movs	r3, #0
 8004714:	613b      	str	r3, [r7, #16]
 8004716:	4b16      	ldr	r3, [pc, #88]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 8004718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800471a:	4a15      	ldr	r2, [pc, #84]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 800471c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004720:	6453      	str	r3, [r2, #68]	@ 0x44
 8004722:	4b13      	ldr	r3, [pc, #76]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 8004724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004726:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800472a:	613b      	str	r3, [r7, #16]
 800472c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800472e:	2300      	movs	r3, #0
 8004730:	60fb      	str	r3, [r7, #12]
 8004732:	4b0f      	ldr	r3, [pc, #60]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 8004734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004736:	4a0e      	ldr	r2, [pc, #56]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 8004738:	f043 0301 	orr.w	r3, r3, #1
 800473c:	6313      	str	r3, [r2, #48]	@ 0x30
 800473e:	4b0c      	ldr	r3, [pc, #48]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 8004740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	60fb      	str	r3, [r7, #12]
 8004748:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PA2     ------> ADC3_IN2
    PA3     ------> ADC3_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800474a:	230c      	movs	r3, #12
 800474c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800474e:	2303      	movs	r3, #3
 8004750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004752:	2300      	movs	r3, #0
 8004754:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004756:	f107 0314 	add.w	r3, r7, #20
 800475a:	4619      	mov	r1, r3
 800475c:	4805      	ldr	r0, [pc, #20]	@ (8004774 <HAL_ADC_MspInit+0x84>)
 800475e:	f000 fd7f 	bl	8005260 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8004762:	bf00      	nop
 8004764:	3728      	adds	r7, #40	@ 0x28
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40012200 	.word	0x40012200
 8004770:	40023800 	.word	0x40023800
 8004774:	40020000 	.word	0x40020000

08004778 <HAL_TIM_OC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_oc: TIM_OC handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8004778:	b480      	push	{r7}
 800477a:	b085      	sub	sp, #20
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM4)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a0b      	ldr	r2, [pc, #44]	@ (80047b4 <HAL_TIM_OC_MspInit+0x3c>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d10d      	bne.n	80047a6 <HAL_TIM_OC_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800478a:	2300      	movs	r3, #0
 800478c:	60fb      	str	r3, [r7, #12]
 800478e:	4b0a      	ldr	r3, [pc, #40]	@ (80047b8 <HAL_TIM_OC_MspInit+0x40>)
 8004790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004792:	4a09      	ldr	r2, [pc, #36]	@ (80047b8 <HAL_TIM_OC_MspInit+0x40>)
 8004794:	f043 0304 	orr.w	r3, r3, #4
 8004798:	6413      	str	r3, [r2, #64]	@ 0x40
 800479a:	4b07      	ldr	r3, [pc, #28]	@ (80047b8 <HAL_TIM_OC_MspInit+0x40>)
 800479c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479e:	f003 0304 	and.w	r3, r3, #4
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 80047a6:	bf00      	nop
 80047a8:	3714      	adds	r7, #20
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	40000800 	.word	0x40000800
 80047b8:	40023800 	.word	0x40023800

080047bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b088      	sub	sp, #32
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047c4:	f107 030c 	add.w	r3, r7, #12
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	605a      	str	r2, [r3, #4]
 80047ce:	609a      	str	r2, [r3, #8]
 80047d0:	60da      	str	r2, [r3, #12]
 80047d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a12      	ldr	r2, [pc, #72]	@ (8004824 <HAL_TIM_MspPostInit+0x68>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d11e      	bne.n	800481c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80047de:	2300      	movs	r3, #0
 80047e0:	60bb      	str	r3, [r7, #8]
 80047e2:	4b11      	ldr	r3, [pc, #68]	@ (8004828 <HAL_TIM_MspPostInit+0x6c>)
 80047e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e6:	4a10      	ldr	r2, [pc, #64]	@ (8004828 <HAL_TIM_MspPostInit+0x6c>)
 80047e8:	f043 0308 	orr.w	r3, r3, #8
 80047ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80047ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004828 <HAL_TIM_MspPostInit+0x6c>)
 80047f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047f2:	f003 0308 	and.w	r3, r3, #8
 80047f6:	60bb      	str	r3, [r7, #8]
 80047f8:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80047fa:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80047fe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004800:	2302      	movs	r3, #2
 8004802:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004804:	2300      	movs	r3, #0
 8004806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004808:	2300      	movs	r3, #0
 800480a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800480c:	2302      	movs	r3, #2
 800480e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004810:	f107 030c 	add.w	r3, r7, #12
 8004814:	4619      	mov	r1, r3
 8004816:	4805      	ldr	r0, [pc, #20]	@ (800482c <HAL_TIM_MspPostInit+0x70>)
 8004818:	f000 fd22 	bl	8005260 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800481c:	bf00      	nop
 800481e:	3720      	adds	r7, #32
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	40000800 	.word	0x40000800
 8004828:	40023800 	.word	0x40023800
 800482c:	40020c00 	.word	0x40020c00

08004830 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004830:	b480      	push	{r7}
 8004832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004834:	bf00      	nop
 8004836:	e7fd      	b.n	8004834 <NMI_Handler+0x4>

08004838 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800483c:	bf00      	nop
 800483e:	e7fd      	b.n	800483c <HardFault_Handler+0x4>

08004840 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004840:	b480      	push	{r7}
 8004842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004844:	bf00      	nop
 8004846:	e7fd      	b.n	8004844 <MemManage_Handler+0x4>

08004848 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800484c:	bf00      	nop
 800484e:	e7fd      	b.n	800484c <BusFault_Handler+0x4>

08004850 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004850:	b480      	push	{r7}
 8004852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004854:	bf00      	nop
 8004856:	e7fd      	b.n	8004854 <UsageFault_Handler+0x4>

08004858 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004858:	b480      	push	{r7}
 800485a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800485c:	bf00      	nop
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr

08004866 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004866:	b480      	push	{r7}
 8004868:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800486a:	bf00      	nop
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004874:	b480      	push	{r7}
 8004876:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004878:	bf00      	nop
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
	...

08004884 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	g_systick_count++;
 8004888:	4b11      	ldr	r3, [pc, #68]	@ (80048d0 <SysTick_Handler+0x4c>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	3301      	adds	r3, #1
 800488e:	4a10      	ldr	r2, [pc, #64]	@ (80048d0 <SysTick_Handler+0x4c>)
 8004890:	6013      	str	r3, [r2, #0]
	SCH_RunSystemTickTimer();
 8004892:	f002 fecd 	bl	8007630 <SCH_RunSystemTickTimer>
	if (ads8327_timeout > 0) ads8327_timeout--;
 8004896:	4b0f      	ldr	r3, [pc, #60]	@ (80048d4 <SysTick_Handler+0x50>)
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b00      	cmp	r3, #0
 800489e:	d006      	beq.n	80048ae <SysTick_Handler+0x2a>
 80048a0:	4b0c      	ldr	r3, [pc, #48]	@ (80048d4 <SysTick_Handler+0x50>)
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	3b01      	subs	r3, #1
 80048a8:	b2da      	uxtb	r2, r3
 80048aa:	4b0a      	ldr	r3, [pc, #40]	@ (80048d4 <SysTick_Handler+0x50>)
 80048ac:	701a      	strb	r2, [r3, #0]
	if (ads8327_timeout > 0) adg1414_timeout--;
 80048ae:	4b09      	ldr	r3, [pc, #36]	@ (80048d4 <SysTick_Handler+0x50>)
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d006      	beq.n	80048c6 <SysTick_Handler+0x42>
 80048b8:	4b07      	ldr	r3, [pc, #28]	@ (80048d8 <SysTick_Handler+0x54>)
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	3b01      	subs	r3, #1
 80048c0:	b2da      	uxtb	r2, r3
 80048c2:	4b05      	ldr	r3, [pc, #20]	@ (80048d8 <SysTick_Handler+0x54>)
 80048c4:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80048c6:	f000 f963 	bl	8004b90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80048ca:	bf00      	nop
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	20001e28 	.word	0x20001e28
 80048d4:	2000176d 	.word	0x2000176d
 80048d8:	2000176c 	.word	0x2000176c

080048dc <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */
	I2C_event_IRQ();
 80048e0:	f7fc f8a6 	bl	8000a30 <I2C_event_IRQ>
  /* USER CODE END I2C2_EV_IRQn 0 */
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80048e4:	bf00      	nop
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */
	I2C_error_IRQ();
 80048ec:	f7fc f9a8 	bl	8000c40 <I2C_error_IRQ>
  /* USER CODE END I2C2_ER_IRQn 0 */
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80048f0:	bf00      	nop
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */
	UART_Ring_ISR(USART1);
 80048f8:	4802      	ldr	r0, [pc, #8]	@ (8004904 <USART1_IRQHandler+0x10>)
 80048fa:	f7fc fd85 	bl	8001408 <UART_Ring_ISR>
  /* USER CODE END USART1_IRQn 1 */
}
 80048fe:	bf00      	nop
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	40011000 	.word	0x40011000

08004908 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004908:	b480      	push	{r7}
 800490a:	af00      	add	r7, sp, #0

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800490c:	bf00      	nop
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
	...

08004918 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */
//	UART_Ring_ISR(USART6);
	UART_Driver_ISR(USART6);
 800491c:	4802      	ldr	r0, [pc, #8]	@ (8004928 <USART6_IRQHandler+0x10>)
 800491e:	f7fc fff0 	bl	8001902 <UART_Driver_ISR>
  /* USER CODE END USART6_IRQn 1 */
}
 8004922:	bf00      	nop
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	40011400 	.word	0x40011400

0800492c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b086      	sub	sp, #24
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004938:	2300      	movs	r3, #0
 800493a:	617b      	str	r3, [r7, #20]
 800493c:	e00a      	b.n	8004954 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800493e:	f3af 8000 	nop.w
 8004942:	4601      	mov	r1, r0
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	1c5a      	adds	r2, r3, #1
 8004948:	60ba      	str	r2, [r7, #8]
 800494a:	b2ca      	uxtb	r2, r1
 800494c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	3301      	adds	r3, #1
 8004952:	617b      	str	r3, [r7, #20]
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	429a      	cmp	r2, r3
 800495a:	dbf0      	blt.n	800493e <_read+0x12>
  }

  return len;
 800495c:	687b      	ldr	r3, [r7, #4]
}
 800495e:	4618      	mov	r0, r3
 8004960:	3718      	adds	r7, #24
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}

08004966 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b086      	sub	sp, #24
 800496a:	af00      	add	r7, sp, #0
 800496c:	60f8      	str	r0, [r7, #12]
 800496e:	60b9      	str	r1, [r7, #8]
 8004970:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004972:	2300      	movs	r3, #0
 8004974:	617b      	str	r3, [r7, #20]
 8004976:	e009      	b.n	800498c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	1c5a      	adds	r2, r3, #1
 800497c:	60ba      	str	r2, [r7, #8]
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	4618      	mov	r0, r3
 8004982:	f7ff fe6f 	bl	8004664 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	3301      	adds	r3, #1
 800498a:	617b      	str	r3, [r7, #20]
 800498c:	697a      	ldr	r2, [r7, #20]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	429a      	cmp	r2, r3
 8004992:	dbf1      	blt.n	8004978 <_write+0x12>
  }
  return len;
 8004994:	687b      	ldr	r3, [r7, #4]
}
 8004996:	4618      	mov	r0, r3
 8004998:	3718      	adds	r7, #24
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <_close>:

int _close(int file)
{
 800499e:	b480      	push	{r7}
 80049a0:	b083      	sub	sp, #12
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80049a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	370c      	adds	r7, #12
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr

080049b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80049b6:	b480      	push	{r7}
 80049b8:	b083      	sub	sp, #12
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
 80049be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80049c6:	605a      	str	r2, [r3, #4]
  return 0;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr

080049d6 <_isatty>:

int _isatty(int file)
{
 80049d6:	b480      	push	{r7}
 80049d8:	b083      	sub	sp, #12
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80049de:	2301      	movs	r3, #1
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b085      	sub	sp, #20
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
	...

08004a08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b086      	sub	sp, #24
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004a10:	4a14      	ldr	r2, [pc, #80]	@ (8004a64 <_sbrk+0x5c>)
 8004a12:	4b15      	ldr	r3, [pc, #84]	@ (8004a68 <_sbrk+0x60>)
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004a1c:	4b13      	ldr	r3, [pc, #76]	@ (8004a6c <_sbrk+0x64>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d102      	bne.n	8004a2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004a24:	4b11      	ldr	r3, [pc, #68]	@ (8004a6c <_sbrk+0x64>)
 8004a26:	4a12      	ldr	r2, [pc, #72]	@ (8004a70 <_sbrk+0x68>)
 8004a28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004a2a:	4b10      	ldr	r3, [pc, #64]	@ (8004a6c <_sbrk+0x64>)
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4413      	add	r3, r2
 8004a32:	693a      	ldr	r2, [r7, #16]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d207      	bcs.n	8004a48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004a38:	f003 f8b8 	bl	8007bac <__errno>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	220c      	movs	r2, #12
 8004a40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004a42:	f04f 33ff 	mov.w	r3, #4294967295
 8004a46:	e009      	b.n	8004a5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004a48:	4b08      	ldr	r3, [pc, #32]	@ (8004a6c <_sbrk+0x64>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004a4e:	4b07      	ldr	r3, [pc, #28]	@ (8004a6c <_sbrk+0x64>)
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4413      	add	r3, r2
 8004a56:	4a05      	ldr	r2, [pc, #20]	@ (8004a6c <_sbrk+0x64>)
 8004a58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3718      	adds	r7, #24
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	20020000 	.word	0x20020000
 8004a68:	00000400 	.word	0x00000400
 8004a6c:	20001e2c 	.word	0x20001e2c
 8004a70:	200021a8 	.word	0x200021a8

08004a74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004a74:	b480      	push	{r7}
 8004a76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a78:	4b06      	ldr	r3, [pc, #24]	@ (8004a94 <SystemInit+0x20>)
 8004a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a7e:	4a05      	ldr	r2, [pc, #20]	@ (8004a94 <SystemInit+0x20>)
 8004a80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004a84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004a88:	bf00      	nop
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	e000ed00 	.word	0xe000ed00

08004a98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004a98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004ad0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004a9c:	f7ff ffea 	bl	8004a74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004aa0:	480c      	ldr	r0, [pc, #48]	@ (8004ad4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004aa2:	490d      	ldr	r1, [pc, #52]	@ (8004ad8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8004adc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004aa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004aa8:	e002      	b.n	8004ab0 <LoopCopyDataInit>

08004aaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004aaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004aac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004aae:	3304      	adds	r3, #4

08004ab0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ab0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ab2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ab4:	d3f9      	bcc.n	8004aaa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8004ae0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004ab8:	4c0a      	ldr	r4, [pc, #40]	@ (8004ae4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004aba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004abc:	e001      	b.n	8004ac2 <LoopFillZerobss>

08004abe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004abe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ac0:	3204      	adds	r2, #4

08004ac2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ac2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ac4:	d3fb      	bcc.n	8004abe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004ac6:	f003 f877 	bl	8007bb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004aca:	f7fe fefa 	bl	80038c2 <main>
  bx  lr    
 8004ace:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004ad0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004ad4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ad8:	20000140 	.word	0x20000140
  ldr r2, =_sidata
 8004adc:	08008ee0 	.word	0x08008ee0
  ldr r2, =_sbss
 8004ae0:	20000140 	.word	0x20000140
  ldr r4, =_ebss
 8004ae4:	200021a4 	.word	0x200021a4

08004ae8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004ae8:	e7fe      	b.n	8004ae8 <ADC_IRQHandler>
	...

08004aec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004af0:	4b0e      	ldr	r3, [pc, #56]	@ (8004b2c <HAL_Init+0x40>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a0d      	ldr	r2, [pc, #52]	@ (8004b2c <HAL_Init+0x40>)
 8004af6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004afa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004afc:	4b0b      	ldr	r3, [pc, #44]	@ (8004b2c <HAL_Init+0x40>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a0a      	ldr	r2, [pc, #40]	@ (8004b2c <HAL_Init+0x40>)
 8004b02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b08:	4b08      	ldr	r3, [pc, #32]	@ (8004b2c <HAL_Init+0x40>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a07      	ldr	r2, [pc, #28]	@ (8004b2c <HAL_Init+0x40>)
 8004b0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004b14:	2003      	movs	r0, #3
 8004b16:	f000 fb6f 	bl	80051f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004b1a:	200f      	movs	r0, #15
 8004b1c:	f000 f808 	bl	8004b30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004b20:	f7ff fdbe 	bl	80046a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	40023c00 	.word	0x40023c00

08004b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004b38:	4b12      	ldr	r3, [pc, #72]	@ (8004b84 <HAL_InitTick+0x54>)
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	4b12      	ldr	r3, [pc, #72]	@ (8004b88 <HAL_InitTick+0x58>)
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	4619      	mov	r1, r3
 8004b42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b46:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 fb79 	bl	8005246 <HAL_SYSTICK_Config>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d001      	beq.n	8004b5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e00e      	b.n	8004b7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2b0f      	cmp	r3, #15
 8004b62:	d80a      	bhi.n	8004b7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b64:	2200      	movs	r2, #0
 8004b66:	6879      	ldr	r1, [r7, #4]
 8004b68:	f04f 30ff 	mov.w	r0, #4294967295
 8004b6c:	f000 fb4f 	bl	800520e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004b70:	4a06      	ldr	r2, [pc, #24]	@ (8004b8c <HAL_InitTick+0x5c>)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004b76:	2300      	movs	r3, #0
 8004b78:	e000      	b.n	8004b7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3708      	adds	r7, #8
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	200000d8 	.word	0x200000d8
 8004b88:	200000e0 	.word	0x200000e0
 8004b8c:	200000dc 	.word	0x200000dc

08004b90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b90:	b480      	push	{r7}
 8004b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004b94:	4b06      	ldr	r3, [pc, #24]	@ (8004bb0 <HAL_IncTick+0x20>)
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	461a      	mov	r2, r3
 8004b9a:	4b06      	ldr	r3, [pc, #24]	@ (8004bb4 <HAL_IncTick+0x24>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	4a04      	ldr	r2, [pc, #16]	@ (8004bb4 <HAL_IncTick+0x24>)
 8004ba2:	6013      	str	r3, [r2, #0]
}
 8004ba4:	bf00      	nop
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	200000e0 	.word	0x200000e0
 8004bb4:	20001e30 	.word	0x20001e30

08004bb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	af00      	add	r7, sp, #0
  return uwTick;
 8004bbc:	4b03      	ldr	r3, [pc, #12]	@ (8004bcc <HAL_GetTick+0x14>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	20001e30 	.word	0x20001e30

08004bd0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e033      	b.n	8004c4e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d109      	bne.n	8004c02 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7ff fd7e 	bl	80046f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c06:	f003 0310 	and.w	r3, r3, #16
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d118      	bne.n	8004c40 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c12:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004c16:	f023 0302 	bic.w	r3, r3, #2
 8004c1a:	f043 0202 	orr.w	r2, r3, #2
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f93a 	bl	8004e9c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c32:	f023 0303 	bic.w	r3, r3, #3
 8004c36:	f043 0201 	orr.w	r2, r3, #1
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	641a      	str	r2, [r3, #64]	@ 0x40
 8004c3e:	e001      	b.n	8004c44 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
	...

08004c58 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004c62:	2300      	movs	r3, #0
 8004c64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d101      	bne.n	8004c74 <HAL_ADC_ConfigChannel+0x1c>
 8004c70:	2302      	movs	r3, #2
 8004c72:	e105      	b.n	8004e80 <HAL_ADC_ConfigChannel+0x228>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2b09      	cmp	r3, #9
 8004c82:	d925      	bls.n	8004cd0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68d9      	ldr	r1, [r3, #12]
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	461a      	mov	r2, r3
 8004c92:	4613      	mov	r3, r2
 8004c94:	005b      	lsls	r3, r3, #1
 8004c96:	4413      	add	r3, r2
 8004c98:	3b1e      	subs	r3, #30
 8004c9a:	2207      	movs	r2, #7
 8004c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca0:	43da      	mvns	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	400a      	ands	r2, r1
 8004ca8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	68d9      	ldr	r1, [r3, #12]
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	689a      	ldr	r2, [r3, #8]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	4618      	mov	r0, r3
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	005b      	lsls	r3, r3, #1
 8004cc0:	4403      	add	r3, r0
 8004cc2:	3b1e      	subs	r3, #30
 8004cc4:	409a      	lsls	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	60da      	str	r2, [r3, #12]
 8004cce:	e022      	b.n	8004d16 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	6919      	ldr	r1, [r3, #16]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	461a      	mov	r2, r3
 8004cde:	4613      	mov	r3, r2
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	4413      	add	r3, r2
 8004ce4:	2207      	movs	r2, #7
 8004ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cea:	43da      	mvns	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	400a      	ands	r2, r1
 8004cf2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6919      	ldr	r1, [r3, #16]
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	689a      	ldr	r2, [r3, #8]
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	4618      	mov	r0, r3
 8004d06:	4603      	mov	r3, r0
 8004d08:	005b      	lsls	r3, r3, #1
 8004d0a:	4403      	add	r3, r0
 8004d0c:	409a      	lsls	r2, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	430a      	orrs	r2, r1
 8004d14:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	2b06      	cmp	r3, #6
 8004d1c:	d824      	bhi.n	8004d68 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	4413      	add	r3, r2
 8004d2e:	3b05      	subs	r3, #5
 8004d30:	221f      	movs	r2, #31
 8004d32:	fa02 f303 	lsl.w	r3, r2, r3
 8004d36:	43da      	mvns	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	400a      	ands	r2, r1
 8004d3e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	4613      	mov	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	4413      	add	r3, r2
 8004d58:	3b05      	subs	r3, #5
 8004d5a:	fa00 f203 	lsl.w	r2, r0, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	635a      	str	r2, [r3, #52]	@ 0x34
 8004d66:	e04c      	b.n	8004e02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	2b0c      	cmp	r3, #12
 8004d6e:	d824      	bhi.n	8004dba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	685a      	ldr	r2, [r3, #4]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	4413      	add	r3, r2
 8004d80:	3b23      	subs	r3, #35	@ 0x23
 8004d82:	221f      	movs	r2, #31
 8004d84:	fa02 f303 	lsl.w	r3, r2, r3
 8004d88:	43da      	mvns	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	400a      	ands	r2, r1
 8004d90:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	4618      	mov	r0, r3
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	685a      	ldr	r2, [r3, #4]
 8004da4:	4613      	mov	r3, r2
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	4413      	add	r3, r2
 8004daa:	3b23      	subs	r3, #35	@ 0x23
 8004dac:	fa00 f203 	lsl.w	r2, r0, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	430a      	orrs	r2, r1
 8004db6:	631a      	str	r2, [r3, #48]	@ 0x30
 8004db8:	e023      	b.n	8004e02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	4413      	add	r3, r2
 8004dca:	3b41      	subs	r3, #65	@ 0x41
 8004dcc:	221f      	movs	r2, #31
 8004dce:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd2:	43da      	mvns	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	400a      	ands	r2, r1
 8004dda:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	4618      	mov	r0, r3
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	4613      	mov	r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	4413      	add	r3, r2
 8004df4:	3b41      	subs	r3, #65	@ 0x41
 8004df6:	fa00 f203 	lsl.w	r2, r0, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e02:	4b22      	ldr	r3, [pc, #136]	@ (8004e8c <HAL_ADC_ConfigChannel+0x234>)
 8004e04:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a21      	ldr	r2, [pc, #132]	@ (8004e90 <HAL_ADC_ConfigChannel+0x238>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d109      	bne.n	8004e24 <HAL_ADC_ConfigChannel+0x1cc>
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2b12      	cmp	r3, #18
 8004e16:	d105      	bne.n	8004e24 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a19      	ldr	r2, [pc, #100]	@ (8004e90 <HAL_ADC_ConfigChannel+0x238>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d123      	bne.n	8004e76 <HAL_ADC_ConfigChannel+0x21e>
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2b10      	cmp	r3, #16
 8004e34:	d003      	beq.n	8004e3e <HAL_ADC_ConfigChannel+0x1e6>
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2b11      	cmp	r3, #17
 8004e3c:	d11b      	bne.n	8004e76 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	2b10      	cmp	r3, #16
 8004e50:	d111      	bne.n	8004e76 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004e52:	4b10      	ldr	r3, [pc, #64]	@ (8004e94 <HAL_ADC_ConfigChannel+0x23c>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a10      	ldr	r2, [pc, #64]	@ (8004e98 <HAL_ADC_ConfigChannel+0x240>)
 8004e58:	fba2 2303 	umull	r2, r3, r2, r3
 8004e5c:	0c9a      	lsrs	r2, r3, #18
 8004e5e:	4613      	mov	r3, r2
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	4413      	add	r3, r2
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004e68:	e002      	b.n	8004e70 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1f9      	bne.n	8004e6a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3714      	adds	r7, #20
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	40012300 	.word	0x40012300
 8004e90:	40012000 	.word	0x40012000
 8004e94:	200000d8 	.word	0x200000d8
 8004e98:	431bde83 	.word	0x431bde83

08004e9c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004ea4:	4b79      	ldr	r3, [pc, #484]	@ (800508c <ADC_Init+0x1f0>)
 8004ea6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	431a      	orrs	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ed0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	6859      	ldr	r1, [r3, #4]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	021a      	lsls	r2, r3, #8
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	685a      	ldr	r2, [r3, #4]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004ef4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	6859      	ldr	r1, [r3, #4]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689a      	ldr	r2, [r3, #8]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	430a      	orrs	r2, r1
 8004f06:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689a      	ldr	r2, [r3, #8]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	6899      	ldr	r1, [r3, #8]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	68da      	ldr	r2, [r3, #12]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	430a      	orrs	r2, r1
 8004f28:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2e:	4a58      	ldr	r2, [pc, #352]	@ (8005090 <ADC_Init+0x1f4>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d022      	beq.n	8004f7a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	689a      	ldr	r2, [r3, #8]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004f42:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	6899      	ldr	r1, [r3, #8]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	430a      	orrs	r2, r1
 8004f54:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	689a      	ldr	r2, [r3, #8]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004f64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	6899      	ldr	r1, [r3, #8]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	430a      	orrs	r2, r1
 8004f76:	609a      	str	r2, [r3, #8]
 8004f78:	e00f      	b.n	8004f9a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	689a      	ldr	r2, [r3, #8]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004f88:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	689a      	ldr	r2, [r3, #8]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004f98:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f022 0202 	bic.w	r2, r2, #2
 8004fa8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	6899      	ldr	r1, [r3, #8]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	7e1b      	ldrb	r3, [r3, #24]
 8004fb4:	005a      	lsls	r2, r3, #1
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d01b      	beq.n	8005000 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	685a      	ldr	r2, [r3, #4]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fd6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004fe6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	6859      	ldr	r1, [r3, #4]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	035a      	lsls	r2, r3, #13
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	430a      	orrs	r2, r1
 8004ffc:	605a      	str	r2, [r3, #4]
 8004ffe:	e007      	b.n	8005010 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	685a      	ldr	r2, [r3, #4]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800500e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800501e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	69db      	ldr	r3, [r3, #28]
 800502a:	3b01      	subs	r3, #1
 800502c:	051a      	lsls	r2, r3, #20
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	430a      	orrs	r2, r1
 8005034:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689a      	ldr	r2, [r3, #8]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005044:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	6899      	ldr	r1, [r3, #8]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005052:	025a      	lsls	r2, r3, #9
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	430a      	orrs	r2, r1
 800505a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689a      	ldr	r2, [r3, #8]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800506a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6899      	ldr	r1, [r3, #8]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	029a      	lsls	r2, r3, #10
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	430a      	orrs	r2, r1
 800507e:	609a      	str	r2, [r3, #8]
}
 8005080:	bf00      	nop
 8005082:	3714      	adds	r7, #20
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr
 800508c:	40012300 	.word	0x40012300
 8005090:	0f000001 	.word	0x0f000001

08005094 <__NVIC_SetPriorityGrouping>:
{
 8005094:	b480      	push	{r7}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	f003 0307 	and.w	r3, r3, #7
 80050a2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050a4:	4b0c      	ldr	r3, [pc, #48]	@ (80050d8 <__NVIC_SetPriorityGrouping+0x44>)
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050aa:	68ba      	ldr	r2, [r7, #8]
 80050ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80050b0:	4013      	ands	r3, r2
 80050b2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80050bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80050c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050c6:	4a04      	ldr	r2, [pc, #16]	@ (80050d8 <__NVIC_SetPriorityGrouping+0x44>)
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	60d3      	str	r3, [r2, #12]
}
 80050cc:	bf00      	nop
 80050ce:	3714      	adds	r7, #20
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr
 80050d8:	e000ed00 	.word	0xe000ed00

080050dc <__NVIC_GetPriorityGrouping>:
{
 80050dc:	b480      	push	{r7}
 80050de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80050e0:	4b04      	ldr	r3, [pc, #16]	@ (80050f4 <__NVIC_GetPriorityGrouping+0x18>)
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	0a1b      	lsrs	r3, r3, #8
 80050e6:	f003 0307 	and.w	r3, r3, #7
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr
 80050f4:	e000ed00 	.word	0xe000ed00

080050f8 <__NVIC_SetPriority>:
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	4603      	mov	r3, r0
 8005100:	6039      	str	r1, [r7, #0]
 8005102:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005108:	2b00      	cmp	r3, #0
 800510a:	db0a      	blt.n	8005122 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	b2da      	uxtb	r2, r3
 8005110:	490c      	ldr	r1, [pc, #48]	@ (8005144 <__NVIC_SetPriority+0x4c>)
 8005112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005116:	0112      	lsls	r2, r2, #4
 8005118:	b2d2      	uxtb	r2, r2
 800511a:	440b      	add	r3, r1
 800511c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005120:	e00a      	b.n	8005138 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	b2da      	uxtb	r2, r3
 8005126:	4908      	ldr	r1, [pc, #32]	@ (8005148 <__NVIC_SetPriority+0x50>)
 8005128:	79fb      	ldrb	r3, [r7, #7]
 800512a:	f003 030f 	and.w	r3, r3, #15
 800512e:	3b04      	subs	r3, #4
 8005130:	0112      	lsls	r2, r2, #4
 8005132:	b2d2      	uxtb	r2, r2
 8005134:	440b      	add	r3, r1
 8005136:	761a      	strb	r2, [r3, #24]
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr
 8005144:	e000e100 	.word	0xe000e100
 8005148:	e000ed00 	.word	0xe000ed00

0800514c <NVIC_EncodePriority>:
{
 800514c:	b480      	push	{r7}
 800514e:	b089      	sub	sp, #36	@ 0x24
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f003 0307 	and.w	r3, r3, #7
 800515e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	f1c3 0307 	rsb	r3, r3, #7
 8005166:	2b04      	cmp	r3, #4
 8005168:	bf28      	it	cs
 800516a:	2304      	movcs	r3, #4
 800516c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	3304      	adds	r3, #4
 8005172:	2b06      	cmp	r3, #6
 8005174:	d902      	bls.n	800517c <NVIC_EncodePriority+0x30>
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	3b03      	subs	r3, #3
 800517a:	e000      	b.n	800517e <NVIC_EncodePriority+0x32>
 800517c:	2300      	movs	r3, #0
 800517e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005180:	f04f 32ff 	mov.w	r2, #4294967295
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	fa02 f303 	lsl.w	r3, r2, r3
 800518a:	43da      	mvns	r2, r3
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	401a      	ands	r2, r3
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005194:	f04f 31ff 	mov.w	r1, #4294967295
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	fa01 f303 	lsl.w	r3, r1, r3
 800519e:	43d9      	mvns	r1, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051a4:	4313      	orrs	r3, r2
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3724      	adds	r7, #36	@ 0x24
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
	...

080051b4 <SysTick_Config>:
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	3b01      	subs	r3, #1
 80051c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051c4:	d301      	bcc.n	80051ca <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80051c6:	2301      	movs	r3, #1
 80051c8:	e00f      	b.n	80051ea <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051ca:	4a0a      	ldr	r2, [pc, #40]	@ (80051f4 <SysTick_Config+0x40>)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	3b01      	subs	r3, #1
 80051d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051d2:	210f      	movs	r1, #15
 80051d4:	f04f 30ff 	mov.w	r0, #4294967295
 80051d8:	f7ff ff8e 	bl	80050f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051dc:	4b05      	ldr	r3, [pc, #20]	@ (80051f4 <SysTick_Config+0x40>)
 80051de:	2200      	movs	r2, #0
 80051e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051e2:	4b04      	ldr	r3, [pc, #16]	@ (80051f4 <SysTick_Config+0x40>)
 80051e4:	2207      	movs	r2, #7
 80051e6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3708      	adds	r7, #8
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	e000e010 	.word	0xe000e010

080051f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f7ff ff47 	bl	8005094 <__NVIC_SetPriorityGrouping>
}
 8005206:	bf00      	nop
 8005208:	3708      	adds	r7, #8
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800520e:	b580      	push	{r7, lr}
 8005210:	b086      	sub	sp, #24
 8005212:	af00      	add	r7, sp, #0
 8005214:	4603      	mov	r3, r0
 8005216:	60b9      	str	r1, [r7, #8]
 8005218:	607a      	str	r2, [r7, #4]
 800521a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800521c:	2300      	movs	r3, #0
 800521e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005220:	f7ff ff5c 	bl	80050dc <__NVIC_GetPriorityGrouping>
 8005224:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	68b9      	ldr	r1, [r7, #8]
 800522a:	6978      	ldr	r0, [r7, #20]
 800522c:	f7ff ff8e 	bl	800514c <NVIC_EncodePriority>
 8005230:	4602      	mov	r2, r0
 8005232:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005236:	4611      	mov	r1, r2
 8005238:	4618      	mov	r0, r3
 800523a:	f7ff ff5d 	bl	80050f8 <__NVIC_SetPriority>
}
 800523e:	bf00      	nop
 8005240:	3718      	adds	r7, #24
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005246:	b580      	push	{r7, lr}
 8005248:	b082      	sub	sp, #8
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f7ff ffb0 	bl	80051b4 <SysTick_Config>
 8005254:	4603      	mov	r3, r0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3708      	adds	r7, #8
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
	...

08005260 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005260:	b480      	push	{r7}
 8005262:	b089      	sub	sp, #36	@ 0x24
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800526a:	2300      	movs	r3, #0
 800526c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800526e:	2300      	movs	r3, #0
 8005270:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005272:	2300      	movs	r3, #0
 8005274:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005276:	2300      	movs	r3, #0
 8005278:	61fb      	str	r3, [r7, #28]
 800527a:	e16b      	b.n	8005554 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800527c:	2201      	movs	r2, #1
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	fa02 f303 	lsl.w	r3, r2, r3
 8005284:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	4013      	ands	r3, r2
 800528e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	429a      	cmp	r2, r3
 8005296:	f040 815a 	bne.w	800554e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	f003 0303 	and.w	r3, r3, #3
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d005      	beq.n	80052b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d130      	bne.n	8005314 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	005b      	lsls	r3, r3, #1
 80052bc:	2203      	movs	r2, #3
 80052be:	fa02 f303 	lsl.w	r3, r2, r3
 80052c2:	43db      	mvns	r3, r3
 80052c4:	69ba      	ldr	r2, [r7, #24]
 80052c6:	4013      	ands	r3, r2
 80052c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	68da      	ldr	r2, [r3, #12]
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	005b      	lsls	r3, r3, #1
 80052d2:	fa02 f303 	lsl.w	r3, r2, r3
 80052d6:	69ba      	ldr	r2, [r7, #24]
 80052d8:	4313      	orrs	r3, r2
 80052da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	69ba      	ldr	r2, [r7, #24]
 80052e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80052e8:	2201      	movs	r2, #1
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	fa02 f303 	lsl.w	r3, r2, r3
 80052f0:	43db      	mvns	r3, r3
 80052f2:	69ba      	ldr	r2, [r7, #24]
 80052f4:	4013      	ands	r3, r2
 80052f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	091b      	lsrs	r3, r3, #4
 80052fe:	f003 0201 	and.w	r2, r3, #1
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	fa02 f303 	lsl.w	r3, r2, r3
 8005308:	69ba      	ldr	r2, [r7, #24]
 800530a:	4313      	orrs	r3, r2
 800530c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	69ba      	ldr	r2, [r7, #24]
 8005312:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f003 0303 	and.w	r3, r3, #3
 800531c:	2b03      	cmp	r3, #3
 800531e:	d017      	beq.n	8005350 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	005b      	lsls	r3, r3, #1
 800532a:	2203      	movs	r2, #3
 800532c:	fa02 f303 	lsl.w	r3, r2, r3
 8005330:	43db      	mvns	r3, r3
 8005332:	69ba      	ldr	r2, [r7, #24]
 8005334:	4013      	ands	r3, r2
 8005336:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	689a      	ldr	r2, [r3, #8]
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	005b      	lsls	r3, r3, #1
 8005340:	fa02 f303 	lsl.w	r3, r2, r3
 8005344:	69ba      	ldr	r2, [r7, #24]
 8005346:	4313      	orrs	r3, r2
 8005348:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f003 0303 	and.w	r3, r3, #3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d123      	bne.n	80053a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	08da      	lsrs	r2, r3, #3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	3208      	adds	r2, #8
 8005364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005368:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	f003 0307 	and.w	r3, r3, #7
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	220f      	movs	r2, #15
 8005374:	fa02 f303 	lsl.w	r3, r2, r3
 8005378:	43db      	mvns	r3, r3
 800537a:	69ba      	ldr	r2, [r7, #24]
 800537c:	4013      	ands	r3, r2
 800537e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	691a      	ldr	r2, [r3, #16]
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	f003 0307 	and.w	r3, r3, #7
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	fa02 f303 	lsl.w	r3, r2, r3
 8005390:	69ba      	ldr	r2, [r7, #24]
 8005392:	4313      	orrs	r3, r2
 8005394:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	08da      	lsrs	r2, r3, #3
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	3208      	adds	r2, #8
 800539e:	69b9      	ldr	r1, [r7, #24]
 80053a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	005b      	lsls	r3, r3, #1
 80053ae:	2203      	movs	r2, #3
 80053b0:	fa02 f303 	lsl.w	r3, r2, r3
 80053b4:	43db      	mvns	r3, r3
 80053b6:	69ba      	ldr	r2, [r7, #24]
 80053b8:	4013      	ands	r3, r2
 80053ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f003 0203 	and.w	r2, r3, #3
 80053c4:	69fb      	ldr	r3, [r7, #28]
 80053c6:	005b      	lsls	r3, r3, #1
 80053c8:	fa02 f303 	lsl.w	r3, r2, r3
 80053cc:	69ba      	ldr	r2, [r7, #24]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	69ba      	ldr	r2, [r7, #24]
 80053d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	f000 80b4 	beq.w	800554e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053e6:	2300      	movs	r3, #0
 80053e8:	60fb      	str	r3, [r7, #12]
 80053ea:	4b60      	ldr	r3, [pc, #384]	@ (800556c <HAL_GPIO_Init+0x30c>)
 80053ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ee:	4a5f      	ldr	r2, [pc, #380]	@ (800556c <HAL_GPIO_Init+0x30c>)
 80053f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80053f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80053f6:	4b5d      	ldr	r3, [pc, #372]	@ (800556c <HAL_GPIO_Init+0x30c>)
 80053f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053fe:	60fb      	str	r3, [r7, #12]
 8005400:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005402:	4a5b      	ldr	r2, [pc, #364]	@ (8005570 <HAL_GPIO_Init+0x310>)
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	089b      	lsrs	r3, r3, #2
 8005408:	3302      	adds	r3, #2
 800540a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800540e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	f003 0303 	and.w	r3, r3, #3
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	220f      	movs	r2, #15
 800541a:	fa02 f303 	lsl.w	r3, r2, r3
 800541e:	43db      	mvns	r3, r3
 8005420:	69ba      	ldr	r2, [r7, #24]
 8005422:	4013      	ands	r3, r2
 8005424:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a52      	ldr	r2, [pc, #328]	@ (8005574 <HAL_GPIO_Init+0x314>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d02b      	beq.n	8005486 <HAL_GPIO_Init+0x226>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a51      	ldr	r2, [pc, #324]	@ (8005578 <HAL_GPIO_Init+0x318>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d025      	beq.n	8005482 <HAL_GPIO_Init+0x222>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a50      	ldr	r2, [pc, #320]	@ (800557c <HAL_GPIO_Init+0x31c>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d01f      	beq.n	800547e <HAL_GPIO_Init+0x21e>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a4f      	ldr	r2, [pc, #316]	@ (8005580 <HAL_GPIO_Init+0x320>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d019      	beq.n	800547a <HAL_GPIO_Init+0x21a>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a4e      	ldr	r2, [pc, #312]	@ (8005584 <HAL_GPIO_Init+0x324>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d013      	beq.n	8005476 <HAL_GPIO_Init+0x216>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a4d      	ldr	r2, [pc, #308]	@ (8005588 <HAL_GPIO_Init+0x328>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d00d      	beq.n	8005472 <HAL_GPIO_Init+0x212>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a4c      	ldr	r2, [pc, #304]	@ (800558c <HAL_GPIO_Init+0x32c>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d007      	beq.n	800546e <HAL_GPIO_Init+0x20e>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a4b      	ldr	r2, [pc, #300]	@ (8005590 <HAL_GPIO_Init+0x330>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d101      	bne.n	800546a <HAL_GPIO_Init+0x20a>
 8005466:	2307      	movs	r3, #7
 8005468:	e00e      	b.n	8005488 <HAL_GPIO_Init+0x228>
 800546a:	2308      	movs	r3, #8
 800546c:	e00c      	b.n	8005488 <HAL_GPIO_Init+0x228>
 800546e:	2306      	movs	r3, #6
 8005470:	e00a      	b.n	8005488 <HAL_GPIO_Init+0x228>
 8005472:	2305      	movs	r3, #5
 8005474:	e008      	b.n	8005488 <HAL_GPIO_Init+0x228>
 8005476:	2304      	movs	r3, #4
 8005478:	e006      	b.n	8005488 <HAL_GPIO_Init+0x228>
 800547a:	2303      	movs	r3, #3
 800547c:	e004      	b.n	8005488 <HAL_GPIO_Init+0x228>
 800547e:	2302      	movs	r3, #2
 8005480:	e002      	b.n	8005488 <HAL_GPIO_Init+0x228>
 8005482:	2301      	movs	r3, #1
 8005484:	e000      	b.n	8005488 <HAL_GPIO_Init+0x228>
 8005486:	2300      	movs	r3, #0
 8005488:	69fa      	ldr	r2, [r7, #28]
 800548a:	f002 0203 	and.w	r2, r2, #3
 800548e:	0092      	lsls	r2, r2, #2
 8005490:	4093      	lsls	r3, r2
 8005492:	69ba      	ldr	r2, [r7, #24]
 8005494:	4313      	orrs	r3, r2
 8005496:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005498:	4935      	ldr	r1, [pc, #212]	@ (8005570 <HAL_GPIO_Init+0x310>)
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	089b      	lsrs	r3, r3, #2
 800549e:	3302      	adds	r3, #2
 80054a0:	69ba      	ldr	r2, [r7, #24]
 80054a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80054a6:	4b3b      	ldr	r3, [pc, #236]	@ (8005594 <HAL_GPIO_Init+0x334>)
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	43db      	mvns	r3, r3
 80054b0:	69ba      	ldr	r2, [r7, #24]
 80054b2:	4013      	ands	r3, r2
 80054b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80054c2:	69ba      	ldr	r2, [r7, #24]
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80054ca:	4a32      	ldr	r2, [pc, #200]	@ (8005594 <HAL_GPIO_Init+0x334>)
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80054d0:	4b30      	ldr	r3, [pc, #192]	@ (8005594 <HAL_GPIO_Init+0x334>)
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	43db      	mvns	r3, r3
 80054da:	69ba      	ldr	r2, [r7, #24]
 80054dc:	4013      	ands	r3, r2
 80054de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d003      	beq.n	80054f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80054ec:	69ba      	ldr	r2, [r7, #24]
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80054f4:	4a27      	ldr	r2, [pc, #156]	@ (8005594 <HAL_GPIO_Init+0x334>)
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80054fa:	4b26      	ldr	r3, [pc, #152]	@ (8005594 <HAL_GPIO_Init+0x334>)
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	43db      	mvns	r3, r3
 8005504:	69ba      	ldr	r2, [r7, #24]
 8005506:	4013      	ands	r3, r2
 8005508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d003      	beq.n	800551e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005516:	69ba      	ldr	r2, [r7, #24]
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	4313      	orrs	r3, r2
 800551c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800551e:	4a1d      	ldr	r2, [pc, #116]	@ (8005594 <HAL_GPIO_Init+0x334>)
 8005520:	69bb      	ldr	r3, [r7, #24]
 8005522:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005524:	4b1b      	ldr	r3, [pc, #108]	@ (8005594 <HAL_GPIO_Init+0x334>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	43db      	mvns	r3, r3
 800552e:	69ba      	ldr	r2, [r7, #24]
 8005530:	4013      	ands	r3, r2
 8005532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d003      	beq.n	8005548 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005540:	69ba      	ldr	r2, [r7, #24]
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	4313      	orrs	r3, r2
 8005546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005548:	4a12      	ldr	r2, [pc, #72]	@ (8005594 <HAL_GPIO_Init+0x334>)
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	3301      	adds	r3, #1
 8005552:	61fb      	str	r3, [r7, #28]
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	2b0f      	cmp	r3, #15
 8005558:	f67f ae90 	bls.w	800527c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800555c:	bf00      	nop
 800555e:	bf00      	nop
 8005560:	3724      	adds	r7, #36	@ 0x24
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr
 800556a:	bf00      	nop
 800556c:	40023800 	.word	0x40023800
 8005570:	40013800 	.word	0x40013800
 8005574:	40020000 	.word	0x40020000
 8005578:	40020400 	.word	0x40020400
 800557c:	40020800 	.word	0x40020800
 8005580:	40020c00 	.word	0x40020c00
 8005584:	40021000 	.word	0x40021000
 8005588:	40021400 	.word	0x40021400
 800558c:	40021800 	.word	0x40021800
 8005590:	40021c00 	.word	0x40021c00
 8005594:	40013c00 	.word	0x40013c00

08005598 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b082      	sub	sp, #8
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e041      	b.n	800562e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d106      	bne.n	80055c4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f7ff f8da 	bl	8004778 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2202      	movs	r2, #2
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	3304      	adds	r3, #4
 80055d4:	4619      	mov	r1, r3
 80055d6:	4610      	mov	r0, r2
 80055d8:	f000 f88a 	bl	80056f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3708      	adds	r7, #8
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
	...

08005638 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b086      	sub	sp, #24
 800563c:	af00      	add	r7, sp, #0
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	60b9      	str	r1, [r7, #8]
 8005642:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005644:	2300      	movs	r3, #0
 8005646:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800564e:	2b01      	cmp	r3, #1
 8005650:	d101      	bne.n	8005656 <HAL_TIM_OC_ConfigChannel+0x1e>
 8005652:	2302      	movs	r3, #2
 8005654:	e048      	b.n	80056e8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2201      	movs	r2, #1
 800565a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2b0c      	cmp	r3, #12
 8005662:	d839      	bhi.n	80056d8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8005664:	a201      	add	r2, pc, #4	@ (adr r2, 800566c <HAL_TIM_OC_ConfigChannel+0x34>)
 8005666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800566a:	bf00      	nop
 800566c:	080056a1 	.word	0x080056a1
 8005670:	080056d9 	.word	0x080056d9
 8005674:	080056d9 	.word	0x080056d9
 8005678:	080056d9 	.word	0x080056d9
 800567c:	080056af 	.word	0x080056af
 8005680:	080056d9 	.word	0x080056d9
 8005684:	080056d9 	.word	0x080056d9
 8005688:	080056d9 	.word	0x080056d9
 800568c:	080056bd 	.word	0x080056bd
 8005690:	080056d9 	.word	0x080056d9
 8005694:	080056d9 	.word	0x080056d9
 8005698:	080056d9 	.word	0x080056d9
 800569c:	080056cb 	.word	0x080056cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68b9      	ldr	r1, [r7, #8]
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 f8ce 	bl	8005848 <TIM_OC1_SetConfig>
      break;
 80056ac:	e017      	b.n	80056de <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68b9      	ldr	r1, [r7, #8]
 80056b4:	4618      	mov	r0, r3
 80056b6:	f000 f937 	bl	8005928 <TIM_OC2_SetConfig>
      break;
 80056ba:	e010      	b.n	80056de <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68b9      	ldr	r1, [r7, #8]
 80056c2:	4618      	mov	r0, r3
 80056c4:	f000 f9a6 	bl	8005a14 <TIM_OC3_SetConfig>
      break;
 80056c8:	e009      	b.n	80056de <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68b9      	ldr	r1, [r7, #8]
 80056d0:	4618      	mov	r0, r3
 80056d2:	f000 fa13 	bl	8005afc <TIM_OC4_SetConfig>
      break;
 80056d6:	e002      	b.n	80056de <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	75fb      	strb	r3, [r7, #23]
      break;
 80056dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3718      	adds	r7, #24
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a46      	ldr	r2, [pc, #280]	@ (800581c <TIM_Base_SetConfig+0x12c>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d013      	beq.n	8005730 <TIM_Base_SetConfig+0x40>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800570e:	d00f      	beq.n	8005730 <TIM_Base_SetConfig+0x40>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a43      	ldr	r2, [pc, #268]	@ (8005820 <TIM_Base_SetConfig+0x130>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d00b      	beq.n	8005730 <TIM_Base_SetConfig+0x40>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a42      	ldr	r2, [pc, #264]	@ (8005824 <TIM_Base_SetConfig+0x134>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d007      	beq.n	8005730 <TIM_Base_SetConfig+0x40>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	4a41      	ldr	r2, [pc, #260]	@ (8005828 <TIM_Base_SetConfig+0x138>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d003      	beq.n	8005730 <TIM_Base_SetConfig+0x40>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a40      	ldr	r2, [pc, #256]	@ (800582c <TIM_Base_SetConfig+0x13c>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d108      	bne.n	8005742 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005736:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	4313      	orrs	r3, r2
 8005740:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a35      	ldr	r2, [pc, #212]	@ (800581c <TIM_Base_SetConfig+0x12c>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d02b      	beq.n	80057a2 <TIM_Base_SetConfig+0xb2>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005750:	d027      	beq.n	80057a2 <TIM_Base_SetConfig+0xb2>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a32      	ldr	r2, [pc, #200]	@ (8005820 <TIM_Base_SetConfig+0x130>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d023      	beq.n	80057a2 <TIM_Base_SetConfig+0xb2>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a31      	ldr	r2, [pc, #196]	@ (8005824 <TIM_Base_SetConfig+0x134>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d01f      	beq.n	80057a2 <TIM_Base_SetConfig+0xb2>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a30      	ldr	r2, [pc, #192]	@ (8005828 <TIM_Base_SetConfig+0x138>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d01b      	beq.n	80057a2 <TIM_Base_SetConfig+0xb2>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a2f      	ldr	r2, [pc, #188]	@ (800582c <TIM_Base_SetConfig+0x13c>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d017      	beq.n	80057a2 <TIM_Base_SetConfig+0xb2>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a2e      	ldr	r2, [pc, #184]	@ (8005830 <TIM_Base_SetConfig+0x140>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d013      	beq.n	80057a2 <TIM_Base_SetConfig+0xb2>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a2d      	ldr	r2, [pc, #180]	@ (8005834 <TIM_Base_SetConfig+0x144>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d00f      	beq.n	80057a2 <TIM_Base_SetConfig+0xb2>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a2c      	ldr	r2, [pc, #176]	@ (8005838 <TIM_Base_SetConfig+0x148>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d00b      	beq.n	80057a2 <TIM_Base_SetConfig+0xb2>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a2b      	ldr	r2, [pc, #172]	@ (800583c <TIM_Base_SetConfig+0x14c>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d007      	beq.n	80057a2 <TIM_Base_SetConfig+0xb2>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a2a      	ldr	r2, [pc, #168]	@ (8005840 <TIM_Base_SetConfig+0x150>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d003      	beq.n	80057a2 <TIM_Base_SetConfig+0xb2>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a29      	ldr	r2, [pc, #164]	@ (8005844 <TIM_Base_SetConfig+0x154>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d108      	bne.n	80057b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	4313      	orrs	r3, r2
 80057c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	689a      	ldr	r2, [r3, #8]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a10      	ldr	r2, [pc, #64]	@ (800581c <TIM_Base_SetConfig+0x12c>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d003      	beq.n	80057e8 <TIM_Base_SetConfig+0xf8>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a12      	ldr	r2, [pc, #72]	@ (800582c <TIM_Base_SetConfig+0x13c>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d103      	bne.n	80057f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	691a      	ldr	r2, [r3, #16]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d105      	bne.n	800580e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	f023 0201 	bic.w	r2, r3, #1
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	611a      	str	r2, [r3, #16]
  }
}
 800580e:	bf00      	nop
 8005810:	3714      	adds	r7, #20
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	40010000 	.word	0x40010000
 8005820:	40000400 	.word	0x40000400
 8005824:	40000800 	.word	0x40000800
 8005828:	40000c00 	.word	0x40000c00
 800582c:	40010400 	.word	0x40010400
 8005830:	40014000 	.word	0x40014000
 8005834:	40014400 	.word	0x40014400
 8005838:	40014800 	.word	0x40014800
 800583c:	40001800 	.word	0x40001800
 8005840:	40001c00 	.word	0x40001c00
 8005844:	40002000 	.word	0x40002000

08005848 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005848:	b480      	push	{r7}
 800584a:	b087      	sub	sp, #28
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a1b      	ldr	r3, [r3, #32]
 800585c:	f023 0201 	bic.w	r2, r3, #1
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	699b      	ldr	r3, [r3, #24]
 800586e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f023 0303 	bic.w	r3, r3, #3
 800587e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	4313      	orrs	r3, r2
 8005888:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	f023 0302 	bic.w	r3, r3, #2
 8005890:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	4313      	orrs	r3, r2
 800589a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a20      	ldr	r2, [pc, #128]	@ (8005920 <TIM_OC1_SetConfig+0xd8>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d003      	beq.n	80058ac <TIM_OC1_SetConfig+0x64>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a1f      	ldr	r2, [pc, #124]	@ (8005924 <TIM_OC1_SetConfig+0xdc>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d10c      	bne.n	80058c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	f023 0308 	bic.w	r3, r3, #8
 80058b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	697a      	ldr	r2, [r7, #20]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	f023 0304 	bic.w	r3, r3, #4
 80058c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a15      	ldr	r2, [pc, #84]	@ (8005920 <TIM_OC1_SetConfig+0xd8>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d003      	beq.n	80058d6 <TIM_OC1_SetConfig+0x8e>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a14      	ldr	r2, [pc, #80]	@ (8005924 <TIM_OC1_SetConfig+0xdc>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d111      	bne.n	80058fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	693a      	ldr	r2, [r7, #16]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	693a      	ldr	r2, [r7, #16]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	685a      	ldr	r2, [r3, #4]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	697a      	ldr	r2, [r7, #20]
 8005912:	621a      	str	r2, [r3, #32]
}
 8005914:	bf00      	nop
 8005916:	371c      	adds	r7, #28
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr
 8005920:	40010000 	.word	0x40010000
 8005924:	40010400 	.word	0x40010400

08005928 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005928:	b480      	push	{r7}
 800592a:	b087      	sub	sp, #28
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a1b      	ldr	r3, [r3, #32]
 8005936:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a1b      	ldr	r3, [r3, #32]
 800593c:	f023 0210 	bic.w	r2, r3, #16
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	699b      	ldr	r3, [r3, #24]
 800594e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800595e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	021b      	lsls	r3, r3, #8
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	4313      	orrs	r3, r2
 800596a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f023 0320 	bic.w	r3, r3, #32
 8005972:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	011b      	lsls	r3, r3, #4
 800597a:	697a      	ldr	r2, [r7, #20]
 800597c:	4313      	orrs	r3, r2
 800597e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a22      	ldr	r2, [pc, #136]	@ (8005a0c <TIM_OC2_SetConfig+0xe4>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d003      	beq.n	8005990 <TIM_OC2_SetConfig+0x68>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a21      	ldr	r2, [pc, #132]	@ (8005a10 <TIM_OC2_SetConfig+0xe8>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d10d      	bne.n	80059ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005996:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	011b      	lsls	r3, r3, #4
 800599e:	697a      	ldr	r2, [r7, #20]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a17      	ldr	r2, [pc, #92]	@ (8005a0c <TIM_OC2_SetConfig+0xe4>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d003      	beq.n	80059bc <TIM_OC2_SetConfig+0x94>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a16      	ldr	r2, [pc, #88]	@ (8005a10 <TIM_OC2_SetConfig+0xe8>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d113      	bne.n	80059e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80059ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	695b      	ldr	r3, [r3, #20]
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	693a      	ldr	r2, [r7, #16]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	699b      	ldr	r3, [r3, #24]
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	693a      	ldr	r2, [r7, #16]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	693a      	ldr	r2, [r7, #16]
 80059e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	685a      	ldr	r2, [r3, #4]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	697a      	ldr	r2, [r7, #20]
 80059fc:	621a      	str	r2, [r3, #32]
}
 80059fe:	bf00      	nop
 8005a00:	371c      	adds	r7, #28
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	40010000 	.word	0x40010000
 8005a10:	40010400 	.word	0x40010400

08005a14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b087      	sub	sp, #28
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6a1b      	ldr	r3, [r3, #32]
 8005a28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	69db      	ldr	r3, [r3, #28]
 8005a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f023 0303 	bic.w	r3, r3, #3
 8005a4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	021b      	lsls	r3, r3, #8
 8005a64:	697a      	ldr	r2, [r7, #20]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a21      	ldr	r2, [pc, #132]	@ (8005af4 <TIM_OC3_SetConfig+0xe0>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d003      	beq.n	8005a7a <TIM_OC3_SetConfig+0x66>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a20      	ldr	r2, [pc, #128]	@ (8005af8 <TIM_OC3_SetConfig+0xe4>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d10d      	bne.n	8005a96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	021b      	lsls	r3, r3, #8
 8005a88:	697a      	ldr	r2, [r7, #20]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a16      	ldr	r2, [pc, #88]	@ (8005af4 <TIM_OC3_SetConfig+0xe0>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d003      	beq.n	8005aa6 <TIM_OC3_SetConfig+0x92>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a15      	ldr	r2, [pc, #84]	@ (8005af8 <TIM_OC3_SetConfig+0xe4>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d113      	bne.n	8005ace <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005aac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ab4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	011b      	lsls	r3, r3, #4
 8005abc:	693a      	ldr	r2, [r7, #16]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	699b      	ldr	r3, [r3, #24]
 8005ac6:	011b      	lsls	r3, r3, #4
 8005ac8:	693a      	ldr	r2, [r7, #16]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685a      	ldr	r2, [r3, #4]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	621a      	str	r2, [r3, #32]
}
 8005ae8:	bf00      	nop
 8005aea:	371c      	adds	r7, #28
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr
 8005af4:	40010000 	.word	0x40010000
 8005af8:	40010400 	.word	0x40010400

08005afc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b087      	sub	sp, #28
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a1b      	ldr	r3, [r3, #32]
 8005b0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	69db      	ldr	r3, [r3, #28]
 8005b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	021b      	lsls	r3, r3, #8
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	031b      	lsls	r3, r3, #12
 8005b4e:	693a      	ldr	r2, [r7, #16]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a12      	ldr	r2, [pc, #72]	@ (8005ba0 <TIM_OC4_SetConfig+0xa4>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d003      	beq.n	8005b64 <TIM_OC4_SetConfig+0x68>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a11      	ldr	r2, [pc, #68]	@ (8005ba4 <TIM_OC4_SetConfig+0xa8>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d109      	bne.n	8005b78 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	695b      	ldr	r3, [r3, #20]
 8005b70:	019b      	lsls	r3, r3, #6
 8005b72:	697a      	ldr	r2, [r7, #20]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	697a      	ldr	r2, [r7, #20]
 8005b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	685a      	ldr	r2, [r3, #4]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	621a      	str	r2, [r3, #32]
}
 8005b92:	bf00      	nop
 8005b94:	371c      	adds	r7, #28
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	40010000 	.word	0x40010000
 8005ba4:	40010400 	.word	0x40010400

08005ba8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d101      	bne.n	8005bc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	e05a      	b.n	8005c76 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2202      	movs	r2, #2
 8005bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005be6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a21      	ldr	r2, [pc, #132]	@ (8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d022      	beq.n	8005c4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c0c:	d01d      	beq.n	8005c4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a1d      	ldr	r2, [pc, #116]	@ (8005c88 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d018      	beq.n	8005c4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a1b      	ldr	r2, [pc, #108]	@ (8005c8c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d013      	beq.n	8005c4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a1a      	ldr	r2, [pc, #104]	@ (8005c90 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d00e      	beq.n	8005c4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a18      	ldr	r2, [pc, #96]	@ (8005c94 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d009      	beq.n	8005c4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a17      	ldr	r2, [pc, #92]	@ (8005c98 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d004      	beq.n	8005c4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a15      	ldr	r2, [pc, #84]	@ (8005c9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d10c      	bne.n	8005c64 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c74:	2300      	movs	r3, #0
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3714      	adds	r7, #20
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	40010000 	.word	0x40010000
 8005c88:	40000400 	.word	0x40000400
 8005c8c:	40000800 	.word	0x40000800
 8005c90:	40000c00 	.word	0x40000c00
 8005c94:	40010400 	.word	0x40010400
 8005c98:	40014000 	.word	0x40014000
 8005c9c:	40001800 	.word	0x40001800

08005ca0 <LL_ADC_REG_SetSequencerLength>:
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cae:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	431a      	orrs	r2, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005cba:	bf00      	nop
 8005cbc:	370c      	adds	r7, #12
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <LL_ADC_IsEnabled>:
  * @rmtoll CR2      ADON           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b083      	sub	sp, #12
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f003 0301 	and.w	r3, r3, #1
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	bf0c      	ite	eq
 8005cda:	2301      	moveq	r3, #1
 8005cdc:	2300      	movne	r3, #0
 8005cde:	b2db      	uxtb	r3, r3
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8005cec:	b590      	push	{r4, r7, lr}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8005cfa:	481c      	ldr	r0, [pc, #112]	@ (8005d6c <LL_ADC_CommonInit+0x80>)
 8005cfc:	f7ff ffe3 	bl	8005cc6 <LL_ADC_IsEnabled>
 8005d00:	4604      	mov	r4, r0
 8005d02:	481b      	ldr	r0, [pc, #108]	@ (8005d70 <LL_ADC_CommonInit+0x84>)
 8005d04:	f7ff ffdf 	bl	8005cc6 <LL_ADC_IsEnabled>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	431c      	orrs	r4, r3
 8005d0c:	4819      	ldr	r0, [pc, #100]	@ (8005d74 <LL_ADC_CommonInit+0x88>)
 8005d0e:	f7ff ffda 	bl	8005cc6 <LL_ADC_IsEnabled>
 8005d12:	4603      	mov	r3, r0
 8005d14:	4323      	orrs	r3, r4
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d120      	bne.n	8005d5c <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d012      	beq.n	8005d48 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	685a      	ldr	r2, [r3, #4]
 8005d26:	4b14      	ldr	r3, [pc, #80]	@ (8005d78 <LL_ADC_CommonInit+0x8c>)
 8005d28:	4013      	ands	r3, r2
 8005d2a:	683a      	ldr	r2, [r7, #0]
 8005d2c:	6811      	ldr	r1, [r2, #0]
 8005d2e:	683a      	ldr	r2, [r7, #0]
 8005d30:	6852      	ldr	r2, [r2, #4]
 8005d32:	4311      	orrs	r1, r2
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	6892      	ldr	r2, [r2, #8]
 8005d38:	4311      	orrs	r1, r2
 8005d3a:	683a      	ldr	r2, [r7, #0]
 8005d3c:	68d2      	ldr	r2, [r2, #12]
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	431a      	orrs	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	605a      	str	r2, [r3, #4]
 8005d46:	e00b      	b.n	8005d60 <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685a      	ldr	r2, [r3, #4]
 8005d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d78 <LL_ADC_CommonInit+0x8c>)
 8005d4e:	4013      	ands	r3, r2
 8005d50:	683a      	ldr	r2, [r7, #0]
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	431a      	orrs	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	605a      	str	r2, [r3, #4]
 8005d5a:	e001      	b.n	8005d60 <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3714      	adds	r7, #20
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd90      	pop	{r4, r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	40012000 	.word	0x40012000
 8005d70:	40012100 	.word	0x40012100
 8005d74:	40012200 	.word	0x40012200
 8005d78:	fffc10e0 	.word	0xfffc10e0

08005d7c <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8005d86:	2300      	movs	r3, #0
 8005d88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f7ff ff9b 	bl	8005cc6 <LL_ADC_IsEnabled>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d117      	bne.n	8005dc6 <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8005d9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005da2:	683a      	ldr	r2, [r7, #0]
 8005da4:	6811      	ldr	r1, [r2, #0]
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	6892      	ldr	r2, [r2, #8]
 8005daa:	430a      	orrs	r2, r1
 8005dac:	431a      	orrs	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	605a      	str	r2, [r3, #4]
               ,
               ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );

    MODIFY_REG(ADCx->CR2,
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	609a      	str	r2, [r3, #8]
 8005dc4:	e001      	b.n	8005dca <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8005dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3710      	adds	r7, #16
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8005dde:	2300      	movs	r3, #0
 8005de0:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f7ff ff6f 	bl	8005cc6 <LL_ADC_IsEnabled>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d12b      	bne.n	8005e46 <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d009      	beq.n	8005e0a <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	431a      	orrs	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	605a      	str	r2, [r3, #4]
 8005e08:	e005      	b.n	8005e16 <LL_ADC_REG_Init+0x42>
                 ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	605a      	str	r2, [r3, #4]
                 ,
                 LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }

    MODIFY_REG(ADCx->CR2,
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	689a      	ldr	r2, [r3, #8]
 8005e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8005e54 <LL_ADC_REG_Init+0x80>)
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	6812      	ldr	r2, [r2, #0]
 8005e22:	f002 6170 	and.w	r1, r2, #251658240	@ 0xf000000
 8005e26:	683a      	ldr	r2, [r7, #0]
 8005e28:	68d2      	ldr	r2, [r2, #12]
 8005e2a:	4311      	orrs	r1, r2
 8005e2c:	683a      	ldr	r2, [r7, #0]
 8005e2e:	6912      	ldr	r2, [r2, #16]
 8005e30:	430a      	orrs	r2, r1
 8005e32:	431a      	orrs	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f7ff ff2e 	bl	8005ca0 <LL_ADC_REG_SetSequencerLength>
 8005e44:	e001      	b.n	8005e4a <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8005e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3710      	adds	r7, #16
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	c0fffcfd 	.word	0xc0fffcfd

08005e58 <LL_GPIO_SetPinMode>:
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b08b      	sub	sp, #44	@ 0x2c
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	fa93 f3a3 	rbit	r3, r3
 8005e72:	613b      	str	r3, [r7, #16]
  return result;
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8005e7e:	2320      	movs	r3, #32
 8005e80:	e003      	b.n	8005e8a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	fab3 f383 	clz	r3, r3
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	005b      	lsls	r3, r3, #1
 8005e8c:	2103      	movs	r1, #3
 8005e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e92:	43db      	mvns	r3, r3
 8005e94:	401a      	ands	r2, r3
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e9a:	6a3b      	ldr	r3, [r7, #32]
 8005e9c:	fa93 f3a3 	rbit	r3, r3
 8005ea0:	61fb      	str	r3, [r7, #28]
  return result;
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d101      	bne.n	8005eb0 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8005eac:	2320      	movs	r3, #32
 8005eae:	e003      	b.n	8005eb8 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8005eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb2:	fab3 f383 	clz	r3, r3
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	005b      	lsls	r3, r3, #1
 8005eba:	6879      	ldr	r1, [r7, #4]
 8005ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec0:	431a      	orrs	r2, r3
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	601a      	str	r2, [r3, #0]
}
 8005ec6:	bf00      	nop
 8005ec8:	372c      	adds	r7, #44	@ 0x2c
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr

08005ed2 <LL_GPIO_SetPinOutputType>:
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b085      	sub	sp, #20
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	60f8      	str	r0, [r7, #12]
 8005eda:	60b9      	str	r1, [r7, #8]
 8005edc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	685a      	ldr	r2, [r3, #4]
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	43db      	mvns	r3, r3
 8005ee6:	401a      	ands	r2, r3
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	6879      	ldr	r1, [r7, #4]
 8005eec:	fb01 f303 	mul.w	r3, r1, r3
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	605a      	str	r2, [r3, #4]
}
 8005ef6:	bf00      	nop
 8005ef8:	3714      	adds	r7, #20
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr

08005f02 <LL_GPIO_SetPinSpeed>:
{
 8005f02:	b480      	push	{r7}
 8005f04:	b08b      	sub	sp, #44	@ 0x2c
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	60f8      	str	r0, [r7, #12]
 8005f0a:	60b9      	str	r1, [r7, #8]
 8005f0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	689a      	ldr	r2, [r3, #8]
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	fa93 f3a3 	rbit	r3, r3
 8005f1c:	613b      	str	r3, [r7, #16]
  return result;
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d101      	bne.n	8005f2c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8005f28:	2320      	movs	r3, #32
 8005f2a:	e003      	b.n	8005f34 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	fab3 f383 	clz	r3, r3
 8005f32:	b2db      	uxtb	r3, r3
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	2103      	movs	r1, #3
 8005f38:	fa01 f303 	lsl.w	r3, r1, r3
 8005f3c:	43db      	mvns	r3, r3
 8005f3e:	401a      	ands	r2, r3
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f44:	6a3b      	ldr	r3, [r7, #32]
 8005f46:	fa93 f3a3 	rbit	r3, r3
 8005f4a:	61fb      	str	r3, [r7, #28]
  return result;
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d101      	bne.n	8005f5a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8005f56:	2320      	movs	r3, #32
 8005f58:	e003      	b.n	8005f62 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8005f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5c:	fab3 f383 	clz	r3, r3
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	6879      	ldr	r1, [r7, #4]
 8005f66:	fa01 f303 	lsl.w	r3, r1, r3
 8005f6a:	431a      	orrs	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	609a      	str	r2, [r3, #8]
}
 8005f70:	bf00      	nop
 8005f72:	372c      	adds	r7, #44	@ 0x2c
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <LL_GPIO_SetPinPull>:
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b08b      	sub	sp, #44	@ 0x2c
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	60f8      	str	r0, [r7, #12]
 8005f84:	60b9      	str	r1, [r7, #8]
 8005f86:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	68da      	ldr	r2, [r3, #12]
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	fa93 f3a3 	rbit	r3, r3
 8005f96:	613b      	str	r3, [r7, #16]
  return result;
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d101      	bne.n	8005fa6 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8005fa2:	2320      	movs	r3, #32
 8005fa4:	e003      	b.n	8005fae <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8005fa6:	69bb      	ldr	r3, [r7, #24]
 8005fa8:	fab3 f383 	clz	r3, r3
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	005b      	lsls	r3, r3, #1
 8005fb0:	2103      	movs	r1, #3
 8005fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005fb6:	43db      	mvns	r3, r3
 8005fb8:	401a      	ands	r2, r3
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fbe:	6a3b      	ldr	r3, [r7, #32]
 8005fc0:	fa93 f3a3 	rbit	r3, r3
 8005fc4:	61fb      	str	r3, [r7, #28]
  return result;
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d101      	bne.n	8005fd4 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8005fd0:	2320      	movs	r3, #32
 8005fd2:	e003      	b.n	8005fdc <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8005fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd6:	fab3 f383 	clz	r3, r3
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	005b      	lsls	r3, r3, #1
 8005fde:	6879      	ldr	r1, [r7, #4]
 8005fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fe4:	431a      	orrs	r2, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	60da      	str	r2, [r3, #12]
}
 8005fea:	bf00      	nop
 8005fec:	372c      	adds	r7, #44	@ 0x2c
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr

08005ff6 <LL_GPIO_SetAFPin_0_7>:
{
 8005ff6:	b480      	push	{r7}
 8005ff8:	b08b      	sub	sp, #44	@ 0x2c
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	60f8      	str	r0, [r7, #12]
 8005ffe:	60b9      	str	r1, [r7, #8]
 8006000:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6a1a      	ldr	r2, [r3, #32]
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	fa93 f3a3 	rbit	r3, r3
 8006010:	613b      	str	r3, [r7, #16]
  return result;
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d101      	bne.n	8006020 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800601c:	2320      	movs	r3, #32
 800601e:	e003      	b.n	8006028 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	fab3 f383 	clz	r3, r3
 8006026:	b2db      	uxtb	r3, r3
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	210f      	movs	r1, #15
 800602c:	fa01 f303 	lsl.w	r3, r1, r3
 8006030:	43db      	mvns	r3, r3
 8006032:	401a      	ands	r2, r3
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006038:	6a3b      	ldr	r3, [r7, #32]
 800603a:	fa93 f3a3 	rbit	r3, r3
 800603e:	61fb      	str	r3, [r7, #28]
  return result;
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800604a:	2320      	movs	r3, #32
 800604c:	e003      	b.n	8006056 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800604e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006050:	fab3 f383 	clz	r3, r3
 8006054:	b2db      	uxtb	r3, r3
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	6879      	ldr	r1, [r7, #4]
 800605a:	fa01 f303 	lsl.w	r3, r1, r3
 800605e:	431a      	orrs	r2, r3
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	621a      	str	r2, [r3, #32]
}
 8006064:	bf00      	nop
 8006066:	372c      	adds	r7, #44	@ 0x2c
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <LL_GPIO_SetAFPin_8_15>:
{
 8006070:	b480      	push	{r7}
 8006072:	b08b      	sub	sp, #44	@ 0x2c
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	0a1b      	lsrs	r3, r3, #8
 8006084:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	fa93 f3a3 	rbit	r3, r3
 800608c:	613b      	str	r3, [r7, #16]
  return result;
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8006098:	2320      	movs	r3, #32
 800609a:	e003      	b.n	80060a4 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	fab3 f383 	clz	r3, r3
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	210f      	movs	r1, #15
 80060a8:	fa01 f303 	lsl.w	r3, r1, r3
 80060ac:	43db      	mvns	r3, r3
 80060ae:	401a      	ands	r2, r3
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	0a1b      	lsrs	r3, r3, #8
 80060b4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060b6:	6a3b      	ldr	r3, [r7, #32]
 80060b8:	fa93 f3a3 	rbit	r3, r3
 80060bc:	61fb      	str	r3, [r7, #28]
  return result;
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80060c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d101      	bne.n	80060cc <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80060c8:	2320      	movs	r3, #32
 80060ca:	e003      	b.n	80060d4 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80060cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ce:	fab3 f383 	clz	r3, r3
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	6879      	ldr	r1, [r7, #4]
 80060d8:	fa01 f303 	lsl.w	r3, r1, r3
 80060dc:	431a      	orrs	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80060e2:	bf00      	nop
 80060e4:	372c      	adds	r7, #44	@ 0x2c
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr

080060ee <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b08a      	sub	sp, #40	@ 0x28
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
 80060f6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80060f8:	2300      	movs	r3, #0
 80060fa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80060fc:	2300      	movs	r3, #0
 80060fe:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	fa93 f3a3 	rbit	r3, r3
 800610c:	617b      	str	r3, [r7, #20]
  return result;
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d101      	bne.n	800611c <LL_GPIO_Init+0x2e>
    return 32U;
 8006118:	2320      	movs	r3, #32
 800611a:	e003      	b.n	8006124 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	fab3 f383 	clz	r3, r3
 8006122:	b2db      	uxtb	r3, r3
 8006124:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006126:	e057      	b.n	80061d8 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	2101      	movs	r1, #1
 800612e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006130:	fa01 f303 	lsl.w	r3, r1, r3
 8006134:	4013      	ands	r3, r2
 8006136:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8006138:	6a3b      	ldr	r3, [r7, #32]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d049      	beq.n	80061d2 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	2b01      	cmp	r3, #1
 8006144:	d003      	beq.n	800614e <LL_GPIO_Init+0x60>
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	2b02      	cmp	r3, #2
 800614c:	d10d      	bne.n	800616a <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	461a      	mov	r2, r3
 8006154:	6a39      	ldr	r1, [r7, #32]
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f7ff fed3 	bl	8005f02 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	461a      	mov	r2, r3
 8006162:	6a39      	ldr	r1, [r7, #32]
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f7ff feb4 	bl	8005ed2 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	461a      	mov	r2, r3
 8006170:	6a39      	ldr	r1, [r7, #32]
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f7ff ff02 	bl	8005f7c <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	2b02      	cmp	r3, #2
 800617e:	d121      	bne.n	80061c4 <LL_GPIO_Init+0xd6>
 8006180:	6a3b      	ldr	r3, [r7, #32]
 8006182:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	fa93 f3a3 	rbit	r3, r3
 800618a:	60bb      	str	r3, [r7, #8]
  return result;
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d101      	bne.n	800619a <LL_GPIO_Init+0xac>
    return 32U;
 8006196:	2320      	movs	r3, #32
 8006198:	e003      	b.n	80061a2 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	fab3 f383 	clz	r3, r3
 80061a0:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80061a2:	2b07      	cmp	r3, #7
 80061a4:	d807      	bhi.n	80061b6 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	461a      	mov	r2, r3
 80061ac:	6a39      	ldr	r1, [r7, #32]
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f7ff ff21 	bl	8005ff6 <LL_GPIO_SetAFPin_0_7>
 80061b4:	e006      	b.n	80061c4 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	695b      	ldr	r3, [r3, #20]
 80061ba:	461a      	mov	r2, r3
 80061bc:	6a39      	ldr	r1, [r7, #32]
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f7ff ff56 	bl	8006070 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	461a      	mov	r2, r3
 80061ca:	6a39      	ldr	r1, [r7, #32]
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f7ff fe43 	bl	8005e58 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80061d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d4:	3301      	adds	r3, #1
 80061d6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061de:	fa22 f303 	lsr.w	r3, r2, r3
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1a0      	bne.n	8006128 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3728      	adds	r7, #40	@ 0x28
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <LL_I2C_Enable>:
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f043 0201 	orr.w	r2, r3, #1
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	601a      	str	r2, [r3, #0]
}
 8006204:	bf00      	nop
 8006206:	370c      	adds	r7, #12
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr

08006210 <LL_I2C_Disable>:
{
 8006210:	b480      	push	{r7}
 8006212:	b083      	sub	sp, #12
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f023 0201 	bic.w	r2, r3, #1
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	601a      	str	r2, [r3, #0]
}
 8006224:	bf00      	nop
 8006226:	370c      	adds	r7, #12
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <LL_I2C_SetOwnAddress1>:
{
 8006230:	b480      	push	{r7}
 8006232:	b085      	sub	sp, #20
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006244:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006248:	68b9      	ldr	r1, [r7, #8]
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	430a      	orrs	r2, r1
 800624e:	431a      	orrs	r2, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	609a      	str	r2, [r3, #8]
}
 8006254:	bf00      	nop
 8006256:	3714      	adds	r7, #20
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <LL_I2C_ConfigSpeed>:
{
 8006260:	b480      	push	{r7}
 8006262:	b087      	sub	sp, #28
 8006264:	af00      	add	r7, sp, #0
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	60b9      	str	r1, [r7, #8]
 800626a:	607a      	str	r2, [r7, #4]
 800626c:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 800626e:	2300      	movs	r3, #0
 8006270:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 8006272:	2300      	movs	r3, #0
 8006274:	617b      	str	r3, [r7, #20]
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	4a42      	ldr	r2, [pc, #264]	@ (8006384 <LL_I2C_ConfigSpeed+0x124>)
 800627a:	fba2 2303 	umull	r2, r3, r2, r3
 800627e:	0c9b      	lsrs	r3, r3, #18
 8006280:	613b      	str	r3, [r7, #16]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	431a      	orrs	r2, r3
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	605a      	str	r2, [r3, #4]
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6a1b      	ldr	r3, [r3, #32]
 8006296:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	493a      	ldr	r1, [pc, #232]	@ (8006388 <LL_I2C_ConfigSpeed+0x128>)
 800629e:	428b      	cmp	r3, r1
 80062a0:	d802      	bhi.n	80062a8 <LL_I2C_ConfigSpeed+0x48>
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	3301      	adds	r3, #1
 80062a6:	e009      	b.n	80062bc <LL_I2C_ConfigSpeed+0x5c>
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80062ae:	fb01 f303 	mul.w	r3, r1, r3
 80062b2:	4936      	ldr	r1, [pc, #216]	@ (800638c <LL_I2C_ConfigSpeed+0x12c>)
 80062b4:	fba1 1303 	umull	r1, r3, r1, r3
 80062b8:	099b      	lsrs	r3, r3, #6
 80062ba:	3301      	adds	r3, #1
 80062bc:	431a      	orrs	r2, r3
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	621a      	str	r2, [r3, #32]
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a30      	ldr	r2, [pc, #192]	@ (8006388 <LL_I2C_ConfigSpeed+0x128>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d939      	bls.n	800633e <LL_I2C_ConfigSpeed+0xde>
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d117      	bne.n	8006300 <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	4613      	mov	r3, r2
 80062d4:	005b      	lsls	r3, r3, #1
 80062d6:	4413      	add	r3, r2
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	fbb2 f3f3 	udiv	r3, r2, r3
 80062de:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d009      	beq.n	80062fa <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	4613      	mov	r3, r2
 80062ea:	005b      	lsls	r3, r3, #1
 80062ec:	4413      	add	r3, r2
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80062f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062f8:	e01d      	b.n	8006336 <LL_I2C_ConfigSpeed+0xd6>
 80062fa:	f248 0301 	movw	r3, #32769	@ 0x8001
 80062fe:	e01a      	b.n	8006336 <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	4613      	mov	r3, r2
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	4413      	add	r3, r2
 8006308:	009a      	lsls	r2, r3, #2
 800630a:	4413      	add	r3, r2
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006312:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00b      	beq.n	8006332 <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	4613      	mov	r3, r2
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	4413      	add	r3, r2
 8006322:	009a      	lsls	r2, r3, #2
 8006324:	4413      	add	r3, r2
 8006326:	68ba      	ldr	r2, [r7, #8]
 8006328:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800632c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006330:	e001      	b.n	8006336 <LL_I2C_ConfigSpeed+0xd6>
 8006332:	f248 0301 	movw	r3, #32769	@ 0x8001
 8006336:	683a      	ldr	r2, [r7, #0]
 8006338:	4313      	orrs	r3, r2
 800633a:	617b      	str	r3, [r7, #20]
 800633c:	e011      	b.n	8006362 <LL_I2C_ConfigSpeed+0x102>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	005b      	lsls	r3, r3, #1
 8006342:	68ba      	ldr	r2, [r7, #8]
 8006344:	fbb2 f2f3 	udiv	r2, r2, r3
 8006348:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800634c:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 800634e:	2b00      	cmp	r3, #0
 8006350:	d005      	beq.n	800635e <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8006356:	68ba      	ldr	r2, [r7, #8]
 8006358:	fbb2 f3f3 	udiv	r3, r2, r3
 800635c:	e000      	b.n	8006360 <LL_I2C_ConfigSpeed+0x100>
 800635e:	2304      	movs	r3, #4
 8006360:	617b      	str	r3, [r7, #20]
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	69db      	ldr	r3, [r3, #28]
 8006366:	f423 434f 	bic.w	r3, r3, #52992	@ 0xcf00
 800636a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800636e:	697a      	ldr	r2, [r7, #20]
 8006370:	431a      	orrs	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	61da      	str	r2, [r3, #28]
}
 8006376:	bf00      	nop
 8006378:	371c      	adds	r7, #28
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	431bde83 	.word	0x431bde83
 8006388:	000186a0 	.word	0x000186a0
 800638c:	10624dd3 	.word	0x10624dd3

08006390 <LL_I2C_SetMode>:
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f023 021a 	bic.w	r2, r3, #26
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	431a      	orrs	r2, r3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	601a      	str	r2, [r3, #0]
}
 80063aa:	bf00      	nop
 80063ac:	370c      	adds	r7, #12
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <LL_I2C_AcknowledgeNextData>:
{
 80063b6:	b480      	push	{r7}
 80063b8:	b083      	sub	sp, #12
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
 80063be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	431a      	orrs	r2, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	601a      	str	r2, [r3, #0]
}
 80063d0:	bf00      	nop
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <LL_APB1_GRP1_ForceReset>:
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR, Periphs);
 80063e4:	4b05      	ldr	r3, [pc, #20]	@ (80063fc <LL_APB1_GRP1_ForceReset+0x20>)
 80063e6:	6a1a      	ldr	r2, [r3, #32]
 80063e8:	4904      	ldr	r1, [pc, #16]	@ (80063fc <LL_APB1_GRP1_ForceReset+0x20>)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	620b      	str	r3, [r1, #32]
}
 80063f0:	bf00      	nop
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr
 80063fc:	40023800 	.word	0x40023800

08006400 <LL_APB1_GRP1_ReleaseReset>:
{
 8006400:	b480      	push	{r7}
 8006402:	b083      	sub	sp, #12
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR, Periphs);
 8006408:	4b06      	ldr	r3, [pc, #24]	@ (8006424 <LL_APB1_GRP1_ReleaseReset+0x24>)
 800640a:	6a1a      	ldr	r2, [r3, #32]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	43db      	mvns	r3, r3
 8006410:	4904      	ldr	r1, [pc, #16]	@ (8006424 <LL_APB1_GRP1_ReleaseReset+0x24>)
 8006412:	4013      	ands	r3, r2
 8006414:	620b      	str	r3, [r1, #32]
}
 8006416:	bf00      	nop
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	40023800 	.word	0x40023800

08006428 <LL_I2C_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are de-initialized
  *          - ERROR  I2C registers are not de-initialized
  */
uint32_t LL_I2C_DeInit(I2C_TypeDef *I2Cx)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8006430:	2300      	movs	r3, #0
 8006432:	73fb      	strb	r3, [r7, #15]

  /* Check the I2C Instance I2Cx */
  assert_param(IS_I2C_ALL_INSTANCE(I2Cx));

  if (I2Cx == I2C1)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a16      	ldr	r2, [pc, #88]	@ (8006490 <LL_I2C_DeInit+0x68>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d108      	bne.n	800644e <LL_I2C_DeInit+0x26>
  {
    /* Force reset of I2C clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C1);
 800643c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006440:	f7ff ffcc 	bl	80063dc <LL_APB1_GRP1_ForceReset>

    /* Release reset of I2C clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C1);
 8006444:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006448:	f7ff ffda 	bl	8006400 <LL_APB1_GRP1_ReleaseReset>
 800644c:	e01b      	b.n	8006486 <LL_I2C_DeInit+0x5e>
  }
  else if (I2Cx == I2C2)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a10      	ldr	r2, [pc, #64]	@ (8006494 <LL_I2C_DeInit+0x6c>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d108      	bne.n	8006468 <LL_I2C_DeInit+0x40>
  {
    /* Force reset of I2C clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C2);
 8006456:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 800645a:	f7ff ffbf 	bl	80063dc <LL_APB1_GRP1_ForceReset>

    /* Release reset of I2C clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C2);
 800645e:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8006462:	f7ff ffcd 	bl	8006400 <LL_APB1_GRP1_ReleaseReset>
 8006466:	e00e      	b.n	8006486 <LL_I2C_DeInit+0x5e>

  }
#if defined(I2C3)
  else if (I2Cx == I2C3)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a0b      	ldr	r2, [pc, #44]	@ (8006498 <LL_I2C_DeInit+0x70>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d108      	bne.n	8006482 <LL_I2C_DeInit+0x5a>
  {
    /* Force reset of I2C clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C3);
 8006470:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8006474:	f7ff ffb2 	bl	80063dc <LL_APB1_GRP1_ForceReset>

    /* Release reset of I2C clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C3);
 8006478:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800647c:	f7ff ffc0 	bl	8006400 <LL_APB1_GRP1_ReleaseReset>
 8006480:	e001      	b.n	8006486 <LL_I2C_DeInit+0x5e>
  }
#endif
  else
  {
    status = ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006486:	7bfb      	ldrb	r3, [r7, #15]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3710      	adds	r7, #16
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	40005400 	.word	0x40005400
 8006494:	40005800 	.word	0x40005800
 8006498:	40005c00 	.word	0x40005c00

0800649c <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b086      	sub	sp, #24
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f7ff feb2 	bl	8006210 <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80064ac:	f107 0308 	add.w	r3, r7, #8
 80064b0:	4618      	mov	r0, r3
 80064b2:	f000 f895 	bl	80065e0 <LL_RCC_GetSystemClocksFreq>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 80064b6:	6939      	ldr	r1, [r7, #16]
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	685a      	ldr	r2, [r3, #4]
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f7ff fecd 	bl	8006260 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	68d9      	ldr	r1, [r3, #12]
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	695b      	ldr	r3, [r3, #20]
 80064ce:	461a      	mov	r2, r3
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f7ff fead 	bl	8006230 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4619      	mov	r1, r3
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f7ff ff57 	bl	8006390 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7ff fe84 	bl	80061f0 <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	4619      	mov	r1, r3
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f7ff ff61 	bl	80063b6 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3718      	adds	r7, #24
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
	...

08006500 <LL_RCC_GetSysClkSource>:
{
 8006500:	b480      	push	{r7}
 8006502:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006504:	4b04      	ldr	r3, [pc, #16]	@ (8006518 <LL_RCC_GetSysClkSource+0x18>)
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	f003 030c 	and.w	r3, r3, #12
}
 800650c:	4618      	mov	r0, r3
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
 8006516:	bf00      	nop
 8006518:	40023800 	.word	0x40023800

0800651c <LL_RCC_GetAHBPrescaler>:
{
 800651c:	b480      	push	{r7}
 800651e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006520:	4b04      	ldr	r3, [pc, #16]	@ (8006534 <LL_RCC_GetAHBPrescaler+0x18>)
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006528:	4618      	mov	r0, r3
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	40023800 	.word	0x40023800

08006538 <LL_RCC_GetAPB1Prescaler>:
{
 8006538:	b480      	push	{r7}
 800653a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800653c:	4b04      	ldr	r3, [pc, #16]	@ (8006550 <LL_RCC_GetAPB1Prescaler+0x18>)
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8006544:	4618      	mov	r0, r3
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	40023800 	.word	0x40023800

08006554 <LL_RCC_GetAPB2Prescaler>:
{
 8006554:	b480      	push	{r7}
 8006556:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006558:	4b04      	ldr	r3, [pc, #16]	@ (800656c <LL_RCC_GetAPB2Prescaler+0x18>)
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8006560:	4618      	mov	r0, r3
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	40023800 	.word	0x40023800

08006570 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006570:	b480      	push	{r7}
 8006572:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006574:	4b04      	ldr	r3, [pc, #16]	@ (8006588 <LL_RCC_PLL_GetMainSource+0x18>)
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 800657c:	4618      	mov	r0, r3
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	40023800 	.word	0x40023800

0800658c <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800658c:	b480      	push	{r7}
 800658e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006590:	4b04      	ldr	r3, [pc, #16]	@ (80065a4 <LL_RCC_PLL_GetN+0x18>)
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	099b      	lsrs	r3, r3, #6
 8006596:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800659a:	4618      	mov	r0, r3
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr
 80065a4:	40023800 	.word	0x40023800

080065a8 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80065a8:	b480      	push	{r7}
 80065aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80065ac:	4b04      	ldr	r3, [pc, #16]	@ (80065c0 <LL_RCC_PLL_GetP+0x18>)
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	40023800 	.word	0x40023800

080065c4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80065c4:	b480      	push	{r7}
 80065c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80065c8:	4b04      	ldr	r3, [pc, #16]	@ (80065dc <LL_RCC_PLL_GetDivider+0x18>)
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop
 80065dc:	40023800 	.word	0x40023800

080065e0 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b082      	sub	sp, #8
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80065e8:	f000 f820 	bl	800662c <RCC_GetSystemClockFreq>
 80065ec:	4602      	mov	r2, r0
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4618      	mov	r0, r3
 80065f8:	f000 f840 	bl	800667c <RCC_GetHCLKClockFreq>
 80065fc:	4602      	mov	r2, r0
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	4618      	mov	r0, r3
 8006608:	f000 f84e 	bl	80066a8 <RCC_GetPCLK1ClockFreq>
 800660c:	4602      	mov	r2, r0
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	4618      	mov	r0, r3
 8006618:	f000 f85a 	bl	80066d0 <RCC_GetPCLK2ClockFreq>
 800661c:	4602      	mov	r2, r0
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	60da      	str	r2, [r3, #12]
}
 8006622:	bf00      	nop
 8006624:	3708      	adds	r7, #8
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
	...

0800662c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b082      	sub	sp, #8
 8006630:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8006632:	2300      	movs	r3, #0
 8006634:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8006636:	f7ff ff63 	bl	8006500 <LL_RCC_GetSysClkSource>
 800663a:	4603      	mov	r3, r0
 800663c:	2b08      	cmp	r3, #8
 800663e:	d00c      	beq.n	800665a <RCC_GetSystemClockFreq+0x2e>
 8006640:	2b08      	cmp	r3, #8
 8006642:	d80f      	bhi.n	8006664 <RCC_GetSystemClockFreq+0x38>
 8006644:	2b00      	cmp	r3, #0
 8006646:	d002      	beq.n	800664e <RCC_GetSystemClockFreq+0x22>
 8006648:	2b04      	cmp	r3, #4
 800664a:	d003      	beq.n	8006654 <RCC_GetSystemClockFreq+0x28>
 800664c:	e00a      	b.n	8006664 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800664e:	4b09      	ldr	r3, [pc, #36]	@ (8006674 <RCC_GetSystemClockFreq+0x48>)
 8006650:	607b      	str	r3, [r7, #4]
      break;
 8006652:	e00a      	b.n	800666a <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8006654:	4b08      	ldr	r3, [pc, #32]	@ (8006678 <RCC_GetSystemClockFreq+0x4c>)
 8006656:	607b      	str	r3, [r7, #4]
      break;
 8006658:	e007      	b.n	800666a <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800665a:	2008      	movs	r0, #8
 800665c:	f000 f84c 	bl	80066f8 <RCC_PLL_GetFreqDomain_SYS>
 8006660:	6078      	str	r0, [r7, #4]
      break;
 8006662:	e002      	b.n	800666a <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8006664:	4b03      	ldr	r3, [pc, #12]	@ (8006674 <RCC_GetSystemClockFreq+0x48>)
 8006666:	607b      	str	r3, [r7, #4]
      break;
 8006668:	bf00      	nop
  }

  return frequency;
 800666a:	687b      	ldr	r3, [r7, #4]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3708      	adds	r7, #8
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	00f42400 	.word	0x00f42400
 8006678:	007a1200 	.word	0x007a1200

0800667c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006684:	f7ff ff4a 	bl	800651c <LL_RCC_GetAHBPrescaler>
 8006688:	4603      	mov	r3, r0
 800668a:	091b      	lsrs	r3, r3, #4
 800668c:	f003 030f 	and.w	r3, r3, #15
 8006690:	4a04      	ldr	r2, [pc, #16]	@ (80066a4 <RCC_GetHCLKClockFreq+0x28>)
 8006692:	5cd3      	ldrb	r3, [r2, r3]
 8006694:	461a      	mov	r2, r3
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	40d3      	lsrs	r3, r2
}
 800669a:	4618      	mov	r0, r3
 800669c:	3708      	adds	r7, #8
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	08008e84 	.word	0x08008e84

080066a8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80066b0:	f7ff ff42 	bl	8006538 <LL_RCC_GetAPB1Prescaler>
 80066b4:	4603      	mov	r3, r0
 80066b6:	0a9b      	lsrs	r3, r3, #10
 80066b8:	4a04      	ldr	r2, [pc, #16]	@ (80066cc <RCC_GetPCLK1ClockFreq+0x24>)
 80066ba:	5cd3      	ldrb	r3, [r2, r3]
 80066bc:	461a      	mov	r2, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	40d3      	lsrs	r3, r2
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3708      	adds	r7, #8
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	08008e94 	.word	0x08008e94

080066d0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b082      	sub	sp, #8
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80066d8:	f7ff ff3c 	bl	8006554 <LL_RCC_GetAPB2Prescaler>
 80066dc:	4603      	mov	r3, r0
 80066de:	0b5b      	lsrs	r3, r3, #13
 80066e0:	4a04      	ldr	r2, [pc, #16]	@ (80066f4 <RCC_GetPCLK2ClockFreq+0x24>)
 80066e2:	5cd3      	ldrb	r3, [r2, r3]
 80066e4:	461a      	mov	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	40d3      	lsrs	r3, r2
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3708      	adds	r7, #8
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	08008e94 	.word	0x08008e94

080066f8 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80066f8:	b590      	push	{r4, r7, lr}
 80066fa:	b087      	sub	sp, #28
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8006700:	2300      	movs	r3, #0
 8006702:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8006704:	2300      	movs	r3, #0
 8006706:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8006708:	2300      	movs	r3, #0
 800670a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800670c:	f7ff ff30 	bl	8006570 <LL_RCC_PLL_GetMainSource>
 8006710:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d004      	beq.n	8006722 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800671e:	d003      	beq.n	8006728 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8006720:	e005      	b.n	800672e <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8006722:	4b12      	ldr	r3, [pc, #72]	@ (800676c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006724:	617b      	str	r3, [r7, #20]
      break;
 8006726:	e005      	b.n	8006734 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8006728:	4b11      	ldr	r3, [pc, #68]	@ (8006770 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800672a:	617b      	str	r3, [r7, #20]
      break;
 800672c:	e002      	b.n	8006734 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 800672e:	4b0f      	ldr	r3, [pc, #60]	@ (800676c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006730:	617b      	str	r3, [r7, #20]
      break;
 8006732:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2b08      	cmp	r3, #8
 8006738:	d113      	bne.n	8006762 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800673a:	f7ff ff43 	bl	80065c4 <LL_RCC_PLL_GetDivider>
 800673e:	4602      	mov	r2, r0
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	fbb3 f4f2 	udiv	r4, r3, r2
 8006746:	f7ff ff21 	bl	800658c <LL_RCC_PLL_GetN>
 800674a:	4603      	mov	r3, r0
 800674c:	fb03 f404 	mul.w	r4, r3, r4
 8006750:	f7ff ff2a 	bl	80065a8 <LL_RCC_PLL_GetP>
 8006754:	4603      	mov	r3, r0
 8006756:	0c1b      	lsrs	r3, r3, #16
 8006758:	3301      	adds	r3, #1
 800675a:	005b      	lsls	r3, r3, #1
 800675c:	fbb4 f3f3 	udiv	r3, r4, r3
 8006760:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8006762:	693b      	ldr	r3, [r7, #16]
}
 8006764:	4618      	mov	r0, r3
 8006766:	371c      	adds	r7, #28
 8006768:	46bd      	mov	sp, r7
 800676a:	bd90      	pop	{r4, r7, pc}
 800676c:	00f42400 	.word	0x00f42400
 8006770:	007a1200 	.word	0x007a1200

08006774 <LL_SPI_IsEnabled>:
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006784:	2b40      	cmp	r3, #64	@ 0x40
 8006786:	d101      	bne.n	800678c <LL_SPI_IsEnabled+0x18>
 8006788:	2301      	movs	r3, #1
 800678a:	e000      	b.n	800678e <LL_SPI_IsEnabled+0x1a>
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	370c      	adds	r7, #12
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr

0800679a <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 800679a:	b480      	push	{r7}
 800679c:	b083      	sub	sp, #12
 800679e:	af00      	add	r7, sp, #0
 80067a0:	6078      	str	r0, [r7, #4]
 80067a2:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	461a      	mov	r2, r3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	611a      	str	r2, [r3, #16]
}
 80067ae:	bf00      	nop
 80067b0:	370c      	adds	r7, #12
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr

080067ba <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b084      	sub	sp, #16
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
 80067c2:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7ff ffd3 	bl	8006774 <LL_SPI_IsEnabled>
 80067ce:	4603      	mov	r3, r0
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d139      	bne.n	8006848 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067dc:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 80067e0:	683a      	ldr	r2, [r7, #0]
 80067e2:	6811      	ldr	r1, [r2, #0]
 80067e4:	683a      	ldr	r2, [r7, #0]
 80067e6:	6852      	ldr	r2, [r2, #4]
 80067e8:	4311      	orrs	r1, r2
 80067ea:	683a      	ldr	r2, [r7, #0]
 80067ec:	6892      	ldr	r2, [r2, #8]
 80067ee:	4311      	orrs	r1, r2
 80067f0:	683a      	ldr	r2, [r7, #0]
 80067f2:	68d2      	ldr	r2, [r2, #12]
 80067f4:	4311      	orrs	r1, r2
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	6912      	ldr	r2, [r2, #16]
 80067fa:	4311      	orrs	r1, r2
 80067fc:	683a      	ldr	r2, [r7, #0]
 80067fe:	6952      	ldr	r2, [r2, #20]
 8006800:	4311      	orrs	r1, r2
 8006802:	683a      	ldr	r2, [r7, #0]
 8006804:	6992      	ldr	r2, [r2, #24]
 8006806:	4311      	orrs	r1, r2
 8006808:	683a      	ldr	r2, [r7, #0]
 800680a:	69d2      	ldr	r2, [r2, #28]
 800680c:	4311      	orrs	r1, r2
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	6a12      	ldr	r2, [r2, #32]
 8006812:	430a      	orrs	r2, r1
 8006814:	431a      	orrs	r2, r3
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	f023 0204 	bic.w	r2, r3, #4
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	0c1b      	lsrs	r3, r3, #16
 8006828:	431a      	orrs	r2, r3
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	6a1b      	ldr	r3, [r3, #32]
 8006832:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006836:	d105      	bne.n	8006844 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800683c:	4619      	mov	r1, r3
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f7ff ffab 	bl	800679a <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8006844:	2300      	movs	r3, #0
 8006846:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	69db      	ldr	r3, [r3, #28]
 800684c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	61da      	str	r2, [r3, #28]
  return status;
 8006854:	7bfb      	ldrb	r3, [r7, #15]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}

0800685e <LL_TIM_SetPrescaler>:
{
 800685e:	b480      	push	{r7}
 8006860:	b083      	sub	sp, #12
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
 8006866:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	683a      	ldr	r2, [r7, #0]
 800686c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800686e:	bf00      	nop
 8006870:	370c      	adds	r7, #12
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr

0800687a <LL_TIM_SetAutoReload>:
{
 800687a:	b480      	push	{r7}
 800687c:	b083      	sub	sp, #12
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
 8006882:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	683a      	ldr	r2, [r7, #0]
 8006888:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800688a:	bf00      	nop
 800688c:	370c      	adds	r7, #12
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr

08006896 <LL_TIM_SetRepetitionCounter>:
{
 8006896:	b480      	push	{r7}
 8006898:	b083      	sub	sp, #12
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
 800689e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	683a      	ldr	r2, [r7, #0]
 80068a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80068a6:	bf00      	nop
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr

080068b2 <LL_TIM_OC_SetCompareCH1>:
{
 80068b2:	b480      	push	{r7}
 80068b4:	b083      	sub	sp, #12
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
 80068ba:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	683a      	ldr	r2, [r7, #0]
 80068c0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80068c2:	bf00      	nop
 80068c4:	370c      	adds	r7, #12
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr

080068ce <LL_TIM_OC_SetCompareCH2>:
{
 80068ce:	b480      	push	{r7}
 80068d0:	b083      	sub	sp, #12
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	6078      	str	r0, [r7, #4]
 80068d6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	683a      	ldr	r2, [r7, #0]
 80068dc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80068de:	bf00      	nop
 80068e0:	370c      	adds	r7, #12
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr

080068ea <LL_TIM_OC_SetCompareCH3>:
{
 80068ea:	b480      	push	{r7}
 80068ec:	b083      	sub	sp, #12
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
 80068f2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	683a      	ldr	r2, [r7, #0]
 80068f8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80068fa:	bf00      	nop
 80068fc:	370c      	adds	r7, #12
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr

08006906 <LL_TIM_OC_SetCompareCH4>:
{
 8006906:	b480      	push	{r7}
 8006908:	b083      	sub	sp, #12
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
 800690e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	683a      	ldr	r2, [r7, #0]
 8006914:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006916:	bf00      	nop
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr

08006922 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8006922:	b480      	push	{r7}
 8006924:	b083      	sub	sp, #12
 8006926:	af00      	add	r7, sp, #0
 8006928:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	f043 0201 	orr.w	r2, r3, #1
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	615a      	str	r2, [r3, #20]
}
 8006936:	bf00      	nop
 8006938:	370c      	adds	r7, #12
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
	...

08006944 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a3d      	ldr	r2, [pc, #244]	@ (8006a4c <LL_TIM_Init+0x108>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d013      	beq.n	8006984 <LL_TIM_Init+0x40>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006962:	d00f      	beq.n	8006984 <LL_TIM_Init+0x40>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a3a      	ldr	r2, [pc, #232]	@ (8006a50 <LL_TIM_Init+0x10c>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d00b      	beq.n	8006984 <LL_TIM_Init+0x40>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a39      	ldr	r2, [pc, #228]	@ (8006a54 <LL_TIM_Init+0x110>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d007      	beq.n	8006984 <LL_TIM_Init+0x40>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a38      	ldr	r2, [pc, #224]	@ (8006a58 <LL_TIM_Init+0x114>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d003      	beq.n	8006984 <LL_TIM_Init+0x40>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a37      	ldr	r2, [pc, #220]	@ (8006a5c <LL_TIM_Init+0x118>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d106      	bne.n	8006992 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	4313      	orrs	r3, r2
 8006990:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a2d      	ldr	r2, [pc, #180]	@ (8006a4c <LL_TIM_Init+0x108>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d02b      	beq.n	80069f2 <LL_TIM_Init+0xae>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069a0:	d027      	beq.n	80069f2 <LL_TIM_Init+0xae>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4a2a      	ldr	r2, [pc, #168]	@ (8006a50 <LL_TIM_Init+0x10c>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d023      	beq.n	80069f2 <LL_TIM_Init+0xae>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a29      	ldr	r2, [pc, #164]	@ (8006a54 <LL_TIM_Init+0x110>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d01f      	beq.n	80069f2 <LL_TIM_Init+0xae>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a28      	ldr	r2, [pc, #160]	@ (8006a58 <LL_TIM_Init+0x114>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d01b      	beq.n	80069f2 <LL_TIM_Init+0xae>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a27      	ldr	r2, [pc, #156]	@ (8006a5c <LL_TIM_Init+0x118>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d017      	beq.n	80069f2 <LL_TIM_Init+0xae>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a26      	ldr	r2, [pc, #152]	@ (8006a60 <LL_TIM_Init+0x11c>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d013      	beq.n	80069f2 <LL_TIM_Init+0xae>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a25      	ldr	r2, [pc, #148]	@ (8006a64 <LL_TIM_Init+0x120>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d00f      	beq.n	80069f2 <LL_TIM_Init+0xae>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a24      	ldr	r2, [pc, #144]	@ (8006a68 <LL_TIM_Init+0x124>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d00b      	beq.n	80069f2 <LL_TIM_Init+0xae>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a23      	ldr	r2, [pc, #140]	@ (8006a6c <LL_TIM_Init+0x128>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d007      	beq.n	80069f2 <LL_TIM_Init+0xae>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4a22      	ldr	r2, [pc, #136]	@ (8006a70 <LL_TIM_Init+0x12c>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d003      	beq.n	80069f2 <LL_TIM_Init+0xae>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4a21      	ldr	r2, [pc, #132]	@ (8006a74 <LL_TIM_Init+0x130>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d106      	bne.n	8006a00 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f7ff ff34 	bl	800687a <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	881b      	ldrh	r3, [r3, #0]
 8006a16:	4619      	mov	r1, r3
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f7ff ff20 	bl	800685e <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a0a      	ldr	r2, [pc, #40]	@ (8006a4c <LL_TIM_Init+0x108>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d003      	beq.n	8006a2e <LL_TIM_Init+0xea>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a0c      	ldr	r2, [pc, #48]	@ (8006a5c <LL_TIM_Init+0x118>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d105      	bne.n	8006a3a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	691b      	ldr	r3, [r3, #16]
 8006a32:	4619      	mov	r1, r3
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f7ff ff2e 	bl	8006896 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f7ff ff71 	bl	8006922 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3710      	adds	r7, #16
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop
 8006a4c:	40010000 	.word	0x40010000
 8006a50:	40000400 	.word	0x40000400
 8006a54:	40000800 	.word	0x40000800
 8006a58:	40000c00 	.word	0x40000c00
 8006a5c:	40010400 	.word	0x40010400
 8006a60:	40014000 	.word	0x40014000
 8006a64:	40014400 	.word	0x40014400
 8006a68:	40014800 	.word	0x40014800
 8006a6c:	40001800 	.word	0x40001800
 8006a70:	40001c00 	.word	0x40001c00
 8006a74:	40002000 	.word	0x40002000

08006a78 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b086      	sub	sp, #24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a8e:	d027      	beq.n	8006ae0 <LL_TIM_OC_Init+0x68>
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a96:	d82a      	bhi.n	8006aee <LL_TIM_OC_Init+0x76>
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a9e:	d018      	beq.n	8006ad2 <LL_TIM_OC_Init+0x5a>
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006aa6:	d822      	bhi.n	8006aee <LL_TIM_OC_Init+0x76>
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d003      	beq.n	8006ab6 <LL_TIM_OC_Init+0x3e>
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	2b10      	cmp	r3, #16
 8006ab2:	d007      	beq.n	8006ac4 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8006ab4:	e01b      	b.n	8006aee <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8006ab6:	6879      	ldr	r1, [r7, #4]
 8006ab8:	68f8      	ldr	r0, [r7, #12]
 8006aba:	f000 f861 	bl	8006b80 <OC1Config>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	75fb      	strb	r3, [r7, #23]
      break;
 8006ac2:	e015      	b.n	8006af0 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8006ac4:	6879      	ldr	r1, [r7, #4]
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 f8c6 	bl	8006c58 <OC2Config>
 8006acc:	4603      	mov	r3, r0
 8006ace:	75fb      	strb	r3, [r7, #23]
      break;
 8006ad0:	e00e      	b.n	8006af0 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8006ad2:	6879      	ldr	r1, [r7, #4]
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	f000 f92f 	bl	8006d38 <OC3Config>
 8006ada:	4603      	mov	r3, r0
 8006adc:	75fb      	strb	r3, [r7, #23]
      break;
 8006ade:	e007      	b.n	8006af0 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8006ae0:	6879      	ldr	r1, [r7, #4]
 8006ae2:	68f8      	ldr	r0, [r7, #12]
 8006ae4:	f000 f998 	bl	8006e18 <OC4Config>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	75fb      	strb	r3, [r7, #23]
      break;
 8006aec:	e000      	b.n	8006af0 <LL_TIM_OC_Init+0x78>
      break;
 8006aee:	bf00      	nop
  }

  return result;
 8006af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3718      	adds	r7, #24
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}

08006afa <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8006afa:	b480      	push	{r7}
 8006afc:	b085      	sub	sp, #20
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
 8006b02:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8006b04:	2300      	movs	r3, #0
 8006b06:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006b0e:	683a      	ldr	r2, [r7, #0]
 8006b10:	7b12      	ldrb	r2, [r2, #12]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b46:	683a      	ldr	r2, [r7, #0]
 8006b48:	89d2      	ldrh	r2, [r2, #14]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3714      	adds	r7, #20
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr
	...

08006b80 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b086      	sub	sp, #24
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6a1b      	ldr	r3, [r3, #32]
 8006b8e:	f023 0201 	bic.w	r2, r3, #1
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	699b      	ldr	r3, [r3, #24]
 8006ba6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f023 0303 	bic.w	r3, r3, #3
 8006bae:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	f023 0202 	bic.w	r2, r3, #2
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	691b      	ldr	r3, [r3, #16]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	f023 0201 	bic.w	r2, r3, #1
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a1c      	ldr	r2, [pc, #112]	@ (8006c50 <OC1Config+0xd0>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d003      	beq.n	8006bea <OC1Config+0x6a>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a1b      	ldr	r2, [pc, #108]	@ (8006c54 <OC1Config+0xd4>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d11e      	bne.n	8006c28 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	f023 0208 	bic.w	r2, r3, #8
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	695b      	ldr	r3, [r3, #20]
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	f023 0204 	bic.w	r2, r3, #4
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	4313      	orrs	r3, r2
 8006c08:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	699b      	ldr	r3, [r3, #24]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	69db      	ldr	r3, [r3, #28]
 8006c22:	005b      	lsls	r3, r3, #1
 8006c24:	4313      	orrs	r3, r2
 8006c26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	693a      	ldr	r2, [r7, #16]
 8006c2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	4619      	mov	r1, r3
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f7ff fe39 	bl	80068b2 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	697a      	ldr	r2, [r7, #20]
 8006c44:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006c46:	2300      	movs	r3, #0
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3718      	adds	r7, #24
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	40010000 	.word	0x40010000
 8006c54:	40010400 	.word	0x40010400

08006c58 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
 8006c60:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6a1b      	ldr	r3, [r3, #32]
 8006c66:	f023 0210 	bic.w	r2, r3, #16
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a1b      	ldr	r3, [r3, #32]
 8006c72:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	021b      	lsls	r3, r3, #8
 8006c94:	4313      	orrs	r3, r2
 8006c96:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	f023 0220 	bic.w	r2, r3, #32
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	011b      	lsls	r3, r3, #4
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	f023 0210 	bic.w	r2, r3, #16
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	011b      	lsls	r3, r3, #4
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a1d      	ldr	r2, [pc, #116]	@ (8006d30 <OC2Config+0xd8>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d003      	beq.n	8006cc8 <OC2Config+0x70>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	4a1c      	ldr	r2, [pc, #112]	@ (8006d34 <OC2Config+0xdc>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d11f      	bne.n	8006d08 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	695b      	ldr	r3, [r3, #20]
 8006cd2:	019b      	lsls	r3, r3, #6
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	019b      	lsls	r3, r3, #6
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	699b      	ldr	r3, [r3, #24]
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	69db      	ldr	r3, [r3, #28]
 8006d02:	00db      	lsls	r3, r3, #3
 8006d04:	4313      	orrs	r3, r2
 8006d06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	693a      	ldr	r2, [r7, #16]
 8006d0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	68fa      	ldr	r2, [r7, #12]
 8006d12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	4619      	mov	r1, r3
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f7ff fdd7 	bl	80068ce <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	697a      	ldr	r2, [r7, #20]
 8006d24:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006d26:	2300      	movs	r3, #0
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3718      	adds	r7, #24
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}
 8006d30:	40010000 	.word	0x40010000
 8006d34:	40010400 	.word	0x40010400

08006d38 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b086      	sub	sp, #24
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a1b      	ldr	r3, [r3, #32]
 8006d46:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	69db      	ldr	r3, [r3, #28]
 8006d5e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f023 0303 	bic.w	r3, r3, #3
 8006d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	021b      	lsls	r3, r3, #8
 8006d82:	4313      	orrs	r3, r2
 8006d84:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	021b      	lsls	r3, r3, #8
 8006d92:	4313      	orrs	r3, r2
 8006d94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a1d      	ldr	r2, [pc, #116]	@ (8006e10 <OC3Config+0xd8>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d003      	beq.n	8006da6 <OC3Config+0x6e>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a1c      	ldr	r2, [pc, #112]	@ (8006e14 <OC3Config+0xdc>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d11f      	bne.n	8006de6 <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	695b      	ldr	r3, [r3, #20]
 8006db0:	029b      	lsls	r3, r3, #10
 8006db2:	4313      	orrs	r3, r2
 8006db4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	029b      	lsls	r3, r3, #10
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	699b      	ldr	r3, [r3, #24]
 8006dd0:	011b      	lsls	r3, r3, #4
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	69db      	ldr	r3, [r3, #28]
 8006de0:	015b      	lsls	r3, r3, #5
 8006de2:	4313      	orrs	r3, r2
 8006de4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	4619      	mov	r1, r3
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f7ff fd76 	bl	80068ea <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	697a      	ldr	r2, [r7, #20]
 8006e02:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006e04:	2300      	movs	r3, #0
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3718      	adds	r7, #24
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	40010000 	.word	0x40010000
 8006e14:	40010400 	.word	0x40010400

08006e18 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b086      	sub	sp, #24
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	021b      	lsls	r3, r3, #8
 8006e54:	4313      	orrs	r3, r2
 8006e56:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	691b      	ldr	r3, [r3, #16]
 8006e62:	031b      	lsls	r3, r3, #12
 8006e64:	4313      	orrs	r3, r2
 8006e66:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	031b      	lsls	r3, r3, #12
 8006e74:	4313      	orrs	r3, r2
 8006e76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a11      	ldr	r2, [pc, #68]	@ (8006ec0 <OC4Config+0xa8>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d003      	beq.n	8006e88 <OC4Config+0x70>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a10      	ldr	r2, [pc, #64]	@ (8006ec4 <OC4Config+0xac>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d107      	bne.n	8006e98 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	699b      	ldr	r3, [r3, #24]
 8006e92:	019b      	lsls	r3, r3, #6
 8006e94:	4313      	orrs	r3, r2
 8006e96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	68fa      	ldr	r2, [r7, #12]
 8006ea2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f7ff fd2b 	bl	8006906 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	693a      	ldr	r2, [r7, #16]
 8006eb4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006eb6:	2300      	movs	r3, #0
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3718      	adds	r7, #24
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	40010000 	.word	0x40010000
 8006ec4:	40010400 	.word	0x40010400

08006ec8 <LL_USART_IsEnabled>:
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ed8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006edc:	bf0c      	ite	eq
 8006ede:	2301      	moveq	r3, #1
 8006ee0:	2300      	movne	r3, #0
 8006ee2:	b2db      	uxtb	r3, r3
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	370c      	adds	r7, #12
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr

08006ef0 <LL_USART_SetStopBitsLength>:
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	691b      	ldr	r3, [r3, #16]
 8006efe:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	431a      	orrs	r2, r3
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	611a      	str	r2, [r3, #16]
}
 8006f0a:	bf00      	nop
 8006f0c:	370c      	adds	r7, #12
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr

08006f16 <LL_USART_SetHWFlowCtrl>:
{
 8006f16:	b480      	push	{r7}
 8006f18:	b083      	sub	sp, #12
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
 8006f1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	695b      	ldr	r3, [r3, #20]
 8006f24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	431a      	orrs	r2, r3
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	615a      	str	r2, [r3, #20]
}
 8006f30:	bf00      	nop
 8006f32:	370c      	adds	r7, #12
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr

08006f3c <LL_USART_SetBaudRate>:
{
 8006f3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f40:	b0c0      	sub	sp, #256	@ 0x100
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006f48:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8006f4c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8006f50:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f5c:	f040 810c 	bne.w	8007178 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8006f60:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006f64:	2200      	movs	r2, #0
 8006f66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006f6a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006f6e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006f72:	4622      	mov	r2, r4
 8006f74:	462b      	mov	r3, r5
 8006f76:	1891      	adds	r1, r2, r2
 8006f78:	6639      	str	r1, [r7, #96]	@ 0x60
 8006f7a:	415b      	adcs	r3, r3
 8006f7c:	667b      	str	r3, [r7, #100]	@ 0x64
 8006f7e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8006f82:	4621      	mov	r1, r4
 8006f84:	eb12 0801 	adds.w	r8, r2, r1
 8006f88:	4629      	mov	r1, r5
 8006f8a:	eb43 0901 	adc.w	r9, r3, r1
 8006f8e:	f04f 0200 	mov.w	r2, #0
 8006f92:	f04f 0300 	mov.w	r3, #0
 8006f96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006fa2:	4690      	mov	r8, r2
 8006fa4:	4699      	mov	r9, r3
 8006fa6:	4623      	mov	r3, r4
 8006fa8:	eb18 0303 	adds.w	r3, r8, r3
 8006fac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006fb0:	462b      	mov	r3, r5
 8006fb2:	eb49 0303 	adc.w	r3, r9, r3
 8006fb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006fba:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	469a      	mov	sl, r3
 8006fc2:	4693      	mov	fp, r2
 8006fc4:	eb1a 030a 	adds.w	r3, sl, sl
 8006fc8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006fca:	eb4b 030b 	adc.w	r3, fp, fp
 8006fce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006fd0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006fd4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006fd8:	f7f9 f94a 	bl	8000270 <__aeabi_uldivmod>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	460b      	mov	r3, r1
 8006fe0:	4b64      	ldr	r3, [pc, #400]	@ (8007174 <LL_USART_SetBaudRate+0x238>)
 8006fe2:	fba3 2302 	umull	r2, r3, r3, r2
 8006fe6:	095b      	lsrs	r3, r3, #5
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	011b      	lsls	r3, r3, #4
 8006fec:	b29c      	uxth	r4, r3
 8006fee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ff8:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006ffc:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8007000:	4642      	mov	r2, r8
 8007002:	464b      	mov	r3, r9
 8007004:	1891      	adds	r1, r2, r2
 8007006:	6539      	str	r1, [r7, #80]	@ 0x50
 8007008:	415b      	adcs	r3, r3
 800700a:	657b      	str	r3, [r7, #84]	@ 0x54
 800700c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007010:	4641      	mov	r1, r8
 8007012:	1851      	adds	r1, r2, r1
 8007014:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007016:	4649      	mov	r1, r9
 8007018:	414b      	adcs	r3, r1
 800701a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800701c:	f04f 0200 	mov.w	r2, #0
 8007020:	f04f 0300 	mov.w	r3, #0
 8007024:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8007028:	4659      	mov	r1, fp
 800702a:	00cb      	lsls	r3, r1, #3
 800702c:	4651      	mov	r1, sl
 800702e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007032:	4651      	mov	r1, sl
 8007034:	00ca      	lsls	r2, r1, #3
 8007036:	4610      	mov	r0, r2
 8007038:	4619      	mov	r1, r3
 800703a:	4603      	mov	r3, r0
 800703c:	4642      	mov	r2, r8
 800703e:	189b      	adds	r3, r3, r2
 8007040:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007044:	464b      	mov	r3, r9
 8007046:	460a      	mov	r2, r1
 8007048:	eb42 0303 	adc.w	r3, r2, r3
 800704c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007050:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007054:	2200      	movs	r2, #0
 8007056:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800705a:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800705e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007062:	460b      	mov	r3, r1
 8007064:	18db      	adds	r3, r3, r3
 8007066:	643b      	str	r3, [r7, #64]	@ 0x40
 8007068:	4613      	mov	r3, r2
 800706a:	eb42 0303 	adc.w	r3, r2, r3
 800706e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007070:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007074:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8007078:	f7f9 f8fa 	bl	8000270 <__aeabi_uldivmod>
 800707c:	4602      	mov	r2, r0
 800707e:	460b      	mov	r3, r1
 8007080:	4611      	mov	r1, r2
 8007082:	4b3c      	ldr	r3, [pc, #240]	@ (8007174 <LL_USART_SetBaudRate+0x238>)
 8007084:	fba3 2301 	umull	r2, r3, r3, r1
 8007088:	095b      	lsrs	r3, r3, #5
 800708a:	2264      	movs	r2, #100	@ 0x64
 800708c:	fb02 f303 	mul.w	r3, r2, r3
 8007090:	1acb      	subs	r3, r1, r3
 8007092:	00db      	lsls	r3, r3, #3
 8007094:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007098:	4b36      	ldr	r3, [pc, #216]	@ (8007174 <LL_USART_SetBaudRate+0x238>)
 800709a:	fba3 2302 	umull	r2, r3, r3, r2
 800709e:	095b      	lsrs	r3, r3, #5
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	005b      	lsls	r3, r3, #1
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	4423      	add	r3, r4
 80070ae:	b29c      	uxth	r4, r3
 80070b0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80070b4:	2200      	movs	r2, #0
 80070b6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80070ba:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80070be:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 80070c2:	4642      	mov	r2, r8
 80070c4:	464b      	mov	r3, r9
 80070c6:	1891      	adds	r1, r2, r2
 80070c8:	63b9      	str	r1, [r7, #56]	@ 0x38
 80070ca:	415b      	adcs	r3, r3
 80070cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80070d2:	4641      	mov	r1, r8
 80070d4:	1851      	adds	r1, r2, r1
 80070d6:	6339      	str	r1, [r7, #48]	@ 0x30
 80070d8:	4649      	mov	r1, r9
 80070da:	414b      	adcs	r3, r1
 80070dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80070de:	f04f 0200 	mov.w	r2, #0
 80070e2:	f04f 0300 	mov.w	r3, #0
 80070e6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80070ea:	4659      	mov	r1, fp
 80070ec:	00cb      	lsls	r3, r1, #3
 80070ee:	4651      	mov	r1, sl
 80070f0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070f4:	4651      	mov	r1, sl
 80070f6:	00ca      	lsls	r2, r1, #3
 80070f8:	4610      	mov	r0, r2
 80070fa:	4619      	mov	r1, r3
 80070fc:	4603      	mov	r3, r0
 80070fe:	4642      	mov	r2, r8
 8007100:	189b      	adds	r3, r3, r2
 8007102:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007106:	464b      	mov	r3, r9
 8007108:	460a      	mov	r2, r1
 800710a:	eb42 0303 	adc.w	r3, r2, r3
 800710e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007112:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007116:	2200      	movs	r2, #0
 8007118:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800711c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8007120:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007124:	460b      	mov	r3, r1
 8007126:	18db      	adds	r3, r3, r3
 8007128:	62bb      	str	r3, [r7, #40]	@ 0x28
 800712a:	4613      	mov	r3, r2
 800712c:	eb42 0303 	adc.w	r3, r2, r3
 8007130:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007132:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007136:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800713a:	f7f9 f899 	bl	8000270 <__aeabi_uldivmod>
 800713e:	4602      	mov	r2, r0
 8007140:	460b      	mov	r3, r1
 8007142:	4b0c      	ldr	r3, [pc, #48]	@ (8007174 <LL_USART_SetBaudRate+0x238>)
 8007144:	fba3 1302 	umull	r1, r3, r3, r2
 8007148:	095b      	lsrs	r3, r3, #5
 800714a:	2164      	movs	r1, #100	@ 0x64
 800714c:	fb01 f303 	mul.w	r3, r1, r3
 8007150:	1ad3      	subs	r3, r2, r3
 8007152:	00db      	lsls	r3, r3, #3
 8007154:	3332      	adds	r3, #50	@ 0x32
 8007156:	4a07      	ldr	r2, [pc, #28]	@ (8007174 <LL_USART_SetBaudRate+0x238>)
 8007158:	fba2 2303 	umull	r2, r3, r2, r3
 800715c:	095b      	lsrs	r3, r3, #5
 800715e:	b29b      	uxth	r3, r3
 8007160:	f003 0307 	and.w	r3, r3, #7
 8007164:	b29b      	uxth	r3, r3
 8007166:	4423      	add	r3, r4
 8007168:	b29b      	uxth	r3, r3
 800716a:	461a      	mov	r2, r3
 800716c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007170:	609a      	str	r2, [r3, #8]
}
 8007172:	e108      	b.n	8007386 <LL_USART_SetBaudRate+0x44a>
 8007174:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8007178:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800717c:	2200      	movs	r2, #0
 800717e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007182:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007186:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 800718a:	4642      	mov	r2, r8
 800718c:	464b      	mov	r3, r9
 800718e:	1891      	adds	r1, r2, r2
 8007190:	6239      	str	r1, [r7, #32]
 8007192:	415b      	adcs	r3, r3
 8007194:	627b      	str	r3, [r7, #36]	@ 0x24
 8007196:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800719a:	4641      	mov	r1, r8
 800719c:	1854      	adds	r4, r2, r1
 800719e:	4649      	mov	r1, r9
 80071a0:	eb43 0501 	adc.w	r5, r3, r1
 80071a4:	f04f 0200 	mov.w	r2, #0
 80071a8:	f04f 0300 	mov.w	r3, #0
 80071ac:	00eb      	lsls	r3, r5, #3
 80071ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80071b2:	00e2      	lsls	r2, r4, #3
 80071b4:	4614      	mov	r4, r2
 80071b6:	461d      	mov	r5, r3
 80071b8:	4643      	mov	r3, r8
 80071ba:	18e3      	adds	r3, r4, r3
 80071bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80071c0:	464b      	mov	r3, r9
 80071c2:	eb45 0303 	adc.w	r3, r5, r3
 80071c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80071ca:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80071ce:	2200      	movs	r2, #0
 80071d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80071d4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80071d8:	f04f 0200 	mov.w	r2, #0
 80071dc:	f04f 0300 	mov.w	r3, #0
 80071e0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80071e4:	4629      	mov	r1, r5
 80071e6:	008b      	lsls	r3, r1, #2
 80071e8:	4621      	mov	r1, r4
 80071ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071ee:	4621      	mov	r1, r4
 80071f0:	008a      	lsls	r2, r1, #2
 80071f2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80071f6:	f7f9 f83b 	bl	8000270 <__aeabi_uldivmod>
 80071fa:	4602      	mov	r2, r0
 80071fc:	460b      	mov	r3, r1
 80071fe:	4b65      	ldr	r3, [pc, #404]	@ (8007394 <LL_USART_SetBaudRate+0x458>)
 8007200:	fba3 2302 	umull	r2, r3, r3, r2
 8007204:	095b      	lsrs	r3, r3, #5
 8007206:	b29b      	uxth	r3, r3
 8007208:	011b      	lsls	r3, r3, #4
 800720a:	b29c      	uxth	r4, r3
 800720c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007210:	2200      	movs	r2, #0
 8007212:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007216:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800721a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800721e:	4642      	mov	r2, r8
 8007220:	464b      	mov	r3, r9
 8007222:	1891      	adds	r1, r2, r2
 8007224:	61b9      	str	r1, [r7, #24]
 8007226:	415b      	adcs	r3, r3
 8007228:	61fb      	str	r3, [r7, #28]
 800722a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800722e:	4641      	mov	r1, r8
 8007230:	1851      	adds	r1, r2, r1
 8007232:	6139      	str	r1, [r7, #16]
 8007234:	4649      	mov	r1, r9
 8007236:	414b      	adcs	r3, r1
 8007238:	617b      	str	r3, [r7, #20]
 800723a:	f04f 0200 	mov.w	r2, #0
 800723e:	f04f 0300 	mov.w	r3, #0
 8007242:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007246:	4659      	mov	r1, fp
 8007248:	00cb      	lsls	r3, r1, #3
 800724a:	4651      	mov	r1, sl
 800724c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007250:	4651      	mov	r1, sl
 8007252:	00ca      	lsls	r2, r1, #3
 8007254:	4610      	mov	r0, r2
 8007256:	4619      	mov	r1, r3
 8007258:	4603      	mov	r3, r0
 800725a:	4642      	mov	r2, r8
 800725c:	189b      	adds	r3, r3, r2
 800725e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007262:	464b      	mov	r3, r9
 8007264:	460a      	mov	r2, r1
 8007266:	eb42 0303 	adc.w	r3, r2, r3
 800726a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800726e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007272:	2200      	movs	r2, #0
 8007274:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007278:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800727c:	f04f 0200 	mov.w	r2, #0
 8007280:	f04f 0300 	mov.w	r3, #0
 8007284:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8007288:	4649      	mov	r1, r9
 800728a:	008b      	lsls	r3, r1, #2
 800728c:	4641      	mov	r1, r8
 800728e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007292:	4641      	mov	r1, r8
 8007294:	008a      	lsls	r2, r1, #2
 8007296:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800729a:	f7f8 ffe9 	bl	8000270 <__aeabi_uldivmod>
 800729e:	4602      	mov	r2, r0
 80072a0:	460b      	mov	r3, r1
 80072a2:	4611      	mov	r1, r2
 80072a4:	4b3b      	ldr	r3, [pc, #236]	@ (8007394 <LL_USART_SetBaudRate+0x458>)
 80072a6:	fba3 2301 	umull	r2, r3, r3, r1
 80072aa:	095b      	lsrs	r3, r3, #5
 80072ac:	2264      	movs	r2, #100	@ 0x64
 80072ae:	fb02 f303 	mul.w	r3, r2, r3
 80072b2:	1acb      	subs	r3, r1, r3
 80072b4:	011b      	lsls	r3, r3, #4
 80072b6:	3332      	adds	r3, #50	@ 0x32
 80072b8:	4a36      	ldr	r2, [pc, #216]	@ (8007394 <LL_USART_SetBaudRate+0x458>)
 80072ba:	fba2 2303 	umull	r2, r3, r2, r3
 80072be:	095b      	lsrs	r3, r3, #5
 80072c0:	b29b      	uxth	r3, r3
 80072c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80072c6:	b29b      	uxth	r3, r3
 80072c8:	4423      	add	r3, r4
 80072ca:	b29c      	uxth	r4, r3
 80072cc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80072d0:	2200      	movs	r2, #0
 80072d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80072d4:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80072d6:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80072da:	4642      	mov	r2, r8
 80072dc:	464b      	mov	r3, r9
 80072de:	1891      	adds	r1, r2, r2
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	415b      	adcs	r3, r3
 80072e4:	60fb      	str	r3, [r7, #12]
 80072e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80072ea:	4641      	mov	r1, r8
 80072ec:	1851      	adds	r1, r2, r1
 80072ee:	6039      	str	r1, [r7, #0]
 80072f0:	4649      	mov	r1, r9
 80072f2:	414b      	adcs	r3, r1
 80072f4:	607b      	str	r3, [r7, #4]
 80072f6:	f04f 0200 	mov.w	r2, #0
 80072fa:	f04f 0300 	mov.w	r3, #0
 80072fe:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007302:	4659      	mov	r1, fp
 8007304:	00cb      	lsls	r3, r1, #3
 8007306:	4651      	mov	r1, sl
 8007308:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800730c:	4651      	mov	r1, sl
 800730e:	00ca      	lsls	r2, r1, #3
 8007310:	4610      	mov	r0, r2
 8007312:	4619      	mov	r1, r3
 8007314:	4603      	mov	r3, r0
 8007316:	4642      	mov	r2, r8
 8007318:	189b      	adds	r3, r3, r2
 800731a:	673b      	str	r3, [r7, #112]	@ 0x70
 800731c:	464b      	mov	r3, r9
 800731e:	460a      	mov	r2, r1
 8007320:	eb42 0303 	adc.w	r3, r2, r3
 8007324:	677b      	str	r3, [r7, #116]	@ 0x74
 8007326:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800732a:	2200      	movs	r2, #0
 800732c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800732e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007330:	f04f 0200 	mov.w	r2, #0
 8007334:	f04f 0300 	mov.w	r3, #0
 8007338:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 800733c:	4649      	mov	r1, r9
 800733e:	008b      	lsls	r3, r1, #2
 8007340:	4641      	mov	r1, r8
 8007342:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007346:	4641      	mov	r1, r8
 8007348:	008a      	lsls	r2, r1, #2
 800734a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800734e:	f7f8 ff8f 	bl	8000270 <__aeabi_uldivmod>
 8007352:	4602      	mov	r2, r0
 8007354:	460b      	mov	r3, r1
 8007356:	4b0f      	ldr	r3, [pc, #60]	@ (8007394 <LL_USART_SetBaudRate+0x458>)
 8007358:	fba3 1302 	umull	r1, r3, r3, r2
 800735c:	095b      	lsrs	r3, r3, #5
 800735e:	2164      	movs	r1, #100	@ 0x64
 8007360:	fb01 f303 	mul.w	r3, r1, r3
 8007364:	1ad3      	subs	r3, r2, r3
 8007366:	011b      	lsls	r3, r3, #4
 8007368:	3332      	adds	r3, #50	@ 0x32
 800736a:	4a0a      	ldr	r2, [pc, #40]	@ (8007394 <LL_USART_SetBaudRate+0x458>)
 800736c:	fba2 2303 	umull	r2, r3, r2, r3
 8007370:	095b      	lsrs	r3, r3, #5
 8007372:	b29b      	uxth	r3, r3
 8007374:	f003 030f 	and.w	r3, r3, #15
 8007378:	b29b      	uxth	r3, r3
 800737a:	4423      	add	r3, r4
 800737c:	b29b      	uxth	r3, r3
 800737e:	461a      	mov	r2, r3
 8007380:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007384:	609a      	str	r2, [r3, #8]
}
 8007386:	bf00      	nop
 8007388:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800738c:	46bd      	mov	sp, r7
 800738e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007392:	bf00      	nop
 8007394:	51eb851f 	.word	0x51eb851f

08007398 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b088      	sub	sp, #32
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80073a6:	2300      	movs	r3, #0
 80073a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f7ff fd8c 	bl	8006ec8 <LL_USART_IsEnabled>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d15e      	bne.n	8007474 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80073be:	f023 030c 	bic.w	r3, r3, #12
 80073c2:	683a      	ldr	r2, [r7, #0]
 80073c4:	6851      	ldr	r1, [r2, #4]
 80073c6:	683a      	ldr	r2, [r7, #0]
 80073c8:	68d2      	ldr	r2, [r2, #12]
 80073ca:	4311      	orrs	r1, r2
 80073cc:	683a      	ldr	r2, [r7, #0]
 80073ce:	6912      	ldr	r2, [r2, #16]
 80073d0:	4311      	orrs	r1, r2
 80073d2:	683a      	ldr	r2, [r7, #0]
 80073d4:	6992      	ldr	r2, [r2, #24]
 80073d6:	430a      	orrs	r2, r1
 80073d8:	431a      	orrs	r2, r3
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	4619      	mov	r1, r3
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f7ff fd83 	bl	8006ef0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	4619      	mov	r1, r3
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f7ff fd90 	bl	8006f16 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80073f6:	f107 0308 	add.w	r3, r7, #8
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7ff f8f0 	bl	80065e0 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a1f      	ldr	r2, [pc, #124]	@ (8007480 <LL_USART_Init+0xe8>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d102      	bne.n	800740e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	61bb      	str	r3, [r7, #24]
 800740c:	e021      	b.n	8007452 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	4a1c      	ldr	r2, [pc, #112]	@ (8007484 <LL_USART_Init+0xec>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d102      	bne.n	800741c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	61bb      	str	r3, [r7, #24]
 800741a:	e01a      	b.n	8007452 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	4a1a      	ldr	r2, [pc, #104]	@ (8007488 <LL_USART_Init+0xf0>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d102      	bne.n	800742a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	61bb      	str	r3, [r7, #24]
 8007428:	e013      	b.n	8007452 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a17      	ldr	r2, [pc, #92]	@ (800748c <LL_USART_Init+0xf4>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d102      	bne.n	8007438 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	61bb      	str	r3, [r7, #24]
 8007436:	e00c      	b.n	8007452 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	4a15      	ldr	r2, [pc, #84]	@ (8007490 <LL_USART_Init+0xf8>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d102      	bne.n	8007446 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	61bb      	str	r3, [r7, #24]
 8007444:	e005      	b.n	8007452 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a12      	ldr	r2, [pc, #72]	@ (8007494 <LL_USART_Init+0xfc>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d101      	bne.n	8007452 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00d      	beq.n	8007474 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d009      	beq.n	8007474 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8007460:	2300      	movs	r3, #0
 8007462:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800746c:	69b9      	ldr	r1, [r7, #24]
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f7ff fd64 	bl	8006f3c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8007474:	7ffb      	ldrb	r3, [r7, #31]
}
 8007476:	4618      	mov	r0, r3
 8007478:	3720      	adds	r7, #32
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	40011000 	.word	0x40011000
 8007484:	40004400 	.word	0x40004400
 8007488:	40004800 	.word	0x40004800
 800748c:	40011400 	.word	0x40011400
 8007490:	40004c00 	.word	0x40004c00
 8007494:	40005000 	.word	0x40005000

08007498 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8007498:	b480      	push	{r7}
 800749a:	b085      	sub	sp, #20
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80074a0:	4b0f      	ldr	r3, [pc, #60]	@ (80074e0 <LL_mDelay+0x48>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80074a6:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ae:	d00c      	beq.n	80074ca <LL_mDelay+0x32>
  {
    Delay++;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	3301      	adds	r3, #1
 80074b4:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80074b6:	e008      	b.n	80074ca <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80074b8:	4b09      	ldr	r3, [pc, #36]	@ (80074e0 <LL_mDelay+0x48>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d002      	beq.n	80074ca <LL_mDelay+0x32>
    {
      Delay--;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	3b01      	subs	r3, #1
 80074c8:	607b      	str	r3, [r7, #4]
  while (Delay)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1f3      	bne.n	80074b8 <LL_mDelay+0x20>
    }
  }
}
 80074d0:	bf00      	nop
 80074d2:	bf00      	nop
 80074d4:	3714      	adds	r7, #20
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	e000e010 	.word	0xe000e010

080074e4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80074ec:	4a04      	ldr	r2, [pc, #16]	@ (8007500 <LL_SetSystemCoreClock+0x1c>)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6013      	str	r3, [r2, #0]
}
 80074f2:	bf00      	nop
 80074f4:	370c      	adds	r7, #12
 80074f6:	46bd      	mov	sp, r7
 80074f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fc:	4770      	bx	lr
 80074fe:	bf00      	nop
 8007500:	200000d8 	.word	0x200000d8

08007504 <SCH_Initialize>:
  * @param  None
  * @retval None
  *****************************************************************************/

void SCH_Initialize(void)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	af00      	add	r7, sp, #0
  s_SystemTick = RESET;
 8007508:	4b0d      	ldr	r3, [pc, #52]	@ (8007540 <SCH_Initialize+0x3c>)
 800750a:	2200      	movs	r2, #0
 800750c:	601a      	str	r2, [r3, #0]
  s_NumOfTaskScheduled = RESET;
 800750e:	4b0d      	ldr	r3, [pc, #52]	@ (8007544 <SCH_Initialize+0x40>)
 8007510:	2200      	movs	r2, #0
 8007512:	701a      	strb	r2, [r3, #0]
  s_NumOfTimers = RESET;
 8007514:	4b0c      	ldr	r3, [pc, #48]	@ (8007548 <SCH_Initialize+0x44>)
 8007516:	2200      	movs	r2, #0
 8007518:	701a      	strb	r2, [r3, #0]

  // Initial Scheduler Context
  memset((uint8_t*)&s_TaskContext[0], RESET, (sizeof(SCH_TaskContextTypedef) * MAX_TASK));
 800751a:	22f0      	movs	r2, #240	@ 0xf0
 800751c:	2100      	movs	r1, #0
 800751e:	480b      	ldr	r0, [pc, #44]	@ (800754c <SCH_Initialize+0x48>)
 8007520:	f000 fae2 	bl	8007ae8 <memset>
  memset((uint8_t*)&s_TimerContext[0], RESET, (sizeof(SCH_TimerContextTypedef) * MAX_TIMERS));
 8007524:	22f0      	movs	r2, #240	@ 0xf0
 8007526:	2100      	movs	r1, #0
 8007528:	4809      	ldr	r0, [pc, #36]	@ (8007550 <SCH_Initialize+0x4c>)
 800752a:	f000 fadd 	bl	8007ae8 <memset>
  memset((uint8_t*)&s_SoftTimers[0], RESET, (sizeof(uint32_t) * SCH_TIM_LAST));
 800752e:	2238      	movs	r2, #56	@ 0x38
 8007530:	2100      	movs	r1, #0
 8007532:	4808      	ldr	r0, [pc, #32]	@ (8007554 <SCH_Initialize+0x50>)
 8007534:	f000 fad8 	bl	8007ae8 <memset>

    // Initialize Scheduler context
  systick_timer_init();
 8007538:	f7f9 fd48 	bl	8000fcc <systick_timer_init>
}
 800753c:	bf00      	nop
 800753e:	bd80      	pop	{r7, pc}
 8007540:	2000201c 	.word	0x2000201c
 8007544:	20001f24 	.word	0x20001f24
 8007548:	20002018 	.word	0x20002018
 800754c:	20001e34 	.word	0x20001e34
 8007550:	20001f28 	.word	0x20001f28
 8007554:	20002020 	.word	0x20002020

08007558 <SCH_TIM_Start>:
  * @param  const SCH_SoftTimerTypedef timer - type of soft timer
  *         const uint32_t timeInMs - time in mSec
  * @retval None
  *****************************************************************************/
void SCH_TIM_Start(const SCH_SoftTimerTypedef timer, const uint32_t timeInMs)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	4603      	mov	r3, r0
 8007560:	6039      	str	r1, [r7, #0]
 8007562:	71fb      	strb	r3, [r7, #7]
  if(timer < SCH_TIM_LAST)
 8007564:	79fb      	ldrb	r3, [r7, #7]
 8007566:	2b0d      	cmp	r3, #13
 8007568:	d804      	bhi.n	8007574 <SCH_TIM_Start+0x1c>
  {
	//s_SoftTimers[timer] = timeInMs + s_SystemTick;
    s_SoftTimers[timer] = timeInMs;
 800756a:	79fb      	ldrb	r3, [r7, #7]
 800756c:	4904      	ldr	r1, [pc, #16]	@ (8007580 <SCH_TIM_Start+0x28>)
 800756e:	683a      	ldr	r2, [r7, #0]
 8007570:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007574:	bf00      	nop
 8007576:	370c      	adds	r7, #12
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr
 8007580:	20002020 	.word	0x20002020

08007584 <SCH_TIM_HasCompleted>:
  * @param  const SCH_SoftTimerTypedef timer - type of soft timer
  * @retval TRUE / FALSE
  *****************************************************************************/

uint16_t SCH_TIM_HasCompleted(const SCH_SoftTimerTypedef timer)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	4603      	mov	r3, r0
 800758c:	71fb      	strb	r3, [r7, #7]
  return (s_SoftTimers[timer] == 0 ? 1:0 ) ;
 800758e:	79fb      	ldrb	r3, [r7, #7]
 8007590:	4a06      	ldr	r2, [pc, #24]	@ (80075ac <SCH_TIM_HasCompleted+0x28>)
 8007592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007596:	2b00      	cmp	r3, #0
 8007598:	bf0c      	ite	eq
 800759a:	2301      	moveq	r3, #1
 800759c:	2300      	movne	r3, #0
 800759e:	b2db      	uxtb	r3, r3
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	370c      	adds	r7, #12
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr
 80075ac:	20002020 	.word	0x20002020

080075b0 <SCH_TASK_CreateTask>:
  * @param  SCH_TASK_HANDLE* pHandle - pointer to task handle
  *         SCH_TaskPropertyTypedef* pTaskProperty - pointer to task property
  * @retval status
  *****************************************************************************/
t_Status SCH_TASK_CreateTask(SCH_TASK_HANDLE* pHandle, SCH_TaskPropertyTypedef* pTaskProperty)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  t_Status                      status = STS_ERROR;
 80075ba:	2301      	movs	r3, #1
 80075bc:	73fb      	strb	r3, [r7, #15]

  // make sure that we have valid parameters
  if((pHandle) && (pTaskProperty))
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d029      	beq.n	8007618 <SCH_TASK_CreateTask+0x68>
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d026      	beq.n	8007618 <SCH_TASK_CreateTask+0x68>
  {
    // Check for number of task defined
    if(s_NumOfTaskScheduled < (MAX_TASK - 1))
 80075ca:	4b17      	ldr	r3, [pc, #92]	@ (8007628 <SCH_TASK_CreateTask+0x78>)
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	2b12      	cmp	r3, #18
 80075d0:	d822      	bhi.n	8007618 <SCH_TASK_CreateTask+0x68>
    {
      SCH_TaskContextTypedef* pTaskContext = &s_TaskContext[s_NumOfTaskScheduled];
 80075d2:	4b15      	ldr	r3, [pc, #84]	@ (8007628 <SCH_TASK_CreateTask+0x78>)
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	461a      	mov	r2, r3
 80075d8:	4613      	mov	r3, r2
 80075da:	005b      	lsls	r3, r3, #1
 80075dc:	4413      	add	r3, r2
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	4a12      	ldr	r2, [pc, #72]	@ (800762c <SCH_TASK_CreateTask+0x7c>)
 80075e2:	4413      	add	r3, r2
 80075e4:	60bb      	str	r3, [r7, #8]
      // get task context
      // memcpy((uint8_t*)pTaskContext->pTaskProperty, (uint8_t*)pTaskProperty, sizeof(SCH_TaskPropertyTypedef));
      pTaskContext->pTaskProperty = pTaskProperty;
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	683a      	ldr	r2, [r7, #0]
 80075ea:	609a      	str	r2, [r3, #8]
      // Make sure we are initializing other members of task context
      pTaskContext->taskFlag = FALSE;
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	2200      	movs	r2, #0
 80075f0:	805a      	strh	r2, [r3, #2]
      pTaskContext->taskTick = pTaskProperty->taskTick;;
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	68da      	ldr	r2, [r3, #12]
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	605a      	str	r2, [r3, #4]
      // Put task in Ready State
      pTaskContext->taskState = TASK_StateReady;
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	2201      	movs	r2, #1
 80075fe:	701a      	strb	r2, [r3, #0]

      // Give Task Handle back to caller
      *pHandle = s_NumOfTaskScheduled;
 8007600:	4b09      	ldr	r3, [pc, #36]	@ (8007628 <SCH_TASK_CreateTask+0x78>)
 8007602:	781a      	ldrb	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	701a      	strb	r2, [r3, #0]

      s_NumOfTaskScheduled++;
 8007608:	4b07      	ldr	r3, [pc, #28]	@ (8007628 <SCH_TASK_CreateTask+0x78>)
 800760a:	781b      	ldrb	r3, [r3, #0]
 800760c:	3301      	adds	r3, #1
 800760e:	b2da      	uxtb	r2, r3
 8007610:	4b05      	ldr	r3, [pc, #20]	@ (8007628 <SCH_TASK_CreateTask+0x78>)
 8007612:	701a      	strb	r2, [r3, #0]
      // We were able to register task with schedular
      status = STS_DONE;
 8007614:	2300      	movs	r3, #0
 8007616:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8007618:	7bfb      	ldrb	r3, [r7, #15]
}
 800761a:	4618      	mov	r0, r3
 800761c:	3714      	adds	r7, #20
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop
 8007628:	20001f24 	.word	0x20001f24
 800762c:	20001e34 	.word	0x20001e34

08007630 <SCH_RunSystemTickTimer>:
  * @brief  Function handles system tick timer
  * @param  None
  * @retval None
  *****************************************************************************/
void SCH_RunSystemTickTimer(void)
{
 8007630:	b480      	push	{r7}
 8007632:	b085      	sub	sp, #20
 8007634:	af00      	add	r7, sp, #0
  uint8_t                       timerIndex;
  SCH_TimerContextTypedef*      pTimerContext;

  // Increment System Tick counter

  s_SystemTick++;
 8007636:	4b42      	ldr	r3, [pc, #264]	@ (8007740 <SCH_RunSystemTickTimer+0x110>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	3301      	adds	r3, #1
 800763c:	4a40      	ldr	r2, [pc, #256]	@ (8007740 <SCH_RunSystemTickTimer+0x110>)
 800763e:	6013      	str	r3, [r2, #0]
//  if(s_SystemTick > 100000){
//	  LL_GPIO_SetOutputPin(GPIOD, LL_GPIO_PIN_15);
//  }
  // Check Status of other Periodic Task
  for(taskIndex = 0; taskIndex < s_NumOfTaskScheduled; taskIndex++)
 8007640:	2300      	movs	r3, #0
 8007642:	73fb      	strb	r3, [r7, #15]
 8007644:	e025      	b.n	8007692 <SCH_RunSystemTickTimer+0x62>
  {
    // Get Task Context
    pTaskContext = &s_TaskContext[taskIndex];
 8007646:	7bfa      	ldrb	r2, [r7, #15]
 8007648:	4613      	mov	r3, r2
 800764a:	005b      	lsls	r3, r3, #1
 800764c:	4413      	add	r3, r2
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	4a3c      	ldr	r2, [pc, #240]	@ (8007744 <SCH_RunSystemTickTimer+0x114>)
 8007652:	4413      	add	r3, r2
 8007654:	607b      	str	r3, [r7, #4]

    // Check type and State of the task
    if((SCH_TASK_SYNC == pTaskContext->pTaskProperty->taskType) && (TASK_StateReady == pTaskContext->taskState))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	2b01      	cmp	r3, #1
 800765e:	d115      	bne.n	800768c <SCH_RunSystemTickTimer+0x5c>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d111      	bne.n	800768c <SCH_RunSystemTickTimer+0x5c>
    {
      // Increment task tick
      pTaskContext->taskTick += 1;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	1c5a      	adds	r2, r3, #1
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	605a      	str	r2, [r3, #4]

      // Check if we reached task period
      if(pTaskContext->taskTick >= pTaskContext->pTaskProperty->taskPeriodInMS)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	685a      	ldr	r2, [r3, #4]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	429a      	cmp	r2, r3
 800767e:	d305      	bcc.n	800768c <SCH_RunSystemTickTimer+0x5c>
      {
        // Yes
        // Reset Task tick timer
        pTaskContext->taskTick = RESET;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	605a      	str	r2, [r3, #4]
        // Enable Flag
        pTaskContext->taskFlag = TRUE;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2201      	movs	r2, #1
 800768a:	805a      	strh	r2, [r3, #2]
  for(taskIndex = 0; taskIndex < s_NumOfTaskScheduled; taskIndex++)
 800768c:	7bfb      	ldrb	r3, [r7, #15]
 800768e:	3301      	adds	r3, #1
 8007690:	73fb      	strb	r3, [r7, #15]
 8007692:	4b2d      	ldr	r3, [pc, #180]	@ (8007748 <SCH_RunSystemTickTimer+0x118>)
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	7bfa      	ldrb	r2, [r7, #15]
 8007698:	429a      	cmp	r2, r3
 800769a:	d3d4      	bcc.n	8007646 <SCH_RunSystemTickTimer+0x16>
      }
    }
  }

  // Check Status of other Periodic Task
  for(timerIndex = 0; timerIndex < s_NumOfTimers; timerIndex++)
 800769c:	2300      	movs	r3, #0
 800769e:	73bb      	strb	r3, [r7, #14]
 80076a0:	e02b      	b.n	80076fa <SCH_RunSystemTickTimer+0xca>
  {
    // Get Task Context
    pTimerContext = &s_TimerContext[timerIndex];
 80076a2:	7bba      	ldrb	r2, [r7, #14]
 80076a4:	4613      	mov	r3, r2
 80076a6:	005b      	lsls	r3, r3, #1
 80076a8:	4413      	add	r3, r2
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	4a27      	ldr	r2, [pc, #156]	@ (800774c <SCH_RunSystemTickTimer+0x11c>)
 80076ae:	4413      	add	r3, r2
 80076b0:	60bb      	str	r3, [r7, #8]

    // Check type and State of the task
    if(TIM_StateRun == pTimerContext->timerState)
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	781b      	ldrb	r3, [r3, #0]
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d11c      	bne.n	80076f4 <SCH_RunSystemTickTimer+0xc4>
    {
      // Increment task tick
      pTimerContext->timerTick += 1;
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	1c5a      	adds	r2, r3, #1
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	605a      	str	r2, [r3, #4]

      // Check if we reached task period
      if(pTimerContext->timerTick >= pTimerContext->pTimerProperty->timerPeriodInMS)
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	685a      	ldr	r2, [r3, #4]
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d310      	bcc.n	80076f4 <SCH_RunSystemTickTimer+0xc4>
      {
        // Yes
        // Enable Flag
        pTimerContext->timerFlag = TRUE;
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	2201      	movs	r2, #1
 80076d6:	805a      	strh	r2, [r3, #2]
        // Reset tick timer
        pTimerContext->timerTick = RESET;
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	2200      	movs	r2, #0
 80076dc:	605a      	str	r2, [r3, #4]
        // Check timer type and change the state
        pTimerContext->timerState = (SCH_TIMER_PERIODIC == pTimerContext->pTimerProperty->timerType)?TIM_StateRun:TIM_StateStop;
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	781b      	ldrb	r3, [r3, #0]
 80076e4:	2b02      	cmp	r3, #2
 80076e6:	bf0c      	ite	eq
 80076e8:	2301      	moveq	r3, #1
 80076ea:	2300      	movne	r3, #0
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	461a      	mov	r2, r3
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	701a      	strb	r2, [r3, #0]
  for(timerIndex = 0; timerIndex < s_NumOfTimers; timerIndex++)
 80076f4:	7bbb      	ldrb	r3, [r7, #14]
 80076f6:	3301      	adds	r3, #1
 80076f8:	73bb      	strb	r3, [r7, #14]
 80076fa:	4b15      	ldr	r3, [pc, #84]	@ (8007750 <SCH_RunSystemTickTimer+0x120>)
 80076fc:	781b      	ldrb	r3, [r3, #0]
 80076fe:	7bba      	ldrb	r2, [r7, #14]
 8007700:	429a      	cmp	r2, r3
 8007702:	d3ce      	bcc.n	80076a2 <SCH_RunSystemTickTimer+0x72>
      }
    }
  }
  // Update software timer
   for(timerIndex = 0; timerIndex < SCH_TIM_LAST; timerIndex++)
 8007704:	2300      	movs	r3, #0
 8007706:	73bb      	strb	r3, [r7, #14]
 8007708:	e010      	b.n	800772c <SCH_RunSystemTickTimer+0xfc>
 	if (s_SoftTimers[timerIndex] > 0)	s_SoftTimers[timerIndex] --;
 800770a:	7bbb      	ldrb	r3, [r7, #14]
 800770c:	4a11      	ldr	r2, [pc, #68]	@ (8007754 <SCH_RunSystemTickTimer+0x124>)
 800770e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d007      	beq.n	8007726 <SCH_RunSystemTickTimer+0xf6>
 8007716:	7bbb      	ldrb	r3, [r7, #14]
 8007718:	4a0e      	ldr	r2, [pc, #56]	@ (8007754 <SCH_RunSystemTickTimer+0x124>)
 800771a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800771e:	3a01      	subs	r2, #1
 8007720:	490c      	ldr	r1, [pc, #48]	@ (8007754 <SCH_RunSystemTickTimer+0x124>)
 8007722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   for(timerIndex = 0; timerIndex < SCH_TIM_LAST; timerIndex++)
 8007726:	7bbb      	ldrb	r3, [r7, #14]
 8007728:	3301      	adds	r3, #1
 800772a:	73bb      	strb	r3, [r7, #14]
 800772c:	7bbb      	ldrb	r3, [r7, #14]
 800772e:	2b0d      	cmp	r3, #13
 8007730:	d9eb      	bls.n	800770a <SCH_RunSystemTickTimer+0xda>
}
 8007732:	bf00      	nop
 8007734:	bf00      	nop
 8007736:	3714      	adds	r7, #20
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr
 8007740:	2000201c 	.word	0x2000201c
 8007744:	20001e34 	.word	0x20001e34
 8007748:	20001f24 	.word	0x20001f24
 800774c:	20001f28 	.word	0x20001f28
 8007750:	20002018 	.word	0x20002018
 8007754:	20002020 	.word	0x20002020

08007758 <SCH_StartSchedular>:
  * @brief  Start schedular
  * @param  None
  * @retval None
  *****************************************************************************/
void SCH_StartSchedular(void)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	af00      	add	r7, sp, #0
  // Start Schedular..i.e. start system tick timer
  SCH_START;
 800775c:	f7f9 fc26 	bl	8000fac <systick_timer_start>
}
 8007760:	bf00      	nop
 8007762:	bd80      	pop	{r7, pc}

08007764 <SCH_HandleScheduledTask>:
  * @brief  Function handles scheduled task and timer events
  * @param  None
  * @retval None
  *****************************************************************************/
void SCH_HandleScheduledTask(void)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
  SCH_TaskContextTypedef*       pTaskContext;
  uint8_t                       timerIndex;
  SCH_TimerContextTypedef*      pTimerContext;

  // check for schedule flag
  for(taskIndex = 0; taskIndex < s_NumOfTaskScheduled; taskIndex++)
 800776a:	2300      	movs	r3, #0
 800776c:	73fb      	strb	r3, [r7, #15]
 800776e:	e01e      	b.n	80077ae <SCH_HandleScheduledTask+0x4a>
  {
    // Get Task Context
    pTaskContext = &s_TaskContext[taskIndex];
 8007770:	7bfa      	ldrb	r2, [r7, #15]
 8007772:	4613      	mov	r3, r2
 8007774:	005b      	lsls	r3, r3, #1
 8007776:	4413      	add	r3, r2
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	4a23      	ldr	r2, [pc, #140]	@ (8007808 <SCH_HandleScheduledTask+0xa4>)
 800777c:	4413      	add	r3, r2
 800777e:	607b      	str	r3, [r7, #4]

    // Check type and State of the task
    if((TRUE == pTaskContext->taskFlag) && (TASK_StateReady == pTaskContext->taskState))
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	885b      	ldrh	r3, [r3, #2]
 8007784:	2b01      	cmp	r3, #1
 8007786:	d10f      	bne.n	80077a8 <SCH_HandleScheduledTask+0x44>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	781b      	ldrb	r3, [r3, #0]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d10b      	bne.n	80077a8 <SCH_HandleScheduledTask+0x44>
    {
      pTaskContext->taskFlag = FALSE;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	805a      	strh	r2, [r3, #2]
      if(pTaskContext->pTaskProperty->taskFunction)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	689b      	ldr	r3, [r3, #8]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d003      	beq.n	80077a8 <SCH_HandleScheduledTask+0x44>
      {
        pTaskContext->pTaskProperty->taskFunction();
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	4798      	blx	r3
  for(taskIndex = 0; taskIndex < s_NumOfTaskScheduled; taskIndex++)
 80077a8:	7bfb      	ldrb	r3, [r7, #15]
 80077aa:	3301      	adds	r3, #1
 80077ac:	73fb      	strb	r3, [r7, #15]
 80077ae:	4b17      	ldr	r3, [pc, #92]	@ (800780c <SCH_HandleScheduledTask+0xa8>)
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	7bfa      	ldrb	r2, [r7, #15]
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d3db      	bcc.n	8007770 <SCH_HandleScheduledTask+0xc>
      }
    }
  }

  // check for timer flag
  for(timerIndex = 0; timerIndex < s_NumOfTimers; timerIndex++)
 80077b8:	2300      	movs	r3, #0
 80077ba:	73bb      	strb	r3, [r7, #14]
 80077bc:	e01a      	b.n	80077f4 <SCH_HandleScheduledTask+0x90>
  {
    // Get Timer Context
    pTimerContext = &s_TimerContext[timerIndex];
 80077be:	7bba      	ldrb	r2, [r7, #14]
 80077c0:	4613      	mov	r3, r2
 80077c2:	005b      	lsls	r3, r3, #1
 80077c4:	4413      	add	r3, r2
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	4a11      	ldr	r2, [pc, #68]	@ (8007810 <SCH_HandleScheduledTask+0xac>)
 80077ca:	4413      	add	r3, r2
 80077cc:	60bb      	str	r3, [r7, #8]

    // Check timer flag
    if(TRUE == pTimerContext->timerFlag)
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	885b      	ldrh	r3, [r3, #2]
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d10b      	bne.n	80077ee <SCH_HandleScheduledTask+0x8a>
    {
      pTimerContext->timerFlag = FALSE;
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	2200      	movs	r2, #0
 80077da:	805a      	strh	r2, [r3, #2]
      if(pTimerContext->pTimerProperty->timerCallbackFunction)
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d003      	beq.n	80077ee <SCH_HandleScheduledTask+0x8a>
      {
        pTimerContext->pTimerProperty->timerCallbackFunction();
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	689b      	ldr	r3, [r3, #8]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	4798      	blx	r3
  for(timerIndex = 0; timerIndex < s_NumOfTimers; timerIndex++)
 80077ee:	7bbb      	ldrb	r3, [r7, #14]
 80077f0:	3301      	adds	r3, #1
 80077f2:	73bb      	strb	r3, [r7, #14]
 80077f4:	4b07      	ldr	r3, [pc, #28]	@ (8007814 <SCH_HandleScheduledTask+0xb0>)
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	7bba      	ldrb	r2, [r7, #14]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d3df      	bcc.n	80077be <SCH_HandleScheduledTask+0x5a>
      }
    }
  }
}
 80077fe:	bf00      	nop
 8007800:	bf00      	nop
 8007802:	3710      	adds	r7, #16
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}
 8007808:	20001e34 	.word	0x20001e34
 800780c:	20001f24 	.word	0x20001f24
 8007810:	20001f28 	.word	0x20001f28
 8007814:	20002018 	.word	0x20002018

08007818 <std>:
 8007818:	2300      	movs	r3, #0
 800781a:	b510      	push	{r4, lr}
 800781c:	4604      	mov	r4, r0
 800781e:	e9c0 3300 	strd	r3, r3, [r0]
 8007822:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007826:	6083      	str	r3, [r0, #8]
 8007828:	8181      	strh	r1, [r0, #12]
 800782a:	6643      	str	r3, [r0, #100]	@ 0x64
 800782c:	81c2      	strh	r2, [r0, #14]
 800782e:	6183      	str	r3, [r0, #24]
 8007830:	4619      	mov	r1, r3
 8007832:	2208      	movs	r2, #8
 8007834:	305c      	adds	r0, #92	@ 0x5c
 8007836:	f000 f957 	bl	8007ae8 <memset>
 800783a:	4b0d      	ldr	r3, [pc, #52]	@ (8007870 <std+0x58>)
 800783c:	6263      	str	r3, [r4, #36]	@ 0x24
 800783e:	4b0d      	ldr	r3, [pc, #52]	@ (8007874 <std+0x5c>)
 8007840:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007842:	4b0d      	ldr	r3, [pc, #52]	@ (8007878 <std+0x60>)
 8007844:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007846:	4b0d      	ldr	r3, [pc, #52]	@ (800787c <std+0x64>)
 8007848:	6323      	str	r3, [r4, #48]	@ 0x30
 800784a:	4b0d      	ldr	r3, [pc, #52]	@ (8007880 <std+0x68>)
 800784c:	6224      	str	r4, [r4, #32]
 800784e:	429c      	cmp	r4, r3
 8007850:	d006      	beq.n	8007860 <std+0x48>
 8007852:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007856:	4294      	cmp	r4, r2
 8007858:	d002      	beq.n	8007860 <std+0x48>
 800785a:	33d0      	adds	r3, #208	@ 0xd0
 800785c:	429c      	cmp	r4, r3
 800785e:	d105      	bne.n	800786c <std+0x54>
 8007860:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007868:	f000 b9ca 	b.w	8007c00 <__retarget_lock_init_recursive>
 800786c:	bd10      	pop	{r4, pc}
 800786e:	bf00      	nop
 8007870:	08007a19 	.word	0x08007a19
 8007874:	08007a3b 	.word	0x08007a3b
 8007878:	08007a73 	.word	0x08007a73
 800787c:	08007a97 	.word	0x08007a97
 8007880:	20002058 	.word	0x20002058

08007884 <stdio_exit_handler>:
 8007884:	4a02      	ldr	r2, [pc, #8]	@ (8007890 <stdio_exit_handler+0xc>)
 8007886:	4903      	ldr	r1, [pc, #12]	@ (8007894 <stdio_exit_handler+0x10>)
 8007888:	4803      	ldr	r0, [pc, #12]	@ (8007898 <stdio_exit_handler+0x14>)
 800788a:	f000 b869 	b.w	8007960 <_fwalk_sglue>
 800788e:	bf00      	nop
 8007890:	200000e4 	.word	0x200000e4
 8007894:	08008769 	.word	0x08008769
 8007898:	200000f4 	.word	0x200000f4

0800789c <cleanup_stdio>:
 800789c:	6841      	ldr	r1, [r0, #4]
 800789e:	4b0c      	ldr	r3, [pc, #48]	@ (80078d0 <cleanup_stdio+0x34>)
 80078a0:	4299      	cmp	r1, r3
 80078a2:	b510      	push	{r4, lr}
 80078a4:	4604      	mov	r4, r0
 80078a6:	d001      	beq.n	80078ac <cleanup_stdio+0x10>
 80078a8:	f000 ff5e 	bl	8008768 <_fflush_r>
 80078ac:	68a1      	ldr	r1, [r4, #8]
 80078ae:	4b09      	ldr	r3, [pc, #36]	@ (80078d4 <cleanup_stdio+0x38>)
 80078b0:	4299      	cmp	r1, r3
 80078b2:	d002      	beq.n	80078ba <cleanup_stdio+0x1e>
 80078b4:	4620      	mov	r0, r4
 80078b6:	f000 ff57 	bl	8008768 <_fflush_r>
 80078ba:	68e1      	ldr	r1, [r4, #12]
 80078bc:	4b06      	ldr	r3, [pc, #24]	@ (80078d8 <cleanup_stdio+0x3c>)
 80078be:	4299      	cmp	r1, r3
 80078c0:	d004      	beq.n	80078cc <cleanup_stdio+0x30>
 80078c2:	4620      	mov	r0, r4
 80078c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078c8:	f000 bf4e 	b.w	8008768 <_fflush_r>
 80078cc:	bd10      	pop	{r4, pc}
 80078ce:	bf00      	nop
 80078d0:	20002058 	.word	0x20002058
 80078d4:	200020c0 	.word	0x200020c0
 80078d8:	20002128 	.word	0x20002128

080078dc <global_stdio_init.part.0>:
 80078dc:	b510      	push	{r4, lr}
 80078de:	4b0b      	ldr	r3, [pc, #44]	@ (800790c <global_stdio_init.part.0+0x30>)
 80078e0:	4c0b      	ldr	r4, [pc, #44]	@ (8007910 <global_stdio_init.part.0+0x34>)
 80078e2:	4a0c      	ldr	r2, [pc, #48]	@ (8007914 <global_stdio_init.part.0+0x38>)
 80078e4:	601a      	str	r2, [r3, #0]
 80078e6:	4620      	mov	r0, r4
 80078e8:	2200      	movs	r2, #0
 80078ea:	2104      	movs	r1, #4
 80078ec:	f7ff ff94 	bl	8007818 <std>
 80078f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80078f4:	2201      	movs	r2, #1
 80078f6:	2109      	movs	r1, #9
 80078f8:	f7ff ff8e 	bl	8007818 <std>
 80078fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007900:	2202      	movs	r2, #2
 8007902:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007906:	2112      	movs	r1, #18
 8007908:	f7ff bf86 	b.w	8007818 <std>
 800790c:	20002190 	.word	0x20002190
 8007910:	20002058 	.word	0x20002058
 8007914:	08007885 	.word	0x08007885

08007918 <__sfp_lock_acquire>:
 8007918:	4801      	ldr	r0, [pc, #4]	@ (8007920 <__sfp_lock_acquire+0x8>)
 800791a:	f000 b972 	b.w	8007c02 <__retarget_lock_acquire_recursive>
 800791e:	bf00      	nop
 8007920:	20002199 	.word	0x20002199

08007924 <__sfp_lock_release>:
 8007924:	4801      	ldr	r0, [pc, #4]	@ (800792c <__sfp_lock_release+0x8>)
 8007926:	f000 b96d 	b.w	8007c04 <__retarget_lock_release_recursive>
 800792a:	bf00      	nop
 800792c:	20002199 	.word	0x20002199

08007930 <__sinit>:
 8007930:	b510      	push	{r4, lr}
 8007932:	4604      	mov	r4, r0
 8007934:	f7ff fff0 	bl	8007918 <__sfp_lock_acquire>
 8007938:	6a23      	ldr	r3, [r4, #32]
 800793a:	b11b      	cbz	r3, 8007944 <__sinit+0x14>
 800793c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007940:	f7ff bff0 	b.w	8007924 <__sfp_lock_release>
 8007944:	4b04      	ldr	r3, [pc, #16]	@ (8007958 <__sinit+0x28>)
 8007946:	6223      	str	r3, [r4, #32]
 8007948:	4b04      	ldr	r3, [pc, #16]	@ (800795c <__sinit+0x2c>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d1f5      	bne.n	800793c <__sinit+0xc>
 8007950:	f7ff ffc4 	bl	80078dc <global_stdio_init.part.0>
 8007954:	e7f2      	b.n	800793c <__sinit+0xc>
 8007956:	bf00      	nop
 8007958:	0800789d 	.word	0x0800789d
 800795c:	20002190 	.word	0x20002190

08007960 <_fwalk_sglue>:
 8007960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007964:	4607      	mov	r7, r0
 8007966:	4688      	mov	r8, r1
 8007968:	4614      	mov	r4, r2
 800796a:	2600      	movs	r6, #0
 800796c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007970:	f1b9 0901 	subs.w	r9, r9, #1
 8007974:	d505      	bpl.n	8007982 <_fwalk_sglue+0x22>
 8007976:	6824      	ldr	r4, [r4, #0]
 8007978:	2c00      	cmp	r4, #0
 800797a:	d1f7      	bne.n	800796c <_fwalk_sglue+0xc>
 800797c:	4630      	mov	r0, r6
 800797e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007982:	89ab      	ldrh	r3, [r5, #12]
 8007984:	2b01      	cmp	r3, #1
 8007986:	d907      	bls.n	8007998 <_fwalk_sglue+0x38>
 8007988:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800798c:	3301      	adds	r3, #1
 800798e:	d003      	beq.n	8007998 <_fwalk_sglue+0x38>
 8007990:	4629      	mov	r1, r5
 8007992:	4638      	mov	r0, r7
 8007994:	47c0      	blx	r8
 8007996:	4306      	orrs	r6, r0
 8007998:	3568      	adds	r5, #104	@ 0x68
 800799a:	e7e9      	b.n	8007970 <_fwalk_sglue+0x10>

0800799c <putchar>:
 800799c:	4b02      	ldr	r3, [pc, #8]	@ (80079a8 <putchar+0xc>)
 800799e:	4601      	mov	r1, r0
 80079a0:	6818      	ldr	r0, [r3, #0]
 80079a2:	6882      	ldr	r2, [r0, #8]
 80079a4:	f000 bf08 	b.w	80087b8 <_putc_r>
 80079a8:	200000f0 	.word	0x200000f0

080079ac <sniprintf>:
 80079ac:	b40c      	push	{r2, r3}
 80079ae:	b530      	push	{r4, r5, lr}
 80079b0:	4b18      	ldr	r3, [pc, #96]	@ (8007a14 <sniprintf+0x68>)
 80079b2:	1e0c      	subs	r4, r1, #0
 80079b4:	681d      	ldr	r5, [r3, #0]
 80079b6:	b09d      	sub	sp, #116	@ 0x74
 80079b8:	da08      	bge.n	80079cc <sniprintf+0x20>
 80079ba:	238b      	movs	r3, #139	@ 0x8b
 80079bc:	602b      	str	r3, [r5, #0]
 80079be:	f04f 30ff 	mov.w	r0, #4294967295
 80079c2:	b01d      	add	sp, #116	@ 0x74
 80079c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80079c8:	b002      	add	sp, #8
 80079ca:	4770      	bx	lr
 80079cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80079d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80079d4:	f04f 0300 	mov.w	r3, #0
 80079d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80079da:	bf14      	ite	ne
 80079dc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80079e0:	4623      	moveq	r3, r4
 80079e2:	9304      	str	r3, [sp, #16]
 80079e4:	9307      	str	r3, [sp, #28]
 80079e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80079ea:	9002      	str	r0, [sp, #8]
 80079ec:	9006      	str	r0, [sp, #24]
 80079ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80079f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80079f4:	ab21      	add	r3, sp, #132	@ 0x84
 80079f6:	a902      	add	r1, sp, #8
 80079f8:	4628      	mov	r0, r5
 80079fa:	9301      	str	r3, [sp, #4]
 80079fc:	f000 fa66 	bl	8007ecc <_svfiprintf_r>
 8007a00:	1c43      	adds	r3, r0, #1
 8007a02:	bfbc      	itt	lt
 8007a04:	238b      	movlt	r3, #139	@ 0x8b
 8007a06:	602b      	strlt	r3, [r5, #0]
 8007a08:	2c00      	cmp	r4, #0
 8007a0a:	d0da      	beq.n	80079c2 <sniprintf+0x16>
 8007a0c:	9b02      	ldr	r3, [sp, #8]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	701a      	strb	r2, [r3, #0]
 8007a12:	e7d6      	b.n	80079c2 <sniprintf+0x16>
 8007a14:	200000f0 	.word	0x200000f0

08007a18 <__sread>:
 8007a18:	b510      	push	{r4, lr}
 8007a1a:	460c      	mov	r4, r1
 8007a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a20:	f000 f8a0 	bl	8007b64 <_read_r>
 8007a24:	2800      	cmp	r0, #0
 8007a26:	bfab      	itete	ge
 8007a28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007a2a:	89a3      	ldrhlt	r3, [r4, #12]
 8007a2c:	181b      	addge	r3, r3, r0
 8007a2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007a32:	bfac      	ite	ge
 8007a34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007a36:	81a3      	strhlt	r3, [r4, #12]
 8007a38:	bd10      	pop	{r4, pc}

08007a3a <__swrite>:
 8007a3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a3e:	461f      	mov	r7, r3
 8007a40:	898b      	ldrh	r3, [r1, #12]
 8007a42:	05db      	lsls	r3, r3, #23
 8007a44:	4605      	mov	r5, r0
 8007a46:	460c      	mov	r4, r1
 8007a48:	4616      	mov	r6, r2
 8007a4a:	d505      	bpl.n	8007a58 <__swrite+0x1e>
 8007a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a50:	2302      	movs	r3, #2
 8007a52:	2200      	movs	r2, #0
 8007a54:	f000 f874 	bl	8007b40 <_lseek_r>
 8007a58:	89a3      	ldrh	r3, [r4, #12]
 8007a5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a62:	81a3      	strh	r3, [r4, #12]
 8007a64:	4632      	mov	r2, r6
 8007a66:	463b      	mov	r3, r7
 8007a68:	4628      	mov	r0, r5
 8007a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a6e:	f000 b88b 	b.w	8007b88 <_write_r>

08007a72 <__sseek>:
 8007a72:	b510      	push	{r4, lr}
 8007a74:	460c      	mov	r4, r1
 8007a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a7a:	f000 f861 	bl	8007b40 <_lseek_r>
 8007a7e:	1c43      	adds	r3, r0, #1
 8007a80:	89a3      	ldrh	r3, [r4, #12]
 8007a82:	bf15      	itete	ne
 8007a84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a8e:	81a3      	strheq	r3, [r4, #12]
 8007a90:	bf18      	it	ne
 8007a92:	81a3      	strhne	r3, [r4, #12]
 8007a94:	bd10      	pop	{r4, pc}

08007a96 <__sclose>:
 8007a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a9a:	f000 b841 	b.w	8007b20 <_close_r>
	...

08007aa0 <viprintf>:
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	4903      	ldr	r1, [pc, #12]	@ (8007ab0 <viprintf+0x10>)
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	6808      	ldr	r0, [r1, #0]
 8007aa8:	6881      	ldr	r1, [r0, #8]
 8007aaa:	f000 bb35 	b.w	8008118 <_vfiprintf_r>
 8007aae:	bf00      	nop
 8007ab0:	200000f0 	.word	0x200000f0

08007ab4 <memmove>:
 8007ab4:	4288      	cmp	r0, r1
 8007ab6:	b510      	push	{r4, lr}
 8007ab8:	eb01 0402 	add.w	r4, r1, r2
 8007abc:	d902      	bls.n	8007ac4 <memmove+0x10>
 8007abe:	4284      	cmp	r4, r0
 8007ac0:	4623      	mov	r3, r4
 8007ac2:	d807      	bhi.n	8007ad4 <memmove+0x20>
 8007ac4:	1e43      	subs	r3, r0, #1
 8007ac6:	42a1      	cmp	r1, r4
 8007ac8:	d008      	beq.n	8007adc <memmove+0x28>
 8007aca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ace:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ad2:	e7f8      	b.n	8007ac6 <memmove+0x12>
 8007ad4:	4402      	add	r2, r0
 8007ad6:	4601      	mov	r1, r0
 8007ad8:	428a      	cmp	r2, r1
 8007ada:	d100      	bne.n	8007ade <memmove+0x2a>
 8007adc:	bd10      	pop	{r4, pc}
 8007ade:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ae2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ae6:	e7f7      	b.n	8007ad8 <memmove+0x24>

08007ae8 <memset>:
 8007ae8:	4402      	add	r2, r0
 8007aea:	4603      	mov	r3, r0
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d100      	bne.n	8007af2 <memset+0xa>
 8007af0:	4770      	bx	lr
 8007af2:	f803 1b01 	strb.w	r1, [r3], #1
 8007af6:	e7f9      	b.n	8007aec <memset+0x4>

08007af8 <strncpy>:
 8007af8:	b510      	push	{r4, lr}
 8007afa:	3901      	subs	r1, #1
 8007afc:	4603      	mov	r3, r0
 8007afe:	b132      	cbz	r2, 8007b0e <strncpy+0x16>
 8007b00:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007b04:	f803 4b01 	strb.w	r4, [r3], #1
 8007b08:	3a01      	subs	r2, #1
 8007b0a:	2c00      	cmp	r4, #0
 8007b0c:	d1f7      	bne.n	8007afe <strncpy+0x6>
 8007b0e:	441a      	add	r2, r3
 8007b10:	2100      	movs	r1, #0
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d100      	bne.n	8007b18 <strncpy+0x20>
 8007b16:	bd10      	pop	{r4, pc}
 8007b18:	f803 1b01 	strb.w	r1, [r3], #1
 8007b1c:	e7f9      	b.n	8007b12 <strncpy+0x1a>
	...

08007b20 <_close_r>:
 8007b20:	b538      	push	{r3, r4, r5, lr}
 8007b22:	4d06      	ldr	r5, [pc, #24]	@ (8007b3c <_close_r+0x1c>)
 8007b24:	2300      	movs	r3, #0
 8007b26:	4604      	mov	r4, r0
 8007b28:	4608      	mov	r0, r1
 8007b2a:	602b      	str	r3, [r5, #0]
 8007b2c:	f7fc ff37 	bl	800499e <_close>
 8007b30:	1c43      	adds	r3, r0, #1
 8007b32:	d102      	bne.n	8007b3a <_close_r+0x1a>
 8007b34:	682b      	ldr	r3, [r5, #0]
 8007b36:	b103      	cbz	r3, 8007b3a <_close_r+0x1a>
 8007b38:	6023      	str	r3, [r4, #0]
 8007b3a:	bd38      	pop	{r3, r4, r5, pc}
 8007b3c:	20002194 	.word	0x20002194

08007b40 <_lseek_r>:
 8007b40:	b538      	push	{r3, r4, r5, lr}
 8007b42:	4d07      	ldr	r5, [pc, #28]	@ (8007b60 <_lseek_r+0x20>)
 8007b44:	4604      	mov	r4, r0
 8007b46:	4608      	mov	r0, r1
 8007b48:	4611      	mov	r1, r2
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	602a      	str	r2, [r5, #0]
 8007b4e:	461a      	mov	r2, r3
 8007b50:	f7fc ff4c 	bl	80049ec <_lseek>
 8007b54:	1c43      	adds	r3, r0, #1
 8007b56:	d102      	bne.n	8007b5e <_lseek_r+0x1e>
 8007b58:	682b      	ldr	r3, [r5, #0]
 8007b5a:	b103      	cbz	r3, 8007b5e <_lseek_r+0x1e>
 8007b5c:	6023      	str	r3, [r4, #0]
 8007b5e:	bd38      	pop	{r3, r4, r5, pc}
 8007b60:	20002194 	.word	0x20002194

08007b64 <_read_r>:
 8007b64:	b538      	push	{r3, r4, r5, lr}
 8007b66:	4d07      	ldr	r5, [pc, #28]	@ (8007b84 <_read_r+0x20>)
 8007b68:	4604      	mov	r4, r0
 8007b6a:	4608      	mov	r0, r1
 8007b6c:	4611      	mov	r1, r2
 8007b6e:	2200      	movs	r2, #0
 8007b70:	602a      	str	r2, [r5, #0]
 8007b72:	461a      	mov	r2, r3
 8007b74:	f7fc feda 	bl	800492c <_read>
 8007b78:	1c43      	adds	r3, r0, #1
 8007b7a:	d102      	bne.n	8007b82 <_read_r+0x1e>
 8007b7c:	682b      	ldr	r3, [r5, #0]
 8007b7e:	b103      	cbz	r3, 8007b82 <_read_r+0x1e>
 8007b80:	6023      	str	r3, [r4, #0]
 8007b82:	bd38      	pop	{r3, r4, r5, pc}
 8007b84:	20002194 	.word	0x20002194

08007b88 <_write_r>:
 8007b88:	b538      	push	{r3, r4, r5, lr}
 8007b8a:	4d07      	ldr	r5, [pc, #28]	@ (8007ba8 <_write_r+0x20>)
 8007b8c:	4604      	mov	r4, r0
 8007b8e:	4608      	mov	r0, r1
 8007b90:	4611      	mov	r1, r2
 8007b92:	2200      	movs	r2, #0
 8007b94:	602a      	str	r2, [r5, #0]
 8007b96:	461a      	mov	r2, r3
 8007b98:	f7fc fee5 	bl	8004966 <_write>
 8007b9c:	1c43      	adds	r3, r0, #1
 8007b9e:	d102      	bne.n	8007ba6 <_write_r+0x1e>
 8007ba0:	682b      	ldr	r3, [r5, #0]
 8007ba2:	b103      	cbz	r3, 8007ba6 <_write_r+0x1e>
 8007ba4:	6023      	str	r3, [r4, #0]
 8007ba6:	bd38      	pop	{r3, r4, r5, pc}
 8007ba8:	20002194 	.word	0x20002194

08007bac <__errno>:
 8007bac:	4b01      	ldr	r3, [pc, #4]	@ (8007bb4 <__errno+0x8>)
 8007bae:	6818      	ldr	r0, [r3, #0]
 8007bb0:	4770      	bx	lr
 8007bb2:	bf00      	nop
 8007bb4:	200000f0 	.word	0x200000f0

08007bb8 <__libc_init_array>:
 8007bb8:	b570      	push	{r4, r5, r6, lr}
 8007bba:	4d0d      	ldr	r5, [pc, #52]	@ (8007bf0 <__libc_init_array+0x38>)
 8007bbc:	4c0d      	ldr	r4, [pc, #52]	@ (8007bf4 <__libc_init_array+0x3c>)
 8007bbe:	1b64      	subs	r4, r4, r5
 8007bc0:	10a4      	asrs	r4, r4, #2
 8007bc2:	2600      	movs	r6, #0
 8007bc4:	42a6      	cmp	r6, r4
 8007bc6:	d109      	bne.n	8007bdc <__libc_init_array+0x24>
 8007bc8:	4d0b      	ldr	r5, [pc, #44]	@ (8007bf8 <__libc_init_array+0x40>)
 8007bca:	4c0c      	ldr	r4, [pc, #48]	@ (8007bfc <__libc_init_array+0x44>)
 8007bcc:	f000 ff86 	bl	8008adc <_init>
 8007bd0:	1b64      	subs	r4, r4, r5
 8007bd2:	10a4      	asrs	r4, r4, #2
 8007bd4:	2600      	movs	r6, #0
 8007bd6:	42a6      	cmp	r6, r4
 8007bd8:	d105      	bne.n	8007be6 <__libc_init_array+0x2e>
 8007bda:	bd70      	pop	{r4, r5, r6, pc}
 8007bdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007be0:	4798      	blx	r3
 8007be2:	3601      	adds	r6, #1
 8007be4:	e7ee      	b.n	8007bc4 <__libc_init_array+0xc>
 8007be6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bea:	4798      	blx	r3
 8007bec:	3601      	adds	r6, #1
 8007bee:	e7f2      	b.n	8007bd6 <__libc_init_array+0x1e>
 8007bf0:	08008ed8 	.word	0x08008ed8
 8007bf4:	08008ed8 	.word	0x08008ed8
 8007bf8:	08008ed8 	.word	0x08008ed8
 8007bfc:	08008edc 	.word	0x08008edc

08007c00 <__retarget_lock_init_recursive>:
 8007c00:	4770      	bx	lr

08007c02 <__retarget_lock_acquire_recursive>:
 8007c02:	4770      	bx	lr

08007c04 <__retarget_lock_release_recursive>:
 8007c04:	4770      	bx	lr

08007c06 <memcpy>:
 8007c06:	440a      	add	r2, r1
 8007c08:	4291      	cmp	r1, r2
 8007c0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c0e:	d100      	bne.n	8007c12 <memcpy+0xc>
 8007c10:	4770      	bx	lr
 8007c12:	b510      	push	{r4, lr}
 8007c14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c1c:	4291      	cmp	r1, r2
 8007c1e:	d1f9      	bne.n	8007c14 <memcpy+0xe>
 8007c20:	bd10      	pop	{r4, pc}
	...

08007c24 <_free_r>:
 8007c24:	b538      	push	{r3, r4, r5, lr}
 8007c26:	4605      	mov	r5, r0
 8007c28:	2900      	cmp	r1, #0
 8007c2a:	d041      	beq.n	8007cb0 <_free_r+0x8c>
 8007c2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c30:	1f0c      	subs	r4, r1, #4
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	bfb8      	it	lt
 8007c36:	18e4      	addlt	r4, r4, r3
 8007c38:	f000 f8e0 	bl	8007dfc <__malloc_lock>
 8007c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8007cb4 <_free_r+0x90>)
 8007c3e:	6813      	ldr	r3, [r2, #0]
 8007c40:	b933      	cbnz	r3, 8007c50 <_free_r+0x2c>
 8007c42:	6063      	str	r3, [r4, #4]
 8007c44:	6014      	str	r4, [r2, #0]
 8007c46:	4628      	mov	r0, r5
 8007c48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c4c:	f000 b8dc 	b.w	8007e08 <__malloc_unlock>
 8007c50:	42a3      	cmp	r3, r4
 8007c52:	d908      	bls.n	8007c66 <_free_r+0x42>
 8007c54:	6820      	ldr	r0, [r4, #0]
 8007c56:	1821      	adds	r1, r4, r0
 8007c58:	428b      	cmp	r3, r1
 8007c5a:	bf01      	itttt	eq
 8007c5c:	6819      	ldreq	r1, [r3, #0]
 8007c5e:	685b      	ldreq	r3, [r3, #4]
 8007c60:	1809      	addeq	r1, r1, r0
 8007c62:	6021      	streq	r1, [r4, #0]
 8007c64:	e7ed      	b.n	8007c42 <_free_r+0x1e>
 8007c66:	461a      	mov	r2, r3
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	b10b      	cbz	r3, 8007c70 <_free_r+0x4c>
 8007c6c:	42a3      	cmp	r3, r4
 8007c6e:	d9fa      	bls.n	8007c66 <_free_r+0x42>
 8007c70:	6811      	ldr	r1, [r2, #0]
 8007c72:	1850      	adds	r0, r2, r1
 8007c74:	42a0      	cmp	r0, r4
 8007c76:	d10b      	bne.n	8007c90 <_free_r+0x6c>
 8007c78:	6820      	ldr	r0, [r4, #0]
 8007c7a:	4401      	add	r1, r0
 8007c7c:	1850      	adds	r0, r2, r1
 8007c7e:	4283      	cmp	r3, r0
 8007c80:	6011      	str	r1, [r2, #0]
 8007c82:	d1e0      	bne.n	8007c46 <_free_r+0x22>
 8007c84:	6818      	ldr	r0, [r3, #0]
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	6053      	str	r3, [r2, #4]
 8007c8a:	4408      	add	r0, r1
 8007c8c:	6010      	str	r0, [r2, #0]
 8007c8e:	e7da      	b.n	8007c46 <_free_r+0x22>
 8007c90:	d902      	bls.n	8007c98 <_free_r+0x74>
 8007c92:	230c      	movs	r3, #12
 8007c94:	602b      	str	r3, [r5, #0]
 8007c96:	e7d6      	b.n	8007c46 <_free_r+0x22>
 8007c98:	6820      	ldr	r0, [r4, #0]
 8007c9a:	1821      	adds	r1, r4, r0
 8007c9c:	428b      	cmp	r3, r1
 8007c9e:	bf04      	itt	eq
 8007ca0:	6819      	ldreq	r1, [r3, #0]
 8007ca2:	685b      	ldreq	r3, [r3, #4]
 8007ca4:	6063      	str	r3, [r4, #4]
 8007ca6:	bf04      	itt	eq
 8007ca8:	1809      	addeq	r1, r1, r0
 8007caa:	6021      	streq	r1, [r4, #0]
 8007cac:	6054      	str	r4, [r2, #4]
 8007cae:	e7ca      	b.n	8007c46 <_free_r+0x22>
 8007cb0:	bd38      	pop	{r3, r4, r5, pc}
 8007cb2:	bf00      	nop
 8007cb4:	200021a0 	.word	0x200021a0

08007cb8 <sbrk_aligned>:
 8007cb8:	b570      	push	{r4, r5, r6, lr}
 8007cba:	4e0f      	ldr	r6, [pc, #60]	@ (8007cf8 <sbrk_aligned+0x40>)
 8007cbc:	460c      	mov	r4, r1
 8007cbe:	6831      	ldr	r1, [r6, #0]
 8007cc0:	4605      	mov	r5, r0
 8007cc2:	b911      	cbnz	r1, 8007cca <sbrk_aligned+0x12>
 8007cc4:	f000 fe40 	bl	8008948 <_sbrk_r>
 8007cc8:	6030      	str	r0, [r6, #0]
 8007cca:	4621      	mov	r1, r4
 8007ccc:	4628      	mov	r0, r5
 8007cce:	f000 fe3b 	bl	8008948 <_sbrk_r>
 8007cd2:	1c43      	adds	r3, r0, #1
 8007cd4:	d103      	bne.n	8007cde <sbrk_aligned+0x26>
 8007cd6:	f04f 34ff 	mov.w	r4, #4294967295
 8007cda:	4620      	mov	r0, r4
 8007cdc:	bd70      	pop	{r4, r5, r6, pc}
 8007cde:	1cc4      	adds	r4, r0, #3
 8007ce0:	f024 0403 	bic.w	r4, r4, #3
 8007ce4:	42a0      	cmp	r0, r4
 8007ce6:	d0f8      	beq.n	8007cda <sbrk_aligned+0x22>
 8007ce8:	1a21      	subs	r1, r4, r0
 8007cea:	4628      	mov	r0, r5
 8007cec:	f000 fe2c 	bl	8008948 <_sbrk_r>
 8007cf0:	3001      	adds	r0, #1
 8007cf2:	d1f2      	bne.n	8007cda <sbrk_aligned+0x22>
 8007cf4:	e7ef      	b.n	8007cd6 <sbrk_aligned+0x1e>
 8007cf6:	bf00      	nop
 8007cf8:	2000219c 	.word	0x2000219c

08007cfc <_malloc_r>:
 8007cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d00:	1ccd      	adds	r5, r1, #3
 8007d02:	f025 0503 	bic.w	r5, r5, #3
 8007d06:	3508      	adds	r5, #8
 8007d08:	2d0c      	cmp	r5, #12
 8007d0a:	bf38      	it	cc
 8007d0c:	250c      	movcc	r5, #12
 8007d0e:	2d00      	cmp	r5, #0
 8007d10:	4606      	mov	r6, r0
 8007d12:	db01      	blt.n	8007d18 <_malloc_r+0x1c>
 8007d14:	42a9      	cmp	r1, r5
 8007d16:	d904      	bls.n	8007d22 <_malloc_r+0x26>
 8007d18:	230c      	movs	r3, #12
 8007d1a:	6033      	str	r3, [r6, #0]
 8007d1c:	2000      	movs	r0, #0
 8007d1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007df8 <_malloc_r+0xfc>
 8007d26:	f000 f869 	bl	8007dfc <__malloc_lock>
 8007d2a:	f8d8 3000 	ldr.w	r3, [r8]
 8007d2e:	461c      	mov	r4, r3
 8007d30:	bb44      	cbnz	r4, 8007d84 <_malloc_r+0x88>
 8007d32:	4629      	mov	r1, r5
 8007d34:	4630      	mov	r0, r6
 8007d36:	f7ff ffbf 	bl	8007cb8 <sbrk_aligned>
 8007d3a:	1c43      	adds	r3, r0, #1
 8007d3c:	4604      	mov	r4, r0
 8007d3e:	d158      	bne.n	8007df2 <_malloc_r+0xf6>
 8007d40:	f8d8 4000 	ldr.w	r4, [r8]
 8007d44:	4627      	mov	r7, r4
 8007d46:	2f00      	cmp	r7, #0
 8007d48:	d143      	bne.n	8007dd2 <_malloc_r+0xd6>
 8007d4a:	2c00      	cmp	r4, #0
 8007d4c:	d04b      	beq.n	8007de6 <_malloc_r+0xea>
 8007d4e:	6823      	ldr	r3, [r4, #0]
 8007d50:	4639      	mov	r1, r7
 8007d52:	4630      	mov	r0, r6
 8007d54:	eb04 0903 	add.w	r9, r4, r3
 8007d58:	f000 fdf6 	bl	8008948 <_sbrk_r>
 8007d5c:	4581      	cmp	r9, r0
 8007d5e:	d142      	bne.n	8007de6 <_malloc_r+0xea>
 8007d60:	6821      	ldr	r1, [r4, #0]
 8007d62:	1a6d      	subs	r5, r5, r1
 8007d64:	4629      	mov	r1, r5
 8007d66:	4630      	mov	r0, r6
 8007d68:	f7ff ffa6 	bl	8007cb8 <sbrk_aligned>
 8007d6c:	3001      	adds	r0, #1
 8007d6e:	d03a      	beq.n	8007de6 <_malloc_r+0xea>
 8007d70:	6823      	ldr	r3, [r4, #0]
 8007d72:	442b      	add	r3, r5
 8007d74:	6023      	str	r3, [r4, #0]
 8007d76:	f8d8 3000 	ldr.w	r3, [r8]
 8007d7a:	685a      	ldr	r2, [r3, #4]
 8007d7c:	bb62      	cbnz	r2, 8007dd8 <_malloc_r+0xdc>
 8007d7e:	f8c8 7000 	str.w	r7, [r8]
 8007d82:	e00f      	b.n	8007da4 <_malloc_r+0xa8>
 8007d84:	6822      	ldr	r2, [r4, #0]
 8007d86:	1b52      	subs	r2, r2, r5
 8007d88:	d420      	bmi.n	8007dcc <_malloc_r+0xd0>
 8007d8a:	2a0b      	cmp	r2, #11
 8007d8c:	d917      	bls.n	8007dbe <_malloc_r+0xc2>
 8007d8e:	1961      	adds	r1, r4, r5
 8007d90:	42a3      	cmp	r3, r4
 8007d92:	6025      	str	r5, [r4, #0]
 8007d94:	bf18      	it	ne
 8007d96:	6059      	strne	r1, [r3, #4]
 8007d98:	6863      	ldr	r3, [r4, #4]
 8007d9a:	bf08      	it	eq
 8007d9c:	f8c8 1000 	streq.w	r1, [r8]
 8007da0:	5162      	str	r2, [r4, r5]
 8007da2:	604b      	str	r3, [r1, #4]
 8007da4:	4630      	mov	r0, r6
 8007da6:	f000 f82f 	bl	8007e08 <__malloc_unlock>
 8007daa:	f104 000b 	add.w	r0, r4, #11
 8007dae:	1d23      	adds	r3, r4, #4
 8007db0:	f020 0007 	bic.w	r0, r0, #7
 8007db4:	1ac2      	subs	r2, r0, r3
 8007db6:	bf1c      	itt	ne
 8007db8:	1a1b      	subne	r3, r3, r0
 8007dba:	50a3      	strne	r3, [r4, r2]
 8007dbc:	e7af      	b.n	8007d1e <_malloc_r+0x22>
 8007dbe:	6862      	ldr	r2, [r4, #4]
 8007dc0:	42a3      	cmp	r3, r4
 8007dc2:	bf0c      	ite	eq
 8007dc4:	f8c8 2000 	streq.w	r2, [r8]
 8007dc8:	605a      	strne	r2, [r3, #4]
 8007dca:	e7eb      	b.n	8007da4 <_malloc_r+0xa8>
 8007dcc:	4623      	mov	r3, r4
 8007dce:	6864      	ldr	r4, [r4, #4]
 8007dd0:	e7ae      	b.n	8007d30 <_malloc_r+0x34>
 8007dd2:	463c      	mov	r4, r7
 8007dd4:	687f      	ldr	r7, [r7, #4]
 8007dd6:	e7b6      	b.n	8007d46 <_malloc_r+0x4a>
 8007dd8:	461a      	mov	r2, r3
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	42a3      	cmp	r3, r4
 8007dde:	d1fb      	bne.n	8007dd8 <_malloc_r+0xdc>
 8007de0:	2300      	movs	r3, #0
 8007de2:	6053      	str	r3, [r2, #4]
 8007de4:	e7de      	b.n	8007da4 <_malloc_r+0xa8>
 8007de6:	230c      	movs	r3, #12
 8007de8:	6033      	str	r3, [r6, #0]
 8007dea:	4630      	mov	r0, r6
 8007dec:	f000 f80c 	bl	8007e08 <__malloc_unlock>
 8007df0:	e794      	b.n	8007d1c <_malloc_r+0x20>
 8007df2:	6005      	str	r5, [r0, #0]
 8007df4:	e7d6      	b.n	8007da4 <_malloc_r+0xa8>
 8007df6:	bf00      	nop
 8007df8:	200021a0 	.word	0x200021a0

08007dfc <__malloc_lock>:
 8007dfc:	4801      	ldr	r0, [pc, #4]	@ (8007e04 <__malloc_lock+0x8>)
 8007dfe:	f7ff bf00 	b.w	8007c02 <__retarget_lock_acquire_recursive>
 8007e02:	bf00      	nop
 8007e04:	20002198 	.word	0x20002198

08007e08 <__malloc_unlock>:
 8007e08:	4801      	ldr	r0, [pc, #4]	@ (8007e10 <__malloc_unlock+0x8>)
 8007e0a:	f7ff befb 	b.w	8007c04 <__retarget_lock_release_recursive>
 8007e0e:	bf00      	nop
 8007e10:	20002198 	.word	0x20002198

08007e14 <__ssputs_r>:
 8007e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e18:	688e      	ldr	r6, [r1, #8]
 8007e1a:	461f      	mov	r7, r3
 8007e1c:	42be      	cmp	r6, r7
 8007e1e:	680b      	ldr	r3, [r1, #0]
 8007e20:	4682      	mov	sl, r0
 8007e22:	460c      	mov	r4, r1
 8007e24:	4690      	mov	r8, r2
 8007e26:	d82d      	bhi.n	8007e84 <__ssputs_r+0x70>
 8007e28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e30:	d026      	beq.n	8007e80 <__ssputs_r+0x6c>
 8007e32:	6965      	ldr	r5, [r4, #20]
 8007e34:	6909      	ldr	r1, [r1, #16]
 8007e36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e3a:	eba3 0901 	sub.w	r9, r3, r1
 8007e3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e42:	1c7b      	adds	r3, r7, #1
 8007e44:	444b      	add	r3, r9
 8007e46:	106d      	asrs	r5, r5, #1
 8007e48:	429d      	cmp	r5, r3
 8007e4a:	bf38      	it	cc
 8007e4c:	461d      	movcc	r5, r3
 8007e4e:	0553      	lsls	r3, r2, #21
 8007e50:	d527      	bpl.n	8007ea2 <__ssputs_r+0x8e>
 8007e52:	4629      	mov	r1, r5
 8007e54:	f7ff ff52 	bl	8007cfc <_malloc_r>
 8007e58:	4606      	mov	r6, r0
 8007e5a:	b360      	cbz	r0, 8007eb6 <__ssputs_r+0xa2>
 8007e5c:	6921      	ldr	r1, [r4, #16]
 8007e5e:	464a      	mov	r2, r9
 8007e60:	f7ff fed1 	bl	8007c06 <memcpy>
 8007e64:	89a3      	ldrh	r3, [r4, #12]
 8007e66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e6e:	81a3      	strh	r3, [r4, #12]
 8007e70:	6126      	str	r6, [r4, #16]
 8007e72:	6165      	str	r5, [r4, #20]
 8007e74:	444e      	add	r6, r9
 8007e76:	eba5 0509 	sub.w	r5, r5, r9
 8007e7a:	6026      	str	r6, [r4, #0]
 8007e7c:	60a5      	str	r5, [r4, #8]
 8007e7e:	463e      	mov	r6, r7
 8007e80:	42be      	cmp	r6, r7
 8007e82:	d900      	bls.n	8007e86 <__ssputs_r+0x72>
 8007e84:	463e      	mov	r6, r7
 8007e86:	6820      	ldr	r0, [r4, #0]
 8007e88:	4632      	mov	r2, r6
 8007e8a:	4641      	mov	r1, r8
 8007e8c:	f7ff fe12 	bl	8007ab4 <memmove>
 8007e90:	68a3      	ldr	r3, [r4, #8]
 8007e92:	1b9b      	subs	r3, r3, r6
 8007e94:	60a3      	str	r3, [r4, #8]
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	4433      	add	r3, r6
 8007e9a:	6023      	str	r3, [r4, #0]
 8007e9c:	2000      	movs	r0, #0
 8007e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ea2:	462a      	mov	r2, r5
 8007ea4:	f000 fd60 	bl	8008968 <_realloc_r>
 8007ea8:	4606      	mov	r6, r0
 8007eaa:	2800      	cmp	r0, #0
 8007eac:	d1e0      	bne.n	8007e70 <__ssputs_r+0x5c>
 8007eae:	6921      	ldr	r1, [r4, #16]
 8007eb0:	4650      	mov	r0, sl
 8007eb2:	f7ff feb7 	bl	8007c24 <_free_r>
 8007eb6:	230c      	movs	r3, #12
 8007eb8:	f8ca 3000 	str.w	r3, [sl]
 8007ebc:	89a3      	ldrh	r3, [r4, #12]
 8007ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ec2:	81a3      	strh	r3, [r4, #12]
 8007ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec8:	e7e9      	b.n	8007e9e <__ssputs_r+0x8a>
	...

08007ecc <_svfiprintf_r>:
 8007ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed0:	4698      	mov	r8, r3
 8007ed2:	898b      	ldrh	r3, [r1, #12]
 8007ed4:	061b      	lsls	r3, r3, #24
 8007ed6:	b09d      	sub	sp, #116	@ 0x74
 8007ed8:	4607      	mov	r7, r0
 8007eda:	460d      	mov	r5, r1
 8007edc:	4614      	mov	r4, r2
 8007ede:	d510      	bpl.n	8007f02 <_svfiprintf_r+0x36>
 8007ee0:	690b      	ldr	r3, [r1, #16]
 8007ee2:	b973      	cbnz	r3, 8007f02 <_svfiprintf_r+0x36>
 8007ee4:	2140      	movs	r1, #64	@ 0x40
 8007ee6:	f7ff ff09 	bl	8007cfc <_malloc_r>
 8007eea:	6028      	str	r0, [r5, #0]
 8007eec:	6128      	str	r0, [r5, #16]
 8007eee:	b930      	cbnz	r0, 8007efe <_svfiprintf_r+0x32>
 8007ef0:	230c      	movs	r3, #12
 8007ef2:	603b      	str	r3, [r7, #0]
 8007ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef8:	b01d      	add	sp, #116	@ 0x74
 8007efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007efe:	2340      	movs	r3, #64	@ 0x40
 8007f00:	616b      	str	r3, [r5, #20]
 8007f02:	2300      	movs	r3, #0
 8007f04:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f06:	2320      	movs	r3, #32
 8007f08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f10:	2330      	movs	r3, #48	@ 0x30
 8007f12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80080b0 <_svfiprintf_r+0x1e4>
 8007f16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f1a:	f04f 0901 	mov.w	r9, #1
 8007f1e:	4623      	mov	r3, r4
 8007f20:	469a      	mov	sl, r3
 8007f22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f26:	b10a      	cbz	r2, 8007f2c <_svfiprintf_r+0x60>
 8007f28:	2a25      	cmp	r2, #37	@ 0x25
 8007f2a:	d1f9      	bne.n	8007f20 <_svfiprintf_r+0x54>
 8007f2c:	ebba 0b04 	subs.w	fp, sl, r4
 8007f30:	d00b      	beq.n	8007f4a <_svfiprintf_r+0x7e>
 8007f32:	465b      	mov	r3, fp
 8007f34:	4622      	mov	r2, r4
 8007f36:	4629      	mov	r1, r5
 8007f38:	4638      	mov	r0, r7
 8007f3a:	f7ff ff6b 	bl	8007e14 <__ssputs_r>
 8007f3e:	3001      	adds	r0, #1
 8007f40:	f000 80a7 	beq.w	8008092 <_svfiprintf_r+0x1c6>
 8007f44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f46:	445a      	add	r2, fp
 8007f48:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f4a:	f89a 3000 	ldrb.w	r3, [sl]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	f000 809f 	beq.w	8008092 <_svfiprintf_r+0x1c6>
 8007f54:	2300      	movs	r3, #0
 8007f56:	f04f 32ff 	mov.w	r2, #4294967295
 8007f5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f5e:	f10a 0a01 	add.w	sl, sl, #1
 8007f62:	9304      	str	r3, [sp, #16]
 8007f64:	9307      	str	r3, [sp, #28]
 8007f66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f6c:	4654      	mov	r4, sl
 8007f6e:	2205      	movs	r2, #5
 8007f70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f74:	484e      	ldr	r0, [pc, #312]	@ (80080b0 <_svfiprintf_r+0x1e4>)
 8007f76:	f7f8 f92b 	bl	80001d0 <memchr>
 8007f7a:	9a04      	ldr	r2, [sp, #16]
 8007f7c:	b9d8      	cbnz	r0, 8007fb6 <_svfiprintf_r+0xea>
 8007f7e:	06d0      	lsls	r0, r2, #27
 8007f80:	bf44      	itt	mi
 8007f82:	2320      	movmi	r3, #32
 8007f84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f88:	0711      	lsls	r1, r2, #28
 8007f8a:	bf44      	itt	mi
 8007f8c:	232b      	movmi	r3, #43	@ 0x2b
 8007f8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f92:	f89a 3000 	ldrb.w	r3, [sl]
 8007f96:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f98:	d015      	beq.n	8007fc6 <_svfiprintf_r+0xfa>
 8007f9a:	9a07      	ldr	r2, [sp, #28]
 8007f9c:	4654      	mov	r4, sl
 8007f9e:	2000      	movs	r0, #0
 8007fa0:	f04f 0c0a 	mov.w	ip, #10
 8007fa4:	4621      	mov	r1, r4
 8007fa6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007faa:	3b30      	subs	r3, #48	@ 0x30
 8007fac:	2b09      	cmp	r3, #9
 8007fae:	d94b      	bls.n	8008048 <_svfiprintf_r+0x17c>
 8007fb0:	b1b0      	cbz	r0, 8007fe0 <_svfiprintf_r+0x114>
 8007fb2:	9207      	str	r2, [sp, #28]
 8007fb4:	e014      	b.n	8007fe0 <_svfiprintf_r+0x114>
 8007fb6:	eba0 0308 	sub.w	r3, r0, r8
 8007fba:	fa09 f303 	lsl.w	r3, r9, r3
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	9304      	str	r3, [sp, #16]
 8007fc2:	46a2      	mov	sl, r4
 8007fc4:	e7d2      	b.n	8007f6c <_svfiprintf_r+0xa0>
 8007fc6:	9b03      	ldr	r3, [sp, #12]
 8007fc8:	1d19      	adds	r1, r3, #4
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	9103      	str	r1, [sp, #12]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	bfbb      	ittet	lt
 8007fd2:	425b      	neglt	r3, r3
 8007fd4:	f042 0202 	orrlt.w	r2, r2, #2
 8007fd8:	9307      	strge	r3, [sp, #28]
 8007fda:	9307      	strlt	r3, [sp, #28]
 8007fdc:	bfb8      	it	lt
 8007fde:	9204      	strlt	r2, [sp, #16]
 8007fe0:	7823      	ldrb	r3, [r4, #0]
 8007fe2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007fe4:	d10a      	bne.n	8007ffc <_svfiprintf_r+0x130>
 8007fe6:	7863      	ldrb	r3, [r4, #1]
 8007fe8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fea:	d132      	bne.n	8008052 <_svfiprintf_r+0x186>
 8007fec:	9b03      	ldr	r3, [sp, #12]
 8007fee:	1d1a      	adds	r2, r3, #4
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	9203      	str	r2, [sp, #12]
 8007ff4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ff8:	3402      	adds	r4, #2
 8007ffa:	9305      	str	r3, [sp, #20]
 8007ffc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80080c0 <_svfiprintf_r+0x1f4>
 8008000:	7821      	ldrb	r1, [r4, #0]
 8008002:	2203      	movs	r2, #3
 8008004:	4650      	mov	r0, sl
 8008006:	f7f8 f8e3 	bl	80001d0 <memchr>
 800800a:	b138      	cbz	r0, 800801c <_svfiprintf_r+0x150>
 800800c:	9b04      	ldr	r3, [sp, #16]
 800800e:	eba0 000a 	sub.w	r0, r0, sl
 8008012:	2240      	movs	r2, #64	@ 0x40
 8008014:	4082      	lsls	r2, r0
 8008016:	4313      	orrs	r3, r2
 8008018:	3401      	adds	r4, #1
 800801a:	9304      	str	r3, [sp, #16]
 800801c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008020:	4824      	ldr	r0, [pc, #144]	@ (80080b4 <_svfiprintf_r+0x1e8>)
 8008022:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008026:	2206      	movs	r2, #6
 8008028:	f7f8 f8d2 	bl	80001d0 <memchr>
 800802c:	2800      	cmp	r0, #0
 800802e:	d036      	beq.n	800809e <_svfiprintf_r+0x1d2>
 8008030:	4b21      	ldr	r3, [pc, #132]	@ (80080b8 <_svfiprintf_r+0x1ec>)
 8008032:	bb1b      	cbnz	r3, 800807c <_svfiprintf_r+0x1b0>
 8008034:	9b03      	ldr	r3, [sp, #12]
 8008036:	3307      	adds	r3, #7
 8008038:	f023 0307 	bic.w	r3, r3, #7
 800803c:	3308      	adds	r3, #8
 800803e:	9303      	str	r3, [sp, #12]
 8008040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008042:	4433      	add	r3, r6
 8008044:	9309      	str	r3, [sp, #36]	@ 0x24
 8008046:	e76a      	b.n	8007f1e <_svfiprintf_r+0x52>
 8008048:	fb0c 3202 	mla	r2, ip, r2, r3
 800804c:	460c      	mov	r4, r1
 800804e:	2001      	movs	r0, #1
 8008050:	e7a8      	b.n	8007fa4 <_svfiprintf_r+0xd8>
 8008052:	2300      	movs	r3, #0
 8008054:	3401      	adds	r4, #1
 8008056:	9305      	str	r3, [sp, #20]
 8008058:	4619      	mov	r1, r3
 800805a:	f04f 0c0a 	mov.w	ip, #10
 800805e:	4620      	mov	r0, r4
 8008060:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008064:	3a30      	subs	r2, #48	@ 0x30
 8008066:	2a09      	cmp	r2, #9
 8008068:	d903      	bls.n	8008072 <_svfiprintf_r+0x1a6>
 800806a:	2b00      	cmp	r3, #0
 800806c:	d0c6      	beq.n	8007ffc <_svfiprintf_r+0x130>
 800806e:	9105      	str	r1, [sp, #20]
 8008070:	e7c4      	b.n	8007ffc <_svfiprintf_r+0x130>
 8008072:	fb0c 2101 	mla	r1, ip, r1, r2
 8008076:	4604      	mov	r4, r0
 8008078:	2301      	movs	r3, #1
 800807a:	e7f0      	b.n	800805e <_svfiprintf_r+0x192>
 800807c:	ab03      	add	r3, sp, #12
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	462a      	mov	r2, r5
 8008082:	4b0e      	ldr	r3, [pc, #56]	@ (80080bc <_svfiprintf_r+0x1f0>)
 8008084:	a904      	add	r1, sp, #16
 8008086:	4638      	mov	r0, r7
 8008088:	f3af 8000 	nop.w
 800808c:	1c42      	adds	r2, r0, #1
 800808e:	4606      	mov	r6, r0
 8008090:	d1d6      	bne.n	8008040 <_svfiprintf_r+0x174>
 8008092:	89ab      	ldrh	r3, [r5, #12]
 8008094:	065b      	lsls	r3, r3, #25
 8008096:	f53f af2d 	bmi.w	8007ef4 <_svfiprintf_r+0x28>
 800809a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800809c:	e72c      	b.n	8007ef8 <_svfiprintf_r+0x2c>
 800809e:	ab03      	add	r3, sp, #12
 80080a0:	9300      	str	r3, [sp, #0]
 80080a2:	462a      	mov	r2, r5
 80080a4:	4b05      	ldr	r3, [pc, #20]	@ (80080bc <_svfiprintf_r+0x1f0>)
 80080a6:	a904      	add	r1, sp, #16
 80080a8:	4638      	mov	r0, r7
 80080aa:	f000 f9bb 	bl	8008424 <_printf_i>
 80080ae:	e7ed      	b.n	800808c <_svfiprintf_r+0x1c0>
 80080b0:	08008e9c 	.word	0x08008e9c
 80080b4:	08008ea6 	.word	0x08008ea6
 80080b8:	00000000 	.word	0x00000000
 80080bc:	08007e15 	.word	0x08007e15
 80080c0:	08008ea2 	.word	0x08008ea2

080080c4 <__sfputc_r>:
 80080c4:	6893      	ldr	r3, [r2, #8]
 80080c6:	3b01      	subs	r3, #1
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	b410      	push	{r4}
 80080cc:	6093      	str	r3, [r2, #8]
 80080ce:	da08      	bge.n	80080e2 <__sfputc_r+0x1e>
 80080d0:	6994      	ldr	r4, [r2, #24]
 80080d2:	42a3      	cmp	r3, r4
 80080d4:	db01      	blt.n	80080da <__sfputc_r+0x16>
 80080d6:	290a      	cmp	r1, #10
 80080d8:	d103      	bne.n	80080e2 <__sfputc_r+0x1e>
 80080da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080de:	f000 bb9f 	b.w	8008820 <__swbuf_r>
 80080e2:	6813      	ldr	r3, [r2, #0]
 80080e4:	1c58      	adds	r0, r3, #1
 80080e6:	6010      	str	r0, [r2, #0]
 80080e8:	7019      	strb	r1, [r3, #0]
 80080ea:	4608      	mov	r0, r1
 80080ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <__sfputs_r>:
 80080f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080f4:	4606      	mov	r6, r0
 80080f6:	460f      	mov	r7, r1
 80080f8:	4614      	mov	r4, r2
 80080fa:	18d5      	adds	r5, r2, r3
 80080fc:	42ac      	cmp	r4, r5
 80080fe:	d101      	bne.n	8008104 <__sfputs_r+0x12>
 8008100:	2000      	movs	r0, #0
 8008102:	e007      	b.n	8008114 <__sfputs_r+0x22>
 8008104:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008108:	463a      	mov	r2, r7
 800810a:	4630      	mov	r0, r6
 800810c:	f7ff ffda 	bl	80080c4 <__sfputc_r>
 8008110:	1c43      	adds	r3, r0, #1
 8008112:	d1f3      	bne.n	80080fc <__sfputs_r+0xa>
 8008114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008118 <_vfiprintf_r>:
 8008118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800811c:	460d      	mov	r5, r1
 800811e:	b09d      	sub	sp, #116	@ 0x74
 8008120:	4614      	mov	r4, r2
 8008122:	4698      	mov	r8, r3
 8008124:	4606      	mov	r6, r0
 8008126:	b118      	cbz	r0, 8008130 <_vfiprintf_r+0x18>
 8008128:	6a03      	ldr	r3, [r0, #32]
 800812a:	b90b      	cbnz	r3, 8008130 <_vfiprintf_r+0x18>
 800812c:	f7ff fc00 	bl	8007930 <__sinit>
 8008130:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008132:	07d9      	lsls	r1, r3, #31
 8008134:	d405      	bmi.n	8008142 <_vfiprintf_r+0x2a>
 8008136:	89ab      	ldrh	r3, [r5, #12]
 8008138:	059a      	lsls	r2, r3, #22
 800813a:	d402      	bmi.n	8008142 <_vfiprintf_r+0x2a>
 800813c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800813e:	f7ff fd60 	bl	8007c02 <__retarget_lock_acquire_recursive>
 8008142:	89ab      	ldrh	r3, [r5, #12]
 8008144:	071b      	lsls	r3, r3, #28
 8008146:	d501      	bpl.n	800814c <_vfiprintf_r+0x34>
 8008148:	692b      	ldr	r3, [r5, #16]
 800814a:	b99b      	cbnz	r3, 8008174 <_vfiprintf_r+0x5c>
 800814c:	4629      	mov	r1, r5
 800814e:	4630      	mov	r0, r6
 8008150:	f000 fba4 	bl	800889c <__swsetup_r>
 8008154:	b170      	cbz	r0, 8008174 <_vfiprintf_r+0x5c>
 8008156:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008158:	07dc      	lsls	r4, r3, #31
 800815a:	d504      	bpl.n	8008166 <_vfiprintf_r+0x4e>
 800815c:	f04f 30ff 	mov.w	r0, #4294967295
 8008160:	b01d      	add	sp, #116	@ 0x74
 8008162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008166:	89ab      	ldrh	r3, [r5, #12]
 8008168:	0598      	lsls	r0, r3, #22
 800816a:	d4f7      	bmi.n	800815c <_vfiprintf_r+0x44>
 800816c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800816e:	f7ff fd49 	bl	8007c04 <__retarget_lock_release_recursive>
 8008172:	e7f3      	b.n	800815c <_vfiprintf_r+0x44>
 8008174:	2300      	movs	r3, #0
 8008176:	9309      	str	r3, [sp, #36]	@ 0x24
 8008178:	2320      	movs	r3, #32
 800817a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800817e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008182:	2330      	movs	r3, #48	@ 0x30
 8008184:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008334 <_vfiprintf_r+0x21c>
 8008188:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800818c:	f04f 0901 	mov.w	r9, #1
 8008190:	4623      	mov	r3, r4
 8008192:	469a      	mov	sl, r3
 8008194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008198:	b10a      	cbz	r2, 800819e <_vfiprintf_r+0x86>
 800819a:	2a25      	cmp	r2, #37	@ 0x25
 800819c:	d1f9      	bne.n	8008192 <_vfiprintf_r+0x7a>
 800819e:	ebba 0b04 	subs.w	fp, sl, r4
 80081a2:	d00b      	beq.n	80081bc <_vfiprintf_r+0xa4>
 80081a4:	465b      	mov	r3, fp
 80081a6:	4622      	mov	r2, r4
 80081a8:	4629      	mov	r1, r5
 80081aa:	4630      	mov	r0, r6
 80081ac:	f7ff ffa1 	bl	80080f2 <__sfputs_r>
 80081b0:	3001      	adds	r0, #1
 80081b2:	f000 80a7 	beq.w	8008304 <_vfiprintf_r+0x1ec>
 80081b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081b8:	445a      	add	r2, fp
 80081ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80081bc:	f89a 3000 	ldrb.w	r3, [sl]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	f000 809f 	beq.w	8008304 <_vfiprintf_r+0x1ec>
 80081c6:	2300      	movs	r3, #0
 80081c8:	f04f 32ff 	mov.w	r2, #4294967295
 80081cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081d0:	f10a 0a01 	add.w	sl, sl, #1
 80081d4:	9304      	str	r3, [sp, #16]
 80081d6:	9307      	str	r3, [sp, #28]
 80081d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80081de:	4654      	mov	r4, sl
 80081e0:	2205      	movs	r2, #5
 80081e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081e6:	4853      	ldr	r0, [pc, #332]	@ (8008334 <_vfiprintf_r+0x21c>)
 80081e8:	f7f7 fff2 	bl	80001d0 <memchr>
 80081ec:	9a04      	ldr	r2, [sp, #16]
 80081ee:	b9d8      	cbnz	r0, 8008228 <_vfiprintf_r+0x110>
 80081f0:	06d1      	lsls	r1, r2, #27
 80081f2:	bf44      	itt	mi
 80081f4:	2320      	movmi	r3, #32
 80081f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081fa:	0713      	lsls	r3, r2, #28
 80081fc:	bf44      	itt	mi
 80081fe:	232b      	movmi	r3, #43	@ 0x2b
 8008200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008204:	f89a 3000 	ldrb.w	r3, [sl]
 8008208:	2b2a      	cmp	r3, #42	@ 0x2a
 800820a:	d015      	beq.n	8008238 <_vfiprintf_r+0x120>
 800820c:	9a07      	ldr	r2, [sp, #28]
 800820e:	4654      	mov	r4, sl
 8008210:	2000      	movs	r0, #0
 8008212:	f04f 0c0a 	mov.w	ip, #10
 8008216:	4621      	mov	r1, r4
 8008218:	f811 3b01 	ldrb.w	r3, [r1], #1
 800821c:	3b30      	subs	r3, #48	@ 0x30
 800821e:	2b09      	cmp	r3, #9
 8008220:	d94b      	bls.n	80082ba <_vfiprintf_r+0x1a2>
 8008222:	b1b0      	cbz	r0, 8008252 <_vfiprintf_r+0x13a>
 8008224:	9207      	str	r2, [sp, #28]
 8008226:	e014      	b.n	8008252 <_vfiprintf_r+0x13a>
 8008228:	eba0 0308 	sub.w	r3, r0, r8
 800822c:	fa09 f303 	lsl.w	r3, r9, r3
 8008230:	4313      	orrs	r3, r2
 8008232:	9304      	str	r3, [sp, #16]
 8008234:	46a2      	mov	sl, r4
 8008236:	e7d2      	b.n	80081de <_vfiprintf_r+0xc6>
 8008238:	9b03      	ldr	r3, [sp, #12]
 800823a:	1d19      	adds	r1, r3, #4
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	9103      	str	r1, [sp, #12]
 8008240:	2b00      	cmp	r3, #0
 8008242:	bfbb      	ittet	lt
 8008244:	425b      	neglt	r3, r3
 8008246:	f042 0202 	orrlt.w	r2, r2, #2
 800824a:	9307      	strge	r3, [sp, #28]
 800824c:	9307      	strlt	r3, [sp, #28]
 800824e:	bfb8      	it	lt
 8008250:	9204      	strlt	r2, [sp, #16]
 8008252:	7823      	ldrb	r3, [r4, #0]
 8008254:	2b2e      	cmp	r3, #46	@ 0x2e
 8008256:	d10a      	bne.n	800826e <_vfiprintf_r+0x156>
 8008258:	7863      	ldrb	r3, [r4, #1]
 800825a:	2b2a      	cmp	r3, #42	@ 0x2a
 800825c:	d132      	bne.n	80082c4 <_vfiprintf_r+0x1ac>
 800825e:	9b03      	ldr	r3, [sp, #12]
 8008260:	1d1a      	adds	r2, r3, #4
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	9203      	str	r2, [sp, #12]
 8008266:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800826a:	3402      	adds	r4, #2
 800826c:	9305      	str	r3, [sp, #20]
 800826e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008344 <_vfiprintf_r+0x22c>
 8008272:	7821      	ldrb	r1, [r4, #0]
 8008274:	2203      	movs	r2, #3
 8008276:	4650      	mov	r0, sl
 8008278:	f7f7 ffaa 	bl	80001d0 <memchr>
 800827c:	b138      	cbz	r0, 800828e <_vfiprintf_r+0x176>
 800827e:	9b04      	ldr	r3, [sp, #16]
 8008280:	eba0 000a 	sub.w	r0, r0, sl
 8008284:	2240      	movs	r2, #64	@ 0x40
 8008286:	4082      	lsls	r2, r0
 8008288:	4313      	orrs	r3, r2
 800828a:	3401      	adds	r4, #1
 800828c:	9304      	str	r3, [sp, #16]
 800828e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008292:	4829      	ldr	r0, [pc, #164]	@ (8008338 <_vfiprintf_r+0x220>)
 8008294:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008298:	2206      	movs	r2, #6
 800829a:	f7f7 ff99 	bl	80001d0 <memchr>
 800829e:	2800      	cmp	r0, #0
 80082a0:	d03f      	beq.n	8008322 <_vfiprintf_r+0x20a>
 80082a2:	4b26      	ldr	r3, [pc, #152]	@ (800833c <_vfiprintf_r+0x224>)
 80082a4:	bb1b      	cbnz	r3, 80082ee <_vfiprintf_r+0x1d6>
 80082a6:	9b03      	ldr	r3, [sp, #12]
 80082a8:	3307      	adds	r3, #7
 80082aa:	f023 0307 	bic.w	r3, r3, #7
 80082ae:	3308      	adds	r3, #8
 80082b0:	9303      	str	r3, [sp, #12]
 80082b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082b4:	443b      	add	r3, r7
 80082b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80082b8:	e76a      	b.n	8008190 <_vfiprintf_r+0x78>
 80082ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80082be:	460c      	mov	r4, r1
 80082c0:	2001      	movs	r0, #1
 80082c2:	e7a8      	b.n	8008216 <_vfiprintf_r+0xfe>
 80082c4:	2300      	movs	r3, #0
 80082c6:	3401      	adds	r4, #1
 80082c8:	9305      	str	r3, [sp, #20]
 80082ca:	4619      	mov	r1, r3
 80082cc:	f04f 0c0a 	mov.w	ip, #10
 80082d0:	4620      	mov	r0, r4
 80082d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082d6:	3a30      	subs	r2, #48	@ 0x30
 80082d8:	2a09      	cmp	r2, #9
 80082da:	d903      	bls.n	80082e4 <_vfiprintf_r+0x1cc>
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d0c6      	beq.n	800826e <_vfiprintf_r+0x156>
 80082e0:	9105      	str	r1, [sp, #20]
 80082e2:	e7c4      	b.n	800826e <_vfiprintf_r+0x156>
 80082e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80082e8:	4604      	mov	r4, r0
 80082ea:	2301      	movs	r3, #1
 80082ec:	e7f0      	b.n	80082d0 <_vfiprintf_r+0x1b8>
 80082ee:	ab03      	add	r3, sp, #12
 80082f0:	9300      	str	r3, [sp, #0]
 80082f2:	462a      	mov	r2, r5
 80082f4:	4b12      	ldr	r3, [pc, #72]	@ (8008340 <_vfiprintf_r+0x228>)
 80082f6:	a904      	add	r1, sp, #16
 80082f8:	4630      	mov	r0, r6
 80082fa:	f3af 8000 	nop.w
 80082fe:	4607      	mov	r7, r0
 8008300:	1c78      	adds	r0, r7, #1
 8008302:	d1d6      	bne.n	80082b2 <_vfiprintf_r+0x19a>
 8008304:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008306:	07d9      	lsls	r1, r3, #31
 8008308:	d405      	bmi.n	8008316 <_vfiprintf_r+0x1fe>
 800830a:	89ab      	ldrh	r3, [r5, #12]
 800830c:	059a      	lsls	r2, r3, #22
 800830e:	d402      	bmi.n	8008316 <_vfiprintf_r+0x1fe>
 8008310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008312:	f7ff fc77 	bl	8007c04 <__retarget_lock_release_recursive>
 8008316:	89ab      	ldrh	r3, [r5, #12]
 8008318:	065b      	lsls	r3, r3, #25
 800831a:	f53f af1f 	bmi.w	800815c <_vfiprintf_r+0x44>
 800831e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008320:	e71e      	b.n	8008160 <_vfiprintf_r+0x48>
 8008322:	ab03      	add	r3, sp, #12
 8008324:	9300      	str	r3, [sp, #0]
 8008326:	462a      	mov	r2, r5
 8008328:	4b05      	ldr	r3, [pc, #20]	@ (8008340 <_vfiprintf_r+0x228>)
 800832a:	a904      	add	r1, sp, #16
 800832c:	4630      	mov	r0, r6
 800832e:	f000 f879 	bl	8008424 <_printf_i>
 8008332:	e7e4      	b.n	80082fe <_vfiprintf_r+0x1e6>
 8008334:	08008e9c 	.word	0x08008e9c
 8008338:	08008ea6 	.word	0x08008ea6
 800833c:	00000000 	.word	0x00000000
 8008340:	080080f3 	.word	0x080080f3
 8008344:	08008ea2 	.word	0x08008ea2

08008348 <_printf_common>:
 8008348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800834c:	4616      	mov	r6, r2
 800834e:	4698      	mov	r8, r3
 8008350:	688a      	ldr	r2, [r1, #8]
 8008352:	690b      	ldr	r3, [r1, #16]
 8008354:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008358:	4293      	cmp	r3, r2
 800835a:	bfb8      	it	lt
 800835c:	4613      	movlt	r3, r2
 800835e:	6033      	str	r3, [r6, #0]
 8008360:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008364:	4607      	mov	r7, r0
 8008366:	460c      	mov	r4, r1
 8008368:	b10a      	cbz	r2, 800836e <_printf_common+0x26>
 800836a:	3301      	adds	r3, #1
 800836c:	6033      	str	r3, [r6, #0]
 800836e:	6823      	ldr	r3, [r4, #0]
 8008370:	0699      	lsls	r1, r3, #26
 8008372:	bf42      	ittt	mi
 8008374:	6833      	ldrmi	r3, [r6, #0]
 8008376:	3302      	addmi	r3, #2
 8008378:	6033      	strmi	r3, [r6, #0]
 800837a:	6825      	ldr	r5, [r4, #0]
 800837c:	f015 0506 	ands.w	r5, r5, #6
 8008380:	d106      	bne.n	8008390 <_printf_common+0x48>
 8008382:	f104 0a19 	add.w	sl, r4, #25
 8008386:	68e3      	ldr	r3, [r4, #12]
 8008388:	6832      	ldr	r2, [r6, #0]
 800838a:	1a9b      	subs	r3, r3, r2
 800838c:	42ab      	cmp	r3, r5
 800838e:	dc26      	bgt.n	80083de <_printf_common+0x96>
 8008390:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008394:	6822      	ldr	r2, [r4, #0]
 8008396:	3b00      	subs	r3, #0
 8008398:	bf18      	it	ne
 800839a:	2301      	movne	r3, #1
 800839c:	0692      	lsls	r2, r2, #26
 800839e:	d42b      	bmi.n	80083f8 <_printf_common+0xb0>
 80083a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80083a4:	4641      	mov	r1, r8
 80083a6:	4638      	mov	r0, r7
 80083a8:	47c8      	blx	r9
 80083aa:	3001      	adds	r0, #1
 80083ac:	d01e      	beq.n	80083ec <_printf_common+0xa4>
 80083ae:	6823      	ldr	r3, [r4, #0]
 80083b0:	6922      	ldr	r2, [r4, #16]
 80083b2:	f003 0306 	and.w	r3, r3, #6
 80083b6:	2b04      	cmp	r3, #4
 80083b8:	bf02      	ittt	eq
 80083ba:	68e5      	ldreq	r5, [r4, #12]
 80083bc:	6833      	ldreq	r3, [r6, #0]
 80083be:	1aed      	subeq	r5, r5, r3
 80083c0:	68a3      	ldr	r3, [r4, #8]
 80083c2:	bf0c      	ite	eq
 80083c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80083c8:	2500      	movne	r5, #0
 80083ca:	4293      	cmp	r3, r2
 80083cc:	bfc4      	itt	gt
 80083ce:	1a9b      	subgt	r3, r3, r2
 80083d0:	18ed      	addgt	r5, r5, r3
 80083d2:	2600      	movs	r6, #0
 80083d4:	341a      	adds	r4, #26
 80083d6:	42b5      	cmp	r5, r6
 80083d8:	d11a      	bne.n	8008410 <_printf_common+0xc8>
 80083da:	2000      	movs	r0, #0
 80083dc:	e008      	b.n	80083f0 <_printf_common+0xa8>
 80083de:	2301      	movs	r3, #1
 80083e0:	4652      	mov	r2, sl
 80083e2:	4641      	mov	r1, r8
 80083e4:	4638      	mov	r0, r7
 80083e6:	47c8      	blx	r9
 80083e8:	3001      	adds	r0, #1
 80083ea:	d103      	bne.n	80083f4 <_printf_common+0xac>
 80083ec:	f04f 30ff 	mov.w	r0, #4294967295
 80083f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083f4:	3501      	adds	r5, #1
 80083f6:	e7c6      	b.n	8008386 <_printf_common+0x3e>
 80083f8:	18e1      	adds	r1, r4, r3
 80083fa:	1c5a      	adds	r2, r3, #1
 80083fc:	2030      	movs	r0, #48	@ 0x30
 80083fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008402:	4422      	add	r2, r4
 8008404:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008408:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800840c:	3302      	adds	r3, #2
 800840e:	e7c7      	b.n	80083a0 <_printf_common+0x58>
 8008410:	2301      	movs	r3, #1
 8008412:	4622      	mov	r2, r4
 8008414:	4641      	mov	r1, r8
 8008416:	4638      	mov	r0, r7
 8008418:	47c8      	blx	r9
 800841a:	3001      	adds	r0, #1
 800841c:	d0e6      	beq.n	80083ec <_printf_common+0xa4>
 800841e:	3601      	adds	r6, #1
 8008420:	e7d9      	b.n	80083d6 <_printf_common+0x8e>
	...

08008424 <_printf_i>:
 8008424:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008428:	7e0f      	ldrb	r7, [r1, #24]
 800842a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800842c:	2f78      	cmp	r7, #120	@ 0x78
 800842e:	4691      	mov	r9, r2
 8008430:	4680      	mov	r8, r0
 8008432:	460c      	mov	r4, r1
 8008434:	469a      	mov	sl, r3
 8008436:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800843a:	d807      	bhi.n	800844c <_printf_i+0x28>
 800843c:	2f62      	cmp	r7, #98	@ 0x62
 800843e:	d80a      	bhi.n	8008456 <_printf_i+0x32>
 8008440:	2f00      	cmp	r7, #0
 8008442:	f000 80d1 	beq.w	80085e8 <_printf_i+0x1c4>
 8008446:	2f58      	cmp	r7, #88	@ 0x58
 8008448:	f000 80b8 	beq.w	80085bc <_printf_i+0x198>
 800844c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008450:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008454:	e03a      	b.n	80084cc <_printf_i+0xa8>
 8008456:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800845a:	2b15      	cmp	r3, #21
 800845c:	d8f6      	bhi.n	800844c <_printf_i+0x28>
 800845e:	a101      	add	r1, pc, #4	@ (adr r1, 8008464 <_printf_i+0x40>)
 8008460:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008464:	080084bd 	.word	0x080084bd
 8008468:	080084d1 	.word	0x080084d1
 800846c:	0800844d 	.word	0x0800844d
 8008470:	0800844d 	.word	0x0800844d
 8008474:	0800844d 	.word	0x0800844d
 8008478:	0800844d 	.word	0x0800844d
 800847c:	080084d1 	.word	0x080084d1
 8008480:	0800844d 	.word	0x0800844d
 8008484:	0800844d 	.word	0x0800844d
 8008488:	0800844d 	.word	0x0800844d
 800848c:	0800844d 	.word	0x0800844d
 8008490:	080085cf 	.word	0x080085cf
 8008494:	080084fb 	.word	0x080084fb
 8008498:	08008589 	.word	0x08008589
 800849c:	0800844d 	.word	0x0800844d
 80084a0:	0800844d 	.word	0x0800844d
 80084a4:	080085f1 	.word	0x080085f1
 80084a8:	0800844d 	.word	0x0800844d
 80084ac:	080084fb 	.word	0x080084fb
 80084b0:	0800844d 	.word	0x0800844d
 80084b4:	0800844d 	.word	0x0800844d
 80084b8:	08008591 	.word	0x08008591
 80084bc:	6833      	ldr	r3, [r6, #0]
 80084be:	1d1a      	adds	r2, r3, #4
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	6032      	str	r2, [r6, #0]
 80084c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80084cc:	2301      	movs	r3, #1
 80084ce:	e09c      	b.n	800860a <_printf_i+0x1e6>
 80084d0:	6833      	ldr	r3, [r6, #0]
 80084d2:	6820      	ldr	r0, [r4, #0]
 80084d4:	1d19      	adds	r1, r3, #4
 80084d6:	6031      	str	r1, [r6, #0]
 80084d8:	0606      	lsls	r6, r0, #24
 80084da:	d501      	bpl.n	80084e0 <_printf_i+0xbc>
 80084dc:	681d      	ldr	r5, [r3, #0]
 80084de:	e003      	b.n	80084e8 <_printf_i+0xc4>
 80084e0:	0645      	lsls	r5, r0, #25
 80084e2:	d5fb      	bpl.n	80084dc <_printf_i+0xb8>
 80084e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80084e8:	2d00      	cmp	r5, #0
 80084ea:	da03      	bge.n	80084f4 <_printf_i+0xd0>
 80084ec:	232d      	movs	r3, #45	@ 0x2d
 80084ee:	426d      	negs	r5, r5
 80084f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084f4:	4858      	ldr	r0, [pc, #352]	@ (8008658 <_printf_i+0x234>)
 80084f6:	230a      	movs	r3, #10
 80084f8:	e011      	b.n	800851e <_printf_i+0xfa>
 80084fa:	6821      	ldr	r1, [r4, #0]
 80084fc:	6833      	ldr	r3, [r6, #0]
 80084fe:	0608      	lsls	r0, r1, #24
 8008500:	f853 5b04 	ldr.w	r5, [r3], #4
 8008504:	d402      	bmi.n	800850c <_printf_i+0xe8>
 8008506:	0649      	lsls	r1, r1, #25
 8008508:	bf48      	it	mi
 800850a:	b2ad      	uxthmi	r5, r5
 800850c:	2f6f      	cmp	r7, #111	@ 0x6f
 800850e:	4852      	ldr	r0, [pc, #328]	@ (8008658 <_printf_i+0x234>)
 8008510:	6033      	str	r3, [r6, #0]
 8008512:	bf14      	ite	ne
 8008514:	230a      	movne	r3, #10
 8008516:	2308      	moveq	r3, #8
 8008518:	2100      	movs	r1, #0
 800851a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800851e:	6866      	ldr	r6, [r4, #4]
 8008520:	60a6      	str	r6, [r4, #8]
 8008522:	2e00      	cmp	r6, #0
 8008524:	db05      	blt.n	8008532 <_printf_i+0x10e>
 8008526:	6821      	ldr	r1, [r4, #0]
 8008528:	432e      	orrs	r6, r5
 800852a:	f021 0104 	bic.w	r1, r1, #4
 800852e:	6021      	str	r1, [r4, #0]
 8008530:	d04b      	beq.n	80085ca <_printf_i+0x1a6>
 8008532:	4616      	mov	r6, r2
 8008534:	fbb5 f1f3 	udiv	r1, r5, r3
 8008538:	fb03 5711 	mls	r7, r3, r1, r5
 800853c:	5dc7      	ldrb	r7, [r0, r7]
 800853e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008542:	462f      	mov	r7, r5
 8008544:	42bb      	cmp	r3, r7
 8008546:	460d      	mov	r5, r1
 8008548:	d9f4      	bls.n	8008534 <_printf_i+0x110>
 800854a:	2b08      	cmp	r3, #8
 800854c:	d10b      	bne.n	8008566 <_printf_i+0x142>
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	07df      	lsls	r7, r3, #31
 8008552:	d508      	bpl.n	8008566 <_printf_i+0x142>
 8008554:	6923      	ldr	r3, [r4, #16]
 8008556:	6861      	ldr	r1, [r4, #4]
 8008558:	4299      	cmp	r1, r3
 800855a:	bfde      	ittt	le
 800855c:	2330      	movle	r3, #48	@ 0x30
 800855e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008562:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008566:	1b92      	subs	r2, r2, r6
 8008568:	6122      	str	r2, [r4, #16]
 800856a:	f8cd a000 	str.w	sl, [sp]
 800856e:	464b      	mov	r3, r9
 8008570:	aa03      	add	r2, sp, #12
 8008572:	4621      	mov	r1, r4
 8008574:	4640      	mov	r0, r8
 8008576:	f7ff fee7 	bl	8008348 <_printf_common>
 800857a:	3001      	adds	r0, #1
 800857c:	d14a      	bne.n	8008614 <_printf_i+0x1f0>
 800857e:	f04f 30ff 	mov.w	r0, #4294967295
 8008582:	b004      	add	sp, #16
 8008584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008588:	6823      	ldr	r3, [r4, #0]
 800858a:	f043 0320 	orr.w	r3, r3, #32
 800858e:	6023      	str	r3, [r4, #0]
 8008590:	4832      	ldr	r0, [pc, #200]	@ (800865c <_printf_i+0x238>)
 8008592:	2778      	movs	r7, #120	@ 0x78
 8008594:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008598:	6823      	ldr	r3, [r4, #0]
 800859a:	6831      	ldr	r1, [r6, #0]
 800859c:	061f      	lsls	r7, r3, #24
 800859e:	f851 5b04 	ldr.w	r5, [r1], #4
 80085a2:	d402      	bmi.n	80085aa <_printf_i+0x186>
 80085a4:	065f      	lsls	r7, r3, #25
 80085a6:	bf48      	it	mi
 80085a8:	b2ad      	uxthmi	r5, r5
 80085aa:	6031      	str	r1, [r6, #0]
 80085ac:	07d9      	lsls	r1, r3, #31
 80085ae:	bf44      	itt	mi
 80085b0:	f043 0320 	orrmi.w	r3, r3, #32
 80085b4:	6023      	strmi	r3, [r4, #0]
 80085b6:	b11d      	cbz	r5, 80085c0 <_printf_i+0x19c>
 80085b8:	2310      	movs	r3, #16
 80085ba:	e7ad      	b.n	8008518 <_printf_i+0xf4>
 80085bc:	4826      	ldr	r0, [pc, #152]	@ (8008658 <_printf_i+0x234>)
 80085be:	e7e9      	b.n	8008594 <_printf_i+0x170>
 80085c0:	6823      	ldr	r3, [r4, #0]
 80085c2:	f023 0320 	bic.w	r3, r3, #32
 80085c6:	6023      	str	r3, [r4, #0]
 80085c8:	e7f6      	b.n	80085b8 <_printf_i+0x194>
 80085ca:	4616      	mov	r6, r2
 80085cc:	e7bd      	b.n	800854a <_printf_i+0x126>
 80085ce:	6833      	ldr	r3, [r6, #0]
 80085d0:	6825      	ldr	r5, [r4, #0]
 80085d2:	6961      	ldr	r1, [r4, #20]
 80085d4:	1d18      	adds	r0, r3, #4
 80085d6:	6030      	str	r0, [r6, #0]
 80085d8:	062e      	lsls	r6, r5, #24
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	d501      	bpl.n	80085e2 <_printf_i+0x1be>
 80085de:	6019      	str	r1, [r3, #0]
 80085e0:	e002      	b.n	80085e8 <_printf_i+0x1c4>
 80085e2:	0668      	lsls	r0, r5, #25
 80085e4:	d5fb      	bpl.n	80085de <_printf_i+0x1ba>
 80085e6:	8019      	strh	r1, [r3, #0]
 80085e8:	2300      	movs	r3, #0
 80085ea:	6123      	str	r3, [r4, #16]
 80085ec:	4616      	mov	r6, r2
 80085ee:	e7bc      	b.n	800856a <_printf_i+0x146>
 80085f0:	6833      	ldr	r3, [r6, #0]
 80085f2:	1d1a      	adds	r2, r3, #4
 80085f4:	6032      	str	r2, [r6, #0]
 80085f6:	681e      	ldr	r6, [r3, #0]
 80085f8:	6862      	ldr	r2, [r4, #4]
 80085fa:	2100      	movs	r1, #0
 80085fc:	4630      	mov	r0, r6
 80085fe:	f7f7 fde7 	bl	80001d0 <memchr>
 8008602:	b108      	cbz	r0, 8008608 <_printf_i+0x1e4>
 8008604:	1b80      	subs	r0, r0, r6
 8008606:	6060      	str	r0, [r4, #4]
 8008608:	6863      	ldr	r3, [r4, #4]
 800860a:	6123      	str	r3, [r4, #16]
 800860c:	2300      	movs	r3, #0
 800860e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008612:	e7aa      	b.n	800856a <_printf_i+0x146>
 8008614:	6923      	ldr	r3, [r4, #16]
 8008616:	4632      	mov	r2, r6
 8008618:	4649      	mov	r1, r9
 800861a:	4640      	mov	r0, r8
 800861c:	47d0      	blx	sl
 800861e:	3001      	adds	r0, #1
 8008620:	d0ad      	beq.n	800857e <_printf_i+0x15a>
 8008622:	6823      	ldr	r3, [r4, #0]
 8008624:	079b      	lsls	r3, r3, #30
 8008626:	d413      	bmi.n	8008650 <_printf_i+0x22c>
 8008628:	68e0      	ldr	r0, [r4, #12]
 800862a:	9b03      	ldr	r3, [sp, #12]
 800862c:	4298      	cmp	r0, r3
 800862e:	bfb8      	it	lt
 8008630:	4618      	movlt	r0, r3
 8008632:	e7a6      	b.n	8008582 <_printf_i+0x15e>
 8008634:	2301      	movs	r3, #1
 8008636:	4632      	mov	r2, r6
 8008638:	4649      	mov	r1, r9
 800863a:	4640      	mov	r0, r8
 800863c:	47d0      	blx	sl
 800863e:	3001      	adds	r0, #1
 8008640:	d09d      	beq.n	800857e <_printf_i+0x15a>
 8008642:	3501      	adds	r5, #1
 8008644:	68e3      	ldr	r3, [r4, #12]
 8008646:	9903      	ldr	r1, [sp, #12]
 8008648:	1a5b      	subs	r3, r3, r1
 800864a:	42ab      	cmp	r3, r5
 800864c:	dcf2      	bgt.n	8008634 <_printf_i+0x210>
 800864e:	e7eb      	b.n	8008628 <_printf_i+0x204>
 8008650:	2500      	movs	r5, #0
 8008652:	f104 0619 	add.w	r6, r4, #25
 8008656:	e7f5      	b.n	8008644 <_printf_i+0x220>
 8008658:	08008ead 	.word	0x08008ead
 800865c:	08008ebe 	.word	0x08008ebe

08008660 <__sflush_r>:
 8008660:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008668:	0716      	lsls	r6, r2, #28
 800866a:	4605      	mov	r5, r0
 800866c:	460c      	mov	r4, r1
 800866e:	d454      	bmi.n	800871a <__sflush_r+0xba>
 8008670:	684b      	ldr	r3, [r1, #4]
 8008672:	2b00      	cmp	r3, #0
 8008674:	dc02      	bgt.n	800867c <__sflush_r+0x1c>
 8008676:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008678:	2b00      	cmp	r3, #0
 800867a:	dd48      	ble.n	800870e <__sflush_r+0xae>
 800867c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800867e:	2e00      	cmp	r6, #0
 8008680:	d045      	beq.n	800870e <__sflush_r+0xae>
 8008682:	2300      	movs	r3, #0
 8008684:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008688:	682f      	ldr	r7, [r5, #0]
 800868a:	6a21      	ldr	r1, [r4, #32]
 800868c:	602b      	str	r3, [r5, #0]
 800868e:	d030      	beq.n	80086f2 <__sflush_r+0x92>
 8008690:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008692:	89a3      	ldrh	r3, [r4, #12]
 8008694:	0759      	lsls	r1, r3, #29
 8008696:	d505      	bpl.n	80086a4 <__sflush_r+0x44>
 8008698:	6863      	ldr	r3, [r4, #4]
 800869a:	1ad2      	subs	r2, r2, r3
 800869c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800869e:	b10b      	cbz	r3, 80086a4 <__sflush_r+0x44>
 80086a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80086a2:	1ad2      	subs	r2, r2, r3
 80086a4:	2300      	movs	r3, #0
 80086a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086a8:	6a21      	ldr	r1, [r4, #32]
 80086aa:	4628      	mov	r0, r5
 80086ac:	47b0      	blx	r6
 80086ae:	1c43      	adds	r3, r0, #1
 80086b0:	89a3      	ldrh	r3, [r4, #12]
 80086b2:	d106      	bne.n	80086c2 <__sflush_r+0x62>
 80086b4:	6829      	ldr	r1, [r5, #0]
 80086b6:	291d      	cmp	r1, #29
 80086b8:	d82b      	bhi.n	8008712 <__sflush_r+0xb2>
 80086ba:	4a2a      	ldr	r2, [pc, #168]	@ (8008764 <__sflush_r+0x104>)
 80086bc:	40ca      	lsrs	r2, r1
 80086be:	07d6      	lsls	r6, r2, #31
 80086c0:	d527      	bpl.n	8008712 <__sflush_r+0xb2>
 80086c2:	2200      	movs	r2, #0
 80086c4:	6062      	str	r2, [r4, #4]
 80086c6:	04d9      	lsls	r1, r3, #19
 80086c8:	6922      	ldr	r2, [r4, #16]
 80086ca:	6022      	str	r2, [r4, #0]
 80086cc:	d504      	bpl.n	80086d8 <__sflush_r+0x78>
 80086ce:	1c42      	adds	r2, r0, #1
 80086d0:	d101      	bne.n	80086d6 <__sflush_r+0x76>
 80086d2:	682b      	ldr	r3, [r5, #0]
 80086d4:	b903      	cbnz	r3, 80086d8 <__sflush_r+0x78>
 80086d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80086d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086da:	602f      	str	r7, [r5, #0]
 80086dc:	b1b9      	cbz	r1, 800870e <__sflush_r+0xae>
 80086de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80086e2:	4299      	cmp	r1, r3
 80086e4:	d002      	beq.n	80086ec <__sflush_r+0x8c>
 80086e6:	4628      	mov	r0, r5
 80086e8:	f7ff fa9c 	bl	8007c24 <_free_r>
 80086ec:	2300      	movs	r3, #0
 80086ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80086f0:	e00d      	b.n	800870e <__sflush_r+0xae>
 80086f2:	2301      	movs	r3, #1
 80086f4:	4628      	mov	r0, r5
 80086f6:	47b0      	blx	r6
 80086f8:	4602      	mov	r2, r0
 80086fa:	1c50      	adds	r0, r2, #1
 80086fc:	d1c9      	bne.n	8008692 <__sflush_r+0x32>
 80086fe:	682b      	ldr	r3, [r5, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d0c6      	beq.n	8008692 <__sflush_r+0x32>
 8008704:	2b1d      	cmp	r3, #29
 8008706:	d001      	beq.n	800870c <__sflush_r+0xac>
 8008708:	2b16      	cmp	r3, #22
 800870a:	d11e      	bne.n	800874a <__sflush_r+0xea>
 800870c:	602f      	str	r7, [r5, #0]
 800870e:	2000      	movs	r0, #0
 8008710:	e022      	b.n	8008758 <__sflush_r+0xf8>
 8008712:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008716:	b21b      	sxth	r3, r3
 8008718:	e01b      	b.n	8008752 <__sflush_r+0xf2>
 800871a:	690f      	ldr	r7, [r1, #16]
 800871c:	2f00      	cmp	r7, #0
 800871e:	d0f6      	beq.n	800870e <__sflush_r+0xae>
 8008720:	0793      	lsls	r3, r2, #30
 8008722:	680e      	ldr	r6, [r1, #0]
 8008724:	bf08      	it	eq
 8008726:	694b      	ldreq	r3, [r1, #20]
 8008728:	600f      	str	r7, [r1, #0]
 800872a:	bf18      	it	ne
 800872c:	2300      	movne	r3, #0
 800872e:	eba6 0807 	sub.w	r8, r6, r7
 8008732:	608b      	str	r3, [r1, #8]
 8008734:	f1b8 0f00 	cmp.w	r8, #0
 8008738:	dde9      	ble.n	800870e <__sflush_r+0xae>
 800873a:	6a21      	ldr	r1, [r4, #32]
 800873c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800873e:	4643      	mov	r3, r8
 8008740:	463a      	mov	r2, r7
 8008742:	4628      	mov	r0, r5
 8008744:	47b0      	blx	r6
 8008746:	2800      	cmp	r0, #0
 8008748:	dc08      	bgt.n	800875c <__sflush_r+0xfc>
 800874a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800874e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008752:	81a3      	strh	r3, [r4, #12]
 8008754:	f04f 30ff 	mov.w	r0, #4294967295
 8008758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800875c:	4407      	add	r7, r0
 800875e:	eba8 0800 	sub.w	r8, r8, r0
 8008762:	e7e7      	b.n	8008734 <__sflush_r+0xd4>
 8008764:	20400001 	.word	0x20400001

08008768 <_fflush_r>:
 8008768:	b538      	push	{r3, r4, r5, lr}
 800876a:	690b      	ldr	r3, [r1, #16]
 800876c:	4605      	mov	r5, r0
 800876e:	460c      	mov	r4, r1
 8008770:	b913      	cbnz	r3, 8008778 <_fflush_r+0x10>
 8008772:	2500      	movs	r5, #0
 8008774:	4628      	mov	r0, r5
 8008776:	bd38      	pop	{r3, r4, r5, pc}
 8008778:	b118      	cbz	r0, 8008782 <_fflush_r+0x1a>
 800877a:	6a03      	ldr	r3, [r0, #32]
 800877c:	b90b      	cbnz	r3, 8008782 <_fflush_r+0x1a>
 800877e:	f7ff f8d7 	bl	8007930 <__sinit>
 8008782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d0f3      	beq.n	8008772 <_fflush_r+0xa>
 800878a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800878c:	07d0      	lsls	r0, r2, #31
 800878e:	d404      	bmi.n	800879a <_fflush_r+0x32>
 8008790:	0599      	lsls	r1, r3, #22
 8008792:	d402      	bmi.n	800879a <_fflush_r+0x32>
 8008794:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008796:	f7ff fa34 	bl	8007c02 <__retarget_lock_acquire_recursive>
 800879a:	4628      	mov	r0, r5
 800879c:	4621      	mov	r1, r4
 800879e:	f7ff ff5f 	bl	8008660 <__sflush_r>
 80087a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087a4:	07da      	lsls	r2, r3, #31
 80087a6:	4605      	mov	r5, r0
 80087a8:	d4e4      	bmi.n	8008774 <_fflush_r+0xc>
 80087aa:	89a3      	ldrh	r3, [r4, #12]
 80087ac:	059b      	lsls	r3, r3, #22
 80087ae:	d4e1      	bmi.n	8008774 <_fflush_r+0xc>
 80087b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087b2:	f7ff fa27 	bl	8007c04 <__retarget_lock_release_recursive>
 80087b6:	e7dd      	b.n	8008774 <_fflush_r+0xc>

080087b8 <_putc_r>:
 80087b8:	b570      	push	{r4, r5, r6, lr}
 80087ba:	460d      	mov	r5, r1
 80087bc:	4614      	mov	r4, r2
 80087be:	4606      	mov	r6, r0
 80087c0:	b118      	cbz	r0, 80087ca <_putc_r+0x12>
 80087c2:	6a03      	ldr	r3, [r0, #32]
 80087c4:	b90b      	cbnz	r3, 80087ca <_putc_r+0x12>
 80087c6:	f7ff f8b3 	bl	8007930 <__sinit>
 80087ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087cc:	07d8      	lsls	r0, r3, #31
 80087ce:	d405      	bmi.n	80087dc <_putc_r+0x24>
 80087d0:	89a3      	ldrh	r3, [r4, #12]
 80087d2:	0599      	lsls	r1, r3, #22
 80087d4:	d402      	bmi.n	80087dc <_putc_r+0x24>
 80087d6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087d8:	f7ff fa13 	bl	8007c02 <__retarget_lock_acquire_recursive>
 80087dc:	68a3      	ldr	r3, [r4, #8]
 80087de:	3b01      	subs	r3, #1
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	60a3      	str	r3, [r4, #8]
 80087e4:	da05      	bge.n	80087f2 <_putc_r+0x3a>
 80087e6:	69a2      	ldr	r2, [r4, #24]
 80087e8:	4293      	cmp	r3, r2
 80087ea:	db12      	blt.n	8008812 <_putc_r+0x5a>
 80087ec:	b2eb      	uxtb	r3, r5
 80087ee:	2b0a      	cmp	r3, #10
 80087f0:	d00f      	beq.n	8008812 <_putc_r+0x5a>
 80087f2:	6823      	ldr	r3, [r4, #0]
 80087f4:	1c5a      	adds	r2, r3, #1
 80087f6:	6022      	str	r2, [r4, #0]
 80087f8:	701d      	strb	r5, [r3, #0]
 80087fa:	b2ed      	uxtb	r5, r5
 80087fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087fe:	07da      	lsls	r2, r3, #31
 8008800:	d405      	bmi.n	800880e <_putc_r+0x56>
 8008802:	89a3      	ldrh	r3, [r4, #12]
 8008804:	059b      	lsls	r3, r3, #22
 8008806:	d402      	bmi.n	800880e <_putc_r+0x56>
 8008808:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800880a:	f7ff f9fb 	bl	8007c04 <__retarget_lock_release_recursive>
 800880e:	4628      	mov	r0, r5
 8008810:	bd70      	pop	{r4, r5, r6, pc}
 8008812:	4629      	mov	r1, r5
 8008814:	4622      	mov	r2, r4
 8008816:	4630      	mov	r0, r6
 8008818:	f000 f802 	bl	8008820 <__swbuf_r>
 800881c:	4605      	mov	r5, r0
 800881e:	e7ed      	b.n	80087fc <_putc_r+0x44>

08008820 <__swbuf_r>:
 8008820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008822:	460e      	mov	r6, r1
 8008824:	4614      	mov	r4, r2
 8008826:	4605      	mov	r5, r0
 8008828:	b118      	cbz	r0, 8008832 <__swbuf_r+0x12>
 800882a:	6a03      	ldr	r3, [r0, #32]
 800882c:	b90b      	cbnz	r3, 8008832 <__swbuf_r+0x12>
 800882e:	f7ff f87f 	bl	8007930 <__sinit>
 8008832:	69a3      	ldr	r3, [r4, #24]
 8008834:	60a3      	str	r3, [r4, #8]
 8008836:	89a3      	ldrh	r3, [r4, #12]
 8008838:	071a      	lsls	r2, r3, #28
 800883a:	d501      	bpl.n	8008840 <__swbuf_r+0x20>
 800883c:	6923      	ldr	r3, [r4, #16]
 800883e:	b943      	cbnz	r3, 8008852 <__swbuf_r+0x32>
 8008840:	4621      	mov	r1, r4
 8008842:	4628      	mov	r0, r5
 8008844:	f000 f82a 	bl	800889c <__swsetup_r>
 8008848:	b118      	cbz	r0, 8008852 <__swbuf_r+0x32>
 800884a:	f04f 37ff 	mov.w	r7, #4294967295
 800884e:	4638      	mov	r0, r7
 8008850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008852:	6823      	ldr	r3, [r4, #0]
 8008854:	6922      	ldr	r2, [r4, #16]
 8008856:	1a98      	subs	r0, r3, r2
 8008858:	6963      	ldr	r3, [r4, #20]
 800885a:	b2f6      	uxtb	r6, r6
 800885c:	4283      	cmp	r3, r0
 800885e:	4637      	mov	r7, r6
 8008860:	dc05      	bgt.n	800886e <__swbuf_r+0x4e>
 8008862:	4621      	mov	r1, r4
 8008864:	4628      	mov	r0, r5
 8008866:	f7ff ff7f 	bl	8008768 <_fflush_r>
 800886a:	2800      	cmp	r0, #0
 800886c:	d1ed      	bne.n	800884a <__swbuf_r+0x2a>
 800886e:	68a3      	ldr	r3, [r4, #8]
 8008870:	3b01      	subs	r3, #1
 8008872:	60a3      	str	r3, [r4, #8]
 8008874:	6823      	ldr	r3, [r4, #0]
 8008876:	1c5a      	adds	r2, r3, #1
 8008878:	6022      	str	r2, [r4, #0]
 800887a:	701e      	strb	r6, [r3, #0]
 800887c:	6962      	ldr	r2, [r4, #20]
 800887e:	1c43      	adds	r3, r0, #1
 8008880:	429a      	cmp	r2, r3
 8008882:	d004      	beq.n	800888e <__swbuf_r+0x6e>
 8008884:	89a3      	ldrh	r3, [r4, #12]
 8008886:	07db      	lsls	r3, r3, #31
 8008888:	d5e1      	bpl.n	800884e <__swbuf_r+0x2e>
 800888a:	2e0a      	cmp	r6, #10
 800888c:	d1df      	bne.n	800884e <__swbuf_r+0x2e>
 800888e:	4621      	mov	r1, r4
 8008890:	4628      	mov	r0, r5
 8008892:	f7ff ff69 	bl	8008768 <_fflush_r>
 8008896:	2800      	cmp	r0, #0
 8008898:	d0d9      	beq.n	800884e <__swbuf_r+0x2e>
 800889a:	e7d6      	b.n	800884a <__swbuf_r+0x2a>

0800889c <__swsetup_r>:
 800889c:	b538      	push	{r3, r4, r5, lr}
 800889e:	4b29      	ldr	r3, [pc, #164]	@ (8008944 <__swsetup_r+0xa8>)
 80088a0:	4605      	mov	r5, r0
 80088a2:	6818      	ldr	r0, [r3, #0]
 80088a4:	460c      	mov	r4, r1
 80088a6:	b118      	cbz	r0, 80088b0 <__swsetup_r+0x14>
 80088a8:	6a03      	ldr	r3, [r0, #32]
 80088aa:	b90b      	cbnz	r3, 80088b0 <__swsetup_r+0x14>
 80088ac:	f7ff f840 	bl	8007930 <__sinit>
 80088b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088b4:	0719      	lsls	r1, r3, #28
 80088b6:	d422      	bmi.n	80088fe <__swsetup_r+0x62>
 80088b8:	06da      	lsls	r2, r3, #27
 80088ba:	d407      	bmi.n	80088cc <__swsetup_r+0x30>
 80088bc:	2209      	movs	r2, #9
 80088be:	602a      	str	r2, [r5, #0]
 80088c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088c4:	81a3      	strh	r3, [r4, #12]
 80088c6:	f04f 30ff 	mov.w	r0, #4294967295
 80088ca:	e033      	b.n	8008934 <__swsetup_r+0x98>
 80088cc:	0758      	lsls	r0, r3, #29
 80088ce:	d512      	bpl.n	80088f6 <__swsetup_r+0x5a>
 80088d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80088d2:	b141      	cbz	r1, 80088e6 <__swsetup_r+0x4a>
 80088d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088d8:	4299      	cmp	r1, r3
 80088da:	d002      	beq.n	80088e2 <__swsetup_r+0x46>
 80088dc:	4628      	mov	r0, r5
 80088de:	f7ff f9a1 	bl	8007c24 <_free_r>
 80088e2:	2300      	movs	r3, #0
 80088e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80088e6:	89a3      	ldrh	r3, [r4, #12]
 80088e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80088ec:	81a3      	strh	r3, [r4, #12]
 80088ee:	2300      	movs	r3, #0
 80088f0:	6063      	str	r3, [r4, #4]
 80088f2:	6923      	ldr	r3, [r4, #16]
 80088f4:	6023      	str	r3, [r4, #0]
 80088f6:	89a3      	ldrh	r3, [r4, #12]
 80088f8:	f043 0308 	orr.w	r3, r3, #8
 80088fc:	81a3      	strh	r3, [r4, #12]
 80088fe:	6923      	ldr	r3, [r4, #16]
 8008900:	b94b      	cbnz	r3, 8008916 <__swsetup_r+0x7a>
 8008902:	89a3      	ldrh	r3, [r4, #12]
 8008904:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008908:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800890c:	d003      	beq.n	8008916 <__swsetup_r+0x7a>
 800890e:	4621      	mov	r1, r4
 8008910:	4628      	mov	r0, r5
 8008912:	f000 f87d 	bl	8008a10 <__smakebuf_r>
 8008916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800891a:	f013 0201 	ands.w	r2, r3, #1
 800891e:	d00a      	beq.n	8008936 <__swsetup_r+0x9a>
 8008920:	2200      	movs	r2, #0
 8008922:	60a2      	str	r2, [r4, #8]
 8008924:	6962      	ldr	r2, [r4, #20]
 8008926:	4252      	negs	r2, r2
 8008928:	61a2      	str	r2, [r4, #24]
 800892a:	6922      	ldr	r2, [r4, #16]
 800892c:	b942      	cbnz	r2, 8008940 <__swsetup_r+0xa4>
 800892e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008932:	d1c5      	bne.n	80088c0 <__swsetup_r+0x24>
 8008934:	bd38      	pop	{r3, r4, r5, pc}
 8008936:	0799      	lsls	r1, r3, #30
 8008938:	bf58      	it	pl
 800893a:	6962      	ldrpl	r2, [r4, #20]
 800893c:	60a2      	str	r2, [r4, #8]
 800893e:	e7f4      	b.n	800892a <__swsetup_r+0x8e>
 8008940:	2000      	movs	r0, #0
 8008942:	e7f7      	b.n	8008934 <__swsetup_r+0x98>
 8008944:	200000f0 	.word	0x200000f0

08008948 <_sbrk_r>:
 8008948:	b538      	push	{r3, r4, r5, lr}
 800894a:	4d06      	ldr	r5, [pc, #24]	@ (8008964 <_sbrk_r+0x1c>)
 800894c:	2300      	movs	r3, #0
 800894e:	4604      	mov	r4, r0
 8008950:	4608      	mov	r0, r1
 8008952:	602b      	str	r3, [r5, #0]
 8008954:	f7fc f858 	bl	8004a08 <_sbrk>
 8008958:	1c43      	adds	r3, r0, #1
 800895a:	d102      	bne.n	8008962 <_sbrk_r+0x1a>
 800895c:	682b      	ldr	r3, [r5, #0]
 800895e:	b103      	cbz	r3, 8008962 <_sbrk_r+0x1a>
 8008960:	6023      	str	r3, [r4, #0]
 8008962:	bd38      	pop	{r3, r4, r5, pc}
 8008964:	20002194 	.word	0x20002194

08008968 <_realloc_r>:
 8008968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800896c:	4607      	mov	r7, r0
 800896e:	4614      	mov	r4, r2
 8008970:	460d      	mov	r5, r1
 8008972:	b921      	cbnz	r1, 800897e <_realloc_r+0x16>
 8008974:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008978:	4611      	mov	r1, r2
 800897a:	f7ff b9bf 	b.w	8007cfc <_malloc_r>
 800897e:	b92a      	cbnz	r2, 800898c <_realloc_r+0x24>
 8008980:	f7ff f950 	bl	8007c24 <_free_r>
 8008984:	4625      	mov	r5, r4
 8008986:	4628      	mov	r0, r5
 8008988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800898c:	f000 f89e 	bl	8008acc <_malloc_usable_size_r>
 8008990:	4284      	cmp	r4, r0
 8008992:	4606      	mov	r6, r0
 8008994:	d802      	bhi.n	800899c <_realloc_r+0x34>
 8008996:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800899a:	d8f4      	bhi.n	8008986 <_realloc_r+0x1e>
 800899c:	4621      	mov	r1, r4
 800899e:	4638      	mov	r0, r7
 80089a0:	f7ff f9ac 	bl	8007cfc <_malloc_r>
 80089a4:	4680      	mov	r8, r0
 80089a6:	b908      	cbnz	r0, 80089ac <_realloc_r+0x44>
 80089a8:	4645      	mov	r5, r8
 80089aa:	e7ec      	b.n	8008986 <_realloc_r+0x1e>
 80089ac:	42b4      	cmp	r4, r6
 80089ae:	4622      	mov	r2, r4
 80089b0:	4629      	mov	r1, r5
 80089b2:	bf28      	it	cs
 80089b4:	4632      	movcs	r2, r6
 80089b6:	f7ff f926 	bl	8007c06 <memcpy>
 80089ba:	4629      	mov	r1, r5
 80089bc:	4638      	mov	r0, r7
 80089be:	f7ff f931 	bl	8007c24 <_free_r>
 80089c2:	e7f1      	b.n	80089a8 <_realloc_r+0x40>

080089c4 <__swhatbuf_r>:
 80089c4:	b570      	push	{r4, r5, r6, lr}
 80089c6:	460c      	mov	r4, r1
 80089c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089cc:	2900      	cmp	r1, #0
 80089ce:	b096      	sub	sp, #88	@ 0x58
 80089d0:	4615      	mov	r5, r2
 80089d2:	461e      	mov	r6, r3
 80089d4:	da0d      	bge.n	80089f2 <__swhatbuf_r+0x2e>
 80089d6:	89a3      	ldrh	r3, [r4, #12]
 80089d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80089dc:	f04f 0100 	mov.w	r1, #0
 80089e0:	bf14      	ite	ne
 80089e2:	2340      	movne	r3, #64	@ 0x40
 80089e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80089e8:	2000      	movs	r0, #0
 80089ea:	6031      	str	r1, [r6, #0]
 80089ec:	602b      	str	r3, [r5, #0]
 80089ee:	b016      	add	sp, #88	@ 0x58
 80089f0:	bd70      	pop	{r4, r5, r6, pc}
 80089f2:	466a      	mov	r2, sp
 80089f4:	f000 f848 	bl	8008a88 <_fstat_r>
 80089f8:	2800      	cmp	r0, #0
 80089fa:	dbec      	blt.n	80089d6 <__swhatbuf_r+0x12>
 80089fc:	9901      	ldr	r1, [sp, #4]
 80089fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a02:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a06:	4259      	negs	r1, r3
 8008a08:	4159      	adcs	r1, r3
 8008a0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a0e:	e7eb      	b.n	80089e8 <__swhatbuf_r+0x24>

08008a10 <__smakebuf_r>:
 8008a10:	898b      	ldrh	r3, [r1, #12]
 8008a12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a14:	079d      	lsls	r5, r3, #30
 8008a16:	4606      	mov	r6, r0
 8008a18:	460c      	mov	r4, r1
 8008a1a:	d507      	bpl.n	8008a2c <__smakebuf_r+0x1c>
 8008a1c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008a20:	6023      	str	r3, [r4, #0]
 8008a22:	6123      	str	r3, [r4, #16]
 8008a24:	2301      	movs	r3, #1
 8008a26:	6163      	str	r3, [r4, #20]
 8008a28:	b003      	add	sp, #12
 8008a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a2c:	ab01      	add	r3, sp, #4
 8008a2e:	466a      	mov	r2, sp
 8008a30:	f7ff ffc8 	bl	80089c4 <__swhatbuf_r>
 8008a34:	9f00      	ldr	r7, [sp, #0]
 8008a36:	4605      	mov	r5, r0
 8008a38:	4639      	mov	r1, r7
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	f7ff f95e 	bl	8007cfc <_malloc_r>
 8008a40:	b948      	cbnz	r0, 8008a56 <__smakebuf_r+0x46>
 8008a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a46:	059a      	lsls	r2, r3, #22
 8008a48:	d4ee      	bmi.n	8008a28 <__smakebuf_r+0x18>
 8008a4a:	f023 0303 	bic.w	r3, r3, #3
 8008a4e:	f043 0302 	orr.w	r3, r3, #2
 8008a52:	81a3      	strh	r3, [r4, #12]
 8008a54:	e7e2      	b.n	8008a1c <__smakebuf_r+0xc>
 8008a56:	89a3      	ldrh	r3, [r4, #12]
 8008a58:	6020      	str	r0, [r4, #0]
 8008a5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a5e:	81a3      	strh	r3, [r4, #12]
 8008a60:	9b01      	ldr	r3, [sp, #4]
 8008a62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008a66:	b15b      	cbz	r3, 8008a80 <__smakebuf_r+0x70>
 8008a68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	f000 f81d 	bl	8008aac <_isatty_r>
 8008a72:	b128      	cbz	r0, 8008a80 <__smakebuf_r+0x70>
 8008a74:	89a3      	ldrh	r3, [r4, #12]
 8008a76:	f023 0303 	bic.w	r3, r3, #3
 8008a7a:	f043 0301 	orr.w	r3, r3, #1
 8008a7e:	81a3      	strh	r3, [r4, #12]
 8008a80:	89a3      	ldrh	r3, [r4, #12]
 8008a82:	431d      	orrs	r5, r3
 8008a84:	81a5      	strh	r5, [r4, #12]
 8008a86:	e7cf      	b.n	8008a28 <__smakebuf_r+0x18>

08008a88 <_fstat_r>:
 8008a88:	b538      	push	{r3, r4, r5, lr}
 8008a8a:	4d07      	ldr	r5, [pc, #28]	@ (8008aa8 <_fstat_r+0x20>)
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	4604      	mov	r4, r0
 8008a90:	4608      	mov	r0, r1
 8008a92:	4611      	mov	r1, r2
 8008a94:	602b      	str	r3, [r5, #0]
 8008a96:	f7fb ff8e 	bl	80049b6 <_fstat>
 8008a9a:	1c43      	adds	r3, r0, #1
 8008a9c:	d102      	bne.n	8008aa4 <_fstat_r+0x1c>
 8008a9e:	682b      	ldr	r3, [r5, #0]
 8008aa0:	b103      	cbz	r3, 8008aa4 <_fstat_r+0x1c>
 8008aa2:	6023      	str	r3, [r4, #0]
 8008aa4:	bd38      	pop	{r3, r4, r5, pc}
 8008aa6:	bf00      	nop
 8008aa8:	20002194 	.word	0x20002194

08008aac <_isatty_r>:
 8008aac:	b538      	push	{r3, r4, r5, lr}
 8008aae:	4d06      	ldr	r5, [pc, #24]	@ (8008ac8 <_isatty_r+0x1c>)
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	4604      	mov	r4, r0
 8008ab4:	4608      	mov	r0, r1
 8008ab6:	602b      	str	r3, [r5, #0]
 8008ab8:	f7fb ff8d 	bl	80049d6 <_isatty>
 8008abc:	1c43      	adds	r3, r0, #1
 8008abe:	d102      	bne.n	8008ac6 <_isatty_r+0x1a>
 8008ac0:	682b      	ldr	r3, [r5, #0]
 8008ac2:	b103      	cbz	r3, 8008ac6 <_isatty_r+0x1a>
 8008ac4:	6023      	str	r3, [r4, #0]
 8008ac6:	bd38      	pop	{r3, r4, r5, pc}
 8008ac8:	20002194 	.word	0x20002194

08008acc <_malloc_usable_size_r>:
 8008acc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ad0:	1f18      	subs	r0, r3, #4
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	bfbc      	itt	lt
 8008ad6:	580b      	ldrlt	r3, [r1, r0]
 8008ad8:	18c0      	addlt	r0, r0, r3
 8008ada:	4770      	bx	lr

08008adc <_init>:
 8008adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ade:	bf00      	nop
 8008ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ae2:	bc08      	pop	{r3}
 8008ae4:	469e      	mov	lr, r3
 8008ae6:	4770      	bx	lr

08008ae8 <_fini>:
 8008ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aea:	bf00      	nop
 8008aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aee:	bc08      	pop	{r3}
 8008af0:	469e      	mov	lr, r3
 8008af2:	4770      	bx	lr
