@W: MT420 |Found inferred clock SR_640_16|clk with period 2.74ns. Please declare a user-defined clock on port clk.
