/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta64x32m4fw (user specify : ts6n16ffcllsvta64x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 11:59:49*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta64x32m4fw_ssgnp0p81vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 11:59:49" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.810000 ;

    voltage_map(VDD, 0.810000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p81vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.810000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p81vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA64X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 6 ;
        word_width      : 32 ;
    }
    functional_peak_current : 71144.900000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1912.749600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007284;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004639") ;
            }
            fall_power("scalar") {
                values ("0.004639") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007142;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004639") ;
            }
            fall_power("scalar") {
                values ("0.004639") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001685;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.691509, 0.705684, 0.722842, 0.748990, 0.789704" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004639") ;
            }
            fall_power("scalar") {
                values ("0.004639") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004003 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.133082, 0.148832, 0.167896, 0.196949, 0.242186" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.230659, 0.246408, 0.265473, 0.294525, 0.339763" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.768344, 0.784093, 0.803158, 0.832211, 0.877449" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.768344" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.347565") ;
            }
            fall_power("scalar") {
                values ("0.149729") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.271724") ;
            }
            fall_power("scalar") {
                values ("0.141303") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.309644") ;
            }
            fall_power("scalar") {
                values ("0.145516") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.007384") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001828 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.202510, 0.218066, 0.237333, 0.272439, 0.333116",\
              "0.189764, 0.205321, 0.224587, 0.259693, 0.320370",\
              "0.173496, 0.189053, 0.208320, 0.243425, 0.304103",\
              "0.148977, 0.164534, 0.183800, 0.218906, 0.279583",\
              "0.113935, 0.129492, 0.148758, 0.183864, 0.244542"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.202510, 0.218066, 0.237333, 0.272439, 0.333116",\
              "0.189764, 0.205321, 0.224587, 0.259693, 0.320370",\
              "0.173496, 0.189053, 0.208320, 0.243425, 0.304103",\
              "0.148977, 0.164534, 0.183800, 0.218906, 0.279583",\
              "0.113935, 0.129492, 0.148758, 0.183864, 0.244542"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.115338, 0.108474, 0.099974, 0.087839, 0.080000",\
              "0.136622, 0.129758, 0.121258, 0.109122, 0.092400",\
              "0.162515, 0.155650, 0.147150, 0.135016, 0.118292",\
              "0.201985, 0.195121, 0.186620, 0.174485, 0.157762",\
              "0.262960, 0.256096, 0.247596, 0.235460, 0.218738"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.115338, 0.108474, 0.099974, 0.087839, 0.080000",\
              "0.136622, 0.129758, 0.121258, 0.109122, 0.092400",\
              "0.162515, 0.155650, 0.147150, 0.135016, 0.118292",\
              "0.201985, 0.195121, 0.186620, 0.174485, 0.157762",\
              "0.262960, 0.256096, 0.247596, 0.235460, 0.218738"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004639") ;
            }
            fall_power("scalar") {
                values ("0.004639") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001240 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.152215, 0.167336, 0.187149, 0.220919, 0.274968",\
              "0.137136, 0.152257, 0.172070, 0.205840, 0.259889",\
              "0.118740, 0.133861, 0.153674, 0.187444, 0.241493",\
              "0.090496, 0.105617, 0.125430, 0.159199, 0.213249",\
              "0.047068, 0.062189, 0.082002, 0.115771, 0.169820"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.152215, 0.167336, 0.187149, 0.220919, 0.274968",\
              "0.137136, 0.152257, 0.172070, 0.205840, 0.259889",\
              "0.118740, 0.133861, 0.153674, 0.187444, 0.241493",\
              "0.090496, 0.105617, 0.125430, 0.159199, 0.213249",\
              "0.047068, 0.062189, 0.082002, 0.115771, 0.169820"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.209587, 0.203255, 0.194523, 0.182018, 0.164766",\
              "0.230871, 0.224539, 0.215807, 0.203302, 0.186050",\
              "0.256763, 0.250432, 0.241700, 0.229195, 0.211943",\
              "0.296233, 0.289902, 0.281170, 0.268665, 0.251412",\
              "0.357208, 0.350877, 0.342145, 0.329640, 0.312388"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.209587, 0.203255, 0.194523, 0.182018, 0.164766",\
              "0.230871, 0.224539, 0.215807, 0.203302, 0.186050",\
              "0.256763, 0.250432, 0.241700, 0.229195, 0.211943",\
              "0.296233, 0.289902, 0.281170, 0.268665, 0.251412",\
              "0.357208, 0.350877, 0.342145, 0.329640, 0.312388"\
               ) ;
            }
        }

        
        pin(AA[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.035803") ;
            }
            fall_power("scalar") {
                values ("0.035803") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001615 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.102581, 0.120015, 0.141574, 0.178486, 0.238397",\
              "0.087502, 0.104937, 0.126495, 0.163407, 0.223318",\
              "0.069106, 0.086540, 0.108099, 0.145010, 0.204921",\
              "0.040862, 0.058296, 0.079855, 0.116766, 0.176677",\
              "0.000000, 0.014868, 0.036426, 0.073338, 0.133249"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.102581, 0.120015, 0.141574, 0.178486, 0.238397",\
              "0.087502, 0.104937, 0.126495, 0.163407, 0.223318",\
              "0.069106, 0.086540, 0.108099, 0.145010, 0.204921",\
              "0.040862, 0.058296, 0.079855, 0.116766, 0.176677",\
              "0.000000, 0.014868, 0.036426, 0.073338, 0.133249"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.279825, 0.262565, 0.241113, 0.208462, 0.160331",\
              "0.295028, 0.277768, 0.256316, 0.223665, 0.175533",\
              "0.313523, 0.296262, 0.274811, 0.242159, 0.194028",\
              "0.341716, 0.324455, 0.303003, 0.270352, 0.222221",\
              "0.385270, 0.368009, 0.346557, 0.313906, 0.265775"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.279825, 0.262565, 0.241113, 0.208462, 0.160331",\
              "0.295028, 0.277768, 0.256316, 0.223665, 0.175533",\
              "0.313523, 0.296262, 0.274811, 0.242159, 0.194028",\
              "0.341716, 0.324455, 0.303003, 0.270352, 0.222221",\
              "0.385270, 0.368009, 0.346557, 0.313906, 0.265775"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.012422") ;
            }
            fall_power("scalar") {
                values ("0.012422") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001701 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.116649, 0.134084, 0.155642, 0.192666, 0.254713",\
              "0.103903, 0.121338, 0.142897, 0.179920, 0.241967",\
              "0.087636, 0.105070, 0.126629, 0.163653, 0.225700",\
              "0.063116, 0.080551, 0.102110, 0.139133, 0.201180",\
              "0.028075, 0.045509, 0.067068, 0.104092, 0.166139"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.116649, 0.134084, 0.155642, 0.192666, 0.254713",\
              "0.103903, 0.121338, 0.142897, 0.179920, 0.241967",\
              "0.087636, 0.105070, 0.126629, 0.163653, 0.225700",\
              "0.063116, 0.080551, 0.102110, 0.139133, 0.201180",\
              "0.028075, 0.045509, 0.067068, 0.104092, 0.166139"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.228924, 0.213052, 0.195541, 0.165116, 0.116168",\
              "0.244127, 0.228254, 0.210744, 0.180318, 0.131371",\
              "0.262622, 0.246749, 0.229239, 0.198813, 0.149866",\
              "0.290814, 0.274942, 0.257431, 0.227006, 0.178058",\
              "0.334368, 0.318495, 0.300986, 0.270560, 0.221612"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.228924, 0.213052, 0.195541, 0.165116, 0.116168",\
              "0.244127, 0.228254, 0.210744, 0.180318, 0.131371",\
              "0.262622, 0.246749, 0.229239, 0.198813, 0.149866",\
              "0.290814, 0.274942, 0.257431, 0.227006, 0.178058",\
              "0.334368, 0.318495, 0.300986, 0.270560, 0.221612"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008566") ;
            }
            fall_power("scalar") {
                values ("0.008566") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004043 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.236111, 0.243159, 0.248615, 0.255092, 0.262525" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.571332, 0.578379, 0.583835, 0.590313, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.571332, 0.578379, 0.583835, 0.590313, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.571332" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.758336") ;
            }
            fall_power("scalar") {
                values ("1.137507") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.008149") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001838 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.222553, 0.237659, 0.257701, 0.292741, 0.354168",\
              "0.207138, 0.222244, 0.242285, 0.277324, 0.338752",\
              "0.189460, 0.204566, 0.224608, 0.259647, 0.321074",\
              "0.164926, 0.180032, 0.200074, 0.235113, 0.296540",\
              "0.127077, 0.142183, 0.162225, 0.197264, 0.258692"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.222553, 0.237659, 0.257701, 0.292741, 0.354168",\
              "0.207138, 0.222244, 0.242285, 0.277324, 0.338752",\
              "0.189460, 0.204566, 0.224608, 0.259647, 0.321074",\
              "0.164926, 0.180032, 0.200074, 0.235113, 0.296540",\
              "0.127077, 0.142183, 0.162225, 0.197264, 0.258692"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.113318, 0.106462, 0.097880, 0.085531, 0.080000",\
              "0.122810, 0.115954, 0.107372, 0.095023, 0.080000",\
              "0.130474, 0.123618, 0.115036, 0.102687, 0.085761",\
              "0.139418, 0.132562, 0.123980, 0.111631, 0.094705",\
              "0.150245, 0.143389, 0.134807, 0.122458, 0.105532"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.113318, 0.106462, 0.097880, 0.085531, 0.080000",\
              "0.122810, 0.115954, 0.107372, 0.095023, 0.080000",\
              "0.130474, 0.123618, 0.115036, 0.102687, 0.085761",\
              "0.139418, 0.132562, 0.123980, 0.111631, 0.094705",\
              "0.150245, 0.143389, 0.134807, 0.122458, 0.105532"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005276") ;
            }
            fall_power("scalar") {
                values ("0.005276") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001248 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167197, 0.178375, 0.190068, 0.206899, 0.230736",\
              "0.160415, 0.171593, 0.183286, 0.200117, 0.223954",\
              "0.154938, 0.166116, 0.177809, 0.194640, 0.218477",\
              "0.148549, 0.159726, 0.171420, 0.188251, 0.212087",\
              "0.140836, 0.152013, 0.163706, 0.180537, 0.204374"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167197, 0.178375, 0.190068, 0.206899, 0.230736",\
              "0.160415, 0.171593, 0.183286, 0.200117, 0.223954",\
              "0.154938, 0.166116, 0.177809, 0.194640, 0.218477",\
              "0.148549, 0.159726, 0.171420, 0.188251, 0.212087",\
              "0.140836, 0.152013, 0.163706, 0.180537, 0.204374"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.151107, 0.145937, 0.140994, 0.133692, 0.123928",\
              "0.160599, 0.155429, 0.150486, 0.143184, 0.133420",\
              "0.168264, 0.163093, 0.158150, 0.150849, 0.141084",\
              "0.177207, 0.172037, 0.167094, 0.159792, 0.150028",\
              "0.188034, 0.182864, 0.177921, 0.170619, 0.160855"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.151107, 0.145937, 0.140994, 0.133692, 0.123928",\
              "0.160599, 0.155429, 0.150486, 0.143184, 0.133420",\
              "0.168264, 0.163093, 0.158150, 0.150849, 0.141084",\
              "0.177207, 0.172037, 0.167094, 0.159792, 0.150028",\
              "0.188034, 0.182864, 0.177921, 0.170619, 0.160855"\
               ) ;
            }
        }

        
        pin(AB[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.035803") ;
            }
            fall_power("scalar") {
                values ("0.035803") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.283136, 0.312578, 0.343301, 0.399129, 0.511020",\
              "0.290184, 0.319626, 0.350349, 0.406177, 0.518068",\
              "0.295640, 0.325082, 0.355805, 0.411633, 0.523524",\
              "0.302116, 0.331558, 0.362282, 0.418110, 0.530001",\
              "0.309550, 0.338992, 0.369715, 0.425544, 0.537435"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.283136, 0.312578, 0.343301, 0.399129, 0.511020",\
              "0.290184, 0.319626, 0.350349, 0.406177, 0.518068",\
              "0.295640, 0.325082, 0.355805, 0.411633, 0.523524",\
              "0.302116, 0.331558, 0.362282, 0.418110, 0.530001",\
              "0.309550, 0.338992, 0.369715, 0.425544, 0.537435"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.153682, 0.173748, 0.193413, 0.231369, 0.306678",\
              "0.160394, 0.180460, 0.200125, 0.238081, 0.313390",\
              "0.165590, 0.185656, 0.205321, 0.243277, 0.318586",\
              "0.171759, 0.191825, 0.211490, 0.249446, 0.324755",\
              "0.178838, 0.198904, 0.218569, 0.256525, 0.331834"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.153682, 0.173748, 0.193413, 0.231369, 0.306678",\
              "0.160394, 0.180460, 0.200125, 0.238081, 0.313390",\
              "0.165590, 0.185656, 0.205321, 0.243277, 0.318586",\
              "0.171759, 0.191825, 0.211490, 0.249446, 0.324755",\
              "0.178838, 0.198904, 0.218569, 0.256525, 0.331834"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.019165, 0.063650, 0.116691, 0.224683, 0.450002" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.019165, 0.063650, 0.116691, 0.224683, 0.450002" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.013190, 0.045640, 0.082146, 0.157650, 0.309552" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.013190, 0.045640, 0.082146, 0.157650, 0.309552" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003889, 0.003889, 0.003889, 0.003889, 0.003889") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.082506;
  }
  


}   /* cell() */

}   /* library() */

