Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\Lab7\reg16.v" into library work
Parsing module <reg16>.
Analyzing Verilog file "C:\Xilinx\Lab7\Decoder_3to8.v" into library work
Parsing module <Decoder_3to8>.
Analyzing Verilog file "C:\Xilinx\Lab7\ThreeZeroOne_alu.v" into library work
Parsing module <ThreeZeroOne_alu>.
Analyzing Verilog file "C:\Xilinx\Lab7\Register_File.v" into library work
Parsing module <Register_File>.
Analyzing Verilog file "C:\Xilinx\Lab7\PC_mod.v" into library work
Parsing module <PC_mod>.
Analyzing Verilog file "C:\Xilinx\Lab7\mux_4_to_1.v" into library work
Parsing module <mux_4_to_1>.
Analyzing Verilog file "C:\Xilinx\Lab7\led_controller.v" into library work
Parsing module <led_controller>.
Analyzing Verilog file "C:\Xilinx\Lab7\led_clock.v" into library work
Parsing module <led_clock>.
Analyzing Verilog file "C:\Xilinx\Lab7\IR_mod.v" into library work
Parsing module <IR_mod>.
Analyzing Verilog file "C:\Xilinx\Lab7\ipcore_dir\ramMemoryData.v" into library work
Parsing module <ramMemoryData>.
Analyzing Verilog file "C:\Xilinx\Lab7\int_data_path.v" into library work
Parsing module <int_data_path>.
Analyzing Verilog file "C:\Xilinx\Lab7\hex_to_seven_seg.v" into library work
Parsing module <hex_to_seven_seg>.
Analyzing Verilog file "C:\Xilinx\Lab7\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Xilinx\Lab7\clk_500HZ.v" into library work
Parsing module <clk_500HZ>.
Analyzing Verilog file "C:\Xilinx\Lab7\switchFilter.v" into library work
Parsing module <switchFilter>.
Analyzing Verilog file "C:\Xilinx\Lab7\Ram.v" into library work
Parsing module <Ram>.
Analyzing Verilog file "C:\Xilinx\Lab7\DisplayController.v" into library work
Parsing module <DisplayController>.
Analyzing Verilog file "C:\Xilinx\Lab7\CPU_EU.v" into library work
Parsing module <CPU_EU>.
Analyzing Verilog file "C:\Xilinx\Lab7\TopModule.v" into library work
Parsing module <TopModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopModule>.

Elaborating module <CPU_EU>.

Elaborating module <int_data_path>.

Elaborating module <Register_File>.

Elaborating module <reg16>.

Elaborating module <Decoder_3to8>.

Elaborating module <ThreeZeroOne_alu>.
WARNING:HDLCompiler:413 - "C:\Xilinx\Lab7\ThreeZeroOne_alu.v" Line 27: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\Lab7\ThreeZeroOne_alu.v" Line 42: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:1127 - "C:\Xilinx\Lab7\CPU_EU.v" Line 43: Assignment to carry ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Xilinx\Lab7\CPU_EU.v" Line 44: Assignment to N ignored, since the identifier is never used

Elaborating module <PC_mod>.
WARNING:HDLCompiler:413 - "C:\Xilinx\Lab7\PC_mod.v" Line 38: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <IR_mod>.

Elaborating module <switchFilter>.

Elaborating module <debounce>.

Elaborating module <clk_500HZ>.

Elaborating module <DisplayController>.

Elaborating module <led_clock>.

Elaborating module <led_controller>.

Elaborating module <mux_4_to_1>.

Elaborating module <hex_to_seven_seg>.

Elaborating module <Ram>.

Elaborating module <ramMemoryData>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\Lab7\ipcore_dir\ramMemoryData.v" Line 39: Empty module <ramMemoryData> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModule>.
    Related source file is "C:\Xilinx\Lab7\TopModule.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <TopModule> synthesized.

Synthesizing Unit <CPU_EU>.
    Related source file is "C:\Xilinx\Lab7\CPU_EU.v".
INFO:Xst:3210 - "C:\Xilinx\Lab7\CPU_EU.v" line 40: Output port <carry> of the instance <IDP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\Lab7\CPU_EU.v" line 40: Output port <N> of the instance <IDP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\Lab7\CPU_EU.v" line 40: Output port <Z> of the instance <IDP> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <CPU_EU> synthesized.

Synthesizing Unit <int_data_path>.
    Related source file is "C:\Xilinx\Lab7\int_data_path.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <int_data_path> synthesized.

Synthesizing Unit <Register_File>.
    Related source file is "C:\Xilinx\Lab7\Register_File.v".
    Summary:
	no macro.
Unit <Register_File> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "C:\Xilinx\Lab7\reg16.v".
    Found 16-bit register for signal <Dout>.
    Found 1-bit tristate buffer for signal <DA<15>> created at line 43
    Found 1-bit tristate buffer for signal <DA<14>> created at line 43
    Found 1-bit tristate buffer for signal <DA<13>> created at line 43
    Found 1-bit tristate buffer for signal <DA<12>> created at line 43
    Found 1-bit tristate buffer for signal <DA<11>> created at line 43
    Found 1-bit tristate buffer for signal <DA<10>> created at line 43
    Found 1-bit tristate buffer for signal <DA<9>> created at line 43
    Found 1-bit tristate buffer for signal <DA<8>> created at line 43
    Found 1-bit tristate buffer for signal <DA<7>> created at line 43
    Found 1-bit tristate buffer for signal <DA<6>> created at line 43
    Found 1-bit tristate buffer for signal <DA<5>> created at line 43
    Found 1-bit tristate buffer for signal <DA<4>> created at line 43
    Found 1-bit tristate buffer for signal <DA<3>> created at line 43
    Found 1-bit tristate buffer for signal <DA<2>> created at line 43
    Found 1-bit tristate buffer for signal <DA<1>> created at line 43
    Found 1-bit tristate buffer for signal <DA<0>> created at line 43
    Found 1-bit tristate buffer for signal <DB<15>> created at line 44
    Found 1-bit tristate buffer for signal <DB<14>> created at line 44
    Found 1-bit tristate buffer for signal <DB<13>> created at line 44
    Found 1-bit tristate buffer for signal <DB<12>> created at line 44
    Found 1-bit tristate buffer for signal <DB<11>> created at line 44
    Found 1-bit tristate buffer for signal <DB<10>> created at line 44
    Found 1-bit tristate buffer for signal <DB<9>> created at line 44
    Found 1-bit tristate buffer for signal <DB<8>> created at line 44
    Found 1-bit tristate buffer for signal <DB<7>> created at line 44
    Found 1-bit tristate buffer for signal <DB<6>> created at line 44
    Found 1-bit tristate buffer for signal <DB<5>> created at line 44
    Found 1-bit tristate buffer for signal <DB<4>> created at line 44
    Found 1-bit tristate buffer for signal <DB<3>> created at line 44
    Found 1-bit tristate buffer for signal <DB<2>> created at line 44
    Found 1-bit tristate buffer for signal <DB<1>> created at line 44
    Found 1-bit tristate buffer for signal <DB<0>> created at line 44
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <reg16> synthesized.

Synthesizing Unit <Decoder_3to8>.
    Related source file is "C:\Xilinx\Lab7\Decoder_3to8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Decoder_3to8> synthesized.

Synthesizing Unit <ThreeZeroOne_alu>.
    Related source file is "C:\Xilinx\Lab7\ThreeZeroOne_alu.v".
    Found 17-bit subtractor for signal <GND_39_o_GND_39_o_sub_2_OUT> created at line 27.
    Found 17-bit subtractor for signal <GND_39_o_GND_39_o_sub_4_OUT> created at line 29.
    Found 17-bit adder for signal <n0033> created at line 26.
    Found 17-bit adder for signal <n0036> created at line 28.
    Found 17-bit subtractor for signal <GND_39_o_GND_39_o_sub_9_OUT> created at line 42.
    Found 16-bit 15-to-1 multiplexer for signal <Y> created at line 23.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <ThreeZeroOne_alu> synthesized.

Synthesizing Unit <PC_mod>.
    Related source file is "C:\Xilinx\Lab7\PC_mod.v".
    Found 16-bit register for signal <pc_out>.
    Found 16-bit adder for signal <pc_out[15]_GND_40_o_add_2_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PC_mod> synthesized.

Synthesizing Unit <IR_mod>.
    Related source file is "C:\Xilinx\Lab7\IR_mod.v".
    Found 16-bit register for signal <IR>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IR_mod> synthesized.

Synthesizing Unit <switchFilter>.
    Related source file is "C:\Xilinx\Lab7\switchFilter.v".
    Summary:
	no macro.
Unit <switchFilter> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Xilinx\Lab7\debounce.v".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <q6>.
    Found 1-bit register for signal <q7>.
    Found 1-bit register for signal <q8>.
    Found 1-bit register for signal <q9>.
    Found 1-bit register for signal <q0>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <clk_500HZ>.
    Related source file is "C:\Xilinx\Lab7\clk_500HZ.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_44_o_add_1_OUT> created at line 43.
    Found 32-bit comparator greater for signal <n0002> created at line 53
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_500HZ> synthesized.

Synthesizing Unit <DisplayController>.
    Related source file is "C:\Xilinx\Lab7\DisplayController.v".
    Summary:
	no macro.
Unit <DisplayController> synthesized.

Synthesizing Unit <led_clock>.
    Related source file is "C:\Xilinx\Lab7\led_clock.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <outClk>.
    Found 32-bit adder for signal <i[31]_GND_46_o_add_1_OUT> created at line 77.
    Found 32-bit comparator greater for signal <n0002> created at line 79
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <led_clock> synthesized.

Synthesizing Unit <led_controller>.
    Related source file is "C:\Xilinx\Lab7\led_controller.v".
    Found 2-bit register for signal <present_state>.
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <led_controller> synthesized.

Synthesizing Unit <mux_4_to_1>.
    Related source file is "C:\Xilinx\Lab7\mux_4_to_1.v".
    Found 4-bit 4-to-1 multiplexer for signal <outMux> created at line 40.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_4_to_1> synthesized.

Synthesizing Unit <hex_to_seven_seg>.
    Related source file is "C:\Xilinx\Lab7\hex_to_seven_seg.v".
    Found 16x7-bit Read Only RAM for signal <_n0024>
    Summary:
	inferred   1 RAM(s).
Unit <hex_to_seven_seg> synthesized.

Synthesizing Unit <Ram>.
    Related source file is "C:\Xilinx\Lab7\Ram.v".
    Summary:
	no macro.
Unit <Ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 8
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 2
# Registers                                            : 34
 1-bit register                                        : 22
 16-bit register                                       : 10
 32-bit register                                       : 2
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 256
 1-bit tristate buffer                                 : 256
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ramMemoryData.ngc>.
Loading core <ramMemoryData> for timing and area information for instance <ramMemoryData>.
WARNING:Xst:2677 - Node <IR_9> of sequential type is unconnected in block <IRa>.
WARNING:Xst:2677 - Node <IR_10> of sequential type is unconnected in block <IRa>.
WARNING:Xst:2677 - Node <IR_11> of sequential type is unconnected in block <IRa>.

Synthesizing (advanced) Unit <PC_mod>.
The following registers are absorbed into counter <pc_out>: 1 register on signal <pc_out>.
Unit <PC_mod> synthesized (advanced).

Synthesizing (advanced) Unit <hex_to_seven_seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0024> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hex_to_seven_seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 7
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 2
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 230
 Flip-Flops                                            : 230
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <present_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
WARNING:Xst:2040 - Unit Register_File: 32 multi-source signals are replaced by logic (pull-up yes): R<0>, R<10>, R<11>, R<12>, R<13>, R<14>, R<15>, R<1>, R<2>, R<3>, R<4>, R<5>, R<6>, R<7>, R<8>, R<9>, S<0>, S<10>, S<11>, S<12>, S<13>, S<14>, S<15>, S<1>, S<2>, S<3>, S<4>, S<5>, S<6>, S<7>, S<8>, S<9>.

Optimizing unit <IR_mod> ...

Optimizing unit <TopModule> ...

Optimizing unit <clk_500HZ> ...

Optimizing unit <debounce> ...

Optimizing unit <led_clock> ...

Optimizing unit <Register_File> ...

Optimizing unit <ThreeZeroOne_alu> ...
WARNING:Xst:2677 - Node <cpu_eu/IRa/IR_11> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <cpu_eu/IRa/IR_10> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <cpu_eu/IRa/IR_9> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:1710 - FF/Latch <DC/led_clock/i_18> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_19> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_20> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_21> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_22> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_23> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_24> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_25> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_26> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_27> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_28> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_29> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_30> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DC/led_clock/i_31> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_17> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_18> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_19> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_20> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_21> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_22> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_23> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_24> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_25> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_26> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_27> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_28> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_29> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_30> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debo/clk500/i_31> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 6.
FlipFlop cpu_eu/IRa/IR_0 has been replicated 3 time(s)
FlipFlop cpu_eu/IRa/IR_1 has been replicated 1 time(s)
FlipFlop cpu_eu/IRa/IR_2 has been replicated 1 time(s)
FlipFlop cpu_eu/IRa/IR_3 has been replicated 2 time(s)
FlipFlop cpu_eu/IRa/IR_4 has been replicated 3 time(s)
FlipFlop cpu_eu/IRa/IR_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 229
 Flip-Flops                                            : 229

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 753
#      GND                         : 2
#      INV                         : 8
#      LUT1                        : 34
#      LUT2                        : 36
#      LUT3                        : 4
#      LUT4                        : 39
#      LUT5                        : 135
#      LUT6                        : 206
#      MUXCY                       : 139
#      MUXF7                       : 15
#      VCC                         : 2
#      XORCY                       : 133
# FlipFlops/Latches                : 229
#      FDC                         : 60
#      FDCE                        : 168
#      FDP                         : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 10
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             229  out of  18224     1%  
 Number of Slice LUTs:                  462  out of   9112     5%  
    Number used as Logic:               462  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    583
   Number with an unused Flip Flop:     354  out of    583    60%  
   Number with an unused LUT:           121  out of    583    20%  
   Number of fully used LUT-FF pairs:   108  out of    583    18%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+----------------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)                  | Load  |
------------------------------------+----------------------------------------+-------+
DC/led_clock/outClk                 | NONE(DC/led_con/present_state_FSM_FFd3)| 4     |
weStepForCPU(debo/we_bounce1/outD:O)| BUFG(*)(cpu_eu/PC/pc_out_0)            | 168   |
clock                               | BUFGP                                  | 38    |
debo/clk500/clk_out                 | BUFG                                   | 20    |
------------------------------------+----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.604ns (Maximum Frequency: 131.505MHz)
   Minimum input arrival time before clock: 8.522ns
   Maximum output required time after clock: 14.515ns
   Maximum combinational path delay: 15.046ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DC/led_clock/outClk'
  Clock period: 1.725ns (frequency: 579.710MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.725ns (Levels of Logic = 0)
  Source:            DC/led_con/present_state_FSM_FFd4 (FF)
  Destination:       DC/led_con/present_state_FSM_FFd3 (FF)
  Source Clock:      DC/led_clock/outClk rising
  Destination Clock: DC/led_clock/outClk rising

  Data Path: DC/led_con/present_state_FSM_FFd4 to DC/led_con/present_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             14   0.525   1.126  DC/led_con/present_state_FSM_FFd4 (DC/led_con/present_state_FSM_FFd4)
     FDC:D                     0.074          DC/led_con/present_state_FSM_FFd3
    ----------------------------------------
    Total                      1.725ns (0.599ns logic, 1.126ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'weStepForCPU'
  Clock period: 7.604ns (frequency: 131.505MHz)
  Total number of paths / destination ports: 284411 / 272
-------------------------------------------------------------------------
Delay:               7.604ns (Levels of Logic = 20)
  Source:            cpu_eu/IRa/IR_2_1 (FF)
  Destination:       cpu_eu/PC/pc_out_15 (FF)
  Source Clock:      weStepForCPU rising
  Destination Clock: weStepForCPU rising

  Data Path: cpu_eu/IRa/IR_2_1 to cpu_eu/PC/pc_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.525   1.263  cpu_eu/IRa/IR_2_1 (cpu_eu/IRa/IR_2_1)
     LUT6:I4->O            6   0.250   0.984  cpu_eu/IDP/Mmux_sMux82 (cpu_eu/IDP/Mmux_sMux81)
     LUT5:I3->O            5   0.250   1.117  cpu_eu/IDP/Mmux_sMux83 (cpu_eu/IDP/sMux<1>)
     LUT4:I0->O            3   0.254   0.874  cpu_eu/IDP/u2/Alu_Op<3>_86 (cpu_eu/IDP/u2/Alu_Op<3>_86)
     LUT5:I3->O            1   0.250   0.790  cpu_eu/IDP/u2/Alu_Op<3>71_SW1 (N29)
     LUT5:I3->O            1   0.250   0.000  cpu_eu/PC/Mcount_pc_out_lut<1> (cpu_eu/PC/Mcount_pc_out_lut<1>)
     MUXCY:S->O            1   0.215   0.000  cpu_eu/PC/Mcount_pc_out_cy<1> (cpu_eu/PC/Mcount_pc_out_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<2> (cpu_eu/PC/Mcount_pc_out_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<3> (cpu_eu/PC/Mcount_pc_out_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<4> (cpu_eu/PC/Mcount_pc_out_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<5> (cpu_eu/PC/Mcount_pc_out_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<6> (cpu_eu/PC/Mcount_pc_out_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<7> (cpu_eu/PC/Mcount_pc_out_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<8> (cpu_eu/PC/Mcount_pc_out_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<9> (cpu_eu/PC/Mcount_pc_out_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<10> (cpu_eu/PC/Mcount_pc_out_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<11> (cpu_eu/PC/Mcount_pc_out_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<12> (cpu_eu/PC/Mcount_pc_out_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<13> (cpu_eu/PC/Mcount_pc_out_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<14> (cpu_eu/PC/Mcount_pc_out_cy<14>)
     XORCY:CI->O           1   0.206   0.000  cpu_eu/PC/Mcount_pc_out_xor<15> (cpu_eu/PC/Mcount_pc_out15)
     FDCE:D                    0.074          cpu_eu/PC/pc_out_15
    ----------------------------------------
    Total                      7.604ns (2.576ns logic, 5.028ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 7.468ns (frequency: 133.914MHz)
  Total number of paths / destination ports: 12491 / 53
-------------------------------------------------------------------------
Delay:               7.468ns (Levels of Logic = 12)
  Source:            ramMemoryData/ramMemoryData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       ramMemoryData/ramMemoryData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: ramMemoryData/ramMemoryData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to ramMemoryData/ramMemoryData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO0    7   2.100   1.186  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<8>)
     end scope: 'ramMemoryData/ramMemoryData:douta<8>'
     LUT5:I1->O            1   0.254   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_lut<8> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_lut<8>)
     MUXCY:S->O            1   0.215   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<8> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<9> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<10> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<11> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<12> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<13> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<14> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<14>)
     XORCY:CI->O           1   0.206   0.790  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_xor<15> (cpu_eu/IDP/u2/GND_39_o_GND_39_o_sub_2_OUT<15>)
     LUT6:I4->O            3   0.250   0.766  cpu_eu/IDP/u2/Alu_Op<3>_65 (cpu_eu/IDP/u2/Alu_Op<3>_65)
     LUT6:I5->O           10   0.254   1.007  cpu_eu/IDP/u2/Alu_Op<3>61 (dOutCPU<15>)
     begin scope: 'ramMemoryData/ramMemoryData:dina<15>'
     RAMB8BWER:DIBDI11         0.300          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    ----------------------------------------
    Total                      7.468ns (3.719ns logic, 3.749ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debo/clk500/clk_out'
  Clock period: 1.324ns (frequency: 755.287MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               1.324ns (Levels of Logic = 0)
  Source:            debo/we_bounce1/q8 (FF)
  Destination:       debo/we_bounce1/q9 (FF)
  Source Clock:      debo/clk500/clk_out rising
  Destination Clock: debo/clk500/clk_out rising

  Data Path: debo/we_bounce1/q8 to debo/we_bounce1/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  debo/we_bounce1/q8 (debo/we_bounce1/q8)
     FDC:D                     0.074          debo/we_bounce1/q9
    ----------------------------------------
    Total                      1.324ns (0.599ns logic, 0.725ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DC/led_clock/outClk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.211ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       DC/led_con/present_state_FSM_FFd3 (FF)
  Destination Clock: DC/led_clock/outClk rising

  Data Path: reset to DC/led_con/present_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           229   1.328   2.424  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.459          DC/led_con/present_state_FSM_FFd3
    ----------------------------------------
    Total                      4.211ns (1.787ns logic, 2.424ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'weStepForCPU'
  Total number of paths / destination ports: 14167 / 480
-------------------------------------------------------------------------
Offset:              8.522ns (Levels of Logic = 20)
  Source:            s_sel (PAD)
  Destination:       cpu_eu/PC/pc_out_15 (FF)
  Destination Clock: weStepForCPU rising

  Data Path: s_sel to cpu_eu/PC/pc_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   1.328   2.608  s_sel_IBUF (s_sel_IBUF)
     LUT5:I0->O            5   0.254   1.117  cpu_eu/IDP/Mmux_sMux83 (cpu_eu/IDP/sMux<1>)
     LUT4:I0->O            3   0.254   0.874  cpu_eu/IDP/u2/Alu_Op<3>_86 (cpu_eu/IDP/u2/Alu_Op<3>_86)
     LUT5:I3->O            1   0.250   0.790  cpu_eu/IDP/u2/Alu_Op<3>71_SW1 (N29)
     LUT5:I3->O            1   0.250   0.000  cpu_eu/PC/Mcount_pc_out_lut<1> (cpu_eu/PC/Mcount_pc_out_lut<1>)
     MUXCY:S->O            1   0.215   0.000  cpu_eu/PC/Mcount_pc_out_cy<1> (cpu_eu/PC/Mcount_pc_out_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<2> (cpu_eu/PC/Mcount_pc_out_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<3> (cpu_eu/PC/Mcount_pc_out_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<4> (cpu_eu/PC/Mcount_pc_out_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<5> (cpu_eu/PC/Mcount_pc_out_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<6> (cpu_eu/PC/Mcount_pc_out_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<7> (cpu_eu/PC/Mcount_pc_out_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<8> (cpu_eu/PC/Mcount_pc_out_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<9> (cpu_eu/PC/Mcount_pc_out_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<10> (cpu_eu/PC/Mcount_pc_out_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<11> (cpu_eu/PC/Mcount_pc_out_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<12> (cpu_eu/PC/Mcount_pc_out_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<13> (cpu_eu/PC/Mcount_pc_out_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  cpu_eu/PC/Mcount_pc_out_cy<14> (cpu_eu/PC/Mcount_pc_out_cy<14>)
     XORCY:CI->O           1   0.206   0.000  cpu_eu/PC/Mcount_pc_out_xor<15> (cpu_eu/PC/Mcount_pc_out15)
     FDCE:D                    0.074          cpu_eu/PC/pc_out_15
    ----------------------------------------
    Total                      8.522ns (3.133ns logic, 5.389ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 811 / 69
-------------------------------------------------------------------------
Offset:              8.497ns (Levels of Logic = 21)
  Source:            s_sel (PAD)
  Destination:       ramMemoryData/ramMemoryData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination Clock: clock rising

  Data Path: s_sel to ramMemoryData/ramMemoryData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   1.328   2.633  s_sel_IBUF (s_sel_IBUF)
     LUT6:I0->O            1   0.254   0.000  cpu_eu/IDP/u2/Madd_n0036_lut<0>1 (cpu_eu/IDP/u2/Madd_n0036_lut<0>1)
     MUXCY:S->O            1   0.215   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<0> (cpu_eu/IDP/u2/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<1> (cpu_eu/IDP/u2/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<2> (cpu_eu/IDP/u2/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<3> (cpu_eu/IDP/u2/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<4> (cpu_eu/IDP/u2/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<5> (cpu_eu/IDP/u2/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<6> (cpu_eu/IDP/u2/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<7> (cpu_eu/IDP/u2/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<8> (cpu_eu/IDP/u2/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<9> (cpu_eu/IDP/u2/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<10> (cpu_eu/IDP/u2/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<11> (cpu_eu/IDP/u2/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<12> (cpu_eu/IDP/u2/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<13> (cpu_eu/IDP/u2/Madd_n0036_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<14> (cpu_eu/IDP/u2/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.206   0.790  cpu_eu/IDP/u2/Madd_n0036_xor<15> (cpu_eu/IDP/u2/n0036<15>)
     LUT5:I3->O            2   0.250   0.954  cpu_eu/IDP/u2/Alu_Op<3>_710 (cpu_eu/IDP/u2/Alu_Op<3>_710)
     LUT6:I3->O           10   0.235   1.007  cpu_eu/IDP/u2/Alu_Op<3>61 (dOutCPU<15>)
     begin scope: 'ramMemoryData/ramMemoryData:dina<15>'
     RAMB8BWER:DIBDI11         0.300          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    ----------------------------------------
    Total                      8.497ns (3.114ns logic, 5.384ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debo/clk500/clk_out'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              4.211ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       debo/we_bounce1/q9 (FF)
  Destination Clock: debo/clk500/clk_out rising

  Data Path: reset to debo/we_bounce1/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           229   1.328   2.424  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.459          debo/we_bounce1/q0
    ----------------------------------------
    Total                      4.211ns (1.787ns logic, 2.424ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DC/led_clock/outClk'
  Total number of paths / destination ports: 340 / 11
-------------------------------------------------------------------------
Offset:              10.177ns (Levels of Logic = 6)
  Source:            DC/led_con/present_state_FSM_FFd3 (FF)
  Destination:       a (PAD)
  Source Clock:      DC/led_clock/outClk rising

  Data Path: DC/led_con/present_state_FSM_FFd3 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.525   1.557  DC/led_con/present_state_FSM_FFd3 (DC/led_con/present_state_FSM_FFd3)
     LUT6:I1->O            1   0.254   0.682  DC/mux/Mmux_outMux<0>1 (DC/mux/Mmux_outMux<0>)
     LUT4:I3->O            1   0.254   0.682  DC/mux/Mmux_outMux<0>2 (DC/mux/Mmux_outMux<0>1)
     LUT6:I5->O            1   0.254   0.682  DC/mux/Mmux_outMux<0>4 (DC/mux/Mmux_outMux<0>3)
     LUT5:I4->O            7   0.254   1.186  DC/mux/Mmux_outMux<0>6 (DC/outMuxToSevenSeg<0>)
     LUT4:I0->O            1   0.254   0.681  DC/hex/Mram__n002441 (e_OBUF)
     OBUF:I->O                 2.912          e_OBUF (e)
    ----------------------------------------
    Total                     10.177ns (4.707ns logic, 5.470ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'weStepForCPU'
  Total number of paths / destination ports: 121170 / 7
-------------------------------------------------------------------------
Offset:              14.515ns (Levels of Logic = 14)
  Source:            cpu_eu/IRa/IR_4_2 (FF)
  Destination:       f (PAD)
  Source Clock:      weStepForCPU rising

  Data Path: cpu_eu/IRa/IR_4_2 to f
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   0.525   1.637  cpu_eu/IRa/IR_4_2 (cpu_eu/IRa/IR_4_2)
     LUT6:I0->O            1   0.254   0.000  cpu_eu/IDP/u1/R<3>LogicTrst3_G (N140)
     MUXF7:I1->O           4   0.175   0.912  cpu_eu/IDP/u1/R<3>LogicTrst3 (cpu_eu/Reg_Out<3>)
     LUT6:I4->O            1   0.250   0.000  cpu_eu/IDP/u2/Madd_n0036_lut<3>1 (cpu_eu/IDP/u2/Madd_n0036_lut<3>1)
     MUXCY:S->O            1   0.215   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<3> (cpu_eu/IDP/u2/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<4> (cpu_eu/IDP/u2/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<5> (cpu_eu/IDP/u2/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<6> (cpu_eu/IDP/u2/Madd_n0036_cy<6>)
     XORCY:CI->O           1   0.206   0.910  cpu_eu/IDP/u2/Madd_n0036_xor<7> (cpu_eu/IDP/u2/n0036<7>)
     LUT6:I3->O            2   0.235   0.954  cpu_eu/IDP/u2/Alu_Op<3>_724 (cpu_eu/IDP/u2/Alu_Op<3>_724)
     LUT6:I3->O           10   0.235   1.438  cpu_eu/IDP/u2/Alu_Op<3>131 (dOutCPU<7>)
     LUT6:I1->O            1   0.254   0.958  DC/mux/Mmux_outMux<3>5 (DC/mux/Mmux_outMux<3>4)
     LUT5:I1->O            7   0.254   1.186  DC/mux/Mmux_outMux<3>6 (DC/outMuxToSevenSeg<3>)
     LUT4:I0->O            1   0.254   0.681  DC/hex/Mram__n002451 (f_OBUF)
     OBUF:I->O                 2.912          f_OBUF (f)
    ----------------------------------------
    Total                     14.515ns (5.839ns logic, 8.676ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 5306 / 7
-------------------------------------------------------------------------
Offset:              13.895ns (Levels of Logic = 16)
  Source:            ramMemoryData/ramMemoryData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       f (PAD)
  Source Clock:      clock rising

  Data Path: ramMemoryData/ramMemoryData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to f
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO0   10   1.800   1.284  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<0>)
     end scope: 'ramMemoryData/ramMemoryData:douta<0>'
     LUT5:I1->O            1   0.254   0.000  cpu_eu/IDP/Mmux_sMux134 (cpu_eu/IDP/Mmux_sMux132)
     MUXCY:S->O            1   0.215   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<0> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<1> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<2> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<3> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<4> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<5> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<6> (cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<6>)
     XORCY:CI->O           1   0.206   0.790  cpu_eu/IDP/u2/Msub_GND_39_o_GND_39_o_sub_2_OUT_xor<7> (cpu_eu/IDP/u2/GND_39_o_GND_39_o_sub_2_OUT<7>)
     LUT6:I4->O            3   0.250   0.766  cpu_eu/IDP/u2/Alu_Op<3>_612 (cpu_eu/IDP/u2/Alu_Op<3>_612)
     LUT6:I5->O           10   0.254   1.438  cpu_eu/IDP/u2/Alu_Op<3>131 (dOutCPU<7>)
     LUT6:I1->O            1   0.254   0.958  DC/mux/Mmux_outMux<3>5 (DC/mux/Mmux_outMux<3>4)
     LUT5:I1->O            7   0.254   1.186  DC/mux/Mmux_outMux<3>6 (DC/outMuxToSevenSeg<3>)
     LUT4:I0->O            1   0.254   0.681  DC/hex/Mram__n002451 (f_OBUF)
     OBUF:I->O                 2.912          f_OBUF (f)
    ----------------------------------------
    Total                     13.895ns (6.793ns logic, 7.103ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5418 / 7
-------------------------------------------------------------------------
Delay:               15.046ns (Levels of Logic = 16)
  Source:            s_sel (PAD)
  Destination:       f (PAD)

  Data Path: s_sel to f
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   1.328   2.633  s_sel_IBUF (s_sel_IBUF)
     LUT6:I0->O            1   0.254   0.000  cpu_eu/IDP/u2/Madd_n0036_lut<0>1 (cpu_eu/IDP/u2/Madd_n0036_lut<0>1)
     MUXCY:S->O            1   0.215   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<0> (cpu_eu/IDP/u2/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<1> (cpu_eu/IDP/u2/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<2> (cpu_eu/IDP/u2/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<3> (cpu_eu/IDP/u2/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<4> (cpu_eu/IDP/u2/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<5> (cpu_eu/IDP/u2/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu_eu/IDP/u2/Madd_n0036_cy<6> (cpu_eu/IDP/u2/Madd_n0036_cy<6>)
     XORCY:CI->O           1   0.206   0.910  cpu_eu/IDP/u2/Madd_n0036_xor<7> (cpu_eu/IDP/u2/n0036<7>)
     LUT6:I3->O            2   0.235   0.954  cpu_eu/IDP/u2/Alu_Op<3>_724 (cpu_eu/IDP/u2/Alu_Op<3>_724)
     LUT6:I3->O           10   0.235   1.438  cpu_eu/IDP/u2/Alu_Op<3>131 (dOutCPU<7>)
     LUT6:I1->O            1   0.254   0.958  DC/mux/Mmux_outMux<3>5 (DC/mux/Mmux_outMux<3>4)
     LUT5:I1->O            7   0.254   1.186  DC/mux/Mmux_outMux<3>6 (DC/outMuxToSevenSeg<3>)
     LUT4:I0->O            1   0.254   0.681  DC/hex/Mram__n002451 (f_OBUF)
     OBUF:I->O                 2.912          f_OBUF (f)
    ----------------------------------------
    Total                     15.046ns (6.286ns logic, 8.760ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DC/led_clock/outClk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
DC/led_clock/outClk|    1.725|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clock              |    7.468|         |         |         |
debo/clk500/clk_out|    4.004|         |         |         |
weStepForCPU       |    7.966|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debo/clk500/clk_out
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
debo/clk500/clk_out|    1.324|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock weStepForCPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    7.710|         |         |         |
weStepForCPU   |    7.604|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 34.42 secs
 
--> 

Total memory usage is 327672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    5 (   0 filtered)

