10/29/20

Started in Makerchip.com

Downloaded top.tlv, top.m4.pre, and top.m4.

java -jar /home/devel/SandPiper_1.9-2018_02_11-beta_distro/target/sandpiper.jar --debugSigs --viz --dhtml --stats --compiler verilator --graphTrans -i top.m4 -o top.sv

dot -Tpdf top_trans.dot -o top_trans.pdf

qpdfview top_trans.pdf &

cp ../extra_files/* .

note this is not needed.

https://raw.githubusercontent.com/stevehoover/tlv_flow_lib/master/makerchip_files/verilog/sandhost/sqrt32.v

cp ~/warp-v/formal/verilog/clk_gate.v

//`include "sp_verilog.vh" in clk_gate.v

verilator --trace --debug --debugi 0 -gdbbt --no-dump-tree --cc makerchip.sv --exe --build sim_main.cpp

 
yosys -l simple.log -p 'synth_ice40 -blif top.blif -json top.json' top.sv clk_gate.v  pseudo_rand.sv

=== top ===

   Number of wires:                129
   Number of wire bits:           1627
   Number of public wires:         129
   Number of public wire bits:    1627
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                476
     SB_CARRY                       62
     SB_DFF                         88
     SB_DFFSR                      152
     SB_DFFSS                      108
     SB_LUT4                        66
