INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/tb/tb.sv:121]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXYS4_DDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msb_comb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msb_multi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Pipelined.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msb_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/lsb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsb_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/msb_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msb_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msb_test
WARNING: [VRFC 10-3609] overwriting previous definition of module 'msb_test' [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/test.sv:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
