<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">mem_to_banks</a></h1>
<div class="docblock">
<p>Split memory access over multiple parallel banks, where each bank has its own req/gnt
request and valid response direction.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AddrWidth" class="impl"><code class="in-band">AddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Input address width.</p>
</div><h3 id="parameter.DataWidth" class="impl"><code class="in-band">DataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Input data width, must be a power of two.</p>
</div><h3 id="parameter.NumBanks" class="impl"><code class="in-band">NumBanks<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Number of banks at output, must evenly divide <code>DataWidth</code>.</p>
</div><h3 id="parameter.HideStrb" class="impl"><code class="in-band">HideStrb<span class="type-annotation">: bit</span></code></h3><div class="docblock"
><p>Remove transactions that have zero strobe</p>
</div><h3 id="parameter.MaxTrans" class="impl"><code class="in-band">MaxTrans<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Number of outstanding transactions</p>
</div><h3 id="parameter.addr_t" class="impl"><code class="in-band">addr_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, do not override! Address type.</p>
</div><h3 id="parameter.inp_data_t" class="impl"><code class="in-band">inp_data_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, do not override! Input data type.</p>
</div><h3 id="parameter.inp_strb_t" class="impl"><code class="in-band">inp_strb_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, do not override! Input write strobe type.</p>
</div><h3 id="parameter.oup_data_t" class="impl"><code class="in-band">oup_data_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, do not override! Output data type.</p>
</div><h3 id="parameter.oup_strb_t" class="impl"><code class="in-band">oup_strb_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, do not override! Output write strobe type.</p>
</div><h3 id="parameter.DataBytes" class="impl"><code class="in-band">DataBytes<span class="type-annotation">: </span></code></h3><div class="docblock"
></div><h3 id="parameter.BitsPerBank" class="impl"><code class="in-band">BitsPerBank<span class="type-annotation">: </span></code></h3><div class="docblock"
></div><h3 id="parameter.BytesPerBank" class="impl"><code class="in-band">BytesPerBank<span class="type-annotation">: </span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Clock input.</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Asynchronous reset, active low.</p>
</div><h3 id="port.req_i" class="impl"><code class="in-band">req_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Memory request to split, request is valid.</p>
</div><h3 id="port.gnt_o" class="impl"><code class="in-band">gnt_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Memory request to split, request can be granted.</p>
</div><h3 id="port.addr_i" class="impl"><code class="in-band">addr_i<span class="type-annotation">: input  addr_t</span></code></h3><div class="docblock"
><p>Memory request to split, request address, byte-wise.</p>
</div><h3 id="port.wdata_i" class="impl"><code class="in-band">wdata_i<span class="type-annotation">: input  inp_data_t</span></code></h3><div class="docblock"
><p>Memory request to split, request write data.</p>
</div><h3 id="port.strb_i" class="impl"><code class="in-band">strb_i<span class="type-annotation">: input  inp_strb_t</span></code></h3><div class="docblock"
><p>Memory request to split, request write strobe.</p>
</div><h3 id="port.atop_i" class="impl"><code class="in-band">atop_i<span class="type-annotation">: input  axi_pkg::atop_t</span></code></h3><div class="docblock"
><p>Memory request to split, request Atomic signal from AXI4+ATOP.</p>
</div><h3 id="port.we_i" class="impl"><code class="in-band">we_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Memory request to split, request write enable, active high.</p>
</div><h3 id="port.rvalid_o" class="impl"><code class="in-band">rvalid_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Memory request to split, response is valid. Required for read and write requests</p>
</div><h3 id="port.rdata_o" class="impl"><code class="in-band">rdata_o<span class="type-annotation">: output inp_data_t</span></code></h3><div class="docblock"
><p>Memory request to split, response read data.</p>
</div><h3 id="port.bank_req_o" class="impl"><code class="in-band">bank_req_o<span class="type-annotation">: output logic           [NumBanks-1:0]</span></code></h3><div class="docblock"
><p>Memory bank request, request is valid.</p>
</div><h3 id="port.bank_gnt_i" class="impl"><code class="in-band">bank_gnt_i<span class="type-annotation">: input  logic           [NumBanks-1:0]</span></code></h3><div class="docblock"
><p>Memory bank request, request can be granted.</p>
</div><h3 id="port.bank_addr_o" class="impl"><code class="in-band">bank_addr_o<span class="type-annotation">: output addr_t          [NumBanks-1:0]</span></code></h3><div class="docblock"
><p>Memory bank request, request address, byte-wise. Will be different for each bank.</p>
</div><h3 id="port.bank_wdata_o" class="impl"><code class="in-band">bank_wdata_o<span class="type-annotation">: output oup_data_t      [NumBanks-1:0]</span></code></h3><div class="docblock"
><p>Memory bank request, request write data.</p>
</div><h3 id="port.bank_strb_o" class="impl"><code class="in-band">bank_strb_o<span class="type-annotation">: output oup_strb_t      [NumBanks-1:0]</span></code></h3><div class="docblock"
><p>Memory bank request, request write strobe.</p>
</div><h3 id="port.bank_atop_o" class="impl"><code class="in-band">bank_atop_o<span class="type-annotation">: output axi_pkg::atop_t [NumBanks-1:0]</span></code></h3><div class="docblock"
><p>Memory bank request, request Atomic signal from AXI4+ATOP.</p>
</div><h3 id="port.bank_we_o" class="impl"><code class="in-band">bank_we_o<span class="type-annotation">: output logic           [NumBanks-1:0]</span></code></h3><div class="docblock"
><p>Memory bank request, request write enable, active high.</p>
</div><h3 id="port.bank_rvalid_i" class="impl"><code class="in-band">bank_rvalid_i<span class="type-annotation">: input  logic           [NumBanks-1:0]</span></code></h3><div class="docblock"
><p>Memory bank request, response is valid. Required for read and write requests</p>
</div><h3 id="port.bank_rdata_i" class="impl"><code class="in-band">bank_rdata_i<span class="type-annotation">: input  oup_data_t      [NumBanks-1:0]</span></code></h3><div class="docblock"
><p>Memory bank request, response read data.</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.req_t.html">req_t</a></td><td></td></tr></table>
</section>
</body>
</html>
