// Seed: 2429202146
`timescale 1ps / 1 ps
module module_0 (
    input  id_0
    , id_7,
    input  id_1,
    input  id_2,
    input  id_3,
    output id_4,
    output id_5,
    output id_6
);
  assign id_4 = 1;
  logic id_8;
  logic id_9;
  defparam id_10.id_11 = 1'd0;
  logic id_12 = id_3;
endmodule
