{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523023485673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523023485676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 10:04:44 2018 " "Processing started: Fri Apr 06 10:04:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523023485676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523023485676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi_hamming -c viterbi_hamming " "Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi_hamming -c viterbi_hamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523023485676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523023486526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/srl2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/srl2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl2_32 " "Found entity 1: srl2_32" {  } { { "modules/srl2_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/srl2_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sll2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sll2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll2_32 " "Found entity 1: sll2_32" {  } { { "modules/sll2_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/sll2_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "modules/reg32.v" "" { Text "P:/SPH/lab3/viterbi/modules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_32 " "Found entity 1: mux1_32" {  } { { "modules/mux1_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/mux1_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/const32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/const32.v" { { "Info" "ISGN_ENTITY_NAME" "1 const32 " "Found entity 1: const32" {  } { { "modules/const32.v" "" { Text "P:/SPH/lab3/viterbi/modules/const32.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/add32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "modules/add32.v" "" { Text "P:/SPH/lab3/viterbi/modules/add32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_compute_store_8_4_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_compute_store_8_4_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_compute_store_8_4_4 " "Found entity 1: add_compute_store_8_4_4" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_4 " "Found entity 1: stage_4" {  } { { "stage_4.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_corrupt_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file convert_corrupt_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 convert_corrupt_bit " "Found entity 1: convert_corrupt_bit" {  } { { "convert_corrupt_bit.bdf" "" { Schematic "P:/SPH/lab3/viterbi/convert_corrupt_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniformrv32.v 1 1 " "Found 1 design units, including 1 entities, in source file uniformrv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 uniformRV32 " "Found entity 1: uniformRV32" {  } { { "uniformRV32.v" "" { Text "P:/SPH/lab3/viterbi/uniformRV32.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "P:/SPH/lab3/viterbi/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noiseadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file noiseadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 noiseadder " "Found entity 1: noiseadder" {  } { { "noiseadder.bdf" "" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.v 1 1 " "Found 1 design units, including 1 entities, in source file add8.v" { { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Found entity 1: add8" {  } { { "add8.v" "" { Text "P:/SPH/lab3/viterbi/add8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_bit_to_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_bit_to_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_bit_to_8bit " "Found entity 1: convert_bit_to_8bit" {  } { { "convert_bit_to_8bit.v" "" { Text "P:/SPH/lab3/viterbi/convert_bit_to_8bit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_2.v 2 2 " "Found 2 design units, including 2 entities, in source file mult_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2 " "Found entity 1: mult_2" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486946 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_m2 " "Found entity 2: mult_m2" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_1 " "Found entity 1: stage_1" {  } { { "stage_1.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_2 " "Found entity 1: stage_2" {  } { { "stage_2.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_3 " "Found entity 1: stage_3" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023487002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023487002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_8_bit " "Found entity 1: comparator_8_bit" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023487025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023487025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023487043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023487043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "truncate_32_8.v 1 1 " "Found 1 design units, including 1 entities, in source file truncate_32_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 truncate_32_8 " "Found entity 1: truncate_32_8" {  } { { "truncate_32_8.v" "" { Text "P:/SPH/lab3/viterbi/truncate_32_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023487069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023487069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_out mux1_32.v(15) " "Verilog HDL Implicit Net warning at mux1_32.v(15): created implicit net for \"mux_out\"" {  } { { "modules/mux1_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/mux1_32.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523023487070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523023487728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_compute_store_8_4_4 add_compute_store_8_4_4:inst " "Elaborating entity \"add_compute_store_8_4_4\" for hierarchy \"add_compute_store_8_4_4:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 112 872 1112 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487748 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[0\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[0\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[1\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[1\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[2\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[2\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[3\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[3\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[4\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[4\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[5\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[5\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[6\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[6\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487776 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[7\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[7\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487776 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[8\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[8\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487776 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[9\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[9\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487776 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[10\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[10\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487776 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[11\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[11\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[12\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[12\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[13\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[13\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[14\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[14\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[15\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[15\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[16\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[16\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[17\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[17\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[18\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[18\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[19\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[19\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[20\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[20\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[21\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[21\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[22\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[22\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[23\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[23\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[24\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[24\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[25\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[25\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[26\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[26\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[27\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[27\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[28\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[28\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[29\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[29\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[30\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[30\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[31\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[31\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[0\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[0\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[1\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[1\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[2\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[2\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[3\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[3\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[4\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[4\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[5\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[5\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[6\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[6\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[7\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[7\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[8\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[8\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[9\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[9\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[10\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[10\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[11\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[11\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[12\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[12\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[13\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[13\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[14\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[14\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[15\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[15\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[16\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[16\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[17\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[17\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[18\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[18\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[19\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[19\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[20\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[20\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[21\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[21\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[22\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[22\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[23\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[23\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[24\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[24\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487782 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[25\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[25\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487782 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[26\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[26\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487782 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[27\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[27\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487782 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[28\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[28\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487782 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[29\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[29\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487783 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[30\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[30\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487783 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[31\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[31\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487783 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_8_bit add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1 " "Elaborating entity \"comparator_8_bit\" for hierarchy \"add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\"" {  } { { "add_compute_store_8_4_4.v" "comp_1_1" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487789 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comp_out comparator_8_bit.v(6) " "Verilog HDL Always Construct warning at comparator_8_bit.v(6): inferring latch(es) for variable \"comp_out\", which holds its previous value in one or more paths through the always construct" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523023487809 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp_out comparator_8_bit.v(6) " "Inferred latch for \"comp_out\" at comparator_8_bit.v(6)" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487811 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_1 stage_1:inst2 " "Elaborating entity \"stage_1\" for hierarchy \"stage_1:inst2\"" {  } { { "top_level.bdf" "inst2" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 112 -16 144 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8 stage_1:inst2\|add8:inst2 " "Elaborating entity \"add8\" for hierarchy \"stage_1:inst2\|add8:inst2\"" {  } { { "stage_1.bdf" "inst2" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { { 264 496 648 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_m2 stage_1:inst2\|mult_m2:inst " "Elaborating entity \"mult_m2\" for hierarchy \"stage_1:inst2\|mult_m2:inst\"" {  } { { "stage_1.bdf" "inst" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { { 216 312 472 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mult_2.v(34) " "Verilog HDL assignment warning at mult_2.v(34): truncated value with size 32 to match size of target (16)" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523023487905 "|top_level|stage_1:inst2|mult_m2:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2 stage_1:inst2\|mult_2:inst6 " "Elaborating entity \"mult_2\" for hierarchy \"stage_1:inst2\|mult_2:inst6\"" {  } { { "stage_1.bdf" "inst6" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { { 24 312 472 104 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mult_2.v(9) " "Verilog HDL assignment warning at mult_2.v(9): truncated value with size 32 to match size of target (16)" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523023487955 "|top_level|stage_1:inst2|mult_2:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_corrupt_bit convert_corrupt_bit:inst10 " "Elaborating entity \"convert_corrupt_bit\" for hierarchy \"convert_corrupt_bit:inst10\"" {  } { { "top_level.bdf" "inst10" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 72 -352 -104 168 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noiseadder convert_corrupt_bit:inst10\|noiseadder:inst3 " "Elaborating entity \"noiseadder\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\"" {  } { { "convert_corrupt_bit.bdf" "inst3" { Schematic "P:/SPH/lab3/viterbi/convert_corrupt_bit.bdf" { { 200 216 360 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "truncate_32_8 convert_corrupt_bit:inst10\|noiseadder:inst3\|truncate_32_8:inst1 " "Elaborating entity \"truncate_32_8\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|truncate_32_8:inst1\"" {  } { { "noiseadder.bdf" "inst1" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 632 1384 1576 712 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 convert_corrupt_bit:inst10\|noiseadder:inst3\|add32:inst17 " "Elaborating entity \"add32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|add32:inst17\"" {  } { { "noiseadder.bdf" "inst17" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 632 1208 1368 744 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst\"" {  } { { "noiseadder.bdf" "inst" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 208 400 552 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst7 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst7\"" {  } { { "noiseadder.bdf" "inst7" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 336 400 552 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst8 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst8\"" {  } { { "noiseadder.bdf" "inst8" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 464 400 552 544 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst9 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst9\"" {  } { { "noiseadder.bdf" "inst9" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 584 392 544 664 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst10 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst10\"" {  } { { "noiseadder.bdf" "inst10" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 704 400 552 784 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst11 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst11\"" {  } { { "noiseadder.bdf" "inst11" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 816 392 544 896 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_bit_to_8bit convert_corrupt_bit:inst10\|convert_bit_to_8bit:inst2 " "Elaborating entity \"convert_bit_to_8bit\" for hierarchy \"convert_corrupt_bit:inst10\|convert_bit_to_8bit:inst2\"" {  } { { "convert_corrupt_bit.bdf" "inst2" { Schematic "P:/SPH/lab3/viterbi/convert_corrupt_bit.bdf" { { 312 208 376 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_2 stage_2:inst6 " "Elaborating entity \"stage_2\" for hierarchy \"stage_2:inst6\"" {  } { { "top_level.bdf" "inst6" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 176 216 376 368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_3 stage_3:inst7 " "Elaborating entity \"stage_3\" for hierarchy \"stage_3:inst7\"" {  } { { "top_level.bdf" "inst7" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 304 448 608 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_4 stage_4:inst9 " "Elaborating entity \"stage_4\" for hierarchy \"stage_4:inst9\"" {  } { { "top_level.bdf" "inst9" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 432 656 816 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4t14 " "Found entity 1: altsyncram_4t14" {  } { { "db/altsyncram_4t14.tdf" "" { Text "P:/SPH/lab3/viterbi/db/altsyncram_4t14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023493047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023493047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023493500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023493500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "P:/SPH/lab3/viterbi/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023493618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023493618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ldi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ldi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ldi " "Found entity 1: cntr_ldi" {  } { { "db/cntr_ldi.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_ldi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023495046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023495046 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523023495237 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "add_compute_store_8_4_4:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"add_compute_store_8_4_4:inst\|Mod0\"" {  } { { "add_compute_store_8_4_4.v" "Mod0" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523023496662 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1523023496662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_compute_store_8_4_4:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"add_compute_store_8_4_4:inst\|lpm_divide:Mod0\"" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_compute_store_8_4_4:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"add_compute_store_8_4_4:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523023496731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bko.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bko.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bko " "Found entity 1: lpm_divide_bko" {  } { { "db/lpm_divide_bko.tdf" "" { Text "P:/SPH/lab3/viterbi/db/lpm_divide_bko.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023496803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023496803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "P:/SPH/lab3/viterbi/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023496844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023496844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "P:/SPH/lab3/viterbi/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023496935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023496935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023497036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023497036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023497113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023497113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_hq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_hq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_hq9 " "Found entity 1: lpm_abs_hq9" {  } { { "db/lpm_abs_hq9.tdf" "" { Text "P:/SPH/lab3/viterbi/db/lpm_abs_hq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023497156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023497156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "P:/SPH/lab3/viterbi/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023497209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023497209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_1\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_1\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add16~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add16~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499064 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_2\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_2\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add18~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add18~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499064 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_3\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_3\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add36~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add36~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499064 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add10~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add10~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499064 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_4\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_4\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add14~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add14~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499064 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_3\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_3\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add12~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add12~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499065 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add8~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add8~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499065 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[3\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499065 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[2\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499065 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[1\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499065 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[0\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499067 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add0~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add0~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499067 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_2\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_2\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add1~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add1~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499067 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_3\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_3\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add4~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add4~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499067 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_4\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_4\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add6~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add6~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499067 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499067 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uniformRV32.v" "" { Text "P:/SPH/lab3/viterbi/uniformRV32.v" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523023499072 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523023499072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 136 1152 1328 152 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523023499372 "|top_level|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 136 1152 1328 152 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523023499372 "|top_level|LED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523023499372 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523023499971 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523023499972 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1523023500398 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523023501257 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523023501258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523023501313 "|top_level|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523023501313 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 275 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 275 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1523023503308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523023503369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523023503369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3945 " "Implemented 3945 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523023504002 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523023504002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3665 " "Implemented 3665 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523023504002 ""} { "Info" "ICUT_CUT_TM_RAMS" "137 " "Implemented 137 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1523023504002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523023504002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523023504424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 10:05:04 2018 " "Processing ended: Fri Apr 06 10:05:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523023504424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523023504424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523023504424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523023504424 ""}
