Felice Balarin , Luciano Lavagno , Praveen Murthy , Alberto Sangiovanni-vincentelli, Scheduling for Embedded Real-Time Systems, IEEE Design & Test, v.15 n.1, p.71-82, January 1998[doi>10.1109/54.655185]
Luca Benini , Alessandro Bogliolo , Giovanni De Micheli, A survey of design techniques for system-level dynamic power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.299-316, June 2000[doi>10.1109/92.845896]
Gordon J. Brebner, A Virtual Hardware Operating System for the Xilinx XC6200, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.327-336, September 23-25, 1996
Cepba---European Center for Parallelism of Barcelona. 2003. http://www.cepba.upc.es/
Karam S. Chatha , Ranga Vemuri, Hardware-Software Codesign for Dynamically Reconfigurable Architectures, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.175-184, August 30-September 01, 1999
Robert P. Dick , Niraj K. Jha, CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.62-67, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288561]
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
Robert P. Dick , Ganesh Lakshminarayana , Anand Raghunathan , Niraj K. Jha, Power analysis of embedded operating systems, Proceedings of the 37th Annual Design Automation Conference, p.312-315, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337427]
Diessel O., Elgindy H., Middendorf M., Schmeck H., and Schmidt B. 2000. Dynamic scheduling of tasks on partially reconfigurable FPGAs. IEE Proceedings---Computers and Digital Techniques, Institution of Electrical Engineers, 147(3).
Scott Hauck, Configuration prefetch for single context reconfigurable coprocessors, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.65-74, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275121]
R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings of the conference on Design, automation and test in Europe, p.642-649, March 2001, Munich, Germany
Byungil Jeong , Sungjoo Yoo , Sunghyun Lee , Kiyoung Choi, Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.169-174, January 2000, Yokohama, Japan[doi>10.1145/368434.368598]
Asawaree Kalavade , Joe Othmer , Bryan Ackland , K. J. Singh, Software environment for a multiprocessor DSP, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.827-830, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310078]
L. Levinson , R. Männer , M. Sessler , H. Simmler, Preemptive Multitasking on FPGAs, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.301, April 17-19, 2000
R. Maestre , F. J. Kurdahi , N. Bagherzadeh , H. Singh , R. Hermida , M. Fernandez, Kernel scheduling in reconfigurable computing, Proceedings of the conference on Design, automation and test in Europe, p.21-es, January 1999, Munich, Germany[doi>10.1145/307418.307460]
Sung-Whan Moon , Kang G. Shin , Jennifer Rexford, Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches, IEEE Transactions on Computers, v.49 n.11, p.1215-1227, November 2000[doi>10.1109/12.895938]
Juanjo Noguera , Rosa M. Badia, Run-time HW/SW codesign for discrete event systems using dynamically reconfigurable architectures, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain[doi>10.1145/501790.501814]
J. Noguera , R. Badia, A HW/SW partitioning algorithm for dynamically reconfigurable architectures, Proceedings of the conference on Design, automation and test in Europe, p.729, March 2001, Munich, Germany
Juanjo Noguera , Rosa M. Badia, HW/SW codesign techniques for dynamically reconfigurable architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.399-415, August 2002[doi>10.1109/TVLSI.2002.801575]
Juanjo Noguera , Rosa M. Badia, Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774831]
Karthikeya M. Gajjala Purna , Dinesh Bhatia, Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers, IEEE Transactions on Computers, v.48 n.6, p.579-590, June 1999[doi>10.1109/12.773795]
Kyeong Keol Ryu , Eung Shin, A Comparison of Five Different Multiprocessor SoC Bus Architectures, Proceedings of the Euromicro Symposium on Digital Systems Design, p.202, September 04-06, 2001
B. Saglam , V. Mooney, III, System-on-a-chip processor synchronization support in hardware, Proceedings of the conference on Design, automation and test in Europe, p.633-641, March 2001, Munich, Germany
N. Shirazi , W. Luk , P. Y. K. Cheung, Automating Production of Run-Time Reconfigurable Designs, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.147, April 15-17, 1998
Simmler, H., Levinson, L., AND Männer, R. 2000. Multitasking on FPGA coprocessors. In Proceedings of 10th International Conference Field Programmable Logic and Applications (FPL'2000), Villach, Austria.
Vasilko, M. and Ait-Boudaoud, D. 1995. Scheduling for dynamically reconfigurable FPGAs. In Proceedings of International Workshop on Logic and Architecture Synthesis. IFIP TC10 WG10.5, Grenoble, France.
Walder, H. and Platzner, M. 2002. Non-preemptive multitasking on FPGAs: Task placement and footprint rransform. In Proceedings of 2nd International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA'02), Las Vegas, NV.
Grant B. Wigley , David A. Kearney , David Warren, Introducing ReConfigME: An Operating System for Reconfigurable Computing, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.687-697, September 02-04, 2002
Chun Wong , Paul Marchal , Peng Yang, Task concurrency management methodology to schedule the MPEG4 IM1 player on a highly parallel processor platform, Proceedings of the ninth international symposium on Hardware/software codesign, p.170-177, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371712]
Xilinx Corporation. 2003. http://www.xilinx.com/virtex2pro
Xyron Semiconductor. 2003. http://www.xyronsemi.com/DataSheets/.
