#-----------------------------------------------------------
# Vivado v2024.2_AR37126 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar  7 18:43:12 2025
# Process ID         : 1320982
# Current directory  : /home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2
# Command line       : vivado -log db_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source db_wrapper.tcl
# Log file           : /home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/db_wrapper.vds
# Journal file       : /home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/vivado.jou
# Running On         : WC-DemoNB
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 400.000 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 67111 MB
# Swap memory        : 2147 MB
# Total Virtual      : 69259 MB
# Available Virtual  : 53971 MB
#-----------------------------------------------------------
source db_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/patches/AR37126_Vivado_2024_2_preliminary_rev1/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top db_wrapper -part xcvu19p-fsva3824-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu19p'
INFO: [Device 21-403] Loading part xcvu19p-fsva3824-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1321072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3057.977 ; gain = 374.797 ; free physical = 22463 ; free virtual = 49305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'db_wrapper' [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/hdl/db_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'db' [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/synth/db.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/synth/db.v:36]
INFO: [Synth 8-6157] synthesizing module 'db_ila_0_0' [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/.Xil/Vivado-1320982-WC-DemoNB/realtime/db_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'db_ila_0_0' (0#1) [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/.Xil/Vivado-1320982-WC-DemoNB/realtime/db_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'db_led_chaser_0_0' [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/.Xil/Vivado-1320982-WC-DemoNB/realtime/db_led_chaser_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'db_led_chaser_0_0' (0#1) [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/.Xil/Vivado-1320982-WC-DemoNB/realtime/db_led_chaser_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'db_util_ds_buf_0_0' [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/.Xil/Vivado-1320982-WC-DemoNB/realtime/db_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'db_util_ds_buf_0_0' (0#1) [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/.Xil/Vivado-1320982-WC-DemoNB/realtime/db_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'db_util_ds_buf_0_1' [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/.Xil/Vivado-1320982-WC-DemoNB/realtime/db_util_ds_buf_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'db_util_ds_buf_0_1' (0#1) [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/.Xil/Vivado-1320982-WC-DemoNB/realtime/db_util_ds_buf_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'db_vio_0_0' [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/.Xil/Vivado-1320982-WC-DemoNB/realtime/db_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'db_vio_0_0' (0#1) [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/.Xil/Vivado-1320982-WC-DemoNB/realtime/db_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'db' (0#1) [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/synth/db.v:13]
INFO: [Synth 8-6155] done synthesizing module 'db_wrapper' (0#1) [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/hdl/db_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/synth/db.v:54]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'led_chaser_0'. This will prevent further optimization [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/synth/db.v:40]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/synth/db.v:36]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'db_i'. This will prevent further optimization [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/hdl/db_wrapper.v:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3131.945 ; gain = 448.766 ; free physical = 22368 ; free virtual = 49211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3143.820 ; gain = 460.641 ; free physical = 22368 ; free virtual = 49211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3143.820 ; gain = 460.641 ; free physical = 22368 ; free virtual = 49211
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.820 ; gain = 0.000 ; free physical = 22368 ; free virtual = 49211
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_util_ds_buf_0_0/db_util_ds_buf_0_0/db_util_ds_buf_0_0_in_context.xdc] for cell 'db_i/util_ds_buf_0'
Finished Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_util_ds_buf_0_0/db_util_ds_buf_0_0/db_util_ds_buf_0_0_in_context.xdc] for cell 'db_i/util_ds_buf_0'
Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_util_ds_buf_0_1/db_util_ds_buf_0_1/db_util_ds_buf_0_1_in_context.xdc] for cell 'db_i/util_ds_buf_1'
Finished Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_util_ds_buf_0_1/db_util_ds_buf_0_1/db_util_ds_buf_0_1_in_context.xdc] for cell 'db_i/util_ds_buf_1'
Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_led_chaser_0_0/db_led_chaser_0_0/db_led_chaser_0_0_in_context.xdc] for cell 'db_i/led_chaser_0'
Finished Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_led_chaser_0_0/db_led_chaser_0_0/db_led_chaser_0_0_in_context.xdc] for cell 'db_i/led_chaser_0'
Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_vio_0_0/db_vio_0_0/db_vio_0_0_in_context.xdc] for cell 'db_i/vio_0'
Finished Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_vio_0_0/db_vio_0_0/db_vio_0_0_in_context.xdc] for cell 'db_i/vio_0'
Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_ila_0_0/db_ila_0_0/db_ila_0_0_in_context.xdc] for cell 'db_i/ila_0'
Finished Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_ila_0_0/db_ila_0_0/db_ila_0_0_in_context.xdc] for cell 'db_i/ila_0'
Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/db_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/db_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.645 ; gain = 0.000 ; free physical = 22320 ; free virtual = 49156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.645 ; gain = 0.000 ; free physical = 22320 ; free virtual = 49156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3242.645 ; gain = 559.465 ; free physical = 22348 ; free virtual = 49183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu19p-fsva3824-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3250.648 ; gain = 567.469 ; free physical = 22348 ; free virtual = 49183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gclk_100m_clk_n[0]. (constraint file  /home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_util_ds_buf_0_0/db_util_ds_buf_0_0/db_util_ds_buf_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gclk_100m_clk_n[0]. (constraint file  /home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_util_ds_buf_0_0/db_util_ds_buf_0_0/db_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for gclk_100m_clk_p[0]. (constraint file  /home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_util_ds_buf_0_0/db_util_ds_buf_0_0/db_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gclk_100m_clk_p[0]. (constraint file  /home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.gen/sources_1/bd/db/ip/db_util_ds_buf_0_0/db_util_ds_buf_0_0/db_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for db_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for db_i/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for db_i/util_ds_buf_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for db_i/led_chaser_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for db_i/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for db_i/ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3250.648 ; gain = 567.469 ; free physical = 22349 ; free virtual = 49184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3250.648 ; gain = 567.469 ; free physical = 22349 ; free virtual = 49185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3840 (col length:120)
BRAMs: 4320 (col length: RAMB18 480 RAMB36 240)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3250.648 ; gain = 567.469 ; free physical = 22349 ; free virtual = 49185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3628.750 ; gain = 945.570 ; free physical = 22054 ; free virtual = 48890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3628.750 ; gain = 945.570 ; free physical = 22054 ; free virtual = 48890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3637.766 ; gain = 954.586 ; free physical = 22038 ; free virtual = 48875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3800.578 ; gain = 1117.398 ; free physical = 21921 ; free virtual = 48757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3800.578 ; gain = 1117.398 ; free physical = 21921 ; free virtual = 48757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3800.578 ; gain = 1117.398 ; free physical = 21921 ; free virtual = 48757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3800.578 ; gain = 1117.398 ; free physical = 21921 ; free virtual = 48757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3800.578 ; gain = 1117.398 ; free physical = 21921 ; free virtual = 48757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3800.578 ; gain = 1117.398 ; free physical = 21921 ; free virtual = 48757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |db_ila_0_0         |         1|
|2     |db_led_chaser_0_0  |         1|
|3     |db_util_ds_buf_0_0 |         1|
|4     |db_util_ds_buf_0_1 |         1|
|5     |db_vio_0_0         |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |db_ila_0         |     1|
|2     |db_led_chaser_0  |     1|
|3     |db_util_ds_buf_0 |     2|
|5     |db_vio_0         |     1|
|6     |IBUF             |     2|
|7     |OBUF             |     8|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3800.578 ; gain = 1117.398 ; free physical = 21921 ; free virtual = 48757
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3800.578 ; gain = 1018.574 ; free physical = 21921 ; free virtual = 48757
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3800.578 ; gain = 1117.398 ; free physical = 21921 ; free virtual = 48757
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3800.578 ; gain = 0.000 ; free physical = 22084 ; free virtual = 48920
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3800.578 ; gain = 0.000 ; free physical = 22085 ; free virtual = 48921
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

Synth Design complete | Checksum: 423ef76
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3800.578 ; gain = 2270.207 ; free physical = 22085 ; free virtual = 48921
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2949.142; main = 2949.142; forked = 267.971
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4168.621; main = 3760.941; forked = 917.969
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3800.578 ; gain = 0.000 ; free physical = 22085 ; free virtual = 48921
INFO: [Common 17-1381] The checkpoint '/home/wynnechen/project/haps-sx/lab/lab2/led_chaser/led_chaser.runs/synth_2/db_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file db_wrapper_utilization_synth.rpt -pb db_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 18:43:44 2025...
