#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000fa10c0 .scope module, "cache_tb" "cache_tb" 2 5;
 .timescale 0 0;
v000000000101a190_0 .var "address", 31 0;
v000000000101a370_0 .var "clk", 0 0;
v000000000101a550_0 .var "data", 31 0;
v000000000101a5f0_0 .net "hit", 0 0, v0000000000fbe520_0;  1 drivers
v000000000101a910_0 .var "mode", 0 0;
v000000000101a9b0_0 .net "out", 31 0, L_0000000000fc0d40;  1 drivers
S_0000000000fa1250 .scope module, "instance1" "cache" 2 21, 3 1 0, S_0000000000fa10c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 1 "hit";
P_0000000000f9b330 .param/l "cache_size" 0 3 8, +C4<00000000000000000000000000100000>;
P_0000000000f9b368 .param/l "index_size" 0 3 9, +C4<00000000000000000000000000000101>;
P_0000000000f9b3a0 .param/l "ram_size" 0 3 10, +C4<00000000000000000001000000000000>;
L_0000000000fc0d40 .functor BUFZ 32, v000000000101a730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000f73160_0 .net "address", 31 0, v000000000101a190_0;  1 drivers
v0000000000f9e1b0 .array "cache_w0", 31 0, 31 0;
v0000000000fa0cf0 .array "cache_w1", 31 0, 31 0;
v0000000000fa0d90_0 .net "clk", 0 0, v000000000101a370_0;  1 drivers
v0000000000fbe480_0 .net "data", 31 0, v000000000101a550_0;  1 drivers
v0000000000fbe520_0 .var "hit", 0 0;
v0000000000fbe5c0_0 .var/i "i", 31 0;
v0000000000fbe660_0 .var "index", 4 0;
v0000000000fbe700 .array "lru_array", 31 0, 0 0;
v0000000000fa4070_0 .net "mode", 0 0, v000000000101a910_0;  1 drivers
v0000000000fa4110_0 .net "out", 31 0, L_0000000000fc0d40;  alias, 1 drivers
v000000000101a410_0 .var "prev_address", 31 0;
v000000000101a690_0 .var "prev_data", 31 0;
v000000000101af50_0 .var "prev_mode", 0 0;
v000000000101aaf0 .array "ram", 4095 0, 31 0;
v000000000101aff0_0 .var "tag", 6 0;
v000000000101a230 .array "tag_array_w0", 31 0, 6 0;
v000000000101a4b0 .array "tag_array_w1", 31 0, 6 0;
v000000000101a730_0 .var "temp_out", 31 0;
v000000000101a2d0 .array "valid_array_w0", 31 0, 0 0;
v000000000101a0f0 .array "valid_array_w1", 31 0, 0 0;
E_0000000000f97550 .event posedge, v0000000000fa0d90_0;
S_0000000000fbe2f0 .scope begin, "initialization" "initialization" 3 40, 3 40 0, S_0000000000fa1250;
 .timescale 0 0;
v0000000000f73570_0 .var/i "i", 31 0;
    .scope S_0000000000fa1250;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fbe5c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000000000fbe5c0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000000000fbe5c0_0;
    %ix/getv/s 4, v0000000000fbe5c0_0;
    %store/vec4a v000000000101aaf0, 4, 0;
    %load/vec4 v0000000000fbe5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fbe5c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0000000000fa1250;
T_1 ;
    %fork t_1, S_0000000000fbe2f0;
    %jmp t_0;
    .scope S_0000000000fbe2f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f73570_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000000000f73570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000000000f73570_0;
    %store/vec4a v000000000101a2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000000000f73570_0;
    %store/vec4a v000000000101a0f0, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0000000000f73570_0;
    %store/vec4a v000000000101a230, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0000000000f73570_0;
    %store/vec4a v000000000101a4b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000000000f73570_0;
    %store/vec4a v0000000000fbe700, 4, 0;
    %load/vec4 v0000000000f73570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f73570_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000fbe660_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000000000101aff0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000101a410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000101a690_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000101af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbe520_0, 0, 1;
    %end;
    .scope S_0000000000fa1250;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0000000000fa1250;
T_2 ;
    %wait E_0000000000f97550;
    %load/vec4 v000000000101a410_0;
    %load/vec4 v0000000000f73160_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000000000101a690_0;
    %load/vec4 v0000000000fbe480_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000101af50_0;
    %load/vec4 v0000000000fa4070_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000000000f73160_0;
    %pushi/vec4 4096, 0, 32;
    %mod;
    %store/vec4 v000000000101a410_0, 0, 32;
    %load/vec4 v0000000000fbe480_0;
    %store/vec4 v000000000101a690_0, 0, 32;
    %load/vec4 v0000000000fa4070_0;
    %store/vec4 v000000000101af50_0, 0, 1;
    %load/vec4 v000000000101a410_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 7;
    %store/vec4 v000000000101aff0_0, 0, 7;
    %load/vec4 v0000000000f73160_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %store/vec4 v0000000000fbe660_0, 0, 5;
    %load/vec4 v0000000000fa4070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000000fbe480_0;
    %ix/getv 4, v000000000101a410_0;
    %store/vec4a v000000000101aaf0, 4, 0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a2d0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a230, 4;
    %load/vec4 v000000000101aff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000000000fbe480_0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000f9e1b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fbe700, 4, 0;
    %load/vec4 v0000000000fbe480_0;
    %store/vec4 v000000000101a730_0, 0, 32;
    %vpi_call 3 80 "$display", "cache way0 updated" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fbe520_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a0f0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a4b0, 4;
    %load/vec4 v000000000101aff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0000000000fbe480_0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fa0cf0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fbe700, 4, 0;
    %load/vec4 v0000000000fbe480_0;
    %store/vec4 v000000000101a730_0, 0, 32;
    %vpi_call 3 88 "$display", "cache way1 updated" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fbe520_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbe520_0, 0, 1;
    %vpi_call 3 94 "$display", "ram was updated without changing cache" {0 0 0};
T_2.7 ;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000fa4070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a2d0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a230, 4;
    %load/vec4 v000000000101aff0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a0f0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a4b0, 4;
    %load/vec4 v000000000101aff0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbe520_0, 0, 1;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000fbe700, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000000000101aff0_0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000101a4b0, 4, 0;
    %ix/getv 4, v000000000101a410_0;
    %load/vec4a v000000000101aaf0, 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fa0cf0, 4, 0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000fa0cf0, 4;
    %store/vec4 v000000000101a730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fbe700, 4, 0;
    %vpi_call 3 110 "$display", "miss, cache way1 is victom" {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000fbe700, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v000000000101aff0_0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000101a230, 4, 0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000f9e1b0, 4;
    %store/vec4 v000000000101a730_0, 0, 32;
    %ix/getv 4, v000000000101a410_0;
    %load/vec4a v000000000101aaf0, 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000f9e1b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fbe700, 4, 0;
    %vpi_call 3 118 "$display", "miss, cache way0 is victom" {0 0 0};
T_2.14 ;
T_2.13 ;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a2d0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000101a2d0, 4, 0;
    %load/vec4 v000000000101aff0_0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000101a230, 4, 0;
    %ix/getv 4, v000000000101a410_0;
    %load/vec4a v000000000101aaf0, 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000f9e1b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fbe700, 4, 0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000f9e1b0, 4;
    %store/vec4 v000000000101a730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbe520_0, 0, 1;
    %vpi_call 3 129 "$display", "miss, write in cache way0" {0 0 0};
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a2d0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a230, 4;
    %load/vec4 v000000000101aff0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a0f0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000101a0f0, 4, 0;
    %load/vec4 v000000000101aff0_0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000101a4b0, 4, 0;
    %ix/getv 4, v000000000101a410_0;
    %load/vec4a v000000000101aaf0, 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fa0cf0, 4, 0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000fa0cf0, 4;
    %store/vec4 v000000000101a730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fbe700, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbe520_0, 0, 1;
    %vpi_call 3 139 "$display", "miss, write in cache way1" {0 0 0};
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a2d0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a230, 4;
    %load/vec4 v000000000101aff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fbe700, 4, 0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000f9e1b0, 4;
    %store/vec4 v000000000101a730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fbe520_0, 0, 1;
    %vpi_call 3 146 "$display", "hit in cache way0" {0 0 0};
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a0f0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000101a4b0, 4;
    %load/vec4 v000000000101aff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fbe700, 4, 0;
    %load/vec4 v0000000000fbe660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000fa0cf0, 4;
    %store/vec4 v000000000101a730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fbe520_0, 0, 1;
    %vpi_call 3 153 "$display", "hit in cache way1" {0 0 0};
T_2.22 ;
T_2.21 ;
T_2.19 ;
T_2.17 ;
T_2.11 ;
T_2.8 ;
T_2.3 ;
T_2.0 ;
    %vpi_call 3 159 "$display", "address = %b", v000000000101a410_0 {0 0 0};
    %vpi_call 3 160 "$display", "tag = %b", v000000000101aff0_0 {0 0 0};
    %vpi_call 3 161 "$display", "index = %b", v0000000000fbe660_0 {0 0 0};
    %vpi_call 3 162 "$display", "----------------------------------" {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000fa10c0;
T_3 ;
    %vpi_call 2 7 "$dumpfile", "cache.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000fa10c0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000000000fa10c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000101a370_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000000000fa10c0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v000000000101a370_0;
    %inv;
    %store/vec4 v000000000101a370_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000fa10c0;
T_6 ;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000000000101a190_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000101a910_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000000000101a190_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000101a910_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000000000101a190_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000101a910_0, 0, 1;
    %pushi/vec4 666, 0, 32;
    %store/vec4 v000000000101a550_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 84, 0, 32;
    %store/vec4 v000000000101a190_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000101a910_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v000000000101a190_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000101a910_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v000000000101a190_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000101a910_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000000000101a190_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000101a910_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "./cache.v";
