$date
	Sat Oct 22 20:05:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#422912
b1 !
1"
#422914
b1 &
b1 %
1$
#422915
0"
#422918
1#
#422922
b0 &
b0 %
0#
0$
#1401366
b110 &
b110 %
1$
b110 !
1"
#1401367
0"
#1401370
b11 &
b11 %
#1401374
b1010 &
b1010 %
#1401378
b101 &
b101 %
#1401382
b10000 &
b10000 %
#1401386
b1000 &
b1000 %
#1401390
b100 &
b100 %
#1401394
b10 &
b10 %
#1401398
b1 &
1#
b1 %
#1401402
b0 &
b0 %
0#
0$
#2435565
b10 !
1"
#2435566
b10 &
b10 %
1$
#2435567
0"
#2435570
b1 &
b1 %
1#
#2435574
b0 &
0#
b0 %
0$
#4500012
