{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 11:53:57 2019 " "Info: Processing started: Thu May 09 11:53:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW -c HW " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HW -c HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasourceb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ulasourceb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXUlaSourceB " "Info: Found entity 1: MUXUlaSourceB" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HW " "Info: Found entity 1: HW" {  } { { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXIorD " "Info: Found entity 1: MUXIorD" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 MemToReg.v(15) " "Warning (10229): Verilog HDL Expression warning at MemToReg.v(15): truncated literal to match 3 bits" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXMemToReg " "Info: Found entity 1: MUXMemToReg" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxulasourcea.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxulasourcea.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxUlaSourceA " "Info: Found entity 1: MuxUlaSourceA" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSrc " "Info: Found entity 1: PCSrc" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegDst " "Info: Found entity 1: MUXRegDst" {  } { { "RegDst.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/RegDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controler " "Info: Found entity 1: Controler" {  } { { "Control.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW " "Info: Elaborating entity \"HW\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:inst " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:inst\"" {  } { { "HW.bdf" "inst" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 464 192 376 592 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controler Controler:inst15 " "Info: Elaborating entity \"Controler\" for hierarchy \"Controler:inst15\"" {  } { { "HW.bdf" "inst15" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { -536 1256 1456 -248 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Control.v(23) " "Warning (10763): Verilog HDL warning at Control.v(23): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "Control.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Control.v" 23 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst3 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst3\"" {  } { { "HW.bdf" "inst3" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 352 824 1024 480 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst2 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst2\"" {  } { { "HW.bdf" "inst2" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst2\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXIorD MUXIorD:inst1 " "Info: Elaborating entity \"MUXIorD\" for hierarchy \"MUXIorD:inst1\"" {  } { { "HW.bdf" "inst1" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 448 400 560 576 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IorD.v(8) " "Warning (10270): Verilog HDL Case Statement warning at IorD.v(8): incomplete case statement has no default case item" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out IorD.v(8) " "Warning (10240): Verilog HDL Always Construct warning at IorD.v(8): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[0\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[1\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[2\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[3\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[4\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[5\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[6\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[7\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[8\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[9\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[10\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[11\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[12\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[13\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[14\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[15\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[16\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[17\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[18\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[19\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[20\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[21\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[22\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[23\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[24\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[25\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[26\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[27\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[28\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[29\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[30\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[31\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSrc PCSrc:inst10 " "Info: Elaborating entity \"PCSrc\" for hierarchy \"PCSrc:inst10\"" {  } { { "HW.bdf" "inst10" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 192 2640 2800 352 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "PCSrc.v(8) " "Warning (10270): Verilog HDL Case Statement warning at PCSrc.v(8): incomplete case statement has no default case item" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out PCSrc.v(8) " "Warning (10240): Verilog HDL Always Construct warning at PCSrc.v(8): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[0\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[1\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[2\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[3\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[4\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[5\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[6\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[7\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[8\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[9\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[10\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[11\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[12\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[13\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[14\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[15\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[16\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[17\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[18\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[19\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[20\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[21\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[22\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[23\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[24\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[25\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[26\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[27\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[28\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[29\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[30\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[31\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:inst11 " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:inst11\"" {  } { { "HW.bdf" "inst11" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 448 2120 2280 608 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxUlaSourceA MuxUlaSourceA:inst9 " "Info: Elaborating entity \"MuxUlaSourceA\" for hierarchy \"MuxUlaSourceA:inst9\"" {  } { { "HW.bdf" "inst9" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 384 1880 2032 512 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUXUlaSourceA.v(8) " "Warning (10270): Verilog HDL Case Statement warning at MUXUlaSourceA.v(8): incomplete case statement has no default case item" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out MUXUlaSourceA.v(8) " "Warning (10240): Verilog HDL Always Construct warning at MUXUlaSourceA.v(8): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[0\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[1\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[2\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[3\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[4\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[5\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[6\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[7\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[8\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[9\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[10\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[11\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[12\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[13\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[14\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[15\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[16\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[17\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[18\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[19\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[20\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[21\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[22\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[23\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[24\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[25\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[26\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[27\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[28\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[29\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[30\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[31\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst6 " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst6\"" {  } { { "HW.bdf" "inst6" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 480 1344 1568 640 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXMemToReg MUXMemToReg:inst5 " "Info: Elaborating entity \"MUXMemToReg\" for hierarchy \"MUXMemToReg:inst5\"" {  } { { "HW.bdf" "inst5" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 592 1024 1192 816 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "MemToReg.v(15) " "Warning (10272): Verilog HDL Case Statement warning at MemToReg.v(15): case item expression covers a value already covered by a previous case item" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MemToReg.v(6) " "Warning (10270): Verilog HDL Case Statement warning at MemToReg.v(6): incomplete case statement has no default case item" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out MemToReg.v(6) " "Warning (10240): Verilog HDL Always Construct warning at MemToReg.v(6): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[0\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[1\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[2\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[3\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[4\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[5\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[6\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[7\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[8\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[9\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[10\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[11\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[12\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[13\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[14\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[15\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[16\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[17\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[18\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[19\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[20\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[21\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[22\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[23\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[24\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[25\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[26\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[27\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[28\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[29\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[30\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[31\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegDst MUXRegDst:inst4 " "Info: Elaborating entity \"MUXRegDst\" for hierarchy \"MUXRegDst:inst4\"" {  } { { "HW.bdf" "inst4" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 424 1136 1280 520 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXUlaSourceB MUXUlaSourceB:inst13 " "Info: Elaborating entity \"MUXUlaSourceB\" for hierarchy \"MUXUlaSourceB:inst13\"" {  } { { "HW.bdf" "inst13" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 568 1880 2040 696 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UlaSourceB.v(8) " "Warning (10270): Verilog HDL Case Statement warning at UlaSourceB.v(8): incomplete case statement has no default case item" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out UlaSourceB.v(8) " "Warning (10240): Verilog HDL Always Construct warning at UlaSourceB.v(8): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[0\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[1\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[2\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[3\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[4\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[5\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[6\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[7\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[8\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[9\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[10\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[11\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[12\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[13\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[14\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[15\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[16\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[17\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[18\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[19\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[20\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[21\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[22\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[23\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[24\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[25\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[26\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[27\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[28\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[29\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[30\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[31\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[0\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[0\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[1\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[1\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[2\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[2\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[3\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[3\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[4\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[4\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[5\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[5\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[6\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[6\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[7\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[7\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[0\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[0\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[1\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[1\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[2\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[2\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[3\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[3\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[4\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[4\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[5\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[5\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[6\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[6\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[7\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[7\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[0\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[0\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[1\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[1\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[2\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[2\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[3\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[3\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[4\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[4\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[5\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[5\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[6\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[6\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[7\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[7\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 148 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 148 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 148 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[0\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[0\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[1\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[1\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[2\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[2\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[3\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[3\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[4\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[4\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[5\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[5\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[6\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[6\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[7\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[7\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[0\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[0\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[1\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[1\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[2\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[2\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[3\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[3\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[4\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[4\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[5\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[5\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[6\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[6\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[7\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[7\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 144 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 156 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 156 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 156 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 156 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 156 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 156 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 152 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 152 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 152 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 152 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 152 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 152 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 152 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 152 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 156 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 156 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 148 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 148 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 148 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 148 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/accs2/Desktop/Final Project 1.0/Memoria.vhd" 148 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "336 336 " "Info: 336 registers lost all their fanouts during netlist optimizations. The first 336 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~9 " "Info: Register \"Controler:inst15\|Estado~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~10 " "Info: Register \"Controler:inst15\|Estado~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~11 " "Info: Register \"Controler:inst15\|Estado~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~12 " "Info: Register \"Controler:inst15\|Estado~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~13 " "Info: Register \"Controler:inst15\|Estado~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~14 " "Info: Register \"Controler:inst15\|Estado~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr15_0\[5\] " "Info: Register \"Instr_Reg:inst3\|Instr15_0\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr15_0\[4\] " "Info: Register \"Instr_Reg:inst3\|Instr15_0\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr15_0\[3\] " "Info: Register \"Instr_Reg:inst3\|Instr15_0\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr15_0\[2\] " "Info: Register \"Instr_Reg:inst3\|Instr15_0\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr15_0\[1\] " "Info: Register \"Instr_Reg:inst3\|Instr15_0\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr15_0\[0\] " "Info: Register \"Instr_Reg:inst3\|Instr15_0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr31_26\[5\] " "Info: Register \"Instr_Reg:inst3\|Instr31_26\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr31_26\[4\] " "Info: Register \"Instr_Reg:inst3\|Instr31_26\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr31_26\[3\] " "Info: Register \"Instr_Reg:inst3\|Instr31_26\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr31_26\[2\] " "Info: Register \"Instr_Reg:inst3\|Instr31_26\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr31_26\[1\] " "Info: Register \"Instr_Reg:inst3\|Instr31_26\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr31_26\[0\] " "Info: Register \"Instr_Reg:inst3\|Instr31_26\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Reset " "Info: Register \"Controler:inst15\|Reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|IRWrite " "Info: Register \"Controler:inst15\|IRWrite\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst\|Saida\[0\] " "Info: Register \"Registrador:inst\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst\|Saida\[1\] " "Info: Register \"Registrador:inst\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst\|Saida\[2\] " "Info: Register \"Registrador:inst\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst\|Saida\[3\] " "Info: Register \"Registrador:inst\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst\|Saida\[4\] " "Info: Register \"Registrador:inst\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst\|Saida\[5\] " "Info: Register \"Registrador:inst\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst\|Saida\[6\] " "Info: Register \"Registrador:inst\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst\|Saida\[7\] " "Info: Register \"Registrador:inst\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst12\|Saida\[0\] " "Info: Register \"Registrador:inst12\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|PCWrite " "Info: Register \"Controler:inst15\|PCWrite\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst12\|Saida\[1\] " "Info: Register \"Registrador:inst12\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst12\|Saida\[2\] " "Info: Register \"Registrador:inst12\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst12\|Saida\[3\] " "Info: Register \"Registrador:inst12\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst12\|Saida\[4\] " "Info: Register \"Registrador:inst12\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst12\|Saida\[5\] " "Info: Register \"Registrador:inst12\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst12\|Saida\[6\] " "Info: Register \"Registrador:inst12\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst12\|Saida\[7\] " "Info: Register \"Registrador:inst12\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst8\|Saida\[0\] " "Info: Register \"Registrador:inst8\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|ALUSrcB\[0\] " "Info: Register \"Controler:inst15\|ALUSrcB\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst7\|Saida\[0\] " "Info: Register \"Registrador:inst7\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|ALUSrcA\[1\] " "Info: Register \"Controler:inst15\|ALUSrcA\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|ALUout " "Info: Register \"Controler:inst15\|ALUout\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst8\|Saida\[1\] " "Info: Register \"Registrador:inst8\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst7\|Saida\[1\] " "Info: Register \"Registrador:inst7\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst8\|Saida\[2\] " "Info: Register \"Registrador:inst8\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst7\|Saida\[2\] " "Info: Register \"Registrador:inst7\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst8\|Saida\[3\] " "Info: Register \"Registrador:inst8\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst7\|Saida\[3\] " "Info: Register \"Registrador:inst7\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst8\|Saida\[4\] " "Info: Register \"Registrador:inst8\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst7\|Saida\[4\] " "Info: Register \"Registrador:inst7\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst8\|Saida\[5\] " "Info: Register \"Registrador:inst8\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst7\|Saida\[5\] " "Info: Register \"Registrador:inst7\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst8\|Saida\[6\] " "Info: Register \"Registrador:inst8\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst7\|Saida\[6\] " "Info: Register \"Registrador:inst7\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst8\|Saida\[7\] " "Info: Register \"Registrador:inst8\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst7\|Saida\[7\] " "Info: Register \"Registrador:inst7\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr20_16\[0\] " "Info: Register \"Instr_Reg:inst3\|Instr20_16\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr20_16\[2\] " "Info: Register \"Instr_Reg:inst3\|Instr20_16\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr20_16\[1\] " "Info: Register \"Instr_Reg:inst3\|Instr20_16\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr20_16\[4\] " "Info: Register \"Instr_Reg:inst3\|Instr20_16\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr20_16\[3\] " "Info: Register \"Instr_Reg:inst3\|Instr20_16\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg0\[0\] " "Info: Register \"Banco_reg:inst6\|Reg0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg16\[0\] " "Info: Register \"Banco_reg:inst6\|Reg16\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg8\[0\] " "Info: Register \"Banco_reg:inst6\|Reg8\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg24\[0\] " "Info: Register \"Banco_reg:inst6\|Reg24\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg6\[0\] " "Info: Register \"Banco_reg:inst6\|Reg6\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg22\[0\] " "Info: Register \"Banco_reg:inst6\|Reg22\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg14\[0\] " "Info: Register \"Banco_reg:inst6\|Reg14\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg30\[0\] " "Info: Register \"Banco_reg:inst6\|Reg30\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg4\[0\] " "Info: Register \"Banco_reg:inst6\|Reg4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg20\[0\] " "Info: Register \"Banco_reg:inst6\|Reg20\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg12\[0\] " "Info: Register \"Banco_reg:inst6\|Reg12\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg28\[0\] " "Info: Register \"Banco_reg:inst6\|Reg28\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg1\[0\] " "Info: Register \"Banco_reg:inst6\|Reg1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg17\[0\] " "Info: Register \"Banco_reg:inst6\|Reg17\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg9\[0\] " "Info: Register \"Banco_reg:inst6\|Reg9\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg25\[0\] " "Info: Register \"Banco_reg:inst6\|Reg25\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg5\[0\] " "Info: Register \"Banco_reg:inst6\|Reg5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg21\[0\] " "Info: Register \"Banco_reg:inst6\|Reg21\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg13\[0\] " "Info: Register \"Banco_reg:inst6\|Reg13\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg29\[0\] " "Info: Register \"Banco_reg:inst6\|Reg29\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg3\[0\] " "Info: Register \"Banco_reg:inst6\|Reg3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg19\[0\] " "Info: Register \"Banco_reg:inst6\|Reg19\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg11\[0\] " "Info: Register \"Banco_reg:inst6\|Reg11\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg27\[0\] " "Info: Register \"Banco_reg:inst6\|Reg27\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg7\[0\] " "Info: Register \"Banco_reg:inst6\|Reg7\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg23\[0\] " "Info: Register \"Banco_reg:inst6\|Reg23\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg15\[0\] " "Info: Register \"Banco_reg:inst6\|Reg15\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg31\[0\] " "Info: Register \"Banco_reg:inst6\|Reg31\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg2\[0\] " "Info: Register \"Banco_reg:inst6\|Reg2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg18\[0\] " "Info: Register \"Banco_reg:inst6\|Reg18\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg10\[0\] " "Info: Register \"Banco_reg:inst6\|Reg10\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg26\[0\] " "Info: Register \"Banco_reg:inst6\|Reg26\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|BWrite " "Info: Register \"Controler:inst15\|BWrite\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr25_21\[0\] " "Info: Register \"Instr_Reg:inst3\|Instr25_21\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr25_21\[2\] " "Info: Register \"Instr_Reg:inst3\|Instr25_21\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr25_21\[1\] " "Info: Register \"Instr_Reg:inst3\|Instr25_21\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr25_21\[4\] " "Info: Register \"Instr_Reg:inst3\|Instr25_21\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr25_21\[3\] " "Info: Register \"Instr_Reg:inst3\|Instr25_21\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg0\[1\] " "Info: Register \"Banco_reg:inst6\|Reg0\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg16\[1\] " "Info: Register \"Banco_reg:inst6\|Reg16\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg8\[1\] " "Info: Register \"Banco_reg:inst6\|Reg8\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg24\[1\] " "Info: Register \"Banco_reg:inst6\|Reg24\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg6\[1\] " "Info: Register \"Banco_reg:inst6\|Reg6\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg22\[1\] " "Info: Register \"Banco_reg:inst6\|Reg22\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg14\[1\] " "Info: Register \"Banco_reg:inst6\|Reg14\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg30\[1\] " "Info: Register \"Banco_reg:inst6\|Reg30\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg4\[1\] " "Info: Register \"Banco_reg:inst6\|Reg4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg20\[1\] " "Info: Register \"Banco_reg:inst6\|Reg20\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg12\[1\] " "Info: Register \"Banco_reg:inst6\|Reg12\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg28\[1\] " "Info: Register \"Banco_reg:inst6\|Reg28\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg1\[1\] " "Info: Register \"Banco_reg:inst6\|Reg1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg17\[1\] " "Info: Register \"Banco_reg:inst6\|Reg17\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg9\[1\] " "Info: Register \"Banco_reg:inst6\|Reg9\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg25\[1\] " "Info: Register \"Banco_reg:inst6\|Reg25\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg5\[1\] " "Info: Register \"Banco_reg:inst6\|Reg5\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg21\[1\] " "Info: Register \"Banco_reg:inst6\|Reg21\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg13\[1\] " "Info: Register \"Banco_reg:inst6\|Reg13\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg29\[1\] " "Info: Register \"Banco_reg:inst6\|Reg29\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg3\[1\] " "Info: Register \"Banco_reg:inst6\|Reg3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg19\[1\] " "Info: Register \"Banco_reg:inst6\|Reg19\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg11\[1\] " "Info: Register \"Banco_reg:inst6\|Reg11\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg27\[1\] " "Info: Register \"Banco_reg:inst6\|Reg27\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg7\[1\] " "Info: Register \"Banco_reg:inst6\|Reg7\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg23\[1\] " "Info: Register \"Banco_reg:inst6\|Reg23\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg15\[1\] " "Info: Register \"Banco_reg:inst6\|Reg15\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg31\[1\] " "Info: Register \"Banco_reg:inst6\|Reg31\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg2\[1\] " "Info: Register \"Banco_reg:inst6\|Reg2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg18\[1\] " "Info: Register \"Banco_reg:inst6\|Reg18\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg10\[1\] " "Info: Register \"Banco_reg:inst6\|Reg10\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg26\[1\] " "Info: Register \"Banco_reg:inst6\|Reg26\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg0\[2\] " "Info: Register \"Banco_reg:inst6\|Reg0\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg16\[2\] " "Info: Register \"Banco_reg:inst6\|Reg16\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg8\[2\] " "Info: Register \"Banco_reg:inst6\|Reg8\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg24\[2\] " "Info: Register \"Banco_reg:inst6\|Reg24\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg6\[2\] " "Info: Register \"Banco_reg:inst6\|Reg6\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg22\[2\] " "Info: Register \"Banco_reg:inst6\|Reg22\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg14\[2\] " "Info: Register \"Banco_reg:inst6\|Reg14\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg30\[2\] " "Info: Register \"Banco_reg:inst6\|Reg30\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg4\[2\] " "Info: Register \"Banco_reg:inst6\|Reg4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg20\[2\] " "Info: Register \"Banco_reg:inst6\|Reg20\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg12\[2\] " "Info: Register \"Banco_reg:inst6\|Reg12\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg28\[2\] " "Info: Register \"Banco_reg:inst6\|Reg28\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg1\[2\] " "Info: Register \"Banco_reg:inst6\|Reg1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg17\[2\] " "Info: Register \"Banco_reg:inst6\|Reg17\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg9\[2\] " "Info: Register \"Banco_reg:inst6\|Reg9\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg25\[2\] " "Info: Register \"Banco_reg:inst6\|Reg25\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg5\[2\] " "Info: Register \"Banco_reg:inst6\|Reg5\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg21\[2\] " "Info: Register \"Banco_reg:inst6\|Reg21\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg13\[2\] " "Info: Register \"Banco_reg:inst6\|Reg13\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg29\[2\] " "Info: Register \"Banco_reg:inst6\|Reg29\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg3\[2\] " "Info: Register \"Banco_reg:inst6\|Reg3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg19\[2\] " "Info: Register \"Banco_reg:inst6\|Reg19\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg11\[2\] " "Info: Register \"Banco_reg:inst6\|Reg11\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg27\[2\] " "Info: Register \"Banco_reg:inst6\|Reg27\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg7\[2\] " "Info: Register \"Banco_reg:inst6\|Reg7\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg23\[2\] " "Info: Register \"Banco_reg:inst6\|Reg23\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg15\[2\] " "Info: Register \"Banco_reg:inst6\|Reg15\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg31\[2\] " "Info: Register \"Banco_reg:inst6\|Reg31\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg2\[2\] " "Info: Register \"Banco_reg:inst6\|Reg2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg18\[2\] " "Info: Register \"Banco_reg:inst6\|Reg18\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg10\[2\] " "Info: Register \"Banco_reg:inst6\|Reg10\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg26\[2\] " "Info: Register \"Banco_reg:inst6\|Reg26\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg0\[3\] " "Info: Register \"Banco_reg:inst6\|Reg0\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg16\[3\] " "Info: Register \"Banco_reg:inst6\|Reg16\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg8\[3\] " "Info: Register \"Banco_reg:inst6\|Reg8\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg24\[3\] " "Info: Register \"Banco_reg:inst6\|Reg24\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg6\[3\] " "Info: Register \"Banco_reg:inst6\|Reg6\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg22\[3\] " "Info: Register \"Banco_reg:inst6\|Reg22\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg14\[3\] " "Info: Register \"Banco_reg:inst6\|Reg14\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg30\[3\] " "Info: Register \"Banco_reg:inst6\|Reg30\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg4\[3\] " "Info: Register \"Banco_reg:inst6\|Reg4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg20\[3\] " "Info: Register \"Banco_reg:inst6\|Reg20\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg12\[3\] " "Info: Register \"Banco_reg:inst6\|Reg12\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg28\[3\] " "Info: Register \"Banco_reg:inst6\|Reg28\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg1\[3\] " "Info: Register \"Banco_reg:inst6\|Reg1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg17\[3\] " "Info: Register \"Banco_reg:inst6\|Reg17\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg9\[3\] " "Info: Register \"Banco_reg:inst6\|Reg9\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg25\[3\] " "Info: Register \"Banco_reg:inst6\|Reg25\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg5\[3\] " "Info: Register \"Banco_reg:inst6\|Reg5\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg21\[3\] " "Info: Register \"Banco_reg:inst6\|Reg21\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg13\[3\] " "Info: Register \"Banco_reg:inst6\|Reg13\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg29\[3\] " "Info: Register \"Banco_reg:inst6\|Reg29\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg3\[3\] " "Info: Register \"Banco_reg:inst6\|Reg3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg19\[3\] " "Info: Register \"Banco_reg:inst6\|Reg19\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg11\[3\] " "Info: Register \"Banco_reg:inst6\|Reg11\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg27\[3\] " "Info: Register \"Banco_reg:inst6\|Reg27\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg7\[3\] " "Info: Register \"Banco_reg:inst6\|Reg7\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg23\[3\] " "Info: Register \"Banco_reg:inst6\|Reg23\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg15\[3\] " "Info: Register \"Banco_reg:inst6\|Reg15\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg31\[3\] " "Info: Register \"Banco_reg:inst6\|Reg31\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg2\[3\] " "Info: Register \"Banco_reg:inst6\|Reg2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg18\[3\] " "Info: Register \"Banco_reg:inst6\|Reg18\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg10\[3\] " "Info: Register \"Banco_reg:inst6\|Reg10\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg26\[3\] " "Info: Register \"Banco_reg:inst6\|Reg26\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg0\[4\] " "Info: Register \"Banco_reg:inst6\|Reg0\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg16\[4\] " "Info: Register \"Banco_reg:inst6\|Reg16\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg8\[4\] " "Info: Register \"Banco_reg:inst6\|Reg8\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg24\[4\] " "Info: Register \"Banco_reg:inst6\|Reg24\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg6\[4\] " "Info: Register \"Banco_reg:inst6\|Reg6\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg22\[4\] " "Info: Register \"Banco_reg:inst6\|Reg22\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg14\[4\] " "Info: Register \"Banco_reg:inst6\|Reg14\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg30\[4\] " "Info: Register \"Banco_reg:inst6\|Reg30\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg4\[4\] " "Info: Register \"Banco_reg:inst6\|Reg4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg20\[4\] " "Info: Register \"Banco_reg:inst6\|Reg20\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg12\[4\] " "Info: Register \"Banco_reg:inst6\|Reg12\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg28\[4\] " "Info: Register \"Banco_reg:inst6\|Reg28\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg1\[4\] " "Info: Register \"Banco_reg:inst6\|Reg1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg17\[4\] " "Info: Register \"Banco_reg:inst6\|Reg17\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg9\[4\] " "Info: Register \"Banco_reg:inst6\|Reg9\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg25\[4\] " "Info: Register \"Banco_reg:inst6\|Reg25\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg5\[4\] " "Info: Register \"Banco_reg:inst6\|Reg5\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg21\[4\] " "Info: Register \"Banco_reg:inst6\|Reg21\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg13\[4\] " "Info: Register \"Banco_reg:inst6\|Reg13\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg29\[4\] " "Info: Register \"Banco_reg:inst6\|Reg29\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg3\[4\] " "Info: Register \"Banco_reg:inst6\|Reg3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg19\[4\] " "Info: Register \"Banco_reg:inst6\|Reg19\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg11\[4\] " "Info: Register \"Banco_reg:inst6\|Reg11\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg27\[4\] " "Info: Register \"Banco_reg:inst6\|Reg27\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg7\[4\] " "Info: Register \"Banco_reg:inst6\|Reg7\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg23\[4\] " "Info: Register \"Banco_reg:inst6\|Reg23\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg15\[4\] " "Info: Register \"Banco_reg:inst6\|Reg15\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg31\[4\] " "Info: Register \"Banco_reg:inst6\|Reg31\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg2\[4\] " "Info: Register \"Banco_reg:inst6\|Reg2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg18\[4\] " "Info: Register \"Banco_reg:inst6\|Reg18\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg10\[4\] " "Info: Register \"Banco_reg:inst6\|Reg10\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg26\[4\] " "Info: Register \"Banco_reg:inst6\|Reg26\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg0\[5\] " "Info: Register \"Banco_reg:inst6\|Reg0\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg16\[5\] " "Info: Register \"Banco_reg:inst6\|Reg16\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg8\[5\] " "Info: Register \"Banco_reg:inst6\|Reg8\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg24\[5\] " "Info: Register \"Banco_reg:inst6\|Reg24\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg6\[5\] " "Info: Register \"Banco_reg:inst6\|Reg6\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg22\[5\] " "Info: Register \"Banco_reg:inst6\|Reg22\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg14\[5\] " "Info: Register \"Banco_reg:inst6\|Reg14\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg30\[5\] " "Info: Register \"Banco_reg:inst6\|Reg30\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg4\[5\] " "Info: Register \"Banco_reg:inst6\|Reg4\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg20\[5\] " "Info: Register \"Banco_reg:inst6\|Reg20\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg12\[5\] " "Info: Register \"Banco_reg:inst6\|Reg12\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg28\[5\] " "Info: Register \"Banco_reg:inst6\|Reg28\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg1\[5\] " "Info: Register \"Banco_reg:inst6\|Reg1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg17\[5\] " "Info: Register \"Banco_reg:inst6\|Reg17\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg9\[5\] " "Info: Register \"Banco_reg:inst6\|Reg9\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg25\[5\] " "Info: Register \"Banco_reg:inst6\|Reg25\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg5\[5\] " "Info: Register \"Banco_reg:inst6\|Reg5\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg21\[5\] " "Info: Register \"Banco_reg:inst6\|Reg21\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg13\[5\] " "Info: Register \"Banco_reg:inst6\|Reg13\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg29\[5\] " "Info: Register \"Banco_reg:inst6\|Reg29\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg3\[5\] " "Info: Register \"Banco_reg:inst6\|Reg3\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg19\[5\] " "Info: Register \"Banco_reg:inst6\|Reg19\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg11\[5\] " "Info: Register \"Banco_reg:inst6\|Reg11\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg27\[5\] " "Info: Register \"Banco_reg:inst6\|Reg27\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg7\[5\] " "Info: Register \"Banco_reg:inst6\|Reg7\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg23\[5\] " "Info: Register \"Banco_reg:inst6\|Reg23\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg15\[5\] " "Info: Register \"Banco_reg:inst6\|Reg15\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg31\[5\] " "Info: Register \"Banco_reg:inst6\|Reg31\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg2\[5\] " "Info: Register \"Banco_reg:inst6\|Reg2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg18\[5\] " "Info: Register \"Banco_reg:inst6\|Reg18\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg10\[5\] " "Info: Register \"Banco_reg:inst6\|Reg10\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg26\[5\] " "Info: Register \"Banco_reg:inst6\|Reg26\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg0\[6\] " "Info: Register \"Banco_reg:inst6\|Reg0\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg16\[6\] " "Info: Register \"Banco_reg:inst6\|Reg16\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg8\[6\] " "Info: Register \"Banco_reg:inst6\|Reg8\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg24\[6\] " "Info: Register \"Banco_reg:inst6\|Reg24\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg6\[6\] " "Info: Register \"Banco_reg:inst6\|Reg6\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg22\[6\] " "Info: Register \"Banco_reg:inst6\|Reg22\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg14\[6\] " "Info: Register \"Banco_reg:inst6\|Reg14\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg30\[6\] " "Info: Register \"Banco_reg:inst6\|Reg30\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg4\[6\] " "Info: Register \"Banco_reg:inst6\|Reg4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg20\[6\] " "Info: Register \"Banco_reg:inst6\|Reg20\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg12\[6\] " "Info: Register \"Banco_reg:inst6\|Reg12\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg28\[6\] " "Info: Register \"Banco_reg:inst6\|Reg28\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg1\[6\] " "Info: Register \"Banco_reg:inst6\|Reg1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg17\[6\] " "Info: Register \"Banco_reg:inst6\|Reg17\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg9\[6\] " "Info: Register \"Banco_reg:inst6\|Reg9\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg25\[6\] " "Info: Register \"Banco_reg:inst6\|Reg25\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg5\[6\] " "Info: Register \"Banco_reg:inst6\|Reg5\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg21\[6\] " "Info: Register \"Banco_reg:inst6\|Reg21\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg13\[6\] " "Info: Register \"Banco_reg:inst6\|Reg13\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg29\[6\] " "Info: Register \"Banco_reg:inst6\|Reg29\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg3\[6\] " "Info: Register \"Banco_reg:inst6\|Reg3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg19\[6\] " "Info: Register \"Banco_reg:inst6\|Reg19\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg11\[6\] " "Info: Register \"Banco_reg:inst6\|Reg11\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg27\[6\] " "Info: Register \"Banco_reg:inst6\|Reg27\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg7\[6\] " "Info: Register \"Banco_reg:inst6\|Reg7\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg23\[6\] " "Info: Register \"Banco_reg:inst6\|Reg23\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg15\[6\] " "Info: Register \"Banco_reg:inst6\|Reg15\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg31\[6\] " "Info: Register \"Banco_reg:inst6\|Reg31\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg2\[6\] " "Info: Register \"Banco_reg:inst6\|Reg2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg18\[6\] " "Info: Register \"Banco_reg:inst6\|Reg18\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg10\[6\] " "Info: Register \"Banco_reg:inst6\|Reg10\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg26\[6\] " "Info: Register \"Banco_reg:inst6\|Reg26\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg0\[7\] " "Info: Register \"Banco_reg:inst6\|Reg0\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg16\[7\] " "Info: Register \"Banco_reg:inst6\|Reg16\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg8\[7\] " "Info: Register \"Banco_reg:inst6\|Reg8\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg24\[7\] " "Info: Register \"Banco_reg:inst6\|Reg24\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg6\[7\] " "Info: Register \"Banco_reg:inst6\|Reg6\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg22\[7\] " "Info: Register \"Banco_reg:inst6\|Reg22\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg14\[7\] " "Info: Register \"Banco_reg:inst6\|Reg14\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg30\[7\] " "Info: Register \"Banco_reg:inst6\|Reg30\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg4\[7\] " "Info: Register \"Banco_reg:inst6\|Reg4\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg20\[7\] " "Info: Register \"Banco_reg:inst6\|Reg20\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg12\[7\] " "Info: Register \"Banco_reg:inst6\|Reg12\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg28\[7\] " "Info: Register \"Banco_reg:inst6\|Reg28\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg1\[7\] " "Info: Register \"Banco_reg:inst6\|Reg1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg17\[7\] " "Info: Register \"Banco_reg:inst6\|Reg17\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg9\[7\] " "Info: Register \"Banco_reg:inst6\|Reg9\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg25\[7\] " "Info: Register \"Banco_reg:inst6\|Reg25\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg5\[7\] " "Info: Register \"Banco_reg:inst6\|Reg5\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg21\[7\] " "Info: Register \"Banco_reg:inst6\|Reg21\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg13\[7\] " "Info: Register \"Banco_reg:inst6\|Reg13\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg29\[7\] " "Info: Register \"Banco_reg:inst6\|Reg29\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg3\[7\] " "Info: Register \"Banco_reg:inst6\|Reg3\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg19\[7\] " "Info: Register \"Banco_reg:inst6\|Reg19\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg11\[7\] " "Info: Register \"Banco_reg:inst6\|Reg11\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg27\[7\] " "Info: Register \"Banco_reg:inst6\|Reg27\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg7\[7\] " "Info: Register \"Banco_reg:inst6\|Reg7\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg23\[7\] " "Info: Register \"Banco_reg:inst6\|Reg23\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg15\[7\] " "Info: Register \"Banco_reg:inst6\|Reg15\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg31\[7\] " "Info: Register \"Banco_reg:inst6\|Reg31\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg2\[7\] " "Info: Register \"Banco_reg:inst6\|Reg2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg18\[7\] " "Info: Register \"Banco_reg:inst6\|Reg18\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg10\[7\] " "Info: Register \"Banco_reg:inst6\|Reg10\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst6\|Reg26\[7\] " "Info: Register \"Banco_reg:inst6\|Reg26\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr15_0\[11\] " "Info: Register \"Instr_Reg:inst3\|Instr15_0\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|RegDst\[0\] " "Info: Register \"Controler:inst15\|RegDst\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr15_0\[12\] " "Info: Register \"Instr_Reg:inst3\|Instr15_0\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr15_0\[13\] " "Info: Register \"Instr_Reg:inst3\|Instr15_0\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr15_0\[14\] " "Info: Register \"Instr_Reg:inst3\|Instr15_0\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst3\|Instr15_0\[15\] " "Info: Register \"Instr_Reg:inst3\|Instr15_0\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado.000000 " "Info: Register \"Controler:inst15\|Estado.000000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado.000001 " "Info: Register \"Controler:inst15\|Estado.000001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado.000010 " "Info: Register \"Controler:inst15\|Estado.000010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado.000011 " "Info: Register \"Controler:inst15\|Estado.000011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado.000100 " "Info: Register \"Controler:inst15\|Estado.000100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado.000101 " "Info: Register \"Controler:inst15\|Estado.000101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado.000110 " "Info: Register \"Controler:inst15\|Estado.000110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "Warning (15610): No output dependent on input pin \"CLK\"" {  } { { "HW.bdf" "" { Schematic "C:/Users/accs2/Desktop/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Info: Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Info: Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 11:54:03 2019 " "Info: Processing ended: Thu May 09 11:54:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
