
*** Running vivado
    with args -log Uart2DDR3_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart2DDR3_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Uart2DDR3_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.srcs/utils_1/imports/synth_1/Uart2DDR3_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.srcs/utils_1/imports/synth_1/Uart2DDR3_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Uart2DDR3_top -part xc7a75tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25508
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2255.160 ; gain = 409.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Uart2DDR3_top' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/top/Uart2DDR3_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'rx_teach' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/uart/rx_teach.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rx_teach' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/rtl/uart/rx_teach.v:1]
INFO: [Synth 8-6157] synthesizing module 'Hdmi_top' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/hdmi/Hdmi_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'asyn_rst_syn' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/hdmi/asyn_rst_syn.v:1]
INFO: [Synth 8-6155] done synthesizing module 'asyn_rst_syn' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/rtl/hdmi/asyn_rst_syn.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_Control' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/hdmi/VGA_Control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Control' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/rtl/hdmi/VGA_Control.v:1]
INFO: [Synth 8-6157] synthesizing module 'encode' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/hdmi/encode.v:46]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/rtl/hdmi/encode.v:46]
INFO: [Synth 8-6157] synthesizing module 'serializer_10_to_1' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/hdmi/serializer_10_to_1.v:26]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10_to_1' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/rtl/hdmi/serializer_10_to_1.v:26]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'Hdmi_top' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/rtl/hdmi/Hdmi_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/synth_1/.Xil/Vivado-14960-LAPTOP-H1858A6E/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/synth_1/.Xil/Vivado-14960-LAPTOP-H1858A6E/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/synth_1/.Xil/Vivado-14960-LAPTOP-H1858A6E/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/synth_1/.Xil/Vivado-14960-LAPTOP-H1858A6E/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'wdata_rdata_fifo' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/fifo/wdata_rdata_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'wdata_fifo' [D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/synth_1/.Xil/Vivado-14960-LAPTOP-H1858A6E/realtime/wdata_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'wdata_fifo' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/synth_1/.Xil/Vivado-14960-LAPTOP-H1858A6E/realtime/wdata_fifo_stub.v:5]
WARNING: [Synth 8-689] width (6) of port connection 'rd_data_count' does not match port width (5) of module 'wdata_fifo' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/fifo/wdata_rdata_fifo.v:63]
INFO: [Synth 8-6157] synthesizing module 'rdata_fifo' [D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/synth_1/.Xil/Vivado-14960-LAPTOP-H1858A6E/realtime/rdata_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rdata_fifo' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/synth_1/.Xil/Vivado-14960-LAPTOP-H1858A6E/realtime/rdata_fifo_stub.v:5]
WARNING: [Synth 8-689] width (6) of port connection 'wr_data_count' does not match port width (5) of module 'rdata_fifo' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/fifo/wdata_rdata_fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'wdata_rdata_fifo' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/rtl/fifo/wdata_rdata_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'Axi_Mig_ctrl' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/axi/Axi_Mig_ctrl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Axi_Mig_ctrl' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/rtl/axi/Axi_Mig_ctrl.v:21]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/synth_1/.Xil/Vivado-14960-LAPTOP-H1858A6E/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/synth_1/.Xil/Vivado-14960-LAPTOP-H1858A6E/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-7071] port 'device_temp' of module 'mig_7series_0' is unconnected for instance 'u_mig_7series_0' [D:/three_verilog/Uart_ddr3_Hdmi/rtl/top/Uart2DDR3_top.v:240]
WARNING: [Synth 8-7023] instance 'u_mig_7series_0' of module 'mig_7series_0' has 66 connections declared, but only 65 given [D:/three_verilog/Uart_ddr3_Hdmi/rtl/top/Uart2DDR3_top.v:240]
INFO: [Synth 8-6155] done synthesizing module 'Uart2DDR3_top' (0#1) [D:/three_verilog/Uart_ddr3_Hdmi/rtl/top/Uart2DDR3_top.v:2]
WARNING: [Synth 8-7129] Port m_axi_bid[3] in module Axi_Mig_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module Axi_Mig_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module Axi_Mig_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module Axi_Mig_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[1] in module Axi_Mig_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[0] in module Axi_Mig_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[3] in module Axi_Mig_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module Axi_Mig_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module Axi_Mig_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module Axi_Mig_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[1] in module Axi_Mig_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[0] in module Axi_Mig_ctrl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2352.457 ; gain = 506.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2370.332 ; gain = 524.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2370.332 ; gain = 524.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2382.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'PLL_0'
Finished Parsing XDC File [d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'PLL_0'
Parsing XDC File [d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'PLL_1'
Finished Parsing XDC File [d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'PLL_1'
Parsing XDC File [d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/wdata_fifo/wdata_fifo/wdata_fifo_in_context.xdc] for cell 'wdata_rdata_fifo/wdata_fifo'
Finished Parsing XDC File [d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/wdata_fifo/wdata_fifo/wdata_fifo_in_context.xdc] for cell 'wdata_rdata_fifo/wdata_fifo'
Parsing XDC File [d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/rdata_fifo/rdata_fifo/rdata_fifo_in_context.xdc] for cell 'wdata_rdata_fifo/rdata_fifo'
Finished Parsing XDC File [d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/rdata_fifo/rdata_fifo/rdata_fifo_in_context.xdc] for cell 'wdata_rdata_fifo/rdata_fifo'
Parsing XDC File [D:/three_verilog/Uart_ddr3_Hdmi/rtl/pin.xdc]
WARNING: [Vivado 12-507] No nets matched 'PLL_0/inst/Sys_50MHZ_clk_wiz_0'. [D:/three_verilog/Uart_ddr3_Hdmi/rtl/pin.xdc:29]
Finished Parsing XDC File [D:/three_verilog/Uart_ddr3_Hdmi/rtl/pin.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/three_verilog/Uart_ddr3_Hdmi/rtl/pin.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Uart2DDR3_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/three_verilog/Uart_ddr3_Hdmi/rtl/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Uart2DDR3_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Uart2DDR3_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2483.102 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Sys_clk_50mhz. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Sys_clk_50mhz. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 97).
Applied set_property KEEP_HIERARCHY = SOFT for PLL_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PLL_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for wdata_rdata_fifo/wdata_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for wdata_rdata_fifo/rdata_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   8 Input    4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	              128 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 35    
+---Muxes : 
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 13    
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |clk_wiz_1     |         1|
|3     |mig_7series_0 |         1|
|4     |wdata_fifo    |         1|
|5     |rdata_fifo    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_wiz     |     2|
|3     |mig_7series |     1|
|4     |rdata_fifo  |     1|
|5     |wdata_fifo  |     1|
|6     |CARRY4      |    14|
|7     |LUT1        |     7|
|8     |LUT2        |    68|
|9     |LUT3        |    44|
|10    |LUT4        |    51|
|11    |LUT5        |    76|
|12    |LUT6        |   125|
|13    |OSERDESE2   |     8|
|15    |FDCE        |   275|
|16    |FDPE        |     7|
|17    |FDRE        |    73|
|18    |IBUF        |     2|
|19    |OBUFDS      |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.102 ; gain = 637.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2483.102 ; gain = 524.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.102 ; gain = 637.590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2483.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f971876a
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2483.102 ; gain = 1035.574
INFO: [Common 17-1381] The checkpoint 'D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/synth_1/Uart2DDR3_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Uart2DDR3_top_utilization_synth.rpt -pb Uart2DDR3_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 13:54:18 2023...
