# RTL_to_GDSII
The design flow from RTL (Register Transfer Level) to GDSII involves multiple stages that transform the high-level behavioral description of the asynchronous FIFO into a physical layout ready for fabrication. Below is a structured overview of the process:
