./ivltests/always3.1.9C.v:43: internal error: target (10target_vvm): does not support disable statements.
error: Code generation had errors.
errors translating Verilog program.
COMPERR
