A10_FPGAMGR_IMGCFG_CTL_00_OFST,VAR_0
A10_FPGAMGR_IMGCFG_CTL_00_S2F_NCONFIG,VAR_1
A10_FPGAMGR_IMGCFG_CTL_00_S2F_NENABLE_CONDONE,VAR_2
A10_FPGAMGR_IMGCFG_CTL_00_S2F_NENABLE_NCONFIG,VAR_3
A10_FPGAMGR_IMGCFG_CTL_00_S2F_NENABLE_NSTATUS,VAR_4
A10_FPGAMGR_IMGCFG_CTL_01_OFST,VAR_5
A10_FPGAMGR_IMGCFG_CTL_01_S2F_NENABLE_CONFIG,VAR_6
A10_FPGAMGR_IMGCFG_CTL_01_S2F_PR_REQUEST,VAR_7
A10_FPGAMGR_IMGCFG_CTL_02_EN_CFG_CTRL,VAR_8
A10_FPGAMGR_IMGCFG_CTL_02_OFST,VAR_9
A10_FPGAMGR_IMGCFG_STAT_F2S_MSEL_MASK,VAR_10
A10_FPGAMGR_IMGCFG_STAT_F2S_MSEL_SHIFT,VAR_11
A10_FPGAMGR_IMGCFG_STAT_F2S_NCONFIG_PIN,VAR_12
A10_FPGAMGR_IMGCFG_STAT_F2S_NSTATUS_PIN,VAR_13
CFGWDTH_16,VAR_14
EINVAL,VAR_15
FPGA_MGR_PARTIAL_RECONFIG,VAR_16
dev_dbg,FUNC_0
regmap_update_bits,FUNC_1
regmap_write,FUNC_2
socfpga_a10_fpga_generate_dclks,FUNC_3
socfpga_a10_fpga_read_stat,FUNC_4
socfpga_a10_fpga_set_cdratio,FUNC_5
socfpga_a10_fpga_set_cfg_width,FUNC_6
socfpga_a10_fpga_wait_for_pr_ready,FUNC_7
socfpga_a10_fpga_write_init,FUNC_8
mgr,VAR_17
info,VAR_18
buf,VAR_19
count,VAR_20
priv,VAR_21
cfg_width,VAR_22
msel,VAR_23
stat,VAR_24
mask,VAR_25
ret,VAR_26
