{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_database": {
   "sources": [
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/int_literals.sv",
      "__class__": "Path"
     },
     "mtime": 1594292325.4048202,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/struct_literals.sv",
      "__class__": "Path"
     },
     "mtime": 1287145339.0,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/D_Flipflop/dff.v",
      "__class__": "Path"
     },
     "mtime": 1594175050.0972147,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/CNT/4bit_updown_tb.v",
      "__class__": "Path"
     },
     "mtime": 1594206011.3568628,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/or/OR.v",
      "__class__": "Path"
     },
     "mtime": 1594173499.401,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/FSM/moor.v",
      "__class__": "Path"
     },
     "mtime": 1594192981.9383912,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/D_Flipflop/tb.v",
      "__class__": "Path"
     },
     "mtime": 1594175596.654108,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/dmultiplex_1to4/tb.v",
      "__class__": "Path"
     },
     "mtime": 1594192488.9993548,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/counter/counter.v",
      "__class__": "Path"
     },
     "mtime": 1594170599.089,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/TimeLiterals.sv",
      "__class__": "Path"
     },
     "mtime": 1594294315.1290119,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/Array_Literals.sv",
      "__class__": "Path"
     },
     "mtime": 1594296103.0441124,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/CNT/4bit_updown.v",
      "__class__": "Path"
     },
     "mtime": 1594206145.7822614,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/multiplex_4to1/MF_moduel.v",
      "__class__": "Path"
     },
     "mtime": 1594186936.4847202,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/dmultiplex_1to4/DMF_moduel.v",
      "__class__": "Path"
     },
     "mtime": 1594187353.6129055,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/multiplex_4to1/tb.v",
      "__class__": "Path"
     },
     "mtime": 1594187051.8441837,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/String_Literals.sv",
      "__class__": "Path"
     },
     "mtime": 1594295184.5570815,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/nand/nand_if.v",
      "__class__": "Path"
     },
     "mtime": 1594171056.5373936,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Data_Types/Integer_types.sv",
      "__class__": "Path"
     },
     "mtime": 1594339781.4579499,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/nand/tb_nand.v",
      "__class__": "Path"
     },
     "mtime": 1594175664.341042,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/JK_Flipflop/jkmodule.v",
      "__class__": "Path"
     },
     "mtime": 1594184022.723985,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/UART/Receiver.v",
      "__class__": "Path"
     },
     "mtime": 1594256350.574352,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/FSM/tb_moor.v",
      "__class__": "Path"
     },
     "mtime": 1594193568.9493744,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/RealLiterals.sv",
      "__class__": "Path"
     },
     "mtime": 1594292691.55656,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/or/tb_or.v",
      "__class__": "Path"
     },
     "mtime": 1594174278.1076505,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Data_Types/String.sv",
      "__class__": "Path"
     },
     "mtime": 1594340175.947004,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/counter/counter_tb.v",
      "__class__": "Path"
     },
     "mtime": 1594170617.8890798,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/JK_Flipflop/tb.v",
      "__class__": "Path"
     },
     "mtime": 1594184841.5203216,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    }
   ],
   "inferred_libraries": [
    {
     "name": "/tmp/tmppf45lkep.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmphar2lt0k.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpgv8dr7cd.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpqsnykt2m.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp9tfcjc3h.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpdnohkbf_.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp0_r9h6ws.sv",
     "__class__": "Path"
    },
    {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/TimeLiterals.sv",
     "__class__": "Path"
    },
    {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/Array_Literals.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmptyzbnezk.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmplciqrs0r.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmptus6le5t.sv",
     "__class__": "Path"
    },
    {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/String_Literals.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpgvwq_qj4.sv",
     "__class__": "Path"
    }
   ],
   "design_units": [
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/struct_literals.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "struct_literals",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       8,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/or/OR.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "OR",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/dmultiplex_1to4/tb.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "tb",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/or/tb_or.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "tb_or",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Data_Types/event.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "events",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/UART/Receiver.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "uart",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/int_literals.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "int_literals",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       2,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/CNT/4bit_updown.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "CNT_4BIT_UPDOWN",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/RealLiterals.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "real_literals",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       2,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/counter/counter.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "counter",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/FSM/moor.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "moor",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/nand/tb_nand.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "tb_nand4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/dmultiplex_1to4/DMF_moduel.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "DMF_module",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/JK_Flipflop/jkmodule.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "jkmodule",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/D_Flipflop/dff.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "dff",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/String_Literals.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "string_literals",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/nand/nand_if.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "nand_if",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/TimeLiterals.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "time_literals",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/multiplex_4to1/MF_moduel.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "MF_module",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Data_Types/String.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "string_ex",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Data_Types/Integer_types.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "data_types",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/FSM/tb_moor.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "tb",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/JK_Flipflop/tb.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "tb_or",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/D_Flipflop/tb.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "tb",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/counter/counter_tb.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "test",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/multiplex_4to1/tb.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "tb",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/Array_Literals.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "array_literals",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/CNT/4bit_updown_tb.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "CNT_4BIT_UPDOWN_tb",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    }
   ],
   "__class__": "Database"
  },
  "_work_folder": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid8460.json",
   "__class__": "Path"
  },
  1594340188.64,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/int_literals.sv",
     "__class__": "Path"
    },
    "mtime": 1594292325.4048202,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/struct_literals.sv",
     "__class__": "Path"
    },
    "mtime": 1287145339.0,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/D_Flipflop/dff.v",
     "__class__": "Path"
    },
    "mtime": 1594175050.0972147,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/CNT/4bit_updown_tb.v",
     "__class__": "Path"
    },
    "mtime": 1594206011.3568628,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/or/OR.v",
     "__class__": "Path"
    },
    "mtime": 1594173499.401,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/FSM/moor.v",
     "__class__": "Path"
    },
    "mtime": 1594192981.9383912,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/D_Flipflop/tb.v",
     "__class__": "Path"
    },
    "mtime": 1594175596.654108,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/dmultiplex_1to4/tb.v",
     "__class__": "Path"
    },
    "mtime": 1594192488.9993548,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/counter/counter.v",
     "__class__": "Path"
    },
    "mtime": 1594170599.089,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/TimeLiterals.sv",
     "__class__": "Path"
    },
    "mtime": 1594294315.1290119,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/Array_Literals.sv",
     "__class__": "Path"
    },
    "mtime": 1594296103.0441124,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/CNT/4bit_updown.v",
     "__class__": "Path"
    },
    "mtime": 1594206145.7822614,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/multiplex_4to1/MF_moduel.v",
     "__class__": "Path"
    },
    "mtime": 1594186936.4847202,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/dmultiplex_1to4/DMF_moduel.v",
     "__class__": "Path"
    },
    "mtime": 1594187353.6129055,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/multiplex_4to1/tb.v",
     "__class__": "Path"
    },
    "mtime": 1594187051.8441837,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/String_Literals.sv",
     "__class__": "Path"
    },
    "mtime": 1594295184.5570815,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/nand/nand_if.v",
     "__class__": "Path"
    },
    "mtime": 1594171056.5373936,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Data_Types/Integer_types.sv",
     "__class__": "Path"
    },
    "mtime": 1594339781.4579499,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/nand/tb_nand.v",
     "__class__": "Path"
    },
    "mtime": 1594175664.341042,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/JK_Flipflop/jkmodule.v",
     "__class__": "Path"
    },
    "mtime": 1594184022.723985,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/UART/Receiver.v",
     "__class__": "Path"
    },
    "mtime": 1594256350.574352,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/FSM/tb_moor.v",
     "__class__": "Path"
    },
    "mtime": 1594193568.9493744,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/RealLiterals.sv",
     "__class__": "Path"
    },
    "mtime": 1594292691.55656,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/or/tb_or.v",
     "__class__": "Path"
    },
    "mtime": 1594174278.1076505,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Data_Types/String.sv",
     "__class__": "Path"
    },
    "mtime": 1594340175.947004,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/counter/counter_tb.v",
     "__class__": "Path"
    },
    "mtime": 1594170617.8890798,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/JK_Flipflop/tb.v",
     "__class__": "Path"
    },
    "mtime": 1594184841.5203216,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmppf45lkep.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphar2lt0k.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgv8dr7cd.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqsnykt2m.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9tfcjc3h.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdnohkbf_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0_r9h6ws.sv",
    "__class__": "Path"
   },
   {
    "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/TimeLiterals.sv",
    "__class__": "Path"
   },
   {
    "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/Array_Literals.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptyzbnezk.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplciqrs0r.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptus6le5t.sv",
    "__class__": "Path"
   },
   {
    "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/String_Literals.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgvwq_qj4.sv",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/struct_literals.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "struct_literals",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/or/OR.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "OR",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/dmultiplex_1to4/tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/or/tb_or.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_or",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Data_Types/event.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "events",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/UART/Receiver.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "uart",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/int_literals.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "int_literals",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/CNT/4bit_updown.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "CNT_4BIT_UPDOWN",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/RealLiterals.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "real_literals",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/counter/counter.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "counter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/FSM/moor.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "moor",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/nand/tb_nand.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_nand4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/dmultiplex_1to4/DMF_moduel.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "DMF_module",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/JK_Flipflop/jkmodule.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "jkmodule",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/D_Flipflop/dff.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "dff",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/String_Literals.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "string_literals",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/nand/nand_if.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nand_if",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/TimeLiterals.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "time_literals",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/multiplex_4to1/MF_moduel.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "MF_module",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Data_Types/String.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "string_ex",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Data_Types/Integer_types.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "data_types",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/FSM/tb_moor.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/JK_Flipflop/tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_or",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/D_Flipflop/tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/counter/counter_tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "test",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/Basic/multiplex_4to1/tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/System_verilog/Literal_Values/Array_Literals.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "array_literals",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/c/Users/user/Desktop/github.com/learn_Verilog/CNT/4bit_updown_tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "CNT_4BIT_UPDOWN_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.6.13"
}