// Seed: 3318689030
module module_0 (
    output tri0  id_0,
    output uwire id_1
);
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3
);
  uwire id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 ();
  id_1 :
  assert property (@* 1);
  wire id_2 = id_2;
  wire id_3;
  assign id_2 = id_2;
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  final
    if (id_1 - id_1) id_2 <= 1;
    else id_2 = 1;
  reg id_3, id_4, id_5;
  always id_3 <= id_4;
  always_latch id_2 = 1;
  module_2 modCall_1 ();
endmodule
