#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Mar 14 15:15:06 2017
# Process ID: 22448
# Current directory: /media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/synth_1
# Command line: vivado -log NexysVideo_A.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NexysVideo_A.tcl
# Log file: /media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/synth_1/NexysVideo_A.vds
# Journal file: /media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source NexysVideo_A.tcl -notrace
Command: synth_design -top NexysVideo_A -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23011 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:242]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1065.812 ; gain = 163.520 ; free physical = 16461 ; free virtual = 52092
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NexysVideo_A' [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:1]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/media/d/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21927]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (1#1) [/media/d/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/media/d/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [/media/d/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'OBUF__parameterized0' [/media/d/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21927]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF__parameterized0' (2#1) [/media/d/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'uart' [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/uart.v:23]
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter CLKS_PER_BAUD bound to: 868 - type: integer 
	Parameter ctr_inc bound to: 41'b00000000000000000000000000000000000001010 
	Parameter rstart_bit bound to: 41'b00000000000000000000000000001000011110100 
	Parameter rbit_0 bound to: 41'b00000000000000000000000000011001011011100 
	Parameter rbit_1 bound to: 41'b00000000000000000000000000101010011000101 
	Parameter rbit_2 bound to: 41'b00000000000000000000000000111011010101101 
	Parameter rbit_3 bound to: 41'b00000000000000000000000001001100010010110 
	Parameter rbit_4 bound to: 41'b00000000000000000000000001011101001111111 
	Parameter rbit_5 bound to: 41'b00000000000000000000000001101110001100111 
	Parameter rbit_6 bound to: 41'b00000000000000000000000001111111001010000 
	Parameter rbit_7 bound to: 41'b00000000000000000000000010010000000111000 
	Parameter rstop_bit bound to: 41'b00000000000000000000000010100001000100001 
	Parameter tstart_bit bound to: 41'b00000000000000000000000000000000000000000 
	Parameter tbit_0 bound to: 41'b00000000000000000000000000010000111101000 
	Parameter tbit_1 bound to: 41'b00000000000000000000000000100001111010001 
	Parameter tbit_2 bound to: 41'b00000000000000000000000000110010110111001 
	Parameter tbit_3 bound to: 41'b00000000000000000000000001000011110100010 
	Parameter tbit_4 bound to: 41'b00000000000000000000000001010100110001010 
	Parameter tbit_5 bound to: 41'b00000000000000000000000001100101101110011 
	Parameter tbit_6 bound to: 41'b00000000000000000000000001110110101011011 
	Parameter tbit_7 bound to: 41'b00000000000000000000000010000111101000100 
	Parameter tstop_bit bound to: 41'b00000000000000000000000010011000100101101 
INFO: [Synth 8-256] done synthesizing module 'uart' (3#1) [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/uart.v:23]
WARNING: [Synth 8-3848] Net oled_dc in module/entity NexysVideo_A does not have driver. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:21]
WARNING: [Synth 8-3848] Net oled_res in module/entity NexysVideo_A does not have driver. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:22]
WARNING: [Synth 8-3848] Net oled_sclk in module/entity NexysVideo_A does not have driver. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:23]
WARNING: [Synth 8-3848] Net oled_sdin in module/entity NexysVideo_A does not have driver. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:24]
WARNING: [Synth 8-3848] Net oled_vbat in module/entity NexysVideo_A does not have driver. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:25]
WARNING: [Synth 8-3848] Net oled_vdd in module/entity NexysVideo_A does not have driver. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:26]
WARNING: [Synth 8-3848] Net ac_adc_sdata in module/entity NexysVideo_A does not have driver. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:51]
WARNING: [Synth 8-3848] Net ac_bclk in module/entity NexysVideo_A does not have driver. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:52]
WARNING: [Synth 8-3848] Net ac_lrclk in module/entity NexysVideo_A does not have driver. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:54]
WARNING: [Synth 8-3848] Net ac_mclk in module/entity NexysVideo_A does not have driver. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:55]
INFO: [Synth 8-256] done synthesizing module 'NexysVideo_A' (4#1) [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/sources_1/imports/Projects/NexysVideo_A.sv:1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_dc
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_res
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_sclk
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_sdin
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_vbat
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_vdd
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ac_adc_sdata
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ac_bclk
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ac_lrclk
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ac_mclk
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[7]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[6]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[5]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[4]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[3]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[2]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[0]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[7]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[6]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[5]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[4]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[3]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[2]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[0]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[7]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[6]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[5]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[4]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[3]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[2]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[0]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_n[3]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_n[2]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_n[1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_n[0]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_p[3]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_p[2]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_p[1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_p[0]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port sw[7]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port sw[6]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port sw[5]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port sw[4]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port sw[3]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port sw[2]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port sw[1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port sw[0]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port btnu
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port btnl
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port btnc
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port btnr
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port btnd
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port cpu_resetn
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ac_dac_sdata
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.062 ; gain = 189.770 ; free physical = 16433 ; free virtual = 52065
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.062 ; gain = 189.770 ; free physical = 16432 ; free virtual = 52065
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc]
Finished Parsing XDC File [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NexysVideo_A_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NexysVideo_A_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1466.633 ; gain = 0.000 ; free physical = 16121 ; free virtual = 51753
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16115 ; free virtual = 51754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16115 ; free virtual = 51754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16117 ; free virtual = 51756
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "bits_gotten" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16114 ; free virtual = 51753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_dc
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_res
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_sclk
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_sdin
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_vbat
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port oled_vdd
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ac_adc_sdata
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ac_bclk
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ac_lrclk
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ac_mclk
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[7]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[6]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[5]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[4]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[3]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[2]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port ja[0]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[7]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[6]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[5]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[4]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[3]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[2]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jb[0]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[7]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[6]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[5]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[4]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[3]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[2]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port jc[0]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_n[3]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_n[2]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_n[1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_n[0]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_p[3]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_p[2]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_p[1]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port xa_p[0]
WARNING: [Synth 8-3331] design NexysVideo_A has unconnected port sw[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[4]' (FDRE) to 'u/bits_gotten_reg[5]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[5]' (FDRE) to 'u/bits_gotten_reg[6]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[6]' (FDRE) to 'u/bits_gotten_reg[7]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[7]' (FDRE) to 'u/bits_gotten_reg[8]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[8]' (FDRE) to 'u/bits_gotten_reg[9]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[9]' (FDRE) to 'u/bits_gotten_reg[10]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[10]' (FDRE) to 'u/bits_gotten_reg[11]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[11]' (FDRE) to 'u/bits_gotten_reg[12]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[12]' (FDRE) to 'u/bits_gotten_reg[13]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[13]' (FDRE) to 'u/bits_gotten_reg[14]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[14]' (FDRE) to 'u/bits_gotten_reg[15]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[15]' (FDRE) to 'u/bits_gotten_reg[16]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[16]' (FDRE) to 'u/bits_gotten_reg[17]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[17]' (FDRE) to 'u/bits_gotten_reg[18]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[18]' (FDRE) to 'u/bits_gotten_reg[19]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[19]' (FDRE) to 'u/bits_gotten_reg[20]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[20]' (FDRE) to 'u/bits_gotten_reg[21]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[21]' (FDRE) to 'u/bits_gotten_reg[22]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[22]' (FDRE) to 'u/bits_gotten_reg[23]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[23]' (FDRE) to 'u/bits_gotten_reg[24]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[24]' (FDRE) to 'u/bits_gotten_reg[25]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[25]' (FDRE) to 'u/bits_gotten_reg[26]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[26]' (FDRE) to 'u/bits_gotten_reg[27]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[27]' (FDRE) to 'u/bits_gotten_reg[28]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[28]' (FDRE) to 'u/bits_gotten_reg[29]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[29]' (FDRE) to 'u/bits_gotten_reg[30]'
INFO: [Synth 8-3886] merging instance 'u/bits_gotten_reg[30]' (FDRE) to 'u/bits_gotten_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u/bits_gotten_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\u/rx_ctr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (u/bits_gotten_reg[31]) is unused and will be removed from module NexysVideo_A.
WARNING: [Synth 8-3332] Sequential element (u/rx_ctr_reg[0]) is unused and will be removed from module NexysVideo_A.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16121 ; free virtual = 51753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16118 ; free virtual = 51751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16118 ; free virtual = 51750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16118 ; free virtual = 51750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16117 ; free virtual = 51751
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16117 ; free virtual = 51751
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16117 ; free virtual = 51751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16117 ; free virtual = 51751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16116 ; free virtual = 51750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16116 ; free virtual = 51750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    49|
|3     |LUT1   |   116|
|4     |LUT2   |    37|
|5     |LUT3   |    49|
|6     |LUT4   |    15|
|7     |LUT5   |    13|
|8     |LUT6   |    35|
|9     |FDRE   |   131|
|10    |FDSE   |     6|
|11    |IBUF   |     2|
|12    |OBUF   |    12|
|13    |OBUFT  |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   476|
|2     |  u      |uart   |   451|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16116 ; free virtual = 51750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1466.633 ; gain = 90.469 ; free physical = 16125 ; free virtual = 51759
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1466.633 ; gain = 564.340 ; free physical = 16125 ; free virtual = 51759
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1466.633 ; gain = 477.621 ; free physical = 16128 ; free virtual = 51762
INFO: [Common 17-1381] The checkpoint '/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/synth_1/NexysVideo_A.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1490.645 ; gain = 0.000 ; free physical = 16127 ; free virtual = 51761
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 15:15:32 2017...
