I 000048 55 1332          1393249956227 liaison
(_unit VHDL (liaison 0 28 (liaison 0 41 ))
	(_version v63)
	(_time 1393249956228 2014.02.24 14:52:36)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20247424297775362824337a27)
	(_entity
		(_time 1393249956225)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000048 55 1332          1393250675711 liaison
(_unit VHDL (liaison 0 28 (liaison 0 41 ))
	(_version v63)
	(_time 1393250675712 2014.02.24 15:04:35)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4a0f6f3a9f3f1b2aca0b7fea3)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 1386          1393250675717 onebitvoter
(_unit VHDL (onebitvoter 0 28 (onebitvoter 0 40 ))
	(_version v63)
	(_time 1393250675718 2014.02.24 15:04:35)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4a0f3f3f5f3f5b2a7a0bdfff1)
	(_entity
		(_time 1393250675715)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal md_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{3~downto~0}~122 0 34 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 942           1393250675723 controller
(_unit VHDL (controller 0 28 (controller 0 39 ))
	(_version v63)
	(_time 1393250675724 2014.02.24 15:04:35)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4a0a6f3f6f3a5b3a1a2b6fea3)
	(_entity
		(_time 1393250675721)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal controll_signals ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1327          1393250675729 ECC
(_unit VHDL (ecc 0 28 (ecc 0 38 ))
	(_version v63)
	(_time 1393250675730 2014.02.24 15:04:35)
	(_source (\./src/ecc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4a0a0f3a3f3f3b2a0a2b7fef6)
	(_entity
		(_time 1393250675727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_bus_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_bus_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2048          1393250675735 registers
(_unit VHDL (registers 0 28 (registers 0 43 ))
	(_version v63)
	(_time 1393250675736 2014.02.24 15:04:35)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4a1a7f3a5f3f7b2aca6b7fff1)
	(_entity
		(_time 1393250675733)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_bus ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal controll_signals ~STD_LOGIC_VECTOR{8~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_bus_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_bus_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 37 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000048 55 1332          1393250856571 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393250856572 2014.02.24 15:07:36)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287b7f2c297f7d3e202e3b722f)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 1386          1393250856577 onebitvoter
(_unit VHDL (onebitvoter 0 28 (onebitvoter 0 14 ))
	(_version v63)
	(_time 1393250856578 2014.02.24 15:07:36)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287b7a2c757f793e2b2e31737d)
	(_entity
		(_time 1393250675714)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal md_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{3~downto~0}~122 0 34 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 942           1393250856583 controller
(_unit VHDL (controller 0 28 (controller 0 13 ))
	(_version v63)
	(_time 1393250856584 2014.02.24 15:07:36)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287b2f2c767f293f2c793a722f)
	(_entity
		(_time 1393250675720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal controll_signals ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1327          1393250856589 ECC
(_unit VHDL (ecc 0 28 (ecc 0 12 ))
	(_version v63)
	(_time 1393250856590 2014.02.24 15:07:36)
	(_source (\./src/ecc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287b292c237f7f3e2d7b3b727a)
	(_entity
		(_time 1393250675726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_bus_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_bus_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2048          1393250856595 registers
(_unit VHDL (registers 0 28 (registers 0 17 ))
	(_version v63)
	(_time 1393250856596 2014.02.24 15:07:36)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37653132356064213f33246c62)
	(_entity
		(_time 1393250675732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_bus ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal controll_signals ~STD_LOGIC_VECTOR{8~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_bus_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_bus_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 37 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 1380          1393252779854 onebitvoter
(_unit VHDL (onebitvoter 0 4 (onebitvoter 0 14 ))
	(_version v63)
	(_time 1393252779855 2014.02.24 15:39:39)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21242325757670372227387a74)
	(_entity
		(_time 1393252779852)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{3~downto~0}~122 0 10 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 942           1393252779860 controller
(_unit VHDL (controller 0 28 (controller 0 13 ))
	(_version v63)
	(_time 1393252779861 2014.02.24 15:39:39)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21247625767620362570337b26)
	(_entity
		(_time 1393250675720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal controll_signals ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1312          1393252779866 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393252779867 2014.02.24 15:39:39)
	(_source (\./src/ecc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21247025237676372472327b73)
	(_entity
		(_time 1393252779864)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2034          1393252779872 registers
(_unit VHDL (registers 0 4 (registers 0 17 ))
	(_version v63)
	(_time 1393252779873 2014.02.24 15:39:39)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21257725257672372925327a74)
	(_entity
		(_time 1393252779870)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_bus ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal controll_signals ~STD_LOGIC_VECTOR{8~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 942           1393252839900 controller
(_unit VHDL (controller 0 28 (controller 0 13 ))
	(_version v63)
	(_time 1393252839901 2014.02.24 15:40:39)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ada9a9faaffaacbaa9fcbff7aa)
	(_entity
		(_time 1393250675720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal controll_signals ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 942           1393252873180 controller
(_unit VHDL (controller 0 28 (controller 0 13 ))
	(_version v63)
	(_time 1393252873181 2014.02.24 15:41:13)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8ffa2fff6ffa9bfacf9baf2af)
	(_entity
		(_time 1393250675720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal controll_signals ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 1164          1393252893162 controller
(_unit VHDL (controller 0 4 (controller 0 13 ))
	(_version v63)
	(_time 1393252893163 2014.02.24 15:41:33)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8e8bcece6efb9afbce9aae2bf)
	(_entity
		(_time 1393252893160)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{8~downto~0}~12 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2033          1393252911392 registers
(_unit VHDL (registers 0 4 (registers 0 17 ))
	(_version v63)
	(_time 1393252911393 2014.02.24 15:41:51)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f1a2a5f5a2a6e3fdf1e6aea0)
	(_entity
		(_time 1393252911390)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_bus ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{8~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000052 55 1378          1393252946102 onebitvoter
(_unit VHDL (onebitvoter 0 4 (onebitvoter 0 14 ))
	(_version v63)
	(_time 1393252946103 2014.02.24 15:42:26)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bdedb858cdcda9d888d92d0de)
	(_entity
		(_time 1393252946100)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2029          1393253030612 registers
(_unit VHDL (registers 0 4 (registers 0 17 ))
	(_version v63)
	(_time 1393253030613 2014.02.24 15:43:50)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5a3a7f2a5f2f6b3ada1b6fef0)
	(_entity
		(_time 1393253030610)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{8~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2036          1393253080502 registers
(_unit VHDL (registers 0 4 (registers 0 17 ))
	(_version v63)
	(_time 1393253080503 2014.02.24 15:44:40)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d5878885d1d5908e8295ddd3)
	(_entity
		(_time 1393253080500)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{8~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 1319          1393253084042 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393253084043 2014.02.24 15:44:44)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b085f580a0c0c4d5e08480109)
	(_entity
		(_time 1393253084040)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000048 55 3175          1393253095622 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393253095623 2014.02.24 15:44:55)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9294949d99c5c78498c181c895)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 26 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((mp_data)(mp_data))
			((voted_data_bit)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 35 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
		)
	)
	(_instantiation registers 0 43 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
		)
	)
	(_instantiation ECC 0 55 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 1341          1393253172218 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393253172219 2014.02.24 15:46:12)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c2cb92c39090d1c294d49d95)
	(_entity
		(_time 1393253172216)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 3403          1393253592713 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393253592714 2014.02.24 15:53:12)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5b0c09585c0c0a4d505a42000e)
	(_entity
		(_time 1393253592711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000048 55 3542          1393253599423 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393253599424 2014.02.24 15:53:19)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9fcb9990c0c8ca89929d8cc598)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 31 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(mp_data(0)))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 43 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
		)
	)
	(_instantiation registers 0 51 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
		)
	)
	(_instantiation ECC 0 63 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(3)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000048 55 3533          1393253604281 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393253604282 2014.02.24 15:53:24)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 93c1c19c99c4c6859e9180c994)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 31 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 43 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
		)
	)
	(_instantiation registers 0 51 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
		)
	)
	(_instantiation ECC 0 63 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(3)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 3403          1393253707876 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393253707877 2014.02.24 15:55:07)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 434313411514125548425a1816)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 3403          1393253723736 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393253723737 2014.02.24 15:55:23)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2d7a7f292c7a7c3b262c347678)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 2903          1393254662393 registers
(_unit VHDL (registers 0 4 (registers 0 17 ))
	(_version v63)
	(_time 1393254662394 2014.02.24 16:11:02)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code de8fda8c8e898dc8d48ccd858b)
	(_entity
		(_time 1393254662391)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0)))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
	)
	(_model . registers 1 -1
	)
)
<<<<<<< HEAD
I 000051 55 1939          1393256236885 controller
(_unit VHDL (controller 0 4 (controller 0 15 ))
	(_version v63)
	(_time 1393256236886 2014.02.24 16:37:16)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 444b1246161345534244561e43)
	(_entity
		(_time 1393256133595)
=======
I 000050 55 2906          1393254829363 registers
(_unit VHDL (registers 0 4 (registers 0 17 ))
	(_version v63)
	(_time 1393254829364 2014.02.24 16:13:49)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16191711154145001b10054d43)
	(_entity
		(_time 1393254662390)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
	)
	(_model . registers 1 -1
	)
)
I 000051 55 1390          1393255441913 controller
(_unit VHDL (controller 0 4 (controller 0 14 ))
	(_version v63)
	(_time 1393255441914 2014.02.24 16:24:01)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b2b1b3b6b7e1f7e5e7f2bae7)
	(_entity
		(_time 1393255441911)
>>>>>>> c5dc22b396669cdf35b6c53bf234b4c49d37f9f6
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
<<<<<<< HEAD
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~50~13 0 23 (_scalar (_to (i 0)(i 50)))))
		(_signal (_internal counter ~INTEGER~range~0~to~50~13 0 23 (_architecture (_uni ))))
		(_process
			(clock_tick(_architecture 0 0 27 (_process (_target(6)(3)(4)(5))(_sensitivity(1)(2))(_dssslsensitivity 1))))
=======
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000048 55 3838          1393255447533 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393255447534 2014.02.24 16:24:07)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0808282d98785c6dc83c38ad7)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 32 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 44 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
		)
	)
	(_instantiation registers 0 52 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
		)
	)
	(_instantiation ECC 0 64 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(3)))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_simple)(_target(5))(_sensitivity(12))(_read(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))))))
>>>>>>> c5dc22b396669cdf35b6c53bf234b4c49d37f9f6
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
<<<<<<< HEAD
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(131586 )
	)
	(_model . controller 1 -1
	)
)
V 000051 55 2130          1393256430948 controller
(_unit VHDL (controller 0 4 (controller 0 15 ))
	(_version v63)
	(_time 1393256430949 2014.02.24 16:40:30)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 555a5256060254425251470f52)
	(_entity
		(_time 1393256133595)
=======
	)
	(_model . liaison 1 -1
	)
)
I 000048 55 3838          1393255792358 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393255792359 2014.02.24 16:29:52)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f2a0a7f9a0a2e1fba4e4adf0)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 32 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 44 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
		)
	)
	(_instantiation registers 0 52 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
		)
	)
	(_instantiation ECC 0 64 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(3)))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_simple)(_target(5))(_sensitivity(12))(_read(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000051 55 3403          1393255792452 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393255792453 2014.02.24 16:29:52)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 45401647151214534e445c1e10)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(6)(7)(8)(9)(10)(11)(13))(_sensitivity(0)(1)(2)(3)(4)(5)(8)(9)(10)(11)(12)(14))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(2)(3)(4)(5)(8)(9)(10)(11)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(2)(3)(4)(5)(14))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 1720          1393255792541 controller
(_unit VHDL (controller 0 4 (controller 0 15 ))
	(_version v63)
	(_time 1393255792542 2014.02.24 16:29:52)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a6a5f4f6f4a2b4a6a1b1f9a4)
	(_entity
		(_time 1393255792539)
>>>>>>> c5dc22b396669cdf35b6c53bf234b4c49d37f9f6
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
<<<<<<< HEAD
		(_constant (_internal counter_end ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 50)))))
		(_type (_internal ~INTEGER~range~0~to~counter_end~13 0 24 (_scalar (_to (i 0)(i 50)))))
		(_signal (_internal counter ~INTEGER~range~0~to~counter_end~13 0 24 (_architecture (_uni ))))
		(_process
			(clock_tick(_architecture 0 0 28 (_process (_simple)(_target(6)(3)(4)(5))(_sensitivity(1))(_read(6)(2)))))
			(set_input_read(_architecture 1 0 43 (_process (_simple)(_sensitivity(6)))))
=======
		(_type (_internal ~INTEGER~range~0~to~50~13 0 17 (_scalar (_to (i 0)(i 50)))))
		(_signal (_internal counter ~INTEGER~range~0~to~50~13 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000044 55 1341          1393255792547 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393255792548 2014.02.24 16:29:52)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a6a3f4a3f4f4b5a6f0b0f9f1)
	(_entity
		(_time 1393253172215)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2906          1393255792553 registers
(_unit VHDL (registers 0 4 (registers 0 17 ))
	(_version v63)
	(_time 1393255792554 2014.02.24 16:29:52)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a7a4f4a5f4f0b5aea5b0f8f6)
	(_entity
		(_time 1393254662390)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_dssslsensitivity 1))))
>>>>>>> c5dc22b396669cdf35b6c53bf234b4c49d37f9f6
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
<<<<<<< HEAD
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(131586 )
	)
	(_model . controller 2 -1
=======
	)
	(_static
		(33686018 33686018 )
		(131586 )
	)
	(_model . registers 1 -1
>>>>>>> c5dc22b396669cdf35b6c53bf234b4c49d37f9f6
	)
)
V 000048 55 3838          1393256561888 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393256561889 2014.02.24 16:42:41)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1848481f194f4d0e144a0b421f)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 32 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 44 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
		)
	)
	(_instantiation registers 0 52 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
		)
	)
	(_instantiation ECC 0 64 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(3)))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_simple)(_target(5))(_sensitivity(12))(_read(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
V 000051 55 3403          1393256561987 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393256561988 2014.02.24 16:42:41)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 75252074252224637e746c2e20)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(6)(7)(8)(9)(10)(11)(13))(_sensitivity(0)(1)(2)(3)(4)(5)(8)(9)(10)(11)(12)(14))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(2)(3)(4)(5)(8)(9)(10)(11)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(2)(3)(4)(5)(14))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
V 000051 55 1720          1393256562071 controller
(_unit VHDL (controller 0 4 (controller 0 15 ))
	(_version v63)
	(_time 1393256562072 2014.02.24 16:42:42)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c393c3969694c2d4c6c1d199c4)
	(_entity
		(_time 1393255792538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~50~13 0 17 (_scalar (_to (i 0)(i 50)))))
		(_signal (_internal counter ~INTEGER~range~0~to~50~13 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
V 000050 55 2906          1393256562079 registers
(_unit VHDL (registers 0 4 (registers 0 17 ))
	(_version v63)
	(_time 1393256562080 2014.02.24 16:42:42)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d382d281d58480c5ded5c08886)
	(_entity
		(_time 1393254662390)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
	)
	(_model . registers 1 -1
	)
)
V 000044 55 2439          1393256586477 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393256586478 2014.02.24 16:43:06)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21222725237676372571327b73)
	(_entity
		(_time 1393253172215)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(2)))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . ECC 1 -1
	)
)
I 000051 55 3403          1393257208529 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393257208530 2014.02.24 16:53:28)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e7e6b0b4b5b0b6f1ece6febcb2)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000048 55 3838          1393259887180 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393259887181 2014.02.24 17:38:07)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f2c7d2b70787a39237c3c7528)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 32 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 44 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
		)
	)
	(_instantiation registers 0 52 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
		)
	)
	(_instantiation ECC 0 64 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(3)))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_simple)(_target(5))(_sensitivity(12))(_read(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
V 000051 55 3403          1393259887304 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393259887305 2014.02.24 17:38:07)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code acaffbfbaafbfdbaa7adb5f7f9)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(6)(7)(8)(9)(10)(11)(13))(_sensitivity(0)(1)(2)(3)(4)(5)(8)(9)(10)(11)(12)(14))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(2)(3)(4)(5)(8)(9)(10)(11)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(2)(3)(4)(5)(14))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
V 000044 55 2439          1393259887398 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393259887399 2014.02.24 17:38:07)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090a0e0f035e5e1f0d591a535b)
	(_entity
		(_time 1393253172215)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(2)))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . ECC 1 -1
	)
)
V 000050 55 2906          1393259887476 registers
(_unit VHDL (registers 0 4 (registers 0 17 ))
	(_version v63)
	(_time 1393259887477 2014.02.24 17:38:07)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57555754550004415a51440c02)
	(_entity
		(_time 1393254662390)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
	)
	(_model . registers 1 -1
	)
)
V 000048 55 4034          1393260537496 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393260537497 2014.02.24 17:48:57)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70757771792725667e74632a77)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 32 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 44 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
		)
	)
	(_instantiation registers 0 52 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
		)
	)
	(_instantiation ECC 0 64 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(3)))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_simple)(_target(5))(_sensitivity(12))(_read(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))(11(2))(11(1))(11(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000051 55 3586          1393260685540 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393260685541 2014.02.24 17:51:25)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdbce8e9bfeabcaabfb3afe7ba)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~9~13 0 53 (_scalar (_to (i 0)(i 9)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~9~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~9~131 0 54 (_scalar (_to (i 0)(i 9)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~9~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(3)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 92 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 107 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_read(_architecture 4 0 123 (_process (_simple)(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
	)
	(_model . controller 5 -1
	)
)
I 000051 55 4071          1393262310701 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393262310702 2014.02.24 18:18:30)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21237125767620362c27337b26)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~11~13 0 53 (_scalar (_to (i 0)(i 11)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~11~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~11~131 0 54 (_scalar (_to (i 0)(i 11)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~11~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 125 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 92 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 107 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 124 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 165 (_process (_simple)(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 4373          1393263001065 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393263001066 2014.02.24 18:30:01)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code df8dd88ddf88dec889d1cd85d8)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~11~13 0 53 (_scalar (_to (i 0)(i 11)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~11~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~11~131 0 54 (_scalar (_to (i 0)(i 11)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~11~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 125 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 92 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 107 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 124 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 164 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 4390          1393263195784 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393263195785 2014.02.24 18:33:15)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 80d5d78ed6d78197d6d392da87)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~11~13 0 53 (_scalar (_to (i 0)(i 11)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~11~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~11~131 0 54 (_scalar (_to (i 0)(i 11)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~11~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 125 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 92 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 107 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 124 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 164 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 4390          1393265090137 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393265090138 2014.02.24 19:04:50)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40144642161741571612521a47)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~11~13 0 53 (_scalar (_to (i 0)(i 11)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~11~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~11~131 0 54 (_scalar (_to (i 0)(i 11)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~11~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 125 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 92 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 107 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 124 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 165 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 4390          1393266518113 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393266518114 2014.02.24 19:28:38)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 33326636666432246437216934)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 125 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 93 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 108 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 124 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 169 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1393268439814 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393268439815 2014.02.24 20:00:39)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5b7e7b6b6b2e4f2b0b1f7bfe2)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1393268439818 2014.02.24 20:00:39)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5b6e0b6e5b3b2f2e1e4f7bfb1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000056 55 3196          1393268446462 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393268446463 2014.02.24 20:00:46)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code da898b88dd8ddbcd8f8ec880dd)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1393268446466 2014.02.24 20:00:46)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code da888c888e8c8dcddedbc8808e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 4390          1393268454636 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393268454637 2014.02.24 20:00:54)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9cf989c969ec8de9ecddb93ce)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 125 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 93 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 108 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 124 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 169 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1393268454902 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393268454903 2014.02.24 20:00:54)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2d482808685d3c58786c088d5)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1393268454906 2014.02.24 20:00:54)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2d58580d58485c5d6d3c08886)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 4391          1393269285906 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393269285907 2014.02.24 20:14:45)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ecb8bebfe9bbedfbbbbafeb6eb)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 132 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 100 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 115 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 131 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 176 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 4395          1393269288994 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393269288995 2014.02.24 20:14:48)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fda8f8adffaafceaaaabefa7fa)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 132 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(10)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 100 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 115 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 131 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 176 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 4399          1393269293206 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393269293207 2014.02.24 20:14:53)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71237570262670662627632b76)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 132 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(10)(11)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 100 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 115 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 131 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 176 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 4399          1393269333283 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393269333284 2014.02.24 20:15:33)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdfcfdadffaafceaaaabefa7fa)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 132 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(10)(11)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 100 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 115 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 131 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 176 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 4403          1393269335514 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393269335515 2014.02.24 20:15:35)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b5e4e0e6e3b5a3e3e2a6eeb3)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 132 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(10)(11)(12)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 100 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 115 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 131 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 176 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 4403          1393269396260 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393269396261 2014.02.24 20:16:36)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fffff5afffa8fee8a8a9eda5f8)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 132 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(10)(11)(12)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 100 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 115 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 131 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 176 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 4403          1393269401626 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393269401627 2014.02.24 20:16:41)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f4a3a5a6a2f4e2a2a3e7aff2)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 132 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(10)(11)(12)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 100 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 115 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 131 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 176 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1393269401860 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393269401861 2014.02.24 20:16:41)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfde8a8ddf88dec88a8bcd85d8)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1393269401874 2014.02.24 20:16:41)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efefbdbcbcb9b8f8ebeefdb5bb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 4403          1393269491186 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393269491187 2014.02.24 20:18:11)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cd9f9d98cf9accda9a9bdf97ca)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 132 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(10)(11)(12)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 100 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 115 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 131 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 176 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1393269491434 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393269491435 2014.02.24 20:18:11)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c79590929690c6d09293d59dc0)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1393269491438 2014.02.24 20:18:11)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7949792c59190d0c3c6d59d93)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 4391          1393269691084 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393269691085 2014.02.24 20:21:31)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9faa3fef6fea8befeffbbf3ae)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 132 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12)(2))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 100 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(do_counting(_architecture 3 0 115 (_process (_simple)(_target(9))(_sensitivity(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 131 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 176 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1393269691349 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393269691350 2014.02.24 20:21:31)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2e1e0e6e6e5b3a5e7e6a0e8b5)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1393269691353 2014.02.24 20:21:31)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2e0e7e6b5e4e5a5b6b3a0e8e6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
V 000051 55 4400          1393270356243 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393270356244 2014.02.24 20:32:36)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfd98a8ddf88dec88fdacd85d8)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 131 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 87 (_process (_simple)(_target(7))(_sensitivity(6)(0)(2)))))
			(do_counting(_architecture 3 0 109 (_process (_simple)(_target(9))(_sensitivity(8)(13))(_read(2)))))
			(set_input_and_do_ready(_architecture 4 0 130 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 179 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
V 000056 55 3196          1393270356477 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393270356478 2014.02.24 20:32:36)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9ceca9c969ec8de9c9ddb93ce)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1393270356481 2014.02.24 20:32:36)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9cfcd9cc59f9edecdc8db939d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000048 55 4034          1393376452837 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393376452838 2014.02.26 02:00:52)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17141010194042011914044d10)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 32 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 44 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
		)
	)
	(_instantiation registers 0 52 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
		)
	)
	(_instantiation ECC 0 64 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(3)))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_simple)(_target(5))(_sensitivity(12))(_read(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))(11(2))(11(1))(11(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000051 55 3403          1393376452995 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393376452996 2014.02.26 02:00:52)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c3c0c196959492d5c8c2da9896)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(6)(7)(8)(9)(10)(11)(13))(_sensitivity(0)(1)(2)(3)(4)(5)(8)(9)(10)(11)(12)(14))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(2)(3)(4)(5)(8)(9)(10)(11)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(2)(3)(4)(5)(14))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000044 55 2439          1393376453052 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393376453053 2014.02.26 02:00:53)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f1a3a2f3a5a5e4f6a2e1a8a0)
	(_entity
		(_time 1393253172215)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(2)))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . ECC 1 -1
	)
)
I 000050 55 2906          1393376453102 registers
(_unit VHDL (registers 0 4 (registers 0 17 ))
	(_version v63)
	(_time 1393376453103 2014.02.26 02:00:53)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20227724257773362d26337b75)
	(_entity
		(_time 1393254662390)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
	)
	(_model . registers 1 -1
	)
)
I 000051 55 4393          1393376453153 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393376453154 2014.02.26 02:00:53)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f5c095c5f085e480f5a4d0558)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 131 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(4)(5)(6)(8)(13))(_sensitivity(1)(7)(9)(10)(11)(12))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 87 (_process (_simple)(_target(7))(_sensitivity(0)(2)(6)))))
			(do_counting(_architecture 3 0 109 (_process (_simple)(_target(9))(_sensitivity(2)(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 130 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 179 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1393376453205 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393376453206 2014.02.26 02:00:53)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e8dd8808dd98f99dbda9cd489)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000044 55 2439          1393376492807 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393376492808 2014.02.26 02:01:32)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46164a44431111504216551c14)
	(_entity
		(_time 1393253172215)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(2)))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . ECC 1 -1
	)
)
I 000051 55 3403          1393376496839 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393376496840 2014.02.26 02:01:36)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fff9a1affca8aee9f4fee6a4aa)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 2906          1393376500619 registers
(_unit VHDL (registers 0 4 (registers 0 17 ))
	(_version v63)
	(_time 1393376500620 2014.02.26 02:01:40)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cec8cb9b9e999dd8c3c8dd959b)
	(_entity
		(_time 1393254662390)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
	)
	(_model . registers 1 -1
	)
)
I 000051 55 4393          1393376503175 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393376503176 2014.02.26 02:01:43)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ada9affaaffaacbafda8bff7aa)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 131 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 87 (_process (_simple)(_target(7))(_sensitivity(6)(0)(2)))))
			(do_counting(_architecture 3 0 109 (_process (_simple)(_target(9))(_sensitivity(8)(13)(2)))))
			(set_input_and_do_ready(_architecture 4 0 130 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 179 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33686018 33686018 515 )
		(33686018 50463234 514 )
		(33686018 33751554 514 )
		(33686018 33686274 514 )
		(33686018 33686019 514 )
		(50463234 33686018 514 )
		(33751554 33686018 514 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 33686018 514 )
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
	)
	(_model . controller 6 -1
	)
)
I 000044 55 2439          1393376509153 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393376509154 2014.02.26 02:01:49)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04010802035353120054175e56)
	(_entity
		(_time 1393253172215)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(2)))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . ECC 1 -1
	)
)
I 000044 55 2287          1393376524051 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393376524052 2014.02.26 02:02:04)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36373033336161203266256c64)
	(_entity
		(_time 1393253172215)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(2)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000048 55 4034          1393376534362 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393376534363 2014.02.26 02:02:14)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e717f7f22292b68707d6d2479)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 32 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 44 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
		)
	)
	(_instantiation registers 0 52 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
		)
	)
	(_instantiation ECC 0 64 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(3)))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_simple)(_target(5))(_sensitivity(12))(_read(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))(11(2))(11(1))(11(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000056 55 3196          1393376541320 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393376541321 2014.02.26 02:02:21)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abffaefcaffcaabcfeffb9f1ac)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1393376541324 2014.02.26 02:02:21)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abfea9fcfcfdfcbcafaab9f1ff)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000056 55 2503          1393376877104 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393376877105 2014.02.26 02:07:57)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b090e58000c0e4d515948015c)
	(_entity
		(_time 1393376877102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 56 (liaison_tb))
	(_version v63)
	(_time 1393376877112 2014.02.26 02:07:57)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b38696b3c3d3c7c6f6a79313f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2576          1393377081893 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393377081894 2014.02.26 02:11:21)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a0a0f59020d0f4c575d49005d)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 46 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)))))
			(clk_process(_architecture 1 0 57 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 67 (liaison_tb))
	(_version v63)
	(_time 1393377081897 2014.02.26 02:11:21)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a0b58590e0c0d4d5e5b48000e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2612          1393377196883 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393377196884 2014.02.26 02:13:16)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d2d28889d1d3908b8595dc81)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 71 (liaison_tb))
	(_version v63)
	(_time 1393377196887 2014.02.26 02:13:16)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d3858885d0d191828794dcd2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2612          1393377254373 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393377254374 2014.02.26 02:14:14)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 141b4f13194341021915074e13)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 63 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 73 (liaison_tb))
	(_version v63)
	(_time 1393377334893 2014.02.26 02:15:34)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4f7a2f3a5f2f3b3a0a5b6fef0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2612          1393377344433 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393377344434 2014.02.26 02:15:44)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b0b4b3e9b7b5f6ede1f3bae7)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 63 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 73 (liaison_tb))
	(_version v63)
	(_time 1393377344437 2014.02.26 02:15:44)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b1e3b3e5b6b7f7e4e1f2bab4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2612          1393377368163 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393377368164 2014.02.26 02:16:08)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f8cd881d0d8da99828f9cd588)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 53 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 74 (liaison_tb))
	(_version v63)
	(_time 1393377368167 2014.02.26 02:16:08)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f8d8f81dcd9d8988b8e9dd5db)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2612          1393377674623 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393377674624 2014.02.26 02:21:14)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code afa9fdf8f0f8fab9a2afbcf5a8)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 53 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 74 (liaison_tb))
	(_version v63)
	(_time 1393377674627 2014.02.26 02:21:14)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code afa8aaf8fcf9f8b8abaebdf5fb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000048 55 4083          1393377881461 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393377881462 2014.02.26 02:24:41)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9adf3fea9fefcbfa7abbaf3ae)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 32 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 44 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 53 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
		)
	)
	(_instantiation ECC 0 65 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(3)))))
		(_process
			(line__72(_architecture 0 0 72 (_process (_simple)(_target(5))(_sensitivity(12))(_read(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))(11(2))(11(1))(11(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000056 55 2612          1393377885833 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393377885834 2014.02.26 02:24:45)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9bcbbedb9eeecafb4b9aae3be)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 53 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 74 (liaison_tb))
	(_version v63)
	(_time 1393377885837 2014.02.26 02:24:45)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9bdecedb5efeeaebdb8abe3ed)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 3196          1393378270249 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393378270250 2014.02.26 02:31:10)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a6d616a6d3d6b7d3f3e78306d)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1393378270253 2014.02.26 02:31:10)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a6c666a3e3c3d7d6e6b78303e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000050 55 3224          1393379188109 registers
(_unit VHDL (registers 0 4 (registers 0 18 ))
	(_version v63)
	(_time 1393379188110 2014.02.26 02:46:28)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2c4c997c59591d4cfccd19997)
	(_entity
		(_time 1393379188107)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~126 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)))))
			(line__33(_architecture 1 0 33 (_process (_target(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(9)(10)(11))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
	)
	(_model . registers 2 -1
	)
)
I 000048 55 4211          1393379253919 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393379253920 2014.02.26 02:47:33)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbdcd989808c8ecdd5dbc881dc)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 33 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 45 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 54 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 67 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(3)))))
		(_process
			(line__74(_architecture 0 0 74 (_process (_simple)(_target(5))(_sensitivity(13))(_read(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))(11(2))(11(1))(11(0))(12(7))(12(6))(12(5))(12(4))(12(3))(12(2))(12(1))(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000048 55 4238          1393379351019 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393379351020 2014.02.26 02:49:11)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 222d7726297577342c2d317825)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 33 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 45 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 55 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 68 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(3)))))
		(_process
			(line__75(_architecture 0 0 75 (_process (_simple)(_target(5))(_sensitivity(13))(_read(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))(11(2))(11(1))(11(0))(12(7))(12(6))(12(5))(12(4))(12(3))(12(2))(12(1))(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000048 55 4231          1393379749959 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393379749960 2014.02.26 02:55:49)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f287f7e20282a6971706c2578)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 33 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 45 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 55 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 68 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(3)))))
		(_process
			(line__75(_architecture 0 0 75 (_process (_simple)(_target(5))(_sensitivity(13))(_read(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(11(2))(11(1))(11(0))(12(7))(12(6))(12(5))(12(4))(12(3))(12(2))(12(1))(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000048 55 4238          1393379812859 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393379812860 2014.02.26 02:56:52)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 33646236396466253d3c206934)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 33 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 45 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 55 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 68 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(3)))))
		(_process
			(line__75(_architecture 0 0 75 (_process (_simple)(_target(5))(_sensitivity(13))(_read(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))(11(2))(11(1))(11(0))(12(7))(12(6))(12(5))(12(4))(12(3))(12(2))(12(1))(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000048 55 4238          1393379819567 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393379819568 2014.02.26 02:56:59)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67336767693032716968743d60)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 33 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 45 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 55 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 68 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(3)))))
		(_process
			(line__75(_architecture 0 0 75 (_process (_simple)(_target(5))(_sensitivity(13))(_read(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))(11(2))(11(1))(11(0))(12(7))(12(6))(12(5))(12(4))(12(3))(12(2))(12(1))(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000048 55 4186          1393380049839 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393380049840 2014.02.26 03:00:49)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8ededbbe9bfbdfee6e7fbb2ef)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 33 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 45 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 55 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 68 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(3)))))
		(_process
			(line__75(_architecture 0 0 75 (_process (_simple)(_target(5))(_sensitivity(10)(13))(_read(11(2))(11(1))(11(0))(12(7))(12(6))(12(5))(12(4))(12(3))(12(2))(12(1))(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 76 (liaison_tb))
	(_version v63)
	(_time 1393380153499 2014.02.26 03:02:33)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d685d684d58081c1d2d7c48c82)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2627          1393380165339 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393380165340 2014.02.26 03:02:45)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17114710194042011a19044d10)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 66 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 78 (liaison_tb))
	(_version v63)
	(_time 1393380715794 2014.02.26 03:11:55)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5859555b550e0f4f5c594a020c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2642          1393380726804 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393380726805 2014.02.26 03:12:06)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e51095d02090b48530b4d0459)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 68 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(50463234 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 78 (liaison_tb))
	(_version v63)
	(_time 1393380726808 2014.02.26 03:12:06)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e505e5d0e0809495a5f4c040a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2642          1393380783674 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393380783675 2014.02.26 03:13:03)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8ddd82d6dbd99a81d99fd68b)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 68 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(50463234 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 81 (liaison_tb))
	(_version v63)
	(_time 1393380890564 2014.02.26 03:14:50)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 080e080e055e5f1f0c091a525c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2642          1393380895564 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393380895565 2014.02.26 03:14:55)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 989ccc9799cfcd8e95ca8bc29f)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 60 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 71 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(50463234 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 361 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 81 (liaison_tb))
	(_version v63)
	(_time 1393380895568 2014.02.26 03:14:55)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 989d9b9795cecf8f9c998ac2cc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000051 55 4393          1393381558352 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393381558353 2014.02.26 03:25:58)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 999b9e96c6ce988ec99c8bc39e)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 131 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 87 (_process (_simple)(_target(7))(_sensitivity(6)(0)(2)))))
			(do_counting(_architecture 3 0 109 (_process (_simple)(_target(9))(_sensitivity(8)(13)(2)))))
			(set_input_and_do_ready(_architecture 4 0 130 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 179 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 33686018 514 )
		(50528770 3 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
		(50529026 2 )
		(33751810 3 )
		(33751810 2 )
		(50463490 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 2642          1393382117136 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393382117137 2014.02.26 03:35:17)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75207474792220637a73662f72)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 90 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(50463234 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 362 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 100 (liaison_tb))
	(_version v63)
	(_time 1393382117140 2014.02.26 03:35:17)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75212374752322627174672f21)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2628          1393382198946 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393382198947 2014.02.26 03:36:38)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04020502095351120b57175e03)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 91 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 102 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 362 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 112 (liaison_tb))
	(_version v63)
	(_time 1393382198950 2014.02.26 03:36:38)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04035202055253130005165e50)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000044 55 2287          1393382251458 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393382251459 2014.02.26 03:37:31)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 22702f26237575342672317870)
	(_entity
		(_time 1393382251456)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000001"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(2)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000048 55 4186          1393382324818 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393382324819 2014.02.26 03:38:44)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9f9fcfea9fefcbfa7a6baf3ae)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 33 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 45 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 55 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 68 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(3)))))
		(_process
			(line__75(_architecture 0 0 75 (_process (_simple)(_target(5))(_sensitivity(10)(13))(_read(11(2))(11(1))(11(0))(12(7))(12(6))(12(5))(12(4))(12(3))(12(2))(12(1))(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000051 55 3403          1393382324888 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393382324889 2014.02.26 03:38:44)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7a7a7a7a5a0a6e1fcf6eeaca2)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(6)(7)(8)(9)(10)(11)(13))(_sensitivity(0)(1)(2)(3)(4)(5)(8)(9)(10)(11)(12)(14))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(2)(3)(4)(5)(8)(9)(10)(11)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(2)(3)(4)(5)(14))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000044 55 2287          1393382324948 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393382324949 2014.02.26 03:38:44)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36663433336161203266256c64)
	(_entity
		(_time 1393382251455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000001"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(2)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 3224          1393382324954 registers
(_unit VHDL (registers 0 4 (registers 0 18 ))
	(_version v63)
	(_time 1393382324955 2014.02.26 03:38:44)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36673333356165203b38256d63)
	(_entity
		(_time 1393379188106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~126 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)))))
			(line__33(_architecture 1 0 33 (_process (_target(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(9)(10)(11))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
	)
	(_model . registers 2 -1
	)
)
I 000051 55 4393          1393382325008 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393382325009 2014.02.26 03:38:45)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64346064363365733461763e63)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 131 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(4)(5)(6)(8)(13))(_sensitivity(1)(7)(9)(10)(11)(12))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 87 (_process (_simple)(_target(7))(_sensitivity(0)(2)(6)))))
			(do_counting(_architecture 3 0 109 (_process (_simple)(_target(9))(_sensitivity(2)(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 130 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 179 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 33686018 514 )
		(50528770 3 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
		(50529026 2 )
		(33751810 3 )
		(33751810 2 )
		(50463490 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1393382325058 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393382325059 2014.02.26 03:38:45)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3f3a7f4f6f4a2b4f6f7b1f9a4)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1393382325062 2014.02.26 03:38:45)
	(_source (\./src/testbench/controller_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3f2a0f4a5f5f4b4a7a2b1f9f7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000056 55 2628          1393382325108 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393382325109 2014.02.26 03:38:45)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2828680d98587c4dd81c188d5)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 91 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 102 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 362 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 112 (liaison_tb))
	(_version v63)
	(_time 1393382325112 2014.02.26 03:38:45)
	(_source (\./src/testbench/liaison_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d283d180d58485c5d6d3c08886)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000044 55 2287          1393382573978 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393382573979 2014.02.26 03:42:53)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6a3f0a6f3a1a1e0f2a6e5aca4)
	(_entity
		(_time 1393382573976)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(2)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000048 55 4186          1393382632924 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1393382632925 2014.02.26 03:43:52)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f683d3a60686a2931302c6538)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 33 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 45 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 55 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 68 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(3)))))
		(_process
			(line__75(_architecture 0 0 75 (_process (_simple)(_target(5))(_sensitivity(10)(13))(_read(11(2))(11(1))(11(0))(12(7))(12(6))(12(5))(12(4))(12(3))(12(2))(12(1))(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000051 55 3403          1393382632984 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393382632985 2014.02.26 03:43:52)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6e39696e6e393f78656f77353b)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(6)(7)(8)(9)(10)(11)(13))(_sensitivity(0)(1)(2)(3)(4)(5)(8)(9)(10)(11)(12)(14))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(2)(3)(4)(5)(8)(9)(10)(11)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(2)(3)(4)(5)(14))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000044 55 2287          1393382633044 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393382633045 2014.02.26 03:43:53)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acfbf8fbfcfbfbbaa8fcbff6fe)
	(_entity
		(_time 1393382573975)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(2)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000050 55 3224          1393382633050 registers
(_unit VHDL (registers 0 4 (registers 0 18 ))
	(_version v63)
	(_time 1393382633051 2014.02.26 03:43:53)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acfafffbfafbffbaa1a2bff7f9)
	(_entity
		(_time 1393379188106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~126 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)))))
			(line__33(_architecture 1 0 33 (_process (_target(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(9)(10)(11))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
	)
	(_model . registers 2 -1
	)
)
V 000051 55 4393          1393382633094 controller
(_unit VHDL (controller 0 28 (controller 0 41 ))
	(_version v63)
	(_time 1393382633095 2014.02.26 03:43:53)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eabdb8b9edbdebfdbaeff8b0ed)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 53 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 54 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 54 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~13 0 58 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~18~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~18~132 0 59 (_scalar (_to (i 0)(i 18)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~18~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 131 (_process 4 )))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 72 (_process (_target(4)(5)(6)(8)(13))(_sensitivity(1)(7)(9)(10)(11)(12))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 87 (_process (_simple)(_target(7))(_sensitivity(0)(2)(6)))))
			(do_counting(_architecture 3 0 109 (_process (_simple)(_target(9))(_sensitivity(2)(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 130 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 179 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 33686018 514 )
		(50528770 3 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
		(50529026 2 )
		(33751810 3 )
		(33751810 2 )
		(50463490 3 )
	)
	(_model . controller 6 -1
	)
)
V 000056 55 3196          1393382633144 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393382633145 2014.02.26 03:43:53)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 194e481e464e180e4c4d0b431e)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1393382633148 2014.02.26 03:43:53)
	(_source (\./src/testbench/controller_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 194f4f1e154f4e0e1d180b434d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000056 55 2628          1393382633194 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393382633195 2014.02.26 03:43:53)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 481f494a491f1d5e471b5b124f)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 91 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 102 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 362 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 112 (liaison_tb))
	(_version v63)
	(_time 1393382633198 2014.02.26 03:43:53)
	(_source (\./src/testbench/liaison_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 481e1e4a451e1f5f4c495a121c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2643          1393382736842 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393382736843 2014.02.26 03:45:36)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27257423297072312874347d20)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 91 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 102 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(33751811 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 362 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 112 (liaison_tb))
	(_version v63)
	(_time 1393382736846 2014.02.26 03:45:36)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27242323257170302326357d73)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2674          1393382834034 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393382834035 2014.02.26 03:47:14)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cc98cd99969b99daccc2df96cb)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 135 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 146 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(33751811 )
		(33751554 )
		(50529026 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 362 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 156 (liaison_tb))
	(_version v63)
	(_time 1393382834038 2014.02.26 03:47:14)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cc999a999a9a9bdbc8cdde9698)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2674          1393383029000 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393383029001 2014.02.26 03:50:28)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75212374792220632e71662f72)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 161 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 172 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(33751811 )
		(33751554 )
		(50529026 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 362 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 182 (liaison_tb))
	(_version v63)
	(_time 1393383029004 2014.02.26 03:50:29)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75207474752322627174672f21)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2674          1393383149827 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393383149828 2014.02.26 03:52:29)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c727b7d262b296a277f6f267b)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 162 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 173 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(33751811 )
		(33751554 )
		(50529026 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 362 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 183 (liaison_tb))
	(_version v63)
	(_time 1393383149831 2014.02.26 03:52:29)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c732c7d2a2a2b6b787d6e2628)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
V 000056 55 2674          1393383197977 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1393383197978 2014.02.26 03:53:17)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 999bc39699cecc8fc29d8ac39e)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 161 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 172 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(33751811 )
		(33751554 )
		(50529026 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000040 55 362 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 182 (liaison_tb))
	(_version v63)
	(_time 1393383197981 2014.02.26 03:53:17)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 999a949695cfce8e9d988bc3cd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
V 000056 55 2724          1393386180448 TB_ARCHITECTURE
(_unit VHDL (onebitvoter_solution_example_tb 0 4 (tb_architecture 0 7 ))
	(_version v63)
	(_time 1393386180449 2014.02.26 04:43:00)
	(_source (\./src/TestBench/onebitvoter_solution_example_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8fda8a818cd8de99898c96d4da)
	(_entity
		(_time 1393386180446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation dut 0 42 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(data_in(3)))
			((b)(data_in(2)))
			((c)(data_in(1)))
			((d)(data_in(0)))
			((y)(y))
			((status)(status))
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data_in ~STD_LOGIC_VECTOR{3~downto~0}~13 0 10 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal testvec_t 0 14 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 1))(_to (i 0)(i 8))))))
		(_constant (_internal testvec testvec_t 0 16 (_architecture (_code 2))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__51(_architecture 1 0 51 (_process (_target(1)(2))(_sensitivity(0))(_monitor)(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(1886680399 656438389 1998595961 1735290738 544497952 1952671094 2126447 )
		(8236 )
		(1886680399 656438389 1952543859 539456373 1852797559 1952522343 1667593760 544370548 )
		(50529027 )
		(3 )
		(131586 )
		(33686018 )
		(2 )
		(33686274 )
		(197122 )
		(33686019 )
		(131842 )
		(50528770 )
		(33686275 )
		(33751811 )
		(197379 )
		(50463491 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 3403          1393386388391 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393386388392 2014.02.26 04:46:28)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dc8c828eda8b8dcad7ddc58789)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 3403          1393386462440 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393386462441 2014.02.26 04:47:42)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 222525267575733429233b7977)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__65(_architecture 1 0 65 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__76(_architecture 2 0 76 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__120(_architecture 3 0 120 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__131(_architecture 4 0 131 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
V 000044 55 2287          1393387941792 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1393387941793 2014.02.26 05:12:21)
	(_source (\./src/ECC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efb8b9bcbab8b8f9ebbffcb5bd)
	(_entity
		(_time 1393382573975)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_out (_string \"00000000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(2)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 4421          1393389392718 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393389392719 2014.02.26 05:36:32)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b5e7e3e1e5e2e4a3e5b3aceee0)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal extended_a ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal extended_b ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal extended_c ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal extended_d ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal extended_vote_a ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal extended_vote_b ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal extended_vote_c ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal extended_vote_d ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__73(_architecture 1 0 73 (_process (_simple)(_target(17)(18)(19)(20))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(15))(_sensitivity(17)(18)(19)(20)))))
			(line__93(_architecture 3 0 93 (_process (_simple)(_target(14))(_sensitivity(13)(15)))))
			(line__136(_architecture 4 0 136 (_process (_simple)(_target(21)(22)(23)(24))(_sensitivity(8)(9)(10)(11)(14)(2)(3)(4)(5)))))
			(line__145(_architecture 5 0 145 (_process (_simple)(_target(16))(_sensitivity(21)(22)(23)(24)))))
			(line__156(_architecture 6 0 156 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 7 -1
	)
)
V 000051 55 4421          1393389433557 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1393389433558 2014.02.26 05:37:13)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3e3f683b3e696f286e3827656b)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal extended_a ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal extended_b ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal extended_c ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal extended_d ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal extended_vote_a ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal extended_vote_b ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal extended_vote_c ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal extended_vote_d ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__73(_architecture 1 0 73 (_process (_simple)(_target(17)(18)(19)(20))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(15))(_sensitivity(17)(18)(19)(20)))))
			(line__93(_architecture 3 0 93 (_process (_simple)(_target(14))(_sensitivity(13)(15)))))
			(line__136(_architecture 4 0 136 (_process (_simple)(_target(21)(22)(23)(24))(_sensitivity(8)(9)(10)(11)(14)(2)(3)(4)(5)))))
			(line__145(_architecture 5 0 145 (_process (_simple)(_target(16))(_sensitivity(21)(22)(23)(24)))))
			(line__156(_architecture 6 0 156 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 7 -1
	)
)
I 000048 55 4110          1394113092684 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1394113092685 2014.03.06 14:38:12)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 693e3269693e3c7f673d7a336e)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 34 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 46 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 56 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 69 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (3(3)))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(5))(_sensitivity(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000051 55 4414          1394113092864 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1394113092865 2014.03.06 14:38:12)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 15424a124542440345150c4e40)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal extended_a ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal extended_b ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal extended_c ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal extended_d ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal extended_vote_a ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal extended_vote_b ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal extended_vote_c ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal extended_vote_d ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_target(6)(7)(8)(9)(10)(11)(13))(_sensitivity(0)(1)(2)(3)(4)(5)(8)(9)(10)(11)(12)(14))(_dssslsensitivity 1))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(17)(18)(19)(20))(_sensitivity(2)(3)(4)(5)(8)(9)(10)(11)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(15))(_sensitivity(17)(18)(19)(20)))))
			(line__97(_architecture 3 0 97 (_process (_simple)(_target(14))(_sensitivity(13)(15)))))
			(line__141(_architecture 4 0 141 (_process (_simple)(_target(21)(22)(23)(24))(_sensitivity(2)(3)(4)(5)(8)(9)(10)(11)(14)))))
			(line__150(_architecture 5 0 150 (_process (_simple)(_target(16))(_sensitivity(21)(22)(23)(24)))))
			(line__161(_architecture 6 0 161 (_process (_simple)(_target(12))(_sensitivity(13)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 7 -1
	)
)
I 000051 55 4414          1394113594197 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1394113594198 2014.03.06 14:46:34)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 626062623535337432627b3937)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal extended_a ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal extended_b ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal extended_c ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal extended_d ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal extended_vote_a ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal extended_vote_b ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal extended_vote_c ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal extended_vote_d ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_target(6)(7)(8)(9)(10)(11)(13))(_sensitivity(0)(1)(2)(3)(4)(5)(8)(9)(10)(11)(12)(14))(_dssslsensitivity 1))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(17)(18)(19)(20))(_sensitivity(2)(3)(4)(5)(8)(9)(10)(11)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(15))(_sensitivity(17)(18)(19)(20)))))
			(line__97(_architecture 3 0 97 (_process (_simple)(_target(14))(_sensitivity(13)(15)))))
			(line__141(_architecture 4 0 141 (_process (_simple)(_target(21)(22)(23)(24))(_sensitivity(2)(3)(4)(5)(8)(9)(10)(11)(14)))))
			(line__150(_architecture 5 0 150 (_process (_simple)(_target(16))(_sensitivity(21)(22)(23)(24)))))
			(line__161(_architecture 6 0 161 (_process (_simple)(_target(12))(_sensitivity(13)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 7 -1
	)
)
I 000044 55 1937          1394113594275 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1394113594276 2014.03.06 14:46:34)
	(_source (\./src/ecc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b2e3e4b3e7e7a6b4bea3eae2)
	(_entity
		(_time 1394113594273)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out (_string \"0000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (1(0)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (1(1)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (1(2)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 3364          1394113594281 registers
(_unit VHDL (registers 0 4 (registers 0 18 ))
	(_version v63)
	(_time 1394113594282 2014.03.06 14:46:34)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b3e4e4b5e7e3a6bde5a3ebe5)
	(_entity
		(_time 1394113594279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ECC_out ~STD_LOGIC_VECTOR{3~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)))))
			(line__35(_architecture 1 0 35 (_process (_target(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(9)(10)(11))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
		(33686018 )
	)
	(_model . registers 2 -1
	)
)
I 000051 55 4324          1394113594345 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394113594346 2014.03.06 14:46:34)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fefcabaefda9ffe9a9f0eca4f9)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 27 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 28 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 28 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~14~13 0 32 (_scalar (_to (i 0)(i 14)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~14~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~14~132 0 33 (_scalar (_to (i 0)(i 14)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~14~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 105 (_process 4 )))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 46 (_process (_target(4)(5)(6)(8)(13))(_sensitivity(1)(7)(9)(10)(11)(12))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 61 (_process (_simple)(_target(7))(_sensitivity(0)(2)(6)))))
			(do_counting(_architecture 3 0 83 (_process (_simple)(_target(9))(_sensitivity(2)(8)(13)))))
			(set_input_and_do_ready(_architecture 4 0 104 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 153 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 33686018 514 )
		(50528770 3 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394113594415 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394113594416 2014.03.06 14:46:34)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c3f3f39396b3d2b69682e663b)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000051 55 4414          1394113600900 Behavioral
(_unit VHDL (onebitvoter 0 14 (behavioral 0 28 ))
	(_version v63)
	(_time 1394113600901 2014.03.06 14:46:40)
	(_source (\./src/onebitvoter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9696c999c5c1c780c6968fcdc3)
	(_entity
		(_time 1393253592710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal extended_a ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal extended_b ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal extended_c ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal extended_d ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal extended_vote_a ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal extended_vote_b ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal extended_vote_c ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal extended_vote_d ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(17)(18)(19)(20))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(15))(_sensitivity(17)(18)(19)(20)))))
			(line__97(_architecture 3 0 97 (_process (_simple)(_target(14))(_sensitivity(13)(15)))))
			(line__141(_architecture 4 0 141 (_process (_simple)(_target(21)(22)(23)(24))(_sensitivity(8)(9)(10)(11)(14)(2)(3)(4)(5)))))
			(line__150(_architecture 5 0 150 (_process (_simple)(_target(16))(_sensitivity(21)(22)(23)(24)))))
			(line__161(_architecture 6 0 161 (_process (_simple)(_target(12))(_sensitivity(13)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 7 -1
	)
)
V 000044 55 1937          1394113602350 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1394113602351 2014.03.06 14:46:42)
	(_source (\./src/ecc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4141124343161657454f521b13)
	(_entity
		(_time 1394113594272)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out (_string \"0000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (1(0)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (1(1)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (1(2)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000050 55 3364          1394113603600 registers
(_unit VHDL (registers 0 4 (registers 0 18 ))
	(_version v63)
	(_time 1394113603601 2014.03.06 14:46:43)
	(_source (\./src/registers.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21212725257672372c74327a74)
	(_entity
		(_time 1394113594278)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ECC_out ~STD_LOGIC_VECTOR{3~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_reg ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)))))
			(line__35(_architecture 1 0 35 (_process (_target(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(9)(10)(11))(_sensitivity(1)(0)(2)(3)(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
		(33686018 )
	)
	(_model . registers 2 -1
	)
)
V 000051 55 4324          1394113604550 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394113604551 2014.03.06 14:46:44)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d8d9dc8a868fd9cf8fd6ca82df)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 27 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal di_counter ~INTEGER~range~0~to~10~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~131 0 28 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal next_di_counter ~INTEGER~range~0~to~10~131 0 28 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~14~13 0 32 (_scalar (_to (i 0)(i 14)))))
		(_signal (_internal do_counter ~INTEGER~range~0~to~14~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~14~132 0 33 (_scalar (_to (i 0)(i 14)))))
		(_signal (_internal next_do_counter ~INTEGER~range~0~to~14~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_variable (_internal do_ready_variable ~extieee.std_logic_1164.STD_LOGIC 0 105 (_process 4 )))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(13)))))
			(clock_tick(_architecture 1 0 46 (_process (_target(6)(8)(13)(4)(5))(_sensitivity(1)(7)(9)(10)(11)(12))(_dssslsensitivity 1))))
			(di_counting(_architecture 2 0 61 (_process (_simple)(_target(7))(_sensitivity(6)(0)(2)))))
			(do_counting(_architecture 3 0 83 (_process (_simple)(_target(9))(_sensitivity(8)(13)(2)))))
			(set_input_and_do_ready(_architecture 4 0 104 (_process (_simple)(_target(10)(12))(_sensitivity(7)))))
			(set_output(_architecture 5 0 153 (_process (_simple)(_target(11))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33686018 33686018 514 )
		(50528770 3 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
V 000048 55 4237          1394113605940 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1394113605941 2014.03.06 14:46:45)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45444247491210534b46561f42)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 34 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 46 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 56 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 69 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (3(3)))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(5))(_sensitivity(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
V 000056 55 3196          1394113641150 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394113641151 2014.03.06 14:47:21)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ded8db8cdd89dfc98b8acc84d9)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394113641159 2014.03.06 14:47:21)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ded9dc8c8e8889c9dadfcc848a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000056 55 2674          1394113644220 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394113644221 2014.03.06 14:47:24)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cfc89e9a90989ad994cbdc95c8)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 161 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 172 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(33751811 )
		(33751554 )
		(50529026 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 2674          1394113663890 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394113663891 2014.03.06 14:47:43)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a4a2f0a9f0f2b1fca3b4fda0)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 161 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 172 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(33751811 )
		(33751554 )
		(50529026 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 362 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 182 (liaison_tb))
	(_version v63)
	(_time 1394113663898 2014.03.06 14:47:43)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a5f5f0a5f1f0b0a3a6b5fdf3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000056 55 2724          1394113667940 TB_ARCHITECTURE
(_unit VHDL (onebitvoter_solution_example_tb 0 4 (tb_architecture 0 7 ))
	(_version v63)
	(_time 1394113667941 2014.03.06 14:47:47)
	(_source (\./src/TestBench/onebitvoter_solution_example_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70707071252721667673692b25)
	(_entity
		(_time 1393386180445)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation dut 0 42 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(data_in(3)))
			((b)(data_in(2)))
			((c)(data_in(1)))
			((d)(data_in(0)))
			((y)(y))
			((status)(status))
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data_in ~STD_LOGIC_VECTOR{3~downto~0}~13 0 10 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal testvec_t 0 14 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 1))(_to (i 0)(i 8))))))
		(_constant (_internal testvec testvec_t 0 16 (_architecture (_code 2))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__51(_architecture 1 0 51 (_process (_target(1)(2))(_sensitivity(0))(_monitor)(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(1886680399 656438389 1998595961 1735290738 544497952 1952671094 2126447 )
		(8236 )
		(1886680399 656438389 1952543859 539456373 1852797559 1952522343 1667593760 544370548 )
		(50529027 )
		(3 )
		(131586 )
		(33686018 )
		(2 )
		(33686274 )
		(197122 )
		(33686019 )
		(131842 )
		(50528770 )
		(33686275 )
		(33751811 )
		(197379 )
		(50463491 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000056 55 2724          1394113670297 TB_ARCHITECTURE
(_unit VHDL (onebitvoter_solution_example_tb 0 4 (tb_architecture 0 7 ))
	(_version v63)
	(_time 1394113670298 2014.03.06 14:47:50)
	(_source (\./src/TestBench/onebitvoter_solution_example_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a2fdf4f5f4f2b5a5a0baf8f6)
	(_entity
		(_time 1393386180445)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation dut 0 42 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(data_in(3)))
			((b)(data_in(2)))
			((c)(data_in(1)))
			((d)(data_in(0)))
			((y)(y))
			((status)(status))
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data_in ~STD_LOGIC_VECTOR{3~downto~0}~13 0 10 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal testvec_t 0 14 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 1))(_to (i 0)(i 8))))))
		(_constant (_internal testvec testvec_t 0 16 (_architecture (_code 2))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__51(_architecture 1 0 51 (_process (_target(1)(2))(_sensitivity(0))(_monitor)(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(1886680399 656438389 1998595961 1735290738 544497952 1952671094 2126447 )
		(8236 )
		(1886680399 656438389 1952543859 539456373 1852797559 1952522343 1667593760 544370548 )
		(50529027 )
		(3 )
		(131586 )
		(33686018 )
		(2 )
		(33686274 )
		(197122 )
		(33686019 )
		(131842 )
		(50528770 )
		(33686275 )
		(33751811 )
		(197379 )
		(50463491 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000056 55 2674          1394113724160 TB_ARCHITECTURE
(_unit VHDL (liaison_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394113724161 2014.03.06 14:48:44)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0c0f0852595b18550a1d5409)
	(_entity
		(_time 1393376877101)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 161 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((di_ready)(di_ready))
			((mp_data)(mp_data))
			((do_ready)(do_ready))
			((voted_data)(voted_data))
		)
		(_use (_entity . liaison)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)(3)))))
			(clk_process(_architecture 1 0 172 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33686018 )
		(33751811 )
		(33751554 )
		(50529026 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000040 55 362 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 182 (liaison_tb))
	(_version v63)
	(_time 1394113724164 2014.03.06 14:48:44)
	(_source (\./src/TestBench/liaison_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0d58085e5859190a0f1c545a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison liaison
			)
		)
	)
)
I 000059 55 3751          1394552472085 controllerImproved
(_unit VHDL (controller 0 28 (controllerimproved 1 15 ))
	(_version v63)
	(_time 1394552472086 2014.03.11 16:41:12)
	(_source (\./src/controller.vhd\(\./src/controllerImproved.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b0e3e2e6e1b7a1bae4a4ecb1)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 1 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 1 25 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 1 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 1 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 1 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 1 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 1 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 1 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controllerImproved 6 -1
	)
)
I 000059 55 3751          1394552474936 controllerImproved
(_unit VHDL (controller 0 28 (controllerimproved 1 15 ))
	(_version v63)
	(_time 1394552474937 2014.03.11 16:41:14)
	(_source (\./src/controller.vhd\(\./src/controllerImproved.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcdb8e8ed98bddcbd08ece86db)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 1 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 1 25 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 1 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 1 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 1 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 1 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 1 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 1 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controllerImproved 6 -1
	)
)
I 000059 55 3719          1394552488798 controllerImproved
(_unit VHDL (controller 0 28 (controllerimproved 0 15 ))
	(_version v63)
	(_time 1394552488799 2014.03.11 16:41:28)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090a0b0f565e081e055b1b530e)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controllerImproved 6 -1
	)
)
I 000059 55 3719          1394552502369 controllerImproved
(_unit VHDL (controller 0 28 (controllerimproved 0 15 ))
	(_version v63)
	(_time 1394552502370 2014.03.11 16:41:42)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d03080b0f5a0c1a015f1f570a)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controllerImproved 6 -1
	)
)
I 000059 55 3719          1394552510988 controllerImproved
(_unit VHDL (controller 0 28 (controllerimproved 0 15 ))
	(_version v63)
	(_time 1394552510989 2014.03.11 16:41:50)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e7b4e4e6e7b1a7bce2a2eab7)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controllerImproved 6 -1
	)
)
I 000056 55 3196          1394552511254 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394552511255 2014.03.11 16:41:51)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9eeb2ede6eeb8aeecedabe3be)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000056 55 3196          1394552531902 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394552531903 2014.03.11 16:42:11)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 68386268363f697f3d3c7a326f)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394552531906 2014.03.11 16:42:11)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 68396568653e3f7f6c697a323c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
V 000059 55 3719          1394552539358 controllerImproved
(_unit VHDL (controller 0 28 (controllerimproved 0 15 ))
	(_version v63)
	(_time 1394552539359 2014.03.11 16:42:19)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 898e8c87d6de889e85db9bd38e)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controllerImproved 6 -1
	)
)
I 000056 55 3196          1394552539604 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394552539605 2014.03.11 16:42:19)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 73747772262472642627612974)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394552539608 2014.03.11 16:42:19)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 73757072752524647772612927)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3703          1394552657923 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394552657924 2014.03.11 16:44:17)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9faaffef6fea8bea5fbbbf3ae)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 3703          1394552672318 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394552672319 2014.03.11 16:44:32)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9de8e8b868ed8ced58bcb83de)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394552695401 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394552695402 2014.03.11 16:44:55)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0908020f565e081e5c5d1b530e)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394552695405 2014.03.11 16:44:55)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0909050f055f5e1e0d081b535d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3703          1394552700039 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394552700040 2014.03.11 16:45:00)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 222c7026767523352e70307825)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394552700284 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394552700285 2014.03.11 16:45:00)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c124d1b194b1d0b49480e461b)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394552700288 2014.03.11 16:45:00)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c134a1b4a4a4b0b181d0e4648)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000056 55 3196          1394552936285 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394552936286 2014.03.11 16:48:56)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eaeeedb9edbdebfdbfbef8b0ed)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394552936289 2014.03.11 16:48:56)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafffaaaaeacadedfefbe8a0ae)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3703          1394552941765 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394552941766 2014.03.11 16:49:01)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e5b0c5d5d095f49520c4c0459)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394552942014 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394552942015 2014.03.11 16:49:02)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57520654060056400203450d50)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394552942018 2014.03.11 16:49:02)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57530154550100405356450d03)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000056 55 2711          1394553011322 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394553011323 2014.03.11 16:50:11)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07055501565006100155155d00)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000043 55 376 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 49 (controller_tb))
	(_version v63)
	(_time 1394553011326 2014.03.11 16:50:11)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07045201055150100306155d53)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3753          1394553051382 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394553051383 2014.03.11 16:50:51)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84d7818ad6d3859388d696de83)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00000"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 3753          1394553064357 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394553064358 2014.03.11 16:51:04)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37303d32666036203b65256d30)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00000"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 2711          1394553064616 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394553064617 2014.03.11 16:51:04)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31366334666630263763236b36)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000043 55 376 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 49 (controller_tb))
	(_version v63)
	(_time 1394553064620 2014.03.11 16:51:04)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31376434356766263530236b65)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000056 55 3196          1394553123599 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394553123600 2014.03.11 16:52:03)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 999f9a96c6ce988ecccd8bc39e)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394553123603 2014.03.11 16:52:03)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 999e9d9695cfce8e9d988bc3cd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3753          1394553127593 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394553127594 2014.03.11 16:52:07)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 33343036666432243f61216934)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00000"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 34 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 54 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394553127840 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394553127841 2014.03.11 16:52:07)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2b2e28297b2d3b79783e762b)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394553127844 2014.03.11 16:52:07)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2a29287a7a7b3b282d3e7678)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3803          1394553327695 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394553327696 2014.03.11 16:55:27)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9de8e8b868ed8ced588cb83de)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00000"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 55 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 96 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 3803          1394553332402 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394553332403 2014.03.11 16:55:32)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31343234666630263d60236b36)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00000"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 55 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 96 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394553332638 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394553332639 2014.03.11 16:55:32)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b1e191c1f4c1a0c4e4f09411c)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394553332642 2014.03.11 16:55:32)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b1f1e1c4c4d4c0c1f1a09414f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3803          1394553460469 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394553460470 2014.03.11 16:57:40)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e6a696e6d396f79623f7c3469)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00000"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 55 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 96 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 2 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 3820          1394553606166 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394553606167 2014.03.11 17:00:06)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8784d089d6d086908bd695dd80)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni (_string \"11111"\)))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"11111"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 55 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 96 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394553626209 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394553626210 2014.03.11 17:00:26)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d58284878682d4c28081c78fd2)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394553626213 2014.03.11 17:00:26)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5838387d58382c2d1d4c78f81)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3820          1394553629056 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394553629057 2014.03.11 17:00:29)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fca8f9acf9abfdebf0adeea6fb)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni (_string \"11111"\)))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"11111"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 55 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 96 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 3820          1394553634619 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394553634620 2014.03.11 17:00:34)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aefbfef9adf9afb9a2ffbcf4a9)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni (_string \"11111"\)))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"11111"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 55 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 96 (_process (_simple)(_target(7)(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394553634857 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394553634858 2014.03.11 17:00:34)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 98cdcf97c6cf998fcdcc8ac29f)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394553634861 2014.03.11 17:00:34)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7f3f7f0a5f1f0b0a3a6b5fdf3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3463          1394554137358 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394554137359 2014.03.11 17:08:57)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67666c67363066706b36753d60)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni (_string \"11111"\)))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"11111"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 55 (_process (_simple)(_target(6))(_sensitivity(10)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
	)
	(_model . controller 5 -1
	)
)
I 000056 55 3196          1394554141773 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394554141774 2014.03.11 17:09:01)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a8acf1f6f1a7b1f3f2b4fca1)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394554141777 2014.03.11 17:09:01)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5bab8e1b5e3e2a2b1b4a7efe1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3463          1394554144796 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394554144797 2014.03.11 17:09:04)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 78777e79262f796f74296a227f)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni (_string \"11111"\)))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"11111"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 55 (_process (_simple)(_target(6))(_sensitivity(10)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
	)
	(_model . controller 5 -1
	)
)
I 000056 55 3196          1394554145049 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394554145050 2014.03.11 17:09:05)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 727d7773262573652726602875)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394554145053 2014.03.11 17:09:05)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 818f838f85d7d696858093dbd5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3486          1394554179769 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394554179770 2014.03.11 17:09:39)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 181f4e1f464f190f14490a421f)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni (_string \"11111"\)))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"11111"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 55 (_process (_simple)(_target(6)(7)(8))(_sensitivity(10)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(50528770 3 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
	)
	(_model . controller 5 -1
	)
)
I 000056 55 3196          1394554180012 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394554180013 2014.03.11 17:09:40)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 02055704565503155756105805)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394554180016 2014.03.11 17:09:40)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11174316154746061510034b45)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3842          1394557003194 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394557003195 2014.03.11 17:56:43)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2a7a3f5f6f5a3b5aef4b0f8a5)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00111"\)))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50528770 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394557029474 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394557029475 2014.03.11 17:57:09)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 404f4a42161741571514521a47)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394557029478 2014.03.11 17:57:09)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 404e4d42451617574441521a14)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3842          1394557032459 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394557032460 2014.03.11 17:57:12)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4a3f3a4a6a3f5e3f8a2e6aef3)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00111"\)))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50528770 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394557032732 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394557032733 2014.03.11 17:57:12)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdaafbadffaafceaa8a9efa7fa)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394557032736 2014.03.11 17:57:12)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdabfcadacabaaeaf9fcefa7a9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000056 55 3196          1394557142036 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394557142037 2014.03.11 17:59:02)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbf8f8abffacfaecaeafe9a1fc)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394557142040 2014.03.11 17:59:02)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbf9ffabacadacecfffae9a1af)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3842          1394557148596 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394557148597 2014.03.11 17:59:08)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9393c19cc6c492849fc581c994)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00111"\)))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50528770 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50463235 2 )
		(33686019 3 )
		(33686019 2 )
		(50529026 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394557148839 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394557148840 2014.03.11 17:59:08)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8cdd8289db8d9bd9d89ed68b)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394557148843 2014.03.11 17:59:08)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8dda82dadadb9b888d9ed6d8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000048 55 4237          1394557529238 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1394557529239 2014.03.11 18:05:29)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66633c66693133706865753c61)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 34 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 46 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 56 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 69 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (3(3)))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(5))(_sensitivity(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000051 55 3842          1394557692556 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394557692557 2014.03.11 18:08:12)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b0f5f585f0c5a4c570e49015c)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00111"\)))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50528770 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50529026 2 )
		(33751810 3 )
		(33751810 2 )
		(50463490 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394557718361 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394557718362 2014.03.11 18:08:38)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26217622767127317372347c21)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394557718365 2014.03.11 18:08:38)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26207122257071312227347c72)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3842          1394557722446 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394557722447 2014.03.11 18:08:42)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d095d0b0f5a0c1a01581f570a)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00111"\)))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50528770 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50529026 2 )
		(33751810 3 )
		(33751810 2 )
		(50463490 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394557722701 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394557722702 2014.03.11 18:08:42)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16124111464117014342044c11)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394557722705 2014.03.11 18:08:42)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16134611154041011217044c42)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000056 55 3196          1394557911350 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394557911351 2014.03.11 18:11:51)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f5a4a3a6a4f2e4a6a7e1a9f4)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394557911354 2014.03.11 18:11:51)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f4a3a3f5a5a4e4f7f2e1a9a7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3842          1394557914387 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394557914388 2014.03.11 18:11:54)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d2df878682d4c2d980c78fd2)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00111"\)))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50528770 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50529026 2 )
		(33751810 3 )
		(33751810 2 )
		(50463490 3 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394557914644 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394557914645 2014.03.11 18:11:54)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cec99c9bcd99cfd99b9adc94c9)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394557914648 2014.03.11 18:11:54)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cec89b9b9e9899d9cacfdc949a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3842          1394558108161 controller
(_unit VHDL (controller 0 28 (controller 0 15 ))
	(_version v63)
	(_time 1394558108162 2014.03.11 18:15:08)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code beb8e8eabde9bfa9b2ebace4b9)
	(_entity
		(_time 1393260183214)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25 (_architecture (_uni (_string \"00111"\)))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50528770 3 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(50528770 2 )
		(33751554 3 )
		(33751554 2 )
		(50463234 3 )
		(50463234 2 )
		(33686018 3 )
		(33686018 2 )
		(50463490 2 )
		(33686274 3 )
		(33686274 2 )
		(50529026 2 )
		(33751810 3 )
		(33751810 2 )
		(50463490 3 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 3757          1394558618453 controller
(_unit VHDL (controller 0 4 (controller 0 15 ))
	(_version v63)
	(_time 1394558618454 2014.03.11 18:23:38)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5a7f1a5a6a2f4e2f9a0e7aff2)
	(_entity
		(_time 1394558566136)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529026 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33751810 )
		(50463490 )
		(33686274 )
		(50528770 )
		(33751554 )
		(50463234 )
		(33686018 )
		(33751555 )
		(50463235 )
		(33686019 )
		(33751811 )
		(50463491 )
		(33686275 )
		(50528771 )
	)
	(_model . controller 6 -1
	)
)
I 000051 55 3757          1394558621520 controller
(_unit VHDL (controller 0 4 (controller 0 15 ))
	(_version v63)
	(_time 1394558621521 2014.03.11 18:23:41)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7a4f7a7a6a0f6e0fba2e5adf0)
	(_entity
		(_time 1394558566136)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529026 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33751810 )
		(50463490 )
		(33686274 )
		(50528770 )
		(33751554 )
		(50463234 )
		(33686018 )
		(33751555 )
		(50463235 )
		(33686019 )
		(33751811 )
		(50463491 )
		(33686275 )
		(50528771 )
	)
	(_model . controller 6 -1
	)
)
V 000048 55 4110          1394558624699 liaison
(_unit VHDL (liaison 0 28 (liaison 0 15 ))
	(_version v63)
	(_time 1394558624700 2014.03.11 18:23:44)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55050656590200435b56460f52)
	(_entity
		(_time 1393249956224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation onebitvoter 0 34 (_entity . onebitvoter)
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((y)(voted_data_bit))
			((status)(status))
		)
	)
	(_instantiation controller 0 46 (_entity . controller)
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
	)
	(_instantiation registers 0 56 (_entity . registers)
		(_port
			((voted_data_bit)(voted_data_bit))
			((clk)(clk))
			((reset)(reset))
			((status)(status))
			((control_signals)(control_signals))
			((ECC_signal)(ECC_signal))
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_out)(ECC_out))
		)
	)
	(_instantiation ECC 0 69 (_entity . ECC)
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mp_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_signal (_internal voted_data_bit ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal ECC_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (3(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (3(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (3(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (3(3)))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(5))(_sensitivity(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . liaison 1 -1
	)
)
I 000051 55 3757          1394558629575 controller
(_unit VHDL (controller 0 4 (controller 0 15 ))
	(_version v63)
	(_time 1394558629576 2014.03.11 18:23:49)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686e6868363f697f643d7a326f)
	(_entity
		(_time 1394558566136)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529026 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33751810 )
		(50463490 )
		(33686274 )
		(50528770 )
		(33751554 )
		(50463234 )
		(33686018 )
		(33751555 )
		(50463235 )
		(33686019 )
		(33751811 )
		(50463491 )
		(33686275 )
		(50528771 )
	)
	(_model . controller 6 -1
	)
)
I 000056 55 3196          1394558644505 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394558644506 2014.03.11 18:24:04)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9bceeede6eeb8aeecedabe3be)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394558644509 2014.03.11 18:24:04)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9bde9edb5efeeaebdb8abe3ed)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
I 000051 55 3757          1394558647636 controller
(_unit VHDL (controller 0 4 (controller 0 15 ))
	(_version v63)
	(_time 1394558647637 2014.03.11 18:24:07)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9fbf3a9a6aef8eef5aceba3fe)
	(_entity
		(_time 1394558566136)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529026 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33751810 )
		(50463490 )
		(33686274 )
		(50528770 )
		(33751554 )
		(50463234 )
		(33686018 )
		(33751555 )
		(50463235 )
		(33686019 )
		(33751811 )
		(50463491 )
		(33686275 )
		(50528771 )
	)
	(_model . controller 6 -1
	)
)
V 000056 55 3196          1394558647912 TB_ARCHITECTURE
(_unit VHDL (controller_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1394558647913 2014.03.11 18:24:07)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 02005304565503155756105805)
	(_entity
		(_time 1393267661856)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(controller
			(_object
				(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component controller )
		(_port
			((di_ready)(di_ready))
			((clk)(clk))
			((reset)(reset))
			((do_ready)(do_ready))
			((control_signals)(control_signals))
			((voted_data_selector)(voted_data_selector))
		)
		(_use (_entity . controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~132 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal voted_data_selector ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28 (_architecture (_uni ))))
		(_constant (_internal clock_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal output_period ~extSTD.STANDARD.TIME 0 33 (_architecture (_code 2))))
		(_process
			(CLOCK_SYNTHESIS(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(STIMULUS(_architecture 1 0 61 (_process (_wait_for)(_target(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000043 55 377 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 175 (controller_tb))
	(_version v63)
	(_time 1394558647916 2014.03.11 18:24:07)
	(_source (\./src/TestBench/controller_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 02015404055455150603105856)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . controller controller
			)
		)
	)
)
V 000051 55 3757          1394559127780 controller
(_unit VHDL (controller 0 4 (controller 0 15 ))
	(_version v63)
	(_time 1394559127781 2014.03.11 18:32:07)
	(_source (\./src/controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 757a2274262274627920672f72)
	(_entity
		(_time 1394558566136)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal di_ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal do_ready ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal control_signals ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal voted_data_selector ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal next_control_signals ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal next_vdsi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal next_do_ready ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal do_ready_internal ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal control_signals_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal vdsi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_variable (_internal nd_variable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 4 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((do_ready)(do_ready_internal)))(_target(3))(_sensitivity(9)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((control_signals)(control_signals_internal)))(_target(4))(_sensitivity(10)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((voted_data_selector)(vdsi)))(_target(5))(_sensitivity(11)))))
			(clock_tick(_architecture 3 0 35 (_process (_target(9)(10)(11))(_sensitivity(1)(6)(7)(8)(2))(_dssslsensitivity 1))))
			(handle_input(_architecture 4 0 56 (_process (_simple)(_target(6)(8))(_sensitivity(10)(0)))))
			(handle_output(_architecture 5 0 95 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529026 )
		(33751554 33686018 514 )
		(50463234 33686018 514 )
		(33686018 33686019 514 )
		(33686018 33686274 514 )
		(33686018 33751554 514 )
		(33686018 50463234 514 )
		(33686018 33686018 515 )
		(33686018 33686018 770 )
		(33686274 33686018 514 )
		(33686019 33686018 514 )
		(33751810 )
		(50463490 )
		(33686274 )
		(50528770 )
		(33751554 )
		(50463234 )
		(33686018 )
		(33751555 )
		(50463235 )
		(33686019 )
		(33751811 )
		(50463491 )
		(33686275 )
		(50528771 )
	)
	(_model . controller 6 -1
	)
)
I 000044 55 2780          1395998643743 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1395998643744 2014.03.28 10:24:03)
	(_source (\./src/ecc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5f5a4f2a3f2f2b3a1f5b6fff7)
	(_entity
		(_time 1394113594272)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out (_string \"0000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (1(2)))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2(0)))(_sensitivity(3)(4)(6)(7)(9)(11)(13)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2(1)))(_sensitivity(3)(5)(6)(8)(9)(12)(13)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(2(2)))(_sensitivity(4)(5)(6)(10)(11)(12)(13)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2(3)))(_sensitivity(7)(8)(9)(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . ECC 4 -1
	)
)
V 000044 55 2780          1395998653862 ECC
(_unit VHDL (ecc 0 4 (ecc 0 12 ))
	(_version v63)
	(_time 1395998653863 2014.03.28 10:24:13)
	(_source (\./src/ecc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 22257426237575342672317870)
	(_entity
		(_time 1394113594272)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out (_string \"0000"\)))))
		(_signal (_alias a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (0(0)))))
		(_signal (_alias b ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (0(1)))))
		(_signal (_alias c ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (0(2)))))
		(_signal (_alias d ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (0(3)))))
		(_signal (_alias e ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (0(4)))))
		(_signal (_alias f ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (0(5)))))
		(_signal (_alias g ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (0(6)))))
		(_signal (_alias h ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (0(7)))))
		(_signal (_alias i ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (1(0)))))
		(_signal (_alias j ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (1(1)))))
		(_signal (_alias k ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (1(2)))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2(0)))(_sensitivity(3)(4)(6)(7)(9)(11)(13)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2(1)))(_sensitivity(3)(5)(6)(8)(9)(12)(13)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(2(2)))(_sensitivity(4)(5)(6)(10)(11)(12)(13)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2(3)))(_sensitivity(7)(8)(9)(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . ECC 4 -1
	)
)
I 000056 55 2286          1395998773672 TB_ARCHITECTURE
(_unit VHDL (ecc_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1395998773673 2014.03.28 10:26:13)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 23732627237474367721377970)
	(_entity
		(_time 1395998773670)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ECC
			(_object
				(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component ECC )
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
		(_use (_entity . ECC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000036 55 341 0 testbench_for_ecc
(_configuration VHDL (testbench_for_ecc 0 58 (ecc_tb))
	(_version v63)
	(_time 1395998810795 2014.03.28 10:26:50)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b242e2f7c7d7c3c2f2a39717f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ECC ecc
			)
		)
	)
)
I 000056 55 2286          1395998952299 TB_ARCHITECTURE
(_unit VHDL (ecc_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1395998952300 2014.03.28 10:29:12)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d186dd83d38686c484d1c58b82)
	(_entity
		(_time 1395998773669)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ECC
			(_object
				(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component ECC )
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
		(_use (_entity . ECC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000036 55 341 0 testbench_for_ecc
(_configuration VHDL (testbench_for_ecc 0 77 (ecc_tb))
	(_version v63)
	(_time 1395999197814 2014.03.28 10:33:17)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebeae7b8bcbdbcfcefeaf9b1bf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ECC ecc
			)
		)
	)
)
I 000056 55 2542          1395999264884 TB_ARCHITECTURE
(_unit VHDL (ecc_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1395999264885 2014.03.28 10:34:24)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d48486d38383c18682c08e87)
	(_entity
		(_time 1395998773669)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ECC
			(_object
				(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component ECC )
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
		(_use (_entity . ECC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
		(50529027 50529027 )
		(197379 )
		(50463490 50463490 )
		(131842 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 341 0 testbench_for_ecc
(_configuration VHDL (testbench_for_ecc 0 77 (ecc_tb))
	(_version v63)
	(_time 1395999264888 2014.03.28 10:34:24)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d58586d58283c3d0d5c68e80)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ECC ecc
			)
		)
	)
)
I 000056 55 2542          1395999619170 TB_ARCHITECTURE
(_unit VHDL (ecc_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1395999619171 2014.03.28 10:40:19)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bae8b9eee8ededafe8ecaee0e9)
	(_entity
		(_time 1395998773669)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ECC
			(_object
				(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component ECC )
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
		(_use (_entity . ECC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
		(50529027 50529027 )
		(197379 )
		(50463490 50463490 )
		(131842 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 341 0 testbench_for_ecc
(_configuration VHDL (testbench_for_ecc 0 77 (ecc_tb))
	(_version v63)
	(_time 1395999619179 2014.03.28 10:40:19)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bae9b8eeeeecedadbebba8e0ee)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ECC ecc
			)
		)
	)
)
I 000056 55 2542          1395999959019 TB_ARCHITECTURE
(_unit VHDL (ecc_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1395999959020 2014.03.28 10:45:59)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 33353036336464266167276960)
	(_entity
		(_time 1395998773669)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ECC
			(_object
				(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component ECC )
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
		(_use (_entity . ECC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
		(50529027 50529027 )
		(197379 )
		(50463490 50463490 )
		(131842 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 341 0 testbench_for_ecc
(_configuration VHDL (testbench_for_ecc 0 79 (ecc_tb))
	(_version v63)
	(_time 1395999959023 2014.03.28 10:45:59)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 33343136356564243732216967)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ECC ecc
			)
		)
	)
)
I 000056 55 2542          1396000840053 TB_ARCHITECTURE
(_unit VHDL (ecc_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1396000840054 2014.03.28 11:00:40)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aaaba8fdf8fdfdbff9adbef0f9)
	(_entity
		(_time 1395998773669)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ECC
			(_object
				(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component ECC )
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
		(_use (_entity . ECC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
		(50529027 50529027 )
		(197379 )
		(33751555 33751555 )
		(197123 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 341 0 testbench_for_ecc
(_configuration VHDL (testbench_for_ecc 0 83 (ecc_tb))
	(_version v63)
	(_time 1396000840057 2014.03.28 11:00:40)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aaaaa9fdfefcfdbdaeabb8f0fe)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ECC ecc
			)
		)
	)
)
I 000056 55 2542          1396000900344 TB_ARCHITECTURE
(_unit VHDL (ecc_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1396000900345 2014.03.28 11:01:40)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31313734336666246236256b62)
	(_entity
		(_time 1395998773669)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ECC
			(_object
				(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component ECC )
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
		(_use (_entity . ECC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
		(50529027 50529027 )
		(197379 )
		(50463490 50463490 )
		(131842 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 341 0 testbench_for_ecc
(_configuration VHDL (testbench_for_ecc 0 83 (ecc_tb))
	(_version v63)
	(_time 1396000900352 2014.03.28 11:01:40)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40414742451617574441521a14)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ECC ecc
			)
		)
	)
)
I 000056 55 2542          1396000927724 TB_ARCHITECTURE
(_unit VHDL (ecc_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1396000927725 2014.03.28 11:02:07)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 23767327237474367024377970)
	(_entity
		(_time 1395998773669)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ECC
			(_object
				(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component ECC )
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
		(_use (_entity . ECC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
		(50529027 50529027 )
		(197379 )
		(33751555 33751555 )
		(197123 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 341 0 testbench_for_ecc
(_configuration VHDL (testbench_for_ecc 0 83 (ecc_tb))
	(_version v63)
	(_time 1396000927728 2014.03.28 11:02:07)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 23777227257574342722317977)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ECC ecc
			)
		)
	)
)
I 000056 55 2542          1396000961325 TB_ARCHITECTURE
(_unit VHDL (ecc_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1396000961326 2014.03.28 11:02:41)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66656266633131733561723c35)
	(_entity
		(_time 1395998773669)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ECC
			(_object
				(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component ECC )
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
		(_use (_entity . ECC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
		(50529027 50529027 )
		(197379 )
		(33751555 33751555 )
		(131842 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 341 0 testbench_for_ecc
(_configuration VHDL (testbench_for_ecc 0 83 (ecc_tb))
	(_version v63)
	(_time 1396000961329 2014.03.28 11:02:41)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66646366653031716267743c32)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ECC ecc
			)
		)
	)
)
I 000056 55 2542          1396000969875 TB_ARCHITECTURE
(_unit VHDL (ecc_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1396000969876 2014.03.28 11:02:49)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cacbcd9f989d9ddf99cdde9099)
	(_entity
		(_time 1395998773669)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ECC
			(_object
				(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component ECC )
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
		(_use (_entity . ECC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
		(50529027 50529027 )
		(197379 )
		(33751555 33751555 )
		(131842 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 341 0 testbench_for_ecc
(_configuration VHDL (testbench_for_ecc 0 83 (ecc_tb))
	(_version v63)
	(_time 1396000969879 2014.03.28 11:02:49)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cacacc9f9e9c9dddcecbd8909e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ECC ecc
			)
		)
	)
)
V 000056 55 2542          1396001548288 TB_ARCHITECTURE
(_unit VHDL (ecc_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1396001548289 2014.03.28 11:12:28)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a1a3f4a3f4f4b6f3a4b7f9f0)
	(_entity
		(_time 1395998773669)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ECC
			(_object
				(_port (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component ECC )
		(_port
			((voted_data_out)(voted_data_out))
			((status_out)(status_out))
			((ECC_signal)(ECC_signal))
		)
		(_use (_entity . ECC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal voted_data_out ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_out ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ECC_signal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(131586 )
		(50529027 50529027 )
		(197379 )
		(33751555 33751555 )
		(131842 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000036 55 341 0 testbench_for_ecc
(_configuration VHDL (testbench_for_ecc 0 99 (ecc_tb))
	(_version v63)
	(_time 1396001548292 2014.03.28 11:12:28)
	(_source (\./src/TestBench/ecc_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a0a2f4a5f5f4b4a7a2b1f9f7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ECC ecc
			)
		)
	)
)
