#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13cdbb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13cdd40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x13c5950 .functor NOT 1, L_0x13fe570, C4<0>, C4<0>, C4<0>;
L_0x13fe300 .functor XOR 1, L_0x13fe1a0, L_0x13fe260, C4<0>, C4<0>;
L_0x13fe460 .functor XOR 1, L_0x13fe300, L_0x13fe3c0, C4<0>, C4<0>;
v0x13fb940_0 .net *"_ivl_10", 0 0, L_0x13fe3c0;  1 drivers
v0x13fba40_0 .net *"_ivl_12", 0 0, L_0x13fe460;  1 drivers
v0x13fbb20_0 .net *"_ivl_2", 0 0, L_0x13fe100;  1 drivers
v0x13fbbe0_0 .net *"_ivl_4", 0 0, L_0x13fe1a0;  1 drivers
v0x13fbcc0_0 .net *"_ivl_6", 0 0, L_0x13fe260;  1 drivers
v0x13fbdf0_0 .net *"_ivl_8", 0 0, L_0x13fe300;  1 drivers
v0x13fbed0_0 .net "a", 0 0, v0x13f9dd0_0;  1 drivers
v0x13fbf70_0 .net "b", 0 0, v0x13f9e70_0;  1 drivers
v0x13fc010_0 .net "c", 0 0, v0x13f9f10_0;  1 drivers
v0x13fc0b0_0 .var "clk", 0 0;
v0x13fc150_0 .net "d", 0 0, v0x13fa080_0;  1 drivers
v0x13fc1f0_0 .net "out_dut", 0 0, L_0x13fdfa0;  1 drivers
v0x13fc290_0 .net "out_ref", 0 0, L_0x13fd260;  1 drivers
v0x13fc330_0 .var/2u "stats1", 159 0;
v0x13fc3d0_0 .var/2u "strobe", 0 0;
v0x13fc470_0 .net "tb_match", 0 0, L_0x13fe570;  1 drivers
v0x13fc530_0 .net "tb_mismatch", 0 0, L_0x13c5950;  1 drivers
v0x13fc700_0 .net "wavedrom_enable", 0 0, v0x13fa170_0;  1 drivers
v0x13fc7a0_0 .net "wavedrom_title", 511 0, v0x13fa210_0;  1 drivers
L_0x13fe100 .concat [ 1 0 0 0], L_0x13fd260;
L_0x13fe1a0 .concat [ 1 0 0 0], L_0x13fd260;
L_0x13fe260 .concat [ 1 0 0 0], L_0x13fdfa0;
L_0x13fe3c0 .concat [ 1 0 0 0], L_0x13fd260;
L_0x13fe570 .cmp/eeq 1, L_0x13fe100, L_0x13fe460;
S_0x13cded0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x13cdd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x13ce650 .functor NOT 1, v0x13f9f10_0, C4<0>, C4<0>, C4<0>;
L_0x13c6ff0 .functor NOT 1, v0x13f9e70_0, C4<0>, C4<0>, C4<0>;
L_0x13fc9b0 .functor AND 1, L_0x13ce650, L_0x13c6ff0, C4<1>, C4<1>;
L_0x13fca50 .functor NOT 1, v0x13fa080_0, C4<0>, C4<0>, C4<0>;
L_0x13fcb80 .functor NOT 1, v0x13f9dd0_0, C4<0>, C4<0>, C4<0>;
L_0x13fcc80 .functor AND 1, L_0x13fca50, L_0x13fcb80, C4<1>, C4<1>;
L_0x13fcd60 .functor OR 1, L_0x13fc9b0, L_0x13fcc80, C4<0>, C4<0>;
L_0x13fce20 .functor AND 1, v0x13f9dd0_0, v0x13f9f10_0, C4<1>, C4<1>;
L_0x13fcee0 .functor AND 1, L_0x13fce20, v0x13fa080_0, C4<1>, C4<1>;
L_0x13fcfa0 .functor OR 1, L_0x13fcd60, L_0x13fcee0, C4<0>, C4<0>;
L_0x13fd110 .functor AND 1, v0x13f9e70_0, v0x13f9f10_0, C4<1>, C4<1>;
L_0x13fd180 .functor AND 1, L_0x13fd110, v0x13fa080_0, C4<1>, C4<1>;
L_0x13fd260 .functor OR 1, L_0x13fcfa0, L_0x13fd180, C4<0>, C4<0>;
v0x13c5bc0_0 .net *"_ivl_0", 0 0, L_0x13ce650;  1 drivers
v0x13c5c60_0 .net *"_ivl_10", 0 0, L_0x13fcc80;  1 drivers
v0x13f85c0_0 .net *"_ivl_12", 0 0, L_0x13fcd60;  1 drivers
v0x13f8680_0 .net *"_ivl_14", 0 0, L_0x13fce20;  1 drivers
v0x13f8760_0 .net *"_ivl_16", 0 0, L_0x13fcee0;  1 drivers
v0x13f8890_0 .net *"_ivl_18", 0 0, L_0x13fcfa0;  1 drivers
v0x13f8970_0 .net *"_ivl_2", 0 0, L_0x13c6ff0;  1 drivers
v0x13f8a50_0 .net *"_ivl_20", 0 0, L_0x13fd110;  1 drivers
v0x13f8b30_0 .net *"_ivl_22", 0 0, L_0x13fd180;  1 drivers
v0x13f8c10_0 .net *"_ivl_4", 0 0, L_0x13fc9b0;  1 drivers
v0x13f8cf0_0 .net *"_ivl_6", 0 0, L_0x13fca50;  1 drivers
v0x13f8dd0_0 .net *"_ivl_8", 0 0, L_0x13fcb80;  1 drivers
v0x13f8eb0_0 .net "a", 0 0, v0x13f9dd0_0;  alias, 1 drivers
v0x13f8f70_0 .net "b", 0 0, v0x13f9e70_0;  alias, 1 drivers
v0x13f9030_0 .net "c", 0 0, v0x13f9f10_0;  alias, 1 drivers
v0x13f90f0_0 .net "d", 0 0, v0x13fa080_0;  alias, 1 drivers
v0x13f91b0_0 .net "out", 0 0, L_0x13fd260;  alias, 1 drivers
S_0x13f9310 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x13cdd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x13f9dd0_0 .var "a", 0 0;
v0x13f9e70_0 .var "b", 0 0;
v0x13f9f10_0 .var "c", 0 0;
v0x13f9fe0_0 .net "clk", 0 0, v0x13fc0b0_0;  1 drivers
v0x13fa080_0 .var "d", 0 0;
v0x13fa170_0 .var "wavedrom_enable", 0 0;
v0x13fa210_0 .var "wavedrom_title", 511 0;
S_0x13f95b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x13f9310;
 .timescale -12 -12;
v0x13f9810_0 .var/2s "count", 31 0;
E_0x13c8b00/0 .event negedge, v0x13f9fe0_0;
E_0x13c8b00/1 .event posedge, v0x13f9fe0_0;
E_0x13c8b00 .event/or E_0x13c8b00/0, E_0x13c8b00/1;
E_0x13c8d50 .event negedge, v0x13f9fe0_0;
E_0x13b39f0 .event posedge, v0x13f9fe0_0;
S_0x13f9910 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x13f9310;
 .timescale -12 -12;
v0x13f9b10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13f9bf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x13f9310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13fa370 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x13cdd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x13fd3c0 .functor NOT 1, v0x13f9f10_0, C4<0>, C4<0>, C4<0>;
L_0x13fd430 .functor NOT 1, v0x13f9e70_0, C4<0>, C4<0>, C4<0>;
L_0x13fd4c0 .functor AND 1, L_0x13fd3c0, L_0x13fd430, C4<1>, C4<1>;
L_0x13fd5d0 .functor NOT 1, v0x13fa080_0, C4<0>, C4<0>, C4<0>;
L_0x13fd670 .functor NOT 1, v0x13f9dd0_0, C4<0>, C4<0>, C4<0>;
L_0x13fd6e0 .functor AND 1, L_0x13fd5d0, L_0x13fd670, C4<1>, C4<1>;
L_0x13fd830 .functor OR 1, L_0x13fd4c0, L_0x13fd6e0, C4<0>, C4<0>;
L_0x13fd940 .functor AND 1, v0x13f9dd0_0, v0x13f9f10_0, C4<1>, C4<1>;
L_0x13fdb10 .functor AND 1, L_0x13fd940, v0x13fa080_0, C4<1>, C4<1>;
L_0x13fdce0 .functor OR 1, L_0x13fd830, L_0x13fdb10, C4<0>, C4<0>;
L_0x13fde50 .functor AND 1, v0x13f9e70_0, v0x13f9f10_0, C4<1>, C4<1>;
L_0x13fdec0 .functor AND 1, L_0x13fde50, v0x13fa080_0, C4<1>, C4<1>;
L_0x13fdfa0 .functor OR 1, L_0x13fdce0, L_0x13fdec0, C4<0>, C4<0>;
v0x13fa660_0 .net *"_ivl_0", 0 0, L_0x13fd3c0;  1 drivers
v0x13fa740_0 .net *"_ivl_10", 0 0, L_0x13fd6e0;  1 drivers
v0x13fa820_0 .net *"_ivl_12", 0 0, L_0x13fd830;  1 drivers
v0x13fa910_0 .net *"_ivl_14", 0 0, L_0x13fd940;  1 drivers
v0x13fa9f0_0 .net *"_ivl_16", 0 0, L_0x13fdb10;  1 drivers
v0x13fab20_0 .net *"_ivl_18", 0 0, L_0x13fdce0;  1 drivers
v0x13fac00_0 .net *"_ivl_2", 0 0, L_0x13fd430;  1 drivers
v0x13face0_0 .net *"_ivl_20", 0 0, L_0x13fde50;  1 drivers
v0x13fadc0_0 .net *"_ivl_22", 0 0, L_0x13fdec0;  1 drivers
v0x13faea0_0 .net *"_ivl_4", 0 0, L_0x13fd4c0;  1 drivers
v0x13faf80_0 .net *"_ivl_6", 0 0, L_0x13fd5d0;  1 drivers
v0x13fb060_0 .net *"_ivl_8", 0 0, L_0x13fd670;  1 drivers
v0x13fb140_0 .net "a", 0 0, v0x13f9dd0_0;  alias, 1 drivers
v0x13fb1e0_0 .net "b", 0 0, v0x13f9e70_0;  alias, 1 drivers
v0x13fb2d0_0 .net "c", 0 0, v0x13f9f10_0;  alias, 1 drivers
v0x13fb3c0_0 .net "d", 0 0, v0x13fa080_0;  alias, 1 drivers
v0x13fb4b0_0 .net "out", 0 0, L_0x13fdfa0;  alias, 1 drivers
S_0x13fb720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x13cdd40;
 .timescale -12 -12;
E_0x13c88a0 .event anyedge, v0x13fc3d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13fc3d0_0;
    %nor/r;
    %assign/vec4 v0x13fc3d0_0, 0;
    %wait E_0x13c88a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13f9310;
T_3 ;
    %fork t_1, S_0x13f95b0;
    %jmp t_0;
    .scope S_0x13f95b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f9810_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13fa080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f9f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f9e70_0, 0;
    %assign/vec4 v0x13f9dd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13b39f0;
    %load/vec4 v0x13f9810_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13f9810_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13fa080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f9f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f9e70_0, 0;
    %assign/vec4 v0x13f9dd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x13c8d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13f9bf0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13c8b00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x13f9dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f9e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f9f10_0, 0;
    %assign/vec4 v0x13fa080_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x13f9310;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x13cdd40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fc0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fc3d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x13cdd40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x13fc0b0_0;
    %inv;
    %store/vec4 v0x13fc0b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13cdd40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13f9fe0_0, v0x13fc530_0, v0x13fbed0_0, v0x13fbf70_0, v0x13fc010_0, v0x13fc150_0, v0x13fc290_0, v0x13fc1f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13cdd40;
T_7 ;
    %load/vec4 v0x13fc330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13fc330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13fc330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13fc330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13fc330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13fc330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13fc330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x13cdd40;
T_8 ;
    %wait E_0x13c8b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13fc330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fc330_0, 4, 32;
    %load/vec4 v0x13fc470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13fc330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fc330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13fc330_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fc330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x13fc290_0;
    %load/vec4 v0x13fc290_0;
    %load/vec4 v0x13fc1f0_0;
    %xor;
    %load/vec4 v0x13fc290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x13fc330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fc330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x13fc330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fc330_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/kmap2/iter0/response19/top_module.sv";
