
---------- Begin Simulation Statistics ----------
final_tick                                 8370361089                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 392719                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678656                       # Number of bytes of host memory used
host_op_rate                                   404908                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.46                       # Real time elapsed on the host
host_tick_rate                              328718005                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      10310429                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008370                       # Number of seconds simulated
sim_ticks                                  8370361089                       # Number of ticks simulated
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      10310429                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.254927                       # CPI: cycles per instruction
system.cpu.discardedOps                        110209                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                          707464                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.796859                       # IPC: instructions per cycle
system.cpu.numCycles                         12549267                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5703464     55.32%     55.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  27938      0.27%     55.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd             38175      0.37%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp             30516      0.30%     56.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt             23769      0.23%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              8755      0.08%     56.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc            70754      0.69%     57.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            10139      0.10%     57.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.11%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     57.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                3584486     34.77%     92.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                800033      7.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10310429                       # Class of committed instruction
system.cpu.tickCycles                        11841803                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4637                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          171                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        25126                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  743639                       # Number of BP lookups
system.cpu.branchPred.condPredicted            552061                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             38493                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               427555                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  421675                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.624738                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   45693                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           81918                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12063                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            69855                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         4661                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data      4253093                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4253093                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4254122                       # number of overall hits
system.cpu.dcache.overall_hits::total         4254122                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        14567                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14567                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14671                       # number of overall misses
system.cpu.dcache.overall_misses::total         14671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    595350860                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    595350860                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    595350860                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    595350860                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4267660                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4267660                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4268793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4268793                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003413                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003413                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003437                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003437                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40869.833185                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40869.833185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40580.114512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40580.114512                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           87                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9607                       # number of writebacks
system.cpu.dcache.writebacks::total              9607                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3362                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3362                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3362                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3362                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        11205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11298                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11298                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    411268198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    411268198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    418949370                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    418949370                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002626                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002647                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36703.989112                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36703.989112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37081.728625                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37081.728625                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10275                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3522415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3522415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     94213083                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     94213083                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3525818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3525818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27685.302086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27685.302086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3351                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3351                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     85762860                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     85762860                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25593.213966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25593.213966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       730678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         730678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    501137777                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    501137777                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       741842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       741842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44888.729577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44888.729577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    325505338                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    325505338                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010587                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010587                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41444.529921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41444.529921                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1029                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1029                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          104                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          104                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1133                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1133                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.091792                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.091792                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           93                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           93                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7681172                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7681172                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.082083                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.082083                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82593.247312                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82593.247312                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        94047                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        94047                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        94047                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        94047                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        92713                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        92713                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92713                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92713                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           927.946944                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4265752                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11299                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            377.533587                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   927.946944                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.906198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.906198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          768                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8549549                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8549549                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions             4936026                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            3786232                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            627786                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      1806904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1806904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1806904                       # number of overall hits
system.cpu.icache.overall_hits::total         1806904                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2030                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2030                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2030                       # number of overall misses
system.cpu.icache.overall_misses::total          2030                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    125795533                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125795533                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    125795533                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125795533                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1808934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1808934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1808934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1808934                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001122                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001122                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001122                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001122                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61968.242857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61968.242857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61968.242857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61968.242857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1522                       # number of writebacks
system.cpu.icache.writebacks::total              1522                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2030                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2030                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2030                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2030                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    123087513                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123087513                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    123087513                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123087513                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001122                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001122                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001122                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001122                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60634.242857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60634.242857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60634.242857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60634.242857                       # average overall mshr miss latency
system.cpu.icache.replacements                   1522                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1806904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1806904                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2030                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2030                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    125795533                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125795533                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1808934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1808934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001122                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001122                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61968.242857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61968.242857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2030                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2030                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    123087513                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123087513                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60634.242857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60634.242857                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.831987                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1808934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2030                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            891.100493                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.831987                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3619898                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3619898                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8370361089                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   10310429                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  736                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7949                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8685                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 736                       # number of overall hits
system.l2.overall_hits::.cpu.data                7949                       # number of overall hits
system.l2.overall_hits::total                    8685                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1294                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3350                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4644                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1294                       # number of overall misses
system.l2.overall_misses::.cpu.data              3350                       # number of overall misses
system.l2.overall_misses::total                  4644                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    108579596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    284420139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        392999735                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    108579596                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    284420139                       # number of overall miss cycles
system.l2.overall_miss_latency::total       392999735                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2030                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            11299                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13329                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2030                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           11299                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13329                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.637438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.296486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.348413                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.637438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.296486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.348413                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83910.043277                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84901.534030                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84625.265935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83910.043277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84901.534030                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84625.265935                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4637                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4637                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     90870982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    238455848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    329326830                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     90870982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    238455848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    329326830                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.636946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.295955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.347888                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.636946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.295955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.347888                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70279.181748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71308.566986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71021.529006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70279.181748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71308.566986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71021.529006                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9607                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9607                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9607                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9607                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1456                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1456                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1456                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1456                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              5026                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5026                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2828                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2828                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    238905393                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     238905393                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.360071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.360071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84478.568953                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84478.568953                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    200379255                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    200379255                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.360071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70855.464993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70855.464993                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    108579596                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    108579596                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.637438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.637438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83910.043277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83910.043277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     90870982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90870982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.636946                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.636946                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70279.181748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70279.181748                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     45514746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     45514746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.151524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.151524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        87193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        87193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     38076593                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38076593                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.149782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.149782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73791.846899                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73791.846899                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3675.026743                       # Cycle average of tags in use
system.l2.tags.total_refs                       24948                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4637                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.380203                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1241.787344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2433.239399                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.037896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.074257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.112153                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4631                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.141510                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    204277                       # Number of tag accesses
system.l2.tags.data_accesses                   204277                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578692                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4637                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4637                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4637                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  296768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     35.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7938315841                       # Total gap between requests
system.mem_ctrls.avgGap                    1711950.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        82752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       214016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 9886311.847257034853                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25568311.536912240088                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1293                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3344                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     32803974                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     88633783                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25370.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26505.32                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        82752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       214016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        296768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        82752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        82752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1293                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3344                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4637                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      9886312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25568312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         35454623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      9886312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9886312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      9886312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25568312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        35454623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4637                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                34494007                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23185000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          121437757                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7438.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26188.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3530                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1107                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   268.083107                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   174.206239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   277.462293                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          370     33.42%     33.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          298     26.92%     60.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          201     18.16%     78.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           76      6.87%     85.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           24      2.17%     87.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           21      1.90%     89.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           17      1.54%     90.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           20      1.81%     92.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           80      7.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1107                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                296768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               35.454623                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4412520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2345310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19285140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 660738000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    887036280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2467280640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4041097890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.786566                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6405954976                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    279382339                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1685023774                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3491460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1855755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       13823040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 660738000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    669468420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2650495680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3999872355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   477.861386                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6884085222                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    279382339                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1206893528                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1809                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2828                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2828                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1809                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9274                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9274                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       296768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  296768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4637                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4637    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4637                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             6910254                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24637301                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              5475                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1522                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7854                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7854                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2030                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3445                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5582                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        32873                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 38455                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       227328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1337984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1565312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13329                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.118543                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13139     98.57%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    190      1.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13329                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8370361089                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           31605128                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4062696                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22613295                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
