--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

C:\Xilinx\11.1\ISE\bin\nt\unwrapped\trce.exe -ise
Z:/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/ise/score_display.ise
-intstyle ise -v 3 -s 5 -fastpaths -xml score_display_top.twx
score_display_top.ncd -o score_display_top.twr score_display_top.pcf

Design file:              score_display_top.ncd
Physical constraint file: score_display_top.pcf
Device,package,speed:     xc3s200,vq100,-5 (PRODUCTION 1.39 2009-11-16)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
nSW5_i         |    3.155(R)|    0.032(R)|clk_i_BUFGP       |   0.000|
nSW6_i         |    1.018(R)|    0.737(R)|clk_i_BUFGP       |   0.000|
npush_button1_i|    3.686(R)|   -0.894(R)|clk_i_BUFGP       |   0.000|
npush_button2_i|    4.167(R)|   -0.938(R)|clk_i_BUFGP       |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk_i to Pad
--------------------+------------+------------------+--------+
                    | clk (edge) |                  | Clock  |
Destination         |   to PAD   |Internal Clock(s) | Phase  |
--------------------+------------+------------------+--------+
led_o<0>            |   11.453(R)|clk_i_BUFGP       |   0.000|
led_o<1>            |    9.342(R)|clk_i_BUFGP       |   0.000|
led_o<2>            |    9.380(R)|clk_i_BUFGP       |   0.000|
led_o<3>            |    8.873(R)|clk_i_BUFGP       |   0.000|
led_o<4>            |    8.845(R)|clk_i_BUFGP       |   0.000|
led_o<5>            |    9.303(R)|clk_i_BUFGP       |   0.000|
led_o<6>            |    8.633(R)|clk_i_BUFGP       |   0.000|
nseven_seg_leds_o<0>|    9.719(R)|clk_i_BUFGP       |   0.000|
nseven_seg_leds_o<1>|    9.707(R)|clk_i_BUFGP       |   0.000|
nseven_seg_leds_o<2>|    9.379(R)|clk_i_BUFGP       |   0.000|
nseven_seg_leds_o<3>|    9.276(R)|clk_i_BUFGP       |   0.000|
nseven_seg_leds_o<4>|   10.357(R)|clk_i_BUFGP       |   0.000|
nseven_seg_leds_o<5>|   10.057(R)|clk_i_BUFGP       |   0.000|
nseven_seg_leds_o<6>|    9.749(R)|clk_i_BUFGP       |   0.000|
nseven_seg_sel_o<0> |    8.207(R)|clk_i_BUFGP       |   0.000|
nseven_seg_sel_o<1> |    7.290(R)|clk_i_BUFGP       |   0.000|
nseven_seg_sel_o<4> |    7.291(R)|clk_i_BUFGP       |   0.000|
nseven_seg_sel_o<5> |    8.213(R)|clk_i_BUFGP       |   0.000|
--------------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    5.522|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 01 15:40:55 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 75 MB

Total REAL time to Trace completion: 1 secs 
Total CPU time to Trace completion: 1 secs 



