<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Thu Mar 20 21:21:49 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_c" 148.082000 MHz (2137 errors)</FONT></A></LI>
</FONT>            4096 items scored, 2137 timing errors detected.
Warning: 101.122MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 148.082000 MHz ;
            4096 items scored, 2137 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.909ns  (39.5% logic, 60.5% route), 8 logic levels.

 Constraint Details:

      9.909ns physical path delay SLICE_15 to ram_side_wr_en_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 3.136ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C11C.CLK to     R20C11C.Q0 SLICE_15 (from clk_c)
ROUTE         2     1.170     R20C11C.Q0 to     R20C10D.C1 refresh_counter[3]
CTOF_DEL    ---     0.495     R20C10D.C1 to     R20C10D.F1 SLICE_29
ROUTE         1     0.626     R20C10D.F1 to     R20C10A.D1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R20C10A.D1 to     R20C10A.F1 SLICE_57
ROUTE         1     0.626     R20C10A.F1 to     R20C10A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R20C10A.D0 to     R20C10A.F0 SLICE_57
ROUTE         1     0.626     R20C10A.F0 to     R20C10B.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R20C10B.D1 to     R20C10B.F1 SLICE_51
ROUTE         4     0.767     R20C10B.F1 to     R19C10B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R19C10B.C1 to     R19C10B.F1 SLICE_19
ROUTE         2     0.445     R19C10B.F1 to     R19C10D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495     R19C10D.C1 to     R19C10D.F1 SLICE_45
ROUTE         2     0.635     R19C10D.F1 to     R19C10C.D0 N_145
CTOF_DEL    ---     0.495     R19C10C.D0 to     R19C10C.F0 SLICE_44
ROUTE         1     1.097     R19C10C.F0 to  IOL_B10C.OPOS N_137_i (to clk_c)
                  --------
                    9.909   (39.5% logic, 60.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R20C11C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_B10C.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.996ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[1]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.769ns  (40.1% logic, 59.9% route), 8 logic levels.

 Constraint Details:

      9.769ns physical path delay SLICE_16 to ram_side_wr_en_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 2.996ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C11B.CLK to     R20C11B.Q0 SLICE_16 (from clk_c)
ROUTE         2     1.030     R20C11B.Q0 to     R20C10D.B1 refresh_counter[1]
CTOF_DEL    ---     0.495     R20C10D.B1 to     R20C10D.F1 SLICE_29
ROUTE         1     0.626     R20C10D.F1 to     R20C10A.D1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R20C10A.D1 to     R20C10A.F1 SLICE_57
ROUTE         1     0.626     R20C10A.F1 to     R20C10A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R20C10A.D0 to     R20C10A.F0 SLICE_57
ROUTE         1     0.626     R20C10A.F0 to     R20C10B.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R20C10B.D1 to     R20C10B.F1 SLICE_51
ROUTE         4     0.767     R20C10B.F1 to     R19C10B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R19C10B.C1 to     R19C10B.F1 SLICE_19
ROUTE         2     0.445     R19C10B.F1 to     R19C10D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495     R19C10D.C1 to     R19C10D.F1 SLICE_45
ROUTE         2     0.635     R19C10D.F1 to     R19C10C.D0 N_145
CTOF_DEL    ---     0.495     R19C10C.D0 to     R19C10C.F0 SLICE_44
ROUTE         1     1.097     R19C10C.F0 to  IOL_B10C.OPOS N_137_i (to clk_c)
                  --------
                    9.769   (40.1% logic, 59.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R20C11B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_B10C.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.937ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[4]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.710ns  (40.3% logic, 59.7% route), 8 logic levels.

 Constraint Details:

      9.710ns physical path delay SLICE_15 to ram_side_wr_en_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 2.937ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C11C.CLK to     R20C11C.Q1 SLICE_15 (from clk_c)
ROUTE         2     0.971     R20C11C.Q1 to     R20C10D.A1 refresh_counter[4]
CTOF_DEL    ---     0.495     R20C10D.A1 to     R20C10D.F1 SLICE_29
ROUTE         1     0.626     R20C10D.F1 to     R20C10A.D1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R20C10A.D1 to     R20C10A.F1 SLICE_57
ROUTE         1     0.626     R20C10A.F1 to     R20C10A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R20C10A.D0 to     R20C10A.F0 SLICE_57
ROUTE         1     0.626     R20C10A.F0 to     R20C10B.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R20C10B.D1 to     R20C10B.F1 SLICE_51
ROUTE         4     0.767     R20C10B.F1 to     R19C10B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R19C10B.C1 to     R19C10B.F1 SLICE_19
ROUTE         2     0.445     R19C10B.F1 to     R19C10D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495     R19C10D.C1 to     R19C10D.F1 SLICE_45
ROUTE         2     0.635     R19C10D.F1 to     R19C10C.D0 N_145
CTOF_DEL    ---     0.495     R19C10C.D0 to     R19C10C.F0 SLICE_44
ROUTE         1     1.097     R19C10C.F0 to  IOL_B10C.OPOS N_137_i (to clk_c)
                  --------
                    9.710   (40.3% logic, 59.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R20C11C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_B10C.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.684ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.271ns  (52.9% logic, 47.1% route), 12 logic levels.

 Constraint Details:

      9.271ns physical path delay SLICE_34 to SLICE_26 exceeds
      6.753ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 6.587ns) by 2.684ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R17C9B.CLK to      R17C9B.Q1 SLICE_34 (from clk_c)
ROUTE         7     1.055      R17C9B.Q1 to     R17C11A.B1 state[7]
CTOF_DEL    ---     0.495     R17C11A.B1 to     R17C11A.F1 SLICE_61
ROUTE         1     0.693     R17C11A.F1 to     R17C11A.B0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495     R17C11A.B0 to     R17C11A.F0 SLICE_61
ROUTE         1     0.626     R17C11A.F0 to     R17C11B.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495     R17C11B.D1 to     R17C11B.F1 SLICE_54
ROUTE        16     1.223     R17C11B.F1 to     R17C12B.C0 N_580
C0TOFCO_DE  ---     1.023     R17C12B.C0 to    R17C12B.FCO SLICE_7
ROUTE         1     0.000    R17C12B.FCO to    R17C12C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R17C12C.FCI to    R17C12C.FCO SLICE_6
ROUTE         1     0.000    R17C12C.FCO to    R17C12D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R17C12D.FCI to    R17C12D.FCO SLICE_5
ROUTE         1     0.000    R17C12D.FCO to    R17C13A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R17C13A.FCI to    R17C13A.FCO SLICE_4
ROUTE         1     0.000    R17C13A.FCO to    R17C13B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R17C13B.FCI to    R17C13B.FCO SLICE_3
ROUTE         1     0.000    R17C13B.FCO to    R17C13C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R17C13C.FCI to    R17C13C.FCO SLICE_2
ROUTE         1     0.000    R17C13C.FCO to    R17C13D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R17C13D.FCI to     R17C13D.F1 SLICE_1
ROUTE         1     0.766     R17C13D.F1 to     R16C13D.C0 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R16C13D.C0 to     R16C13D.F0 SLICE_26
ROUTE         1     0.000     R16C13D.F0 to    R16C13D.DI0 next_delay_counter[14] (to clk_c)
                  --------
                    9.271   (52.9% logic, 47.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R17C9B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R16C13D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.641ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[19]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.228ns  (53.2% logic, 46.8% route), 12 logic levels.

 Constraint Details:

      9.228ns physical path delay SLICE_40 to SLICE_26 exceeds
      6.753ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 6.587ns) by 2.641ns

 Physical Path Details:

      Data path SLICE_40 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C11C.CLK to     R19C11C.Q1 SLICE_40 (from clk_c)
ROUTE         6     1.012     R19C11C.Q1 to     R17C11A.A1 state[19]
CTOF_DEL    ---     0.495     R17C11A.A1 to     R17C11A.F1 SLICE_61
ROUTE         1     0.693     R17C11A.F1 to     R17C11A.B0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495     R17C11A.B0 to     R17C11A.F0 SLICE_61
ROUTE         1     0.626     R17C11A.F0 to     R17C11B.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495     R17C11B.D1 to     R17C11B.F1 SLICE_54
ROUTE        16     1.223     R17C11B.F1 to     R17C12B.C0 N_580
C0TOFCO_DE  ---     1.023     R17C12B.C0 to    R17C12B.FCO SLICE_7
ROUTE         1     0.000    R17C12B.FCO to    R17C12C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R17C12C.FCI to    R17C12C.FCO SLICE_6
ROUTE         1     0.000    R17C12C.FCO to    R17C12D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R17C12D.FCI to    R17C12D.FCO SLICE_5
ROUTE         1     0.000    R17C12D.FCO to    R17C13A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R17C13A.FCI to    R17C13A.FCO SLICE_4
ROUTE         1     0.000    R17C13A.FCO to    R17C13B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R17C13B.FCI to    R17C13B.FCO SLICE_3
ROUTE         1     0.000    R17C13B.FCO to    R17C13C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R17C13C.FCI to    R17C13C.FCO SLICE_2
ROUTE         1     0.000    R17C13C.FCO to    R17C13D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R17C13D.FCI to     R17C13D.F1 SLICE_1
ROUTE         1     0.766     R17C13D.F1 to     R16C13D.C0 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R16C13D.C0 to     R16C13D.F0 SLICE_26
ROUTE         1     0.000     R16C13D.F0 to    R16C13D.DI0 next_delay_counter[14] (to clk_c)
                  --------
                    9.228   (53.2% logic, 46.8% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R19C11C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R16C13D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.633ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               9.406ns  (41.6% logic, 58.4% route), 8 logic levels.

 Constraint Details:

      9.406ns physical path delay SLICE_15 to ram_side_ras_n_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 2.633ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C11C.CLK to     R20C11C.Q0 SLICE_15 (from clk_c)
ROUTE         2     1.170     R20C11C.Q0 to     R20C10D.C1 refresh_counter[3]
CTOF_DEL    ---     0.495     R20C10D.C1 to     R20C10D.F1 SLICE_29
ROUTE         1     0.626     R20C10D.F1 to     R20C10A.D1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R20C10A.D1 to     R20C10A.F1 SLICE_57
ROUTE         1     0.626     R20C10A.F1 to     R20C10A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R20C10A.D0 to     R20C10A.F0 SLICE_57
ROUTE         1     0.626     R20C10A.F0 to     R20C10B.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R20C10B.D1 to     R20C10B.F1 SLICE_51
ROUTE         4     0.767     R20C10B.F1 to     R19C10B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R19C10B.C1 to     R19C10B.F1 SLICE_19
ROUTE         2     0.445     R19C10B.F1 to     R19C10D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495     R19C10D.C1 to     R19C10D.F1 SLICE_45
ROUTE         2     0.445     R19C10D.F1 to     R19C10D.C0 N_145
CTOF_DEL    ---     0.495     R19C10D.C0 to     R19C10D.F0 SLICE_45
ROUTE         1     0.784     R19C10D.F0 to  IOL_B10D.OPOS N_141_i (to clk_c)
                  --------
                    9.406   (41.6% logic, 58.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R20C11C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_B10D.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.625ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[8]  (to clk_c +)

   Delay:               9.212ns  (48.0% logic, 52.0% route), 9 logic levels.

 Constraint Details:

      9.212ns physical path delay SLICE_34 to SLICE_24 exceeds
      6.753ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 6.587ns) by 2.625ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R17C9B.CLK to      R17C9B.Q1 SLICE_34 (from clk_c)
ROUTE         7     1.055      R17C9B.Q1 to     R17C11A.B1 state[7]
CTOF_DEL    ---     0.495     R17C11A.B1 to     R17C11A.F1 SLICE_61
ROUTE         1     0.693     R17C11A.F1 to     R17C11A.B0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495     R17C11A.B0 to     R17C11A.F0 SLICE_61
ROUTE         1     0.626     R17C11A.F0 to     R17C11B.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495     R17C11B.D1 to     R17C11B.F1 SLICE_54
ROUTE        16     1.223     R17C11B.F1 to     R17C12B.C0 N_580
C0TOFCO_DE  ---     1.023     R17C12B.C0 to    R17C12B.FCO SLICE_7
ROUTE         1     0.000    R17C12B.FCO to    R17C12C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R17C12C.FCI to    R17C12C.FCO SLICE_6
ROUTE         1     0.000    R17C12C.FCO to    R17C12D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R17C12D.FCI to    R17C12D.FCO SLICE_5
ROUTE         1     0.000    R17C12D.FCO to    R17C13A.FCI un1_delay_counter_16_cry_6
FCITOF1_DE  ---     0.643    R17C13A.FCI to     R17C13A.F1 SLICE_4
ROUTE         1     1.193     R17C13A.F1 to     R16C11C.C0 un1_delay_counter_16_cry_7_0_S1
CTOF_DEL    ---     0.495     R16C11C.C0 to     R16C11C.F0 SLICE_24
ROUTE         1     0.000     R16C11C.F0 to    R16C11C.DI0 next_delay_counter[8] (to clk_c)
                  --------
                    9.212   (48.0% logic, 52.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R17C9B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R16C11C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.596ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.369ns  (41.8% logic, 58.2% route), 8 logic levels.

 Constraint Details:

      9.369ns physical path delay SLICE_16 to ram_side_wr_en_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 2.596ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C11B.CLK to     R20C11B.Q1 SLICE_16 (from clk_c)
ROUTE         2     0.630     R20C11B.Q1 to     R20C10D.D1 refresh_counter[2]
CTOF_DEL    ---     0.495     R20C10D.D1 to     R20C10D.F1 SLICE_29
ROUTE         1     0.626     R20C10D.F1 to     R20C10A.D1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R20C10A.D1 to     R20C10A.F1 SLICE_57
ROUTE         1     0.626     R20C10A.F1 to     R20C10A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R20C10A.D0 to     R20C10A.F0 SLICE_57
ROUTE         1     0.626     R20C10A.F0 to     R20C10B.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R20C10B.D1 to     R20C10B.F1 SLICE_51
ROUTE         4     0.767     R20C10B.F1 to     R19C10B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R19C10B.C1 to     R19C10B.F1 SLICE_19
ROUTE         2     0.445     R19C10B.F1 to     R19C10D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495     R19C10D.C1 to     R19C10D.F1 SLICE_45
ROUTE         2     0.635     R19C10D.F1 to     R19C10C.D0 N_145
CTOF_DEL    ---     0.495     R19C10C.D0 to     R19C10C.F0 SLICE_44
ROUTE         1     1.097     R19C10C.F0 to  IOL_B10C.OPOS N_137_i (to clk_c)
                  --------
                    9.369   (41.8% logic, 58.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R20C11B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_B10C.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.582ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[19]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[8]  (to clk_c +)

   Delay:               9.169ns  (48.2% logic, 51.8% route), 9 logic levels.

 Constraint Details:

      9.169ns physical path delay SLICE_40 to SLICE_24 exceeds
      6.753ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 6.587ns) by 2.582ns

 Physical Path Details:

      Data path SLICE_40 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C11C.CLK to     R19C11C.Q1 SLICE_40 (from clk_c)
ROUTE         6     1.012     R19C11C.Q1 to     R17C11A.A1 state[19]
CTOF_DEL    ---     0.495     R17C11A.A1 to     R17C11A.F1 SLICE_61
ROUTE         1     0.693     R17C11A.F1 to     R17C11A.B0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495     R17C11A.B0 to     R17C11A.F0 SLICE_61
ROUTE         1     0.626     R17C11A.F0 to     R17C11B.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495     R17C11B.D1 to     R17C11B.F1 SLICE_54
ROUTE        16     1.223     R17C11B.F1 to     R17C12B.C0 N_580
C0TOFCO_DE  ---     1.023     R17C12B.C0 to    R17C12B.FCO SLICE_7
ROUTE         1     0.000    R17C12B.FCO to    R17C12C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R17C12C.FCI to    R17C12C.FCO SLICE_6
ROUTE         1     0.000    R17C12C.FCO to    R17C12D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R17C12D.FCI to    R17C12D.FCO SLICE_5
ROUTE         1     0.000    R17C12D.FCO to    R17C13A.FCI un1_delay_counter_16_cry_6
FCITOF1_DE  ---     0.643    R17C13A.FCI to     R17C13A.F1 SLICE_4
ROUTE         1     1.193     R17C13A.F1 to     R16C11C.C0 un1_delay_counter_16_cry_7_0_S1
CTOF_DEL    ---     0.495     R16C11C.C0 to     R16C11C.F0 SLICE_24
ROUTE         1     0.000     R16C11C.F0 to    R16C11C.DI0 next_delay_counter[8] (to clk_c)
                  --------
                    9.169   (48.2% logic, 51.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R19C11C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R16C11C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.567ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[7]  (to clk_c +)

   Delay:               9.154ns  (47.7% logic, 52.3% route), 9 logic levels.

 Constraint Details:

      9.154ns physical path delay SLICE_34 to SLICE_23 exceeds
      6.753ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 6.587ns) by 2.567ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R17C9B.CLK to      R17C9B.Q1 SLICE_34 (from clk_c)
ROUTE         7     1.055      R17C9B.Q1 to     R17C11A.B1 state[7]
CTOF_DEL    ---     0.495     R17C11A.B1 to     R17C11A.F1 SLICE_61
ROUTE         1     0.693     R17C11A.F1 to     R17C11A.B0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495     R17C11A.B0 to     R17C11A.F0 SLICE_61
ROUTE         1     0.626     R17C11A.F0 to     R17C11B.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495     R17C11B.D1 to     R17C11B.F1 SLICE_54
ROUTE        16     1.223     R17C11B.F1 to     R17C12B.C0 N_580
C0TOFCO_DE  ---     1.023     R17C12B.C0 to    R17C12B.FCO SLICE_7
ROUTE         1     0.000    R17C12B.FCO to    R17C12C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R17C12C.FCI to    R17C12C.FCO SLICE_6
ROUTE         1     0.000    R17C12C.FCO to    R17C12D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R17C12D.FCI to    R17C12D.FCO SLICE_5
ROUTE         1     0.000    R17C12D.FCO to    R17C13A.FCI un1_delay_counter_16_cry_6
FCITOF0_DE  ---     0.585    R17C13A.FCI to     R17C13A.F0 SLICE_4
ROUTE         1     1.193     R17C13A.F0 to     R16C11B.C1 un1_delay_counter_16_cry_7_0_S0
CTOF_DEL    ---     0.495     R16C11B.C1 to     R16C11B.F1 SLICE_23
ROUTE         1     0.000     R16C11B.F1 to    R16C11B.DI1 next_delay_counter[7] (to clk_c)
                  --------
                    9.154   (47.7% logic, 52.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R17C9B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R16C11B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 101.122MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 148.082000 MHz ;  |  148.082 MHz|  101.122 MHz|   8 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_5_i_a2">next_state_0_sqmuxa_5_i_a2</a>              |      43|    1251|     58.54%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_6">un1_delay_counter_16_cry_6</a>              |       1|    1164|     54.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_8">un1_delay_counter_16_cry_8</a>              |       1|    1023|     47.87%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_4">un1_delay_counter_16_cry_4</a>              |       1|     978|     45.77%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_10">un1_delay_counter_16_cry_10</a>             |       1|     897|     41.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_580">N_580</a>                                   |      16|     834|     39.03%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_2">un1_delay_counter_16_cry_2</a>              |       1|     741|     34.67%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_next_init_refresh_counter_0_sqmuxa_i_a2_4">_a2_4</a>                                   |       1|     654|     30.60%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_next_init_refresh_counter_0_sqmuxa_i_a2_3">_a2_3</a>                                   |       1|     450|     21.06%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_12">un1_delay_counter_16_cry_12</a>             |       1|     423|     19.79%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_13_0_S1">un1_delay_counter_16_cry_13_0_S1</a>        |       1|     344|     16.10%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[14]">next_delay_counter[14]</a>                  |       1|     344|     16.10%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_5_i_a2_9">next_state_0_sqmuxa_5_i_a2_9</a>            |       1|     342|     16.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_5_i_a2_8">next_state_0_sqmuxa_5_i_a2_8</a>            |       1|     307|     14.37%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_5_i_a2_10">next_state_0_sqmuxa_5_i_a2_10</a>           |       1|     301|     14.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_5_i_a2_7">next_state_0_sqmuxa_5_i_a2_7</a>            |       1|     301|     14.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_0">un1_delay_counter_16_cry_0</a>              |       1|     284|     13.29%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_11_0_S1">un1_delay_counter_16_cry_11_0_S1</a>        |       1|     278|     13.01%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[12]">next_delay_counter[12]</a>                  |       1|     278|     13.01%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_11_0_S0">un1_delay_counter_16_cry_11_0_S0</a>        |       1|     267|     12.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[11]">next_delay_counter[11]</a>                  |       1|     267|     12.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_9_0_S1">un1_delay_counter_16_cry_9_0_S1</a>         |       1|     240|     11.23%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[10]">next_delay_counter[10]</a>                  |       1|     240|     11.23%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 106
   Covered under: FREQUENCY NET "clk_c" 148.082000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 2137  Score: 1900951
Cumulative negative slack: 1900951

Constraints cover 4393 paths, 1 nets, and 566 connections (56.88% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Thu Mar 20 21:21:49 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 148.082000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 148.082000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C13D.CLK to     R17C13D.Q0 SLICE_1 (from clk_c)
ROUTE         2     0.132     R17C13D.Q0 to     R17C13D.A0 delay_counter[13]
CTOF_DEL    ---     0.101     R17C13D.A0 to     R17C13D.F0 SLICE_1
ROUTE         1     0.000     R17C13D.F0 to    R17C13D.DI0 next_delay_counter[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R17C13D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R17C13D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C12D.CLK to     R20C12D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132     R20C12D.Q1 to     R20C12D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R20C12D.A1 to     R20C12D.F1 SLICE_10
ROUTE         1     0.000     R20C12D.F1 to    R20C12D.DI1 refresh_counter_3[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C12D.CLK to     R20C12D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132     R20C12D.Q0 to     R20C12D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R20C12D.A0 to     R20C12D.F0 SLICE_10
ROUTE         1     0.000     R20C12D.F0 to    R20C12D.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C12C.CLK to     R20C12C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132     R20C12C.Q1 to     R20C12C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101     R20C12C.A1 to     R20C12C.F1 SLICE_11
ROUTE         1     0.000     R20C12C.F1 to    R20C12C.DI1 refresh_counter_3[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C12C.CLK to     R20C12C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132     R20C12C.Q0 to     R20C12C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101     R20C12C.A0 to     R20C12C.F0 SLICE_11
ROUTE         1     0.000     R20C12C.F0 to    R20C12C.DI0 refresh_counter_3[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C12B.CLK to     R20C12B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132     R20C12B.Q1 to     R20C12B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101     R20C12B.A1 to     R20C12B.F1 SLICE_12
ROUTE         1     0.000     R20C12B.F1 to    R20C12B.DI1 refresh_counter_3[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C12B.CLK to     R20C12B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R20C12B.Q0 to     R20C12B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101     R20C12B.A0 to     R20C12B.F0 SLICE_12
ROUTE         1     0.000     R20C12B.F0 to    R20C12B.DI0 refresh_counter_3[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C12A.CLK to     R20C12A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132     R20C12A.Q1 to     R20C12A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101     R20C12A.A1 to     R20C12A.F1 SLICE_13
ROUTE         1     0.000     R20C12A.F1 to    R20C12A.DI1 refresh_counter_3[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C12A.CLK to     R20C12A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132     R20C12A.Q0 to     R20C12A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101     R20C12A.A0 to     R20C12A.F0 SLICE_13
ROUTE         1     0.000     R20C12A.F0 to    R20C12A.DI0 refresh_counter_3[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C12A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C11D.CLK to     R20C11D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R20C11D.Q1 to     R20C11D.A1 refresh_counter[6]
CTOF_DEL    ---     0.101     R20C11D.A1 to     R20C11D.F1 SLICE_14
ROUTE         1     0.000     R20C11D.F1 to    R20C11D.DI1 refresh_counter_3[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C11D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R20C11D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 148.082000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 106
   Covered under: FREQUENCY NET "clk_c" 148.082000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4393 paths, 1 nets, and 566 connections (56.88% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 2137 (setup), 0 (hold)
Score: 1900951 (setup), 0 (hold)
Cumulative negative slack: 1900951 (1900951+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
