#s(hash-table test equal data
	      (("std_logic_1164" :file "../files/common/std_logic_1164-body.vhdl" :line 54)
	       (:desc "package body std_logic_1164 is" :col 13)
	       ("stdlogic_1d" :file "../files/common/std_logic_1164-body.vhdl" :line 58)
	       (:desc "  type stdlogic_1d is array (STD_ULOGIC) of STD_ULOGIC;" :col 7)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 58)
	       (:desc "  type stdlogic_1d is array (STD_ULOGIC) of STD_ULOGIC;" :col 44)
	       ("stdlogic_table" :file "../files/common/std_logic_1164-body.vhdl" :line 59)
	       (:desc "  type stdlogic_table is array(STD_ULOGIC, STD_ULOGIC) of STD_ULOGIC;" :col 7)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 59)
	       (:desc "  type stdlogic_table is array(STD_ULOGIC, STD_ULOGIC) of STD_ULOGIC;" :col 58)
	       ("resolution_table" :file "../files/common/std_logic_1164-body.vhdl" :line 64)
	       (:desc "  constant resolution_table : stdlogic_table := (" :col 11)
	       ("stdlogic_table" :file "../files/common/std_logic_1164-body.vhdl" :line 64)
	       (:desc "  constant resolution_table : stdlogic_table := (" :col 30)
	       ("resolved" :file "../files/common/std_logic_1164-body.vhdl" :line 79)
	       (:desc "  function resolved (s : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 79)
	       (:desc "  function resolved (s : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 21)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 79)
	       (:desc "  function resolved (s : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 25)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 79)
	       (:desc "  function resolved (s : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 51)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 80)
	       (:desc "    variable result : STD_ULOGIC := 'Z';  -- weakest state default" :col 13)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 80)
	       (:desc "    variable result : STD_ULOGIC := 'Z';  -- weakest state default" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 86)
	       (:desc "    if (s'length = 1) then return s(s'low);" :col 36)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 88)
	       (:desc "      for i in s'range loop" :col 10)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 88)
	       (:desc "      for i in s'range loop" :col 15)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 89)
	       (:desc "        result := resolution_table(result, s(i));" :col 35)
	       ("resolution_table" :file "../files/common/std_logic_1164-body.vhdl" :line 89)
	       (:desc "        result := resolution_table(result, s(i));" :col 18)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 89)
	       (:desc "        result := resolution_table(result, s(i));" :col 43)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 89)
	       (:desc "        result := resolution_table(result, s(i));" :col 45)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 92)
	       (:desc "    return result;" :col 11)
	       ("resolved" :file "../files/common/std_logic_1164-body.vhdl" :line 93)
	       (:desc "  end function resolved;" :col 15)
	       ("and_table" :file "../files/common/std_logic_1164-body.vhdl" :line 100)
	       (:desc "  constant and_table : stdlogic_table := (" :col 11)
	       ("stdlogic_table" :file "../files/common/std_logic_1164-body.vhdl" :line 100)
	       (:desc "  constant and_table : stdlogic_table := (" :col 23)
	       ("or_table" :file "../files/common/std_logic_1164-body.vhdl" :line 116)
	       (:desc "  constant or_table : stdlogic_table := (" :col 11)
	       ("stdlogic_table" :file "../files/common/std_logic_1164-body.vhdl" :line 116)
	       (:desc "  constant or_table : stdlogic_table := (" :col 22)
	       ("xor_table" :file "../files/common/std_logic_1164-body.vhdl" :line 132)
	       (:desc "  constant xor_table : stdlogic_table := (" :col 11)
	       ("stdlogic_table" :file "../files/common/std_logic_1164-body.vhdl" :line 132)
	       (:desc "  constant xor_table : stdlogic_table := (" :col 23)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 148)
	       (:desc "  constant not_table : stdlogic_1d :=" :col 11)
	       ("stdlogic_1d" :file "../files/common/std_logic_1164-body.vhdl" :line 148)
	       (:desc "  constant not_table : stdlogic_1d :=" :col 23)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 158)
	       (:desc "  function \"and\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 18)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 158)
	       (:desc "  function \"and\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 38)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 158)
	       (:desc "  function \"and\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 34)
	       ("UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 158)
	       (:desc "  function \"and\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 57)
	       ("and_table" :file "../files/common/std_logic_1164-body.vhdl" :line 160)
	       (:desc "    return (and_table(l, r));" :col 12)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 160)
	       (:desc "    return (and_table(l, r));" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 160)
	       (:desc "    return (and_table(l, r));" :col 25)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 163)
	       (:desc "  function \"nand\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 19)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 163)
	       (:desc "  function \"nand\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 39)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 163)
	       (:desc "  function \"nand\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 35)
	       ("UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 163)
	       (:desc "  function \"nand\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 58)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 165)
	       (:desc "    return (not_table (and_table(l, r)));" :col 12)
	       ("and_table" :file "../files/common/std_logic_1164-body.vhdl" :line 165)
	       (:desc "    return (not_table (and_table(l, r)));" :col 23)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 165)
	       (:desc "    return (not_table (and_table(l, r)));" :col 33)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 165)
	       (:desc "    return (not_table (and_table(l, r)));" :col 36)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 168)
	       (:desc "  function \"or\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 17)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 168)
	       (:desc "  function \"or\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 37)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 168)
	       (:desc "  function \"or\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 33)
	       ("UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 168)
	       (:desc "  function \"or\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 56)
	       ("or_table" :file "../files/common/std_logic_1164-body.vhdl" :line 170)
	       (:desc "    return (or_table(l, r));" :col 12)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 170)
	       (:desc "    return (or_table(l, r));" :col 21)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 170)
	       (:desc "    return (or_table(l, r));" :col 24)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 173)
	       (:desc "  function \"nor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 18)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 173)
	       (:desc "  function \"nor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 38)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 173)
	       (:desc "  function \"nor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 34)
	       ("UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 173)
	       (:desc "  function \"nor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 57)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 175)
	       (:desc "    return (not_table (or_table(l, r)));" :col 12)
	       ("or_table" :file "../files/common/std_logic_1164-body.vhdl" :line 175)
	       (:desc "    return (not_table (or_table(l, r)));" :col 23)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 175)
	       (:desc "    return (not_table (or_table(l, r)));" :col 32)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 175)
	       (:desc "    return (not_table (or_table(l, r)));" :col 35)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 178)
	       (:desc "  function \"xor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 18)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 178)
	       (:desc "  function \"xor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 38)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 178)
	       (:desc "  function \"xor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 34)
	       ("UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 178)
	       (:desc "  function \"xor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 57)
	       ("xor_table" :file "../files/common/std_logic_1164-body.vhdl" :line 180)
	       (:desc "    return (xor_table(l, r));" :col 12)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 180)
	       (:desc "    return (xor_table(l, r));" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 180)
	       (:desc "    return (xor_table(l, r));" :col 25)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 183)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 19)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 183)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 39)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 183)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 35)
	       ("UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 183)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC; r : STD_ULOGIC) return UX01 is" :col 58)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 185)
	       (:desc "    return not_table(xor_table(l, r));" :col 11)
	       ("xor_table" :file "../files/common/std_logic_1164-body.vhdl" :line 185)
	       (:desc "    return not_table(xor_table(l, r));" :col 21)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 185)
	       (:desc "    return not_table(xor_table(l, r));" :col 31)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 185)
	       (:desc "    return not_table(xor_table(l, r));" :col 34)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 188)
	       (:desc "  function \"not\" (l : STD_ULOGIC) return UX01 is" :col 18)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 188)
	       (:desc "  function \"not\" (l : STD_ULOGIC) return UX01 is" :col 22)
	       ("UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 188)
	       (:desc "  function \"not\" (l : STD_ULOGIC) return UX01 is" :col 41)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 190)
	       (:desc "    return (not_table(l));" :col 12)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 190)
	       (:desc "    return (not_table(l));" :col 22)
	       ("l, r" :file "../files/common/std_logic_1164-body.vhdl" :line 196)
	       (:desc "  function \"and\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 196)
	       (:desc "  function \"and\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 51)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 197)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 197)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 197)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 198)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 198)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 198)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 199)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 199)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 199)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 201)
	       (:desc "    if (l'length /= r'length) then" :col 8)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 201)
	       (:desc "    if (l'length /= r'length) then" :col 20)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 202)
	       (:desc "      assert false" :col 13)
	       ("failure" :file "../files/common/std_logic_1164-body.vhdl" :line 205)
	       (:desc "        severity failure;" :col 17)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 207)
	       (:desc "      for i in result'range loop" :col 10)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 207)
	       (:desc "      for i in result'range loop" :col 15)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 208)
	       (:desc "        result(i) := and_table (lv(i), rv(i));" :col 8)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 208)
	       (:desc "        result(i) := and_table (lv(i), rv(i));" :col 42)
	       ("and_table" :file "../files/common/std_logic_1164-body.vhdl" :line 208)
	       (:desc "        result(i) := and_table (lv(i), rv(i));" :col 21)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 208)
	       (:desc "        result(i) := and_table (lv(i), rv(i));" :col 32)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 208)
	       (:desc "        result(i) := and_table (lv(i), rv(i));" :col 39)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 211)
	       (:desc "    return result;" :col 11)
	       ("l, r" :file "../files/common/std_logic_1164-body.vhdl" :line 216)
	       (:desc "  function \"nand\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 19)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 216)
	       (:desc "  function \"nand\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 52)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 217)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 217)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 217)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 218)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 218)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 218)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 219)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 219)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 219)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 221)
	       (:desc "    if (l'length /= r'length) then" :col 8)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 221)
	       (:desc "    if (l'length /= r'length) then" :col 20)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 222)
	       (:desc "      assert false" :col 13)
	       ("failure" :file "../files/common/std_logic_1164-body.vhdl" :line 225)
	       (:desc "        severity failure;" :col 17)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 227)
	       (:desc "      for i in result'range loop" :col 10)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 227)
	       (:desc "      for i in result'range loop" :col 15)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 228)
	       (:desc "        result(i) := not_table(and_table (lv(i), rv(i)));" :col 8)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 228)
	       (:desc "        result(i) := not_table(and_table (lv(i), rv(i)));" :col 52)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 228)
	       (:desc "        result(i) := not_table(and_table (lv(i), rv(i)));" :col 21)
	       ("and_table" :file "../files/common/std_logic_1164-body.vhdl" :line 228)
	       (:desc "        result(i) := not_table(and_table (lv(i), rv(i)));" :col 31)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 228)
	       (:desc "        result(i) := not_table(and_table (lv(i), rv(i)));" :col 42)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 228)
	       (:desc "        result(i) := not_table(and_table (lv(i), rv(i)));" :col 49)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 231)
	       (:desc "    return result;" :col 11)
	       ("l, r" :file "../files/common/std_logic_1164-body.vhdl" :line 236)
	       (:desc "  function \"or\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 17)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 236)
	       (:desc "  function \"or\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 50)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 237)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 237)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 237)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 238)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 238)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 238)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 239)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 239)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 239)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 241)
	       (:desc "    if (l'length /= r'length) then" :col 8)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 241)
	       (:desc "    if (l'length /= r'length) then" :col 20)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 242)
	       (:desc "      assert false" :col 13)
	       ("failure" :file "../files/common/std_logic_1164-body.vhdl" :line 245)
	       (:desc "        severity failure;" :col 17)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 247)
	       (:desc "      for i in result'range loop" :col 10)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 247)
	       (:desc "      for i in result'range loop" :col 15)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 248)
	       (:desc "        result(i) := or_table (lv(i), rv(i));" :col 8)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 248)
	       (:desc "        result(i) := or_table (lv(i), rv(i));" :col 41)
	       ("or_table" :file "../files/common/std_logic_1164-body.vhdl" :line 248)
	       (:desc "        result(i) := or_table (lv(i), rv(i));" :col 21)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 248)
	       (:desc "        result(i) := or_table (lv(i), rv(i));" :col 31)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 248)
	       (:desc "        result(i) := or_table (lv(i), rv(i));" :col 38)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 251)
	       (:desc "    return result;" :col 11)
	       ("l, r" :file "../files/common/std_logic_1164-body.vhdl" :line 256)
	       (:desc "  function \"nor\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 256)
	       (:desc "  function \"nor\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 51)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 257)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 257)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 257)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 258)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 258)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 258)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 259)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 259)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 259)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 261)
	       (:desc "    if (l'length /= r'length) then" :col 8)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 261)
	       (:desc "    if (l'length /= r'length) then" :col 20)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 262)
	       (:desc "      assert false" :col 13)
	       ("failure" :file "../files/common/std_logic_1164-body.vhdl" :line 265)
	       (:desc "        severity failure;" :col 17)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 267)
	       (:desc "      for i in result'range loop" :col 10)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 267)
	       (:desc "      for i in result'range loop" :col 15)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 268)
	       (:desc "        result(i) := not_table(or_table (lv(i), rv(i)));" :col 8)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 268)
	       (:desc "        result(i) := not_table(or_table (lv(i), rv(i)));" :col 51)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 268)
	       (:desc "        result(i) := not_table(or_table (lv(i), rv(i)));" :col 21)
	       ("or_table" :file "../files/common/std_logic_1164-body.vhdl" :line 268)
	       (:desc "        result(i) := not_table(or_table (lv(i), rv(i)));" :col 31)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 268)
	       (:desc "        result(i) := not_table(or_table (lv(i), rv(i)));" :col 41)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 268)
	       (:desc "        result(i) := not_table(or_table (lv(i), rv(i)));" :col 48)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 271)
	       (:desc "    return result;" :col 11)
	       ("l, r" :file "../files/common/std_logic_1164-body.vhdl" :line 276)
	       (:desc "  function \"xor\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 276)
	       (:desc "  function \"xor\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 51)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 277)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 277)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 277)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 278)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 278)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 278)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 279)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 279)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 279)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 281)
	       (:desc "    if (l'length /= r'length) then" :col 8)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 281)
	       (:desc "    if (l'length /= r'length) then" :col 20)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 282)
	       (:desc "      assert false" :col 13)
	       ("failure" :file "../files/common/std_logic_1164-body.vhdl" :line 285)
	       (:desc "        severity failure;" :col 17)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 287)
	       (:desc "      for i in result'range loop" :col 10)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 287)
	       (:desc "      for i in result'range loop" :col 15)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 288)
	       (:desc "        result(i) := xor_table (lv(i), rv(i));" :col 8)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 288)
	       (:desc "        result(i) := xor_table (lv(i), rv(i));" :col 42)
	       ("xor_table" :file "../files/common/std_logic_1164-body.vhdl" :line 288)
	       (:desc "        result(i) := xor_table (lv(i), rv(i));" :col 21)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 288)
	       (:desc "        result(i) := xor_table (lv(i), rv(i));" :col 32)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 288)
	       (:desc "        result(i) := xor_table (lv(i), rv(i));" :col 39)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 291)
	       (:desc "    return result;" :col 11)
	       ("l, r" :file "../files/common/std_logic_1164-body.vhdl" :line 296)
	       (:desc "  function \"xnor\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 19)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 296)
	       (:desc "  function \"xnor\" (l, r : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 52)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 297)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 297)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 297)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 298)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 298)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 298)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 299)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 299)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 299)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 301)
	       (:desc "    if (l'length /= r'length) then" :col 8)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 301)
	       (:desc "    if (l'length /= r'length) then" :col 20)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 302)
	       (:desc "      assert false" :col 13)
	       ("failure" :file "../files/common/std_logic_1164-body.vhdl" :line 305)
	       (:desc "        severity failure;" :col 17)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 307)
	       (:desc "      for i in result'range loop" :col 10)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 307)
	       (:desc "      for i in result'range loop" :col 15)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 308)
	       (:desc "        result(i) := not_table(xor_table (lv(i), rv(i)));" :col 8)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 308)
	       (:desc "        result(i) := not_table(xor_table (lv(i), rv(i)));" :col 52)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 308)
	       (:desc "        result(i) := not_table(xor_table (lv(i), rv(i)));" :col 21)
	       ("xor_table" :file "../files/common/std_logic_1164-body.vhdl" :line 308)
	       (:desc "        result(i) := not_table(xor_table (lv(i), rv(i)));" :col 31)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 308)
	       (:desc "        result(i) := not_table(xor_table (lv(i), rv(i)));" :col 42)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 308)
	       (:desc "        result(i) := not_table(xor_table (lv(i), rv(i)));" :col 49)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 311)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 316)
	       (:desc "  function \"not\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 316)
	       (:desc "  function \"not\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 48)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 317)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 317)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 317)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 318)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => 'X');" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 318)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => 'X');" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 318)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => 'X');" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 320)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 320)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 321)
	       (:desc "      result(i) := not_table(lv(i));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 321)
	       (:desc "      result(i) := not_table(lv(i));" :col 32)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 321)
	       (:desc "      result(i) := not_table(lv(i));" :col 19)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 321)
	       (:desc "      result(i) := not_table(lv(i));" :col 29)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 323)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 329)
	       (:desc "  function \"and\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 329)
	       (:desc "  function \"and\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 329)
	       (:desc "  function \"and\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 41)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 329)
	       (:desc "  function \"and\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 45)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 330)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 332)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 332)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 332)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 333)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 333)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 333)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 335)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 335)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 336)
	       (:desc "      result(i) := and_table (lv(i), r);" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 336)
	       (:desc "      result(i) := and_table (lv(i), r);" :col 33)
	       ("and_table" :file "../files/common/std_logic_1164-body.vhdl" :line 336)
	       (:desc "      result(i) := and_table (lv(i), r);" :col 19)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 336)
	       (:desc "      result(i) := and_table (lv(i), r);" :col 30)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 336)
	       (:desc "      result(i) := and_table (lv(i), r);" :col 37)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 338)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 341)
	       (:desc "  function \"and\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 18)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 341)
	       (:desc "  function \"and\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 341)
	       (:desc "  function \"and\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 34)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 341)
	       (:desc "  function \"and\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 38)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 342)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 344)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 344)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 344)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 345)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 345)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 345)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 347)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 347)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 348)
	       (:desc "      result(i) := and_table (l, rv(i));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 348)
	       (:desc "      result(i) := and_table (l, rv(i));" :col 36)
	       ("and_table" :file "../files/common/std_logic_1164-body.vhdl" :line 348)
	       (:desc "      result(i) := and_table (l, rv(i));" :col 19)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 348)
	       (:desc "      result(i) := and_table (l, rv(i));" :col 30)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 348)
	       (:desc "      result(i) := and_table (l, rv(i));" :col 33)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 350)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 356)
	       (:desc "  function \"nand\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 19)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 356)
	       (:desc "  function \"nand\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 23)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 356)
	       (:desc "  function \"nand\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 42)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 356)
	       (:desc "  function \"nand\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 46)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 357)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 359)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 359)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 359)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 360)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 360)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 360)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 362)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 362)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 363)
	       (:desc "      result(i) := not_table(and_table (lv(i), r));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 363)
	       (:desc "      result(i) := not_table(and_table (lv(i), r));" :col 43)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 363)
	       (:desc "      result(i) := not_table(and_table (lv(i), r));" :col 19)
	       ("and_table" :file "../files/common/std_logic_1164-body.vhdl" :line 363)
	       (:desc "      result(i) := not_table(and_table (lv(i), r));" :col 29)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 363)
	       (:desc "      result(i) := not_table(and_table (lv(i), r));" :col 40)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 363)
	       (:desc "      result(i) := not_table(and_table (lv(i), r));" :col 47)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 365)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 368)
	       (:desc "  function \"nand\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 19)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 368)
	       (:desc "  function \"nand\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 23)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 368)
	       (:desc "  function \"nand\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 35)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 368)
	       (:desc "  function \"nand\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 39)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 369)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 371)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 371)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 371)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 372)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 372)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 372)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 374)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 374)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 375)
	       (:desc "      result(i) := not_table(and_table (l, rv(i)));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 375)
	       (:desc "      result(i) := not_table(and_table (l, rv(i)));" :col 46)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 375)
	       (:desc "      result(i) := not_table(and_table (l, rv(i)));" :col 19)
	       ("and_table" :file "../files/common/std_logic_1164-body.vhdl" :line 375)
	       (:desc "      result(i) := not_table(and_table (l, rv(i)));" :col 29)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 375)
	       (:desc "      result(i) := not_table(and_table (l, rv(i)));" :col 40)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 375)
	       (:desc "      result(i) := not_table(and_table (l, rv(i)));" :col 43)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 377)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 383)
	       (:desc "  function \"or\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 17)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 383)
	       (:desc "  function \"or\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 21)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 383)
	       (:desc "  function \"or\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 40)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 383)
	       (:desc "  function \"or\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 44)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 384)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 386)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 386)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 386)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 387)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 387)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 387)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 389)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 389)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 390)
	       (:desc "      result(i) := or_table (lv(i), r);" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 390)
	       (:desc "      result(i) := or_table (lv(i), r);" :col 32)
	       ("or_table" :file "../files/common/std_logic_1164-body.vhdl" :line 390)
	       (:desc "      result(i) := or_table (lv(i), r);" :col 19)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 390)
	       (:desc "      result(i) := or_table (lv(i), r);" :col 29)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 390)
	       (:desc "      result(i) := or_table (lv(i), r);" :col 36)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 392)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 395)
	       (:desc "  function \"or\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 17)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 395)
	       (:desc "  function \"or\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 21)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 395)
	       (:desc "  function \"or\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 33)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 395)
	       (:desc "  function \"or\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 37)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 396)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 398)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 398)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 398)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 399)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 399)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 399)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 401)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 401)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 402)
	       (:desc "      result(i) := or_table (l, rv(i));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 402)
	       (:desc "      result(i) := or_table (l, rv(i));" :col 35)
	       ("or_table" :file "../files/common/std_logic_1164-body.vhdl" :line 402)
	       (:desc "      result(i) := or_table (l, rv(i));" :col 19)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 402)
	       (:desc "      result(i) := or_table (l, rv(i));" :col 29)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 402)
	       (:desc "      result(i) := or_table (l, rv(i));" :col 32)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 404)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 410)
	       (:desc "  function \"nor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 410)
	       (:desc "  function \"nor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 410)
	       (:desc "  function \"nor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 41)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 410)
	       (:desc "  function \"nor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 45)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 411)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 413)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 413)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 413)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 414)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 414)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 414)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 416)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 416)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 417)
	       (:desc "      result(i) := not_table(or_table (lv(i), r));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 417)
	       (:desc "      result(i) := not_table(or_table (lv(i), r));" :col 42)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 417)
	       (:desc "      result(i) := not_table(or_table (lv(i), r));" :col 19)
	       ("or_table" :file "../files/common/std_logic_1164-body.vhdl" :line 417)
	       (:desc "      result(i) := not_table(or_table (lv(i), r));" :col 29)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 417)
	       (:desc "      result(i) := not_table(or_table (lv(i), r));" :col 39)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 417)
	       (:desc "      result(i) := not_table(or_table (lv(i), r));" :col 46)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 419)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 422)
	       (:desc "  function \"nor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 18)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 422)
	       (:desc "  function \"nor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 422)
	       (:desc "  function \"nor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 34)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 422)
	       (:desc "  function \"nor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 38)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 423)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 425)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 425)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 425)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 426)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 426)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 426)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 428)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 428)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 429)
	       (:desc "      result(i) := not_table(or_table (l, rv(i)));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 429)
	       (:desc "      result(i) := not_table(or_table (l, rv(i)));" :col 45)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 429)
	       (:desc "      result(i) := not_table(or_table (l, rv(i)));" :col 19)
	       ("or_table" :file "../files/common/std_logic_1164-body.vhdl" :line 429)
	       (:desc "      result(i) := not_table(or_table (l, rv(i)));" :col 29)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 429)
	       (:desc "      result(i) := not_table(or_table (l, rv(i)));" :col 39)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 429)
	       (:desc "      result(i) := not_table(or_table (l, rv(i)));" :col 42)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 431)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 437)
	       (:desc "  function \"xor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 437)
	       (:desc "  function \"xor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 437)
	       (:desc "  function \"xor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 41)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 437)
	       (:desc "  function \"xor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 45)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 438)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 440)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 440)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 440)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 441)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 441)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 441)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 443)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 443)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 444)
	       (:desc "      result(i) := xor_table (lv(i), r);" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 444)
	       (:desc "      result(i) := xor_table (lv(i), r);" :col 33)
	       ("xor_table" :file "../files/common/std_logic_1164-body.vhdl" :line 444)
	       (:desc "      result(i) := xor_table (lv(i), r);" :col 19)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 444)
	       (:desc "      result(i) := xor_table (lv(i), r);" :col 30)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 444)
	       (:desc "      result(i) := xor_table (lv(i), r);" :col 37)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 446)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 449)
	       (:desc "  function \"xor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 18)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 449)
	       (:desc "  function \"xor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 449)
	       (:desc "  function \"xor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 34)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 449)
	       (:desc "  function \"xor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 38)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 450)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 452)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 452)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 452)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 453)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 453)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 453)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 455)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 455)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 456)
	       (:desc "      result(i) := xor_table (l, rv(i));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 456)
	       (:desc "      result(i) := xor_table (l, rv(i));" :col 36)
	       ("xor_table" :file "../files/common/std_logic_1164-body.vhdl" :line 456)
	       (:desc "      result(i) := xor_table (l, rv(i));" :col 19)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 456)
	       (:desc "      result(i) := xor_table (l, rv(i));" :col 30)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 456)
	       (:desc "      result(i) := xor_table (l, rv(i));" :col 33)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 458)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 464)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 19)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 464)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 23)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 464)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 42)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 464)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC_VECTOR; r : STD_ULOGIC)" :col 46)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 465)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 467)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 467)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 467)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 468)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 468)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 468)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 470)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 470)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 471)
	       (:desc "      result(i) := not_table(xor_table (lv(i), r));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 471)
	       (:desc "      result(i) := not_table(xor_table (lv(i), r));" :col 43)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 471)
	       (:desc "      result(i) := not_table(xor_table (lv(i), r));" :col 19)
	       ("xor_table" :file "../files/common/std_logic_1164-body.vhdl" :line 471)
	       (:desc "      result(i) := not_table(xor_table (lv(i), r));" :col 29)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 471)
	       (:desc "      result(i) := not_table(xor_table (lv(i), r));" :col 40)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 471)
	       (:desc "      result(i) := not_table(xor_table (lv(i), r));" :col 47)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 473)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 476)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 19)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 476)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 23)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 476)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 35)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 476)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC; r : STD_ULOGIC_VECTOR)" :col 39)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 477)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 479)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 479)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 479)
	       (:desc "    alias rv        : STD_ULOGIC_VECTOR (1 to r'length) is r;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 480)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 480)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 480)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to r'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 482)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 482)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 483)
	       (:desc "      result(i) := not_table(xor_table (l, rv(i)));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 483)
	       (:desc "      result(i) := not_table(xor_table (l, rv(i)));" :col 46)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 483)
	       (:desc "      result(i) := not_table(xor_table (l, rv(i)));" :col 19)
	       ("xor_table" :file "../files/common/std_logic_1164-body.vhdl" :line 483)
	       (:desc "      result(i) := not_table(xor_table (l, rv(i)));" :col 29)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 483)
	       (:desc "      result(i) := not_table(xor_table (l, rv(i)));" :col 40)
	       ("rv" :file "../files/common/std_logic_1164-body.vhdl" :line 483)
	       (:desc "      result(i) := not_table(xor_table (l, rv(i)));" :col 43)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 485)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 491)
	       (:desc "  function \"and\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 491)
	       (:desc "  function \"and\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 22)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 491)
	       (:desc "  function \"and\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 48)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 492)
	       (:desc "    variable result : STD_ULOGIC := '1';" :col 13)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 492)
	       (:desc "    variable result : STD_ULOGIC := '1';" :col 22)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 494)
	       (:desc "    for i in l'reverse_range loop" :col 8)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 494)
	       (:desc "    for i in l'reverse_range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 495)
	       (:desc "      result := and_table (l(i), result);" :col 33)
	       ("and_table" :file "../files/common/std_logic_1164-body.vhdl" :line 495)
	       (:desc "      result := and_table (l(i), result);" :col 16)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 495)
	       (:desc "      result := and_table (l(i), result);" :col 27)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 495)
	       (:desc "      result := and_table (l(i), result);" :col 29)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 497)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 503)
	       (:desc "  function \"nand\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 19)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 503)
	       (:desc "  function \"nand\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 23)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 503)
	       (:desc "  function \"nand\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 49)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 504)
	       (:desc "    variable result : STD_ULOGIC := '1';" :col 13)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 504)
	       (:desc "    variable result : STD_ULOGIC := '1';" :col 22)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 506)
	       (:desc "    for i in l'reverse_range loop" :col 8)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 506)
	       (:desc "    for i in l'reverse_range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 507)
	       (:desc "      result := and_table (l(i), result);" :col 33)
	       ("and_table" :file "../files/common/std_logic_1164-body.vhdl" :line 507)
	       (:desc "      result := and_table (l(i), result);" :col 16)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 507)
	       (:desc "      result := and_table (l(i), result);" :col 27)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 507)
	       (:desc "      result := and_table (l(i), result);" :col 29)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 509)
	       (:desc "    return not_table(result);" :col 11)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 509)
	       (:desc "    return not_table(result);" :col 21)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 515)
	       (:desc "  function \"or\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 17)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 515)
	       (:desc "  function \"or\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 21)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 515)
	       (:desc "  function \"or\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 47)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 516)
	       (:desc "    variable result : STD_ULOGIC := '0';" :col 13)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 516)
	       (:desc "    variable result : STD_ULOGIC := '0';" :col 22)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 518)
	       (:desc "    for i in l'reverse_range loop" :col 8)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 518)
	       (:desc "    for i in l'reverse_range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 519)
	       (:desc "      result := or_table (l(i), result);" :col 32)
	       ("or_table" :file "../files/common/std_logic_1164-body.vhdl" :line 519)
	       (:desc "      result := or_table (l(i), result);" :col 16)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 519)
	       (:desc "      result := or_table (l(i), result);" :col 26)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 519)
	       (:desc "      result := or_table (l(i), result);" :col 28)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 521)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 527)
	       (:desc "  function \"nor\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 527)
	       (:desc "  function \"nor\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 22)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 527)
	       (:desc "  function \"nor\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 48)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 528)
	       (:desc "    variable result : STD_ULOGIC := '0';" :col 13)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 528)
	       (:desc "    variable result : STD_ULOGIC := '0';" :col 22)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 530)
	       (:desc "    for i in l'reverse_range loop" :col 8)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 530)
	       (:desc "    for i in l'reverse_range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 531)
	       (:desc "      result := or_table (l(i), result);" :col 32)
	       ("or_table" :file "../files/common/std_logic_1164-body.vhdl" :line 531)
	       (:desc "      result := or_table (l(i), result);" :col 16)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 531)
	       (:desc "      result := or_table (l(i), result);" :col 26)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 531)
	       (:desc "      result := or_table (l(i), result);" :col 28)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 533)
	       (:desc "    return not_table(result);" :col 11)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 533)
	       (:desc "    return not_table(result);" :col 21)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 539)
	       (:desc "  function \"xor\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 539)
	       (:desc "  function \"xor\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 22)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 539)
	       (:desc "  function \"xor\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 48)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 540)
	       (:desc "    variable result : STD_ULOGIC := '0';" :col 13)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 540)
	       (:desc "    variable result : STD_ULOGIC := '0';" :col 22)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 542)
	       (:desc "    for i in l'reverse_range loop" :col 8)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 542)
	       (:desc "    for i in l'reverse_range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 543)
	       (:desc "      result := xor_table (l(i), result);" :col 33)
	       ("xor_table" :file "../files/common/std_logic_1164-body.vhdl" :line 543)
	       (:desc "      result := xor_table (l(i), result);" :col 16)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 543)
	       (:desc "      result := xor_table (l(i), result);" :col 27)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 543)
	       (:desc "      result := xor_table (l(i), result);" :col 29)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 545)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 551)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 19)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 551)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 23)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 551)
	       (:desc "  function \"xnor\" (l : STD_ULOGIC_VECTOR) return STD_ULOGIC is" :col 49)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 552)
	       (:desc "    variable result : STD_ULOGIC := '0';" :col 13)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 552)
	       (:desc "    variable result : STD_ULOGIC := '0';" :col 22)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 554)
	       (:desc "    for i in l'reverse_range loop" :col 8)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 554)
	       (:desc "    for i in l'reverse_range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 555)
	       (:desc "      result := xor_table (l(i), result);" :col 33)
	       ("xor_table" :file "../files/common/std_logic_1164-body.vhdl" :line 555)
	       (:desc "      result := xor_table (l(i), result);" :col 16)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 555)
	       (:desc "      result := xor_table (l(i), result);" :col 27)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 555)
	       (:desc "      result := xor_table (l(i), result);" :col 29)
	       ("not_table" :file "../files/common/std_logic_1164-body.vhdl" :line 557)
	       (:desc "    return not_table(result);" :col 11)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 557)
	       (:desc "    return not_table(result);" :col 21)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 567)
	       (:desc "  function \"sll\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 567)
	       (:desc "  function \"sll\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 567)
	       (:desc "  function \"sll\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 41)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 567)
	       (:desc "  function \"sll\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 45)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 568)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 570)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 570)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 570)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 571)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => '0');" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 571)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => '0');" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 571)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => '0');" :col 46)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 573)
	       (:desc "    if r >= 0 then" :col 7)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 574)
	       (:desc "      result(1 to l'length - r) := lv(r + 1 to l'length);" :col 6)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 574)
	       (:desc "      result(1 to l'length - r) := lv(r + 1 to l'length);" :col 47)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 574)
	       (:desc "      result(1 to l'length - r) := lv(r + 1 to l'length);" :col 38)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 574)
	       (:desc "      result(1 to l'length - r) := lv(r + 1 to l'length);" :col 35)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 576)
	       (:desc "      result := l srl -r;" :col 6)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 576)
	       (:desc "      result := l srl -r;" :col 16)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 576)
	       (:desc "      result := l srl -r;" :col 23)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 578)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 584)
	       (:desc "  function \"srl\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 584)
	       (:desc "  function \"srl\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 584)
	       (:desc "  function \"srl\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 41)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 584)
	       (:desc "  function \"srl\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 45)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 585)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 587)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 587)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 587)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 588)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => '0');" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 588)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => '0');" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 588)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => '0');" :col 46)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 590)
	       (:desc "    if r >= 0 then" :col 7)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 591)
	       (:desc "      result(r + 1 to l'length) := lv(1 to l'length - r);" :col 6)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 591)
	       (:desc "      result(r + 1 to l'length) := lv(1 to l'length - r);" :col 54)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 591)
	       (:desc "      result(r + 1 to l'length) := lv(1 to l'length - r);" :col 43)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 591)
	       (:desc "      result(r + 1 to l'length) := lv(1 to l'length - r);" :col 35)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 593)
	       (:desc "      result := l sll -r;" :col 6)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 593)
	       (:desc "      result := l sll -r;" :col 16)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 593)
	       (:desc "      result := l sll -r;" :col 23)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 595)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 601)
	       (:desc "  function \"rol\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 601)
	       (:desc "  function \"rol\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 601)
	       (:desc "  function \"rol\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 41)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 601)
	       (:desc "  function \"rol\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 45)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 602)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 604)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 604)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 604)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 605)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 605)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 605)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length);" :col 46)
	       ("rm" :file "../files/common/std_logic_1164-body.vhdl" :line 606)
	       (:desc "    constant rm     : INTEGER := r mod l'length;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 606)
	       (:desc "    constant rm     : INTEGER := r mod l'length;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 606)
	       (:desc "    constant rm     : INTEGER := r mod l'length;" :col 33)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 606)
	       (:desc "    constant rm     : INTEGER := r mod l'length;" :col 39)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 608)
	       (:desc "    if r >= 0 then" :col 7)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 609)
	       (:desc "      result(1 to l'length - rm)            := lv(rm + 1 to l'length);" :col 6)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 609)
	       (:desc "      result(1 to l'length - rm)            := lv(rm + 1 to l'length);" :col 60)
	       ("rm" :file "../files/common/std_logic_1164-body.vhdl" :line 609)
	       (:desc "      result(1 to l'length - rm)            := lv(rm + 1 to l'length);" :col 50)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 609)
	       (:desc "      result(1 to l'length - rm)            := lv(rm + 1 to l'length);" :col 47)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 610)
	       (:desc "      result(l'length - rm + 1 to l'length) := lv(1 to rm);" :col 6)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 610)
	       (:desc "      result(l'length - rm + 1 to l'length) := lv(1 to rm);" :col 34)
	       ("rm" :file "../files/common/std_logic_1164-body.vhdl" :line 610)
	       (:desc "      result(l'length - rm + 1 to l'length) := lv(1 to rm);" :col 55)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 610)
	       (:desc "      result(l'length - rm + 1 to l'length) := lv(1 to rm);" :col 47)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 612)
	       (:desc "      result := l ror -r;" :col 6)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 612)
	       (:desc "      result := l ror -r;" :col 16)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 612)
	       (:desc "      result := l ror -r;" :col 23)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 614)
	       (:desc "    return result;" :col 11)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 620)
	       (:desc "  function \"ror\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 620)
	       (:desc "  function \"ror\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 620)
	       (:desc "  function \"ror\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 41)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 620)
	       (:desc "  function \"ror\" (l : STD_ULOGIC_VECTOR; r : INTEGER)" :col 45)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 621)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 623)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 623)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 623)
	       (:desc "    alias lv        : STD_ULOGIC_VECTOR (1 to l'length) is l;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 624)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => '0');" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 624)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => '0');" :col 22)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 624)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to l'length) := (others => '0');" :col 46)
	       ("rm" :file "../files/common/std_logic_1164-body.vhdl" :line 625)
	       (:desc "    constant rm     : INTEGER := r mod l'length;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 625)
	       (:desc "    constant rm     : INTEGER := r mod l'length;" :col 22)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 625)
	       (:desc "    constant rm     : INTEGER := r mod l'length;" :col 33)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 625)
	       (:desc "    constant rm     : INTEGER := r mod l'length;" :col 39)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 627)
	       (:desc "    if r >= 0 then" :col 7)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 628)
	       (:desc "      result(rm + 1 to l'length) := lv(1 to l'length - rm);" :col 6)
	       ("rm" :file "../files/common/std_logic_1164-body.vhdl" :line 628)
	       (:desc "      result(rm + 1 to l'length) := lv(1 to l'length - rm);" :col 55)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 628)
	       (:desc "      result(rm + 1 to l'length) := lv(1 to l'length - rm);" :col 44)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 628)
	       (:desc "      result(rm + 1 to l'length) := lv(1 to l'length - rm);" :col 36)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 629)
	       (:desc "      result(1 to rm)            := lv(l'length - rm + 1 to l'length);" :col 6)
	       ("rm" :file "../files/common/std_logic_1164-body.vhdl" :line 629)
	       (:desc "      result(1 to rm)            := lv(l'length - rm + 1 to l'length);" :col 50)
	       ("lv" :file "../files/common/std_logic_1164-body.vhdl" :line 629)
	       (:desc "      result(1 to rm)            := lv(l'length - rm + 1 to l'length);" :col 36)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 629)
	       (:desc "      result(1 to rm)            := lv(l'length - rm + 1 to l'length);" :col 60)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 631)
	       (:desc "      result := l rol -r;" :col 6)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 631)
	       (:desc "      result := l rol -r;" :col 16)
	       ("r" :file "../files/common/std_logic_1164-body.vhdl" :line 631)
	       (:desc "      result := l rol -r;" :col 23)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 633)
	       (:desc "    return result;" :col 11)
	       ("logic_x01_table" :file "../files/common/std_logic_1164-body.vhdl" :line 639)
	       (:desc "  type logic_x01_table is array (STD_ULOGIC'low to STD_ULOGIC'high) of X01;" :col 7)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 639)
	       (:desc "  type logic_x01_table is array (STD_ULOGIC'low to STD_ULOGIC'high) of X01;" :col 51)
	       ("X01" :file "../files/common/std_logic_1164-body.vhdl" :line 639)
	       (:desc "  type logic_x01_table is array (STD_ULOGIC'low to STD_ULOGIC'high) of X01;" :col 71)
	       ("logic_x01z_table" :file "../files/common/std_logic_1164-body.vhdl" :line 640)
	       (:desc "  type logic_x01z_table is array (STD_ULOGIC'low to STD_ULOGIC'high) of X01Z;" :col 7)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 640)
	       (:desc "  type logic_x01z_table is array (STD_ULOGIC'low to STD_ULOGIC'high) of X01Z;" :col 52)
	       ("X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 640)
	       (:desc "  type logic_x01z_table is array (STD_ULOGIC'low to STD_ULOGIC'high) of X01Z;" :col 72)
	       ("logic_ux01_table" :file "../files/common/std_logic_1164-body.vhdl" :line 641)
	       (:desc "  type logic_ux01_table is array (STD_ULOGIC'low to STD_ULOGIC'high) of UX01;" :col 7)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 641)
	       (:desc "  type logic_ux01_table is array (STD_ULOGIC'low to STD_ULOGIC'high) of UX01;" :col 52)
	       ("UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 641)
	       (:desc "  type logic_ux01_table is array (STD_ULOGIC'low to STD_ULOGIC'high) of UX01;" :col 72)
	       ("cvt_to_x01" :file "../files/common/std_logic_1164-body.vhdl" :line 653)
	       (:desc "  constant cvt_to_x01 : logic_x01_table := (" :col 11)
	       ("logic_x01_table" :file "../files/common/std_logic_1164-body.vhdl" :line 653)
	       (:desc "  constant cvt_to_x01 : logic_x01_table := (" :col 24)
	       ("cvt_to_x01z" :file "../files/common/std_logic_1164-body.vhdl" :line 676)
	       (:desc "  constant cvt_to_x01z : logic_x01z_table := (" :col 11)
	       ("logic_x01z_table" :file "../files/common/std_logic_1164-body.vhdl" :line 676)
	       (:desc "  constant cvt_to_x01z : logic_x01z_table := (" :col 25)
	       ("cvt_to_ux01" :file "../files/common/std_logic_1164-body.vhdl" :line 699)
	       (:desc "  constant cvt_to_ux01 : logic_ux01_table := (" :col 11)
	       ("logic_ux01_table" :file "../files/common/std_logic_1164-body.vhdl" :line 699)
	       (:desc "  constant cvt_to_ux01 : logic_ux01_table := (" :col 25)
	       ("To_bit" :file "../files/common/std_logic_1164-body.vhdl" :line 714)
	       (:desc "  function To_bit (s : STD_ULOGIC; xmap : BIT := '0') return BIT is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 714)
	       (:desc "  function To_bit (s : STD_ULOGIC; xmap : BIT := '0') return BIT is" :col 19)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 714)
	       (:desc "  function To_bit (s : STD_ULOGIC; xmap : BIT := '0') return BIT is" :col 23)
	       ("xmap" :file "../files/common/std_logic_1164-body.vhdl" :line 714)
	       (:desc "  function To_bit (s : STD_ULOGIC; xmap : BIT := '0') return BIT is" :col 35)
	       ("BIT" :file "../files/common/std_logic_1164-body.vhdl" :line 714)
	       (:desc "  function To_bit (s : STD_ULOGIC; xmap : BIT := '0') return BIT is" :col 61)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 716)
	       (:desc "    case s is" :col 9)
	       ("xmap" :file "../files/common/std_logic_1164-body.vhdl" :line 719)
	       (:desc "      when others    => return xmap;" :col 31)
	       ("To_bit" :file "../files/common/std_logic_1164-body.vhdl" :line 721)
	       (:desc "  end function To_bit;" :col 15)
	       ("To_bitvector" :file "../files/common/std_logic_1164-body.vhdl" :line 723)
	       (:desc "  function To_bitvector (s : STD_ULOGIC_VECTOR; xmap : BIT := '0')" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 723)
	       (:desc "  function To_bitvector (s : STD_ULOGIC_VECTOR; xmap : BIT := '0')" :col 25)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 723)
	       (:desc "  function To_bitvector (s : STD_ULOGIC_VECTOR; xmap : BIT := '0')" :col 29)
	       ("xmap" :file "../files/common/std_logic_1164-body.vhdl" :line 723)
	       (:desc "  function To_bitvector (s : STD_ULOGIC_VECTOR; xmap : BIT := '0')" :col 48)
	       ("BIT" :file "../files/common/std_logic_1164-body.vhdl" :line 723)
	       (:desc "  function To_bitvector (s : STD_ULOGIC_VECTOR; xmap : BIT := '0')" :col 55)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 724)
	       (:desc "    return BIT_VECTOR" :col 11)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 726)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (s'length-1 downto 0) is s;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 726)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (s'length-1 downto 0) is s;" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 726)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (s'length-1 downto 0) is s;" :col 65)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 727)
	       (:desc "    variable result : BIT_VECTOR (s'length-1 downto 0);" :col 13)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 727)
	       (:desc "    variable result : BIT_VECTOR (s'length-1 downto 0);" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 727)
	       (:desc "    variable result : BIT_VECTOR (s'length-1 downto 0);" :col 34)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 729)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 729)
	       (:desc "    for i in result'range loop" :col 13)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 730)
	       (:desc "      case sv(i) is" :col 11)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 730)
	       (:desc "      case sv(i) is" :col 14)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 731)
	       (:desc "        when '0' | 'L' => result(i) := '0';" :col 26)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 731)
	       (:desc "        when '0' | 'L' => result(i) := '0';" :col 33)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 732)
	       (:desc "        when '1' | 'H' => result(i) := '1';" :col 26)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 732)
	       (:desc "        when '1' | 'H' => result(i) := '1';" :col 33)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 733)
	       (:desc "        when others    => result(i) := xmap;" :col 26)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 733)
	       (:desc "        when others    => result(i) := xmap;" :col 33)
	       ("xmap" :file "../files/common/std_logic_1164-body.vhdl" :line 733)
	       (:desc "        when others    => result(i) := xmap;" :col 39)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 736)
	       (:desc "    return result;" :col 11)
	       ("To_bitvector" :file "../files/common/std_logic_1164-body.vhdl" :line 737)
	       (:desc "  end function To_bitvector;" :col 15)
	       ("To_StdULogic" :file "../files/common/std_logic_1164-body.vhdl" :line 739)
	       (:desc "  function To_StdULogic (b : BIT) return STD_ULOGIC is" :col 11)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 739)
	       (:desc "  function To_StdULogic (b : BIT) return STD_ULOGIC is" :col 25)
	       ("BIT" :file "../files/common/std_logic_1164-body.vhdl" :line 739)
	       (:desc "  function To_StdULogic (b : BIT) return STD_ULOGIC is" :col 29)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 739)
	       (:desc "  function To_StdULogic (b : BIT) return STD_ULOGIC is" :col 41)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 741)
	       (:desc "    case b is" :col 9)
	       ("To_StdULogic" :file "../files/common/std_logic_1164-body.vhdl" :line 745)
	       (:desc "  end function To_StdULogic;" :col 15)
	       ("To_StdLogicVector" :file "../files/common/std_logic_1164-body.vhdl" :line 747)
	       (:desc "  function To_StdLogicVector (b : BIT_VECTOR)" :col 11)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 747)
	       (:desc "  function To_StdLogicVector (b : BIT_VECTOR)" :col 30)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 747)
	       (:desc "  function To_StdLogicVector (b : BIT_VECTOR)" :col 34)
	       ("STD_LOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 748)
	       (:desc "    return STD_LOGIC_VECTOR" :col 11)
	       ("bv" :file "../files/common/std_logic_1164-body.vhdl" :line 750)
	       (:desc "    alias bv        : BIT_VECTOR (b'length-1 downto 0) is b;" :col 10)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 750)
	       (:desc "    alias bv        : BIT_VECTOR (b'length-1 downto 0) is b;" :col 22)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 750)
	       (:desc "    alias bv        : BIT_VECTOR (b'length-1 downto 0) is b;" :col 58)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 751)
	       (:desc "    variable result : STD_LOGIC_VECTOR (b'length-1 downto 0);" :col 13)
	       ("STD_LOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 751)
	       (:desc "    variable result : STD_LOGIC_VECTOR (b'length-1 downto 0);" :col 22)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 751)
	       (:desc "    variable result : STD_LOGIC_VECTOR (b'length-1 downto 0);" :col 40)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 753)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 753)
	       (:desc "    for i in result'range loop" :col 13)
	       ("bv" :file "../files/common/std_logic_1164-body.vhdl" :line 754)
	       (:desc "      case bv(i) is" :col 11)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 754)
	       (:desc "      case bv(i) is" :col 14)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 755)
	       (:desc "        when '0' => result(i) := '0';" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 755)
	       (:desc "        when '0' => result(i) := '0';" :col 27)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 756)
	       (:desc "        when '1' => result(i) := '1';" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 756)
	       (:desc "        when '1' => result(i) := '1';" :col 27)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 759)
	       (:desc "    return result;" :col 11)
	       ("To_StdLogicVector" :file "../files/common/std_logic_1164-body.vhdl" :line 760)
	       (:desc "  end function To_StdLogicVector;" :col 15)
	       ("To_StdLogicVector" :file "../files/common/std_logic_1164-body.vhdl" :line 762)
	       (:desc "  function To_StdLogicVector (s : STD_ULOGIC_VECTOR)" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 762)
	       (:desc "  function To_StdLogicVector (s : STD_ULOGIC_VECTOR)" :col 30)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 762)
	       (:desc "  function To_StdLogicVector (s : STD_ULOGIC_VECTOR)" :col 34)
	       ("STD_LOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 763)
	       (:desc "    return STD_LOGIC_VECTOR" :col 11)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 765)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (s'length-1 downto 0) is s;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 765)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (s'length-1 downto 0) is s;" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 765)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (s'length-1 downto 0) is s;" :col 65)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 766)
	       (:desc "    variable result : STD_LOGIC_VECTOR (s'length-1 downto 0);" :col 13)
	       ("STD_LOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 766)
	       (:desc "    variable result : STD_LOGIC_VECTOR (s'length-1 downto 0);" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 766)
	       (:desc "    variable result : STD_LOGIC_VECTOR (s'length-1 downto 0);" :col 40)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 768)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 768)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 769)
	       (:desc "      result(i) := sv(i);" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 769)
	       (:desc "      result(i) := sv(i);" :col 22)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 769)
	       (:desc "      result(i) := sv(i);" :col 19)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 771)
	       (:desc "    return result;" :col 11)
	       ("To_StdLogicVector" :file "../files/common/std_logic_1164-body.vhdl" :line 772)
	       (:desc "  end function To_StdLogicVector;" :col 15)
	       ("To_StdULogicVector" :file "../files/common/std_logic_1164-body.vhdl" :line 774)
	       (:desc "  function To_StdULogicVector (b : BIT_VECTOR)" :col 11)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 774)
	       (:desc "  function To_StdULogicVector (b : BIT_VECTOR)" :col 31)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 774)
	       (:desc "  function To_StdULogicVector (b : BIT_VECTOR)" :col 35)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 775)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("bv" :file "../files/common/std_logic_1164-body.vhdl" :line 777)
	       (:desc "    alias bv        : BIT_VECTOR (b'length-1 downto 0) is b;" :col 10)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 777)
	       (:desc "    alias bv        : BIT_VECTOR (b'length-1 downto 0) is b;" :col 22)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 777)
	       (:desc "    alias bv        : BIT_VECTOR (b'length-1 downto 0) is b;" :col 58)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 778)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (b'length-1 downto 0);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 778)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (b'length-1 downto 0);" :col 22)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 778)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (b'length-1 downto 0);" :col 41)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 780)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 780)
	       (:desc "    for i in result'range loop" :col 13)
	       ("bv" :file "../files/common/std_logic_1164-body.vhdl" :line 781)
	       (:desc "      case bv(i) is" :col 11)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 781)
	       (:desc "      case bv(i) is" :col 14)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 782)
	       (:desc "        when '0' => result(i) := '0';" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 782)
	       (:desc "        when '0' => result(i) := '0';" :col 27)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 783)
	       (:desc "        when '1' => result(i) := '1';" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 783)
	       (:desc "        when '1' => result(i) := '1';" :col 27)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 786)
	       (:desc "    return result;" :col 11)
	       ("To_StdULogicVector" :file "../files/common/std_logic_1164-body.vhdl" :line 787)
	       (:desc "  end function To_StdULogicVector;" :col 15)
	       ("To_StdULogicVector" :file "../files/common/std_logic_1164-body.vhdl" :line 789)
	       (:desc "  function To_StdULogicVector (s : STD_LOGIC_VECTOR)" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 789)
	       (:desc "  function To_StdULogicVector (s : STD_LOGIC_VECTOR)" :col 31)
	       ("STD_LOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 789)
	       (:desc "  function To_StdULogicVector (s : STD_LOGIC_VECTOR)" :col 35)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 790)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 792)
	       (:desc "    alias sv        : STD_LOGIC_VECTOR (s'length-1 downto 0) is s;" :col 10)
	       ("STD_LOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 792)
	       (:desc "    alias sv        : STD_LOGIC_VECTOR (s'length-1 downto 0) is s;" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 792)
	       (:desc "    alias sv        : STD_LOGIC_VECTOR (s'length-1 downto 0) is s;" :col 64)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 793)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (s'length-1 downto 0);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 793)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (s'length-1 downto 0);" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 793)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (s'length-1 downto 0);" :col 41)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 795)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 795)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 796)
	       (:desc "      result(i) := sv(i);" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 796)
	       (:desc "      result(i) := sv(i);" :col 22)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 796)
	       (:desc "      result(i) := sv(i);" :col 19)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 798)
	       (:desc "    return result;" :col 11)
	       ("To_StdULogicVector" :file "../files/common/std_logic_1164-body.vhdl" :line 799)
	       (:desc "  end function To_StdULogicVector;" :col 15)
	       ("TO_01" :file "../files/common/std_logic_1164-body.vhdl" :line 806)
	       (:desc "  function TO_01 (s : STD_ULOGIC_VECTOR; xmap : STD_ULOGIC := '0')" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 806)
	       (:desc "  function TO_01 (s : STD_ULOGIC_VECTOR; xmap : STD_ULOGIC := '0')" :col 18)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 806)
	       (:desc "  function TO_01 (s : STD_ULOGIC_VECTOR; xmap : STD_ULOGIC := '0')" :col 22)
	       ("xmap" :file "../files/common/std_logic_1164-body.vhdl" :line 806)
	       (:desc "  function TO_01 (s : STD_ULOGIC_VECTOR; xmap : STD_ULOGIC := '0')" :col 41)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 806)
	       (:desc "  function TO_01 (s : STD_ULOGIC_VECTOR; xmap : STD_ULOGIC := '0')" :col 48)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 807)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 809)
	       (:desc "    variable RESULT      : STD_ULOGIC_VECTOR(s'length-1 downto 0);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 809)
	       (:desc "    variable RESULT      : STD_ULOGIC_VECTOR(s'length-1 downto 0);" :col 27)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 809)
	       (:desc "    variable RESULT      : STD_ULOGIC_VECTOR(s'length-1 downto 0);" :col 45)
	       ("BAD_ELEMENT" :file "../files/common/std_logic_1164-body.vhdl" :line 810)
	       (:desc "    variable BAD_ELEMENT : BOOLEAN := false;" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 810)
	       (:desc "    variable BAD_ELEMENT : BOOLEAN := false;" :col 27)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 810)
	       (:desc "    variable BAD_ELEMENT : BOOLEAN := false;" :col 38)
	       ("XS" :file "../files/common/std_logic_1164-body.vhdl" :line 811)
	       (:desc "    alias XS             : STD_ULOGIC_VECTOR(s'length-1 downto 0) is s;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 811)
	       (:desc "    alias XS             : STD_ULOGIC_VECTOR(s'length-1 downto 0) is s;" :col 27)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 811)
	       (:desc "    alias XS             : STD_ULOGIC_VECTOR(s'length-1 downto 0) is s;" :col 69)
	       ("I" :file "../files/common/std_logic_1164-body.vhdl" :line 813)
	       (:desc "    for I in RESULT'range loop" :col 8)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 813)
	       (:desc "    for I in RESULT'range loop" :col 13)
	       ("XS" :file "../files/common/std_logic_1164-body.vhdl" :line 814)
	       (:desc "      case XS(I) is" :col 11)
	       ("I" :file "../files/common/std_logic_1164-body.vhdl" :line 814)
	       (:desc "      case XS(I) is" :col 14)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 815)
	       (:desc "        when '0' | 'L' => RESULT(I)   := '0';" :col 26)
	       ("I" :file "../files/common/std_logic_1164-body.vhdl" :line 815)
	       (:desc "        when '0' | 'L' => RESULT(I)   := '0';" :col 33)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 816)
	       (:desc "        when '1' | 'H' => RESULT(I)   := '1';" :col 26)
	       ("I" :file "../files/common/std_logic_1164-body.vhdl" :line 816)
	       (:desc "        when '1' | 'H' => RESULT(I)   := '1';" :col 33)
	       ("BAD_ELEMENT" :file "../files/common/std_logic_1164-body.vhdl" :line 817)
	       (:desc "        when others    => BAD_ELEMENT := true;" :col 26)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 817)
	       (:desc "        when others    => BAD_ELEMENT := true;" :col 41)
	       ("BAD_ELEMENT" :file "../files/common/std_logic_1164-body.vhdl" :line 820)
	       (:desc "    if BAD_ELEMENT then" :col 7)
	       ("I" :file "../files/common/std_logic_1164-body.vhdl" :line 821)
	       (:desc "      for I in RESULT'range loop" :col 10)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 821)
	       (:desc "      for I in RESULT'range loop" :col 15)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 822)
	       (:desc "        RESULT(I) := xmap;              -- standard fixup" :col 8)
	       ("I" :file "../files/common/std_logic_1164-body.vhdl" :line 822)
	       (:desc "        RESULT(I) := xmap;              -- standard fixup" :col 15)
	       ("xmap" :file "../files/common/std_logic_1164-body.vhdl" :line 822)
	       (:desc "        RESULT(I) := xmap;              -- standard fixup" :col 21)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 825)
	       (:desc "    return RESULT;" :col 11)
	       ("TO_01" :file "../files/common/std_logic_1164-body.vhdl" :line 826)
	       (:desc "  end function TO_01;" :col 15)
	       ("TO_01" :file "../files/common/std_logic_1164-body.vhdl" :line 828)
	       (:desc "  function TO_01 (s : STD_ULOGIC; xmap : STD_ULOGIC := '0') return STD_ULOGIC is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 828)
	       (:desc "  function TO_01 (s : STD_ULOGIC; xmap : STD_ULOGIC := '0') return STD_ULOGIC is" :col 18)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 828)
	       (:desc "  function TO_01 (s : STD_ULOGIC; xmap : STD_ULOGIC := '0') return STD_ULOGIC is" :col 67)
	       ("xmap" :file "../files/common/std_logic_1164-body.vhdl" :line 828)
	       (:desc "  function TO_01 (s : STD_ULOGIC; xmap : STD_ULOGIC := '0') return STD_ULOGIC is" :col 34)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 830)
	       (:desc "    case s is" :col 9)
	       ("xmap" :file "../files/common/std_logic_1164-body.vhdl" :line 833)
	       (:desc "      when others    => return xmap;" :col 31)
	       ("TO_01" :file "../files/common/std_logic_1164-body.vhdl" :line 835)
	       (:desc "  end function TO_01;" :col 15)
	       ("TO_01" :file "../files/common/std_logic_1164-body.vhdl" :line 837)
	       (:desc "  function TO_01 (s : BIT_VECTOR; xmap : STD_ULOGIC := '0')" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 837)
	       (:desc "  function TO_01 (s : BIT_VECTOR; xmap : STD_ULOGIC := '0')" :col 18)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 837)
	       (:desc "  function TO_01 (s : BIT_VECTOR; xmap : STD_ULOGIC := '0')" :col 22)
	       ("xmap" :file "../files/common/std_logic_1164-body.vhdl" :line 837)
	       (:desc "  function TO_01 (s : BIT_VECTOR; xmap : STD_ULOGIC := '0')" :col 34)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 837)
	       (:desc "  function TO_01 (s : BIT_VECTOR; xmap : STD_ULOGIC := '0')" :col 41)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 838)
	       (:desc "    return STD_ULOGIC_VECTOR" :col 11)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 840)
	       (:desc "    variable RESULT : STD_ULOGIC_VECTOR(s'length-1 downto 0);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 840)
	       (:desc "    variable RESULT : STD_ULOGIC_VECTOR(s'length-1 downto 0);" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 840)
	       (:desc "    variable RESULT : STD_ULOGIC_VECTOR(s'length-1 downto 0);" :col 40)
	       ("XS" :file "../files/common/std_logic_1164-body.vhdl" :line 841)
	       (:desc "    alias XS        : BIT_VECTOR(s'length-1 downto 0) is s;" :col 10)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 841)
	       (:desc "    alias XS        : BIT_VECTOR(s'length-1 downto 0) is s;" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 841)
	       (:desc "    alias XS        : BIT_VECTOR(s'length-1 downto 0) is s;" :col 57)
	       ("I" :file "../files/common/std_logic_1164-body.vhdl" :line 843)
	       (:desc "    for I in RESULT'range loop" :col 8)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 843)
	       (:desc "    for I in RESULT'range loop" :col 13)
	       ("XS" :file "../files/common/std_logic_1164-body.vhdl" :line 844)
	       (:desc "      case XS(I) is" :col 11)
	       ("I" :file "../files/common/std_logic_1164-body.vhdl" :line 844)
	       (:desc "      case XS(I) is" :col 14)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 845)
	       (:desc "        when '0' => RESULT(I) := '0';" :col 20)
	       ("I" :file "../files/common/std_logic_1164-body.vhdl" :line 845)
	       (:desc "        when '0' => RESULT(I) := '0';" :col 27)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 846)
	       (:desc "        when '1' => RESULT(I) := '1';" :col 20)
	       ("I" :file "../files/common/std_logic_1164-body.vhdl" :line 846)
	       (:desc "        when '1' => RESULT(I) := '1';" :col 27)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 849)
	       (:desc "    return RESULT;" :col 11)
	       ("TO_01" :file "../files/common/std_logic_1164-body.vhdl" :line 850)
	       (:desc "  end function TO_01;" :col 15)
	       ("TO_01" :file "../files/common/std_logic_1164-body.vhdl" :line 852)
	       (:desc "  function TO_01 (s : BIT; xmap : STD_ULOGIC := '0') return STD_ULOGIC is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 852)
	       (:desc "  function TO_01 (s : BIT; xmap : STD_ULOGIC := '0') return STD_ULOGIC is" :col 18)
	       ("BIT" :file "../files/common/std_logic_1164-body.vhdl" :line 852)
	       (:desc "  function TO_01 (s : BIT; xmap : STD_ULOGIC := '0') return STD_ULOGIC is" :col 22)
	       ("xmap" :file "../files/common/std_logic_1164-body.vhdl" :line 852)
	       (:desc "  function TO_01 (s : BIT; xmap : STD_ULOGIC := '0') return STD_ULOGIC is" :col 27)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 852)
	       (:desc "  function TO_01 (s : BIT; xmap : STD_ULOGIC := '0') return STD_ULOGIC is" :col 60)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 854)
	       (:desc "    case s is" :col 9)
	       ("TO_01" :file "../files/common/std_logic_1164-body.vhdl" :line 858)
	       (:desc "  end function TO_01;" :col 15)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 862)
	       (:desc "  function To_X01 (s : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 862)
	       (:desc "  function To_X01 (s : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 19)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 862)
	       (:desc "  function To_X01 (s : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 49)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 863)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (1 to s'length) is s;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 863)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (1 to s'length) is s;" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 863)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (1 to s'length) is s;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 864)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to s'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 864)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to s'length);" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 864)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to s'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 866)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 866)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 867)
	       (:desc "      result(i) := cvt_to_x01 (sv(i));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 867)
	       (:desc "      result(i) := cvt_to_x01 (sv(i));" :col 34)
	       ("cvt_to_x01" :file "../files/common/std_logic_1164-body.vhdl" :line 867)
	       (:desc "      result(i) := cvt_to_x01 (sv(i));" :col 19)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 867)
	       (:desc "      result(i) := cvt_to_x01 (sv(i));" :col 31)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 869)
	       (:desc "    return result;" :col 11)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 870)
	       (:desc "  end function To_X01;" :col 15)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 872)
	       (:desc "  function To_X01 (s : STD_ULOGIC) return X01 is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 872)
	       (:desc "  function To_X01 (s : STD_ULOGIC) return X01 is" :col 19)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 872)
	       (:desc "  function To_X01 (s : STD_ULOGIC) return X01 is" :col 23)
	       ("X01" :file "../files/common/std_logic_1164-body.vhdl" :line 872)
	       (:desc "  function To_X01 (s : STD_ULOGIC) return X01 is" :col 42)
	       ("cvt_to_x01" :file "../files/common/std_logic_1164-body.vhdl" :line 874)
	       (:desc "    return (cvt_to_x01(s));" :col 12)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 874)
	       (:desc "    return (cvt_to_x01(s));" :col 23)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 875)
	       (:desc "  end function To_X01;" :col 15)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 877)
	       (:desc "  function To_X01 (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 11)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 877)
	       (:desc "  function To_X01 (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 19)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 877)
	       (:desc "  function To_X01 (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 23)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 877)
	       (:desc "  function To_X01 (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 42)
	       ("bv" :file "../files/common/std_logic_1164-body.vhdl" :line 878)
	       (:desc "    alias bv        : BIT_VECTOR (1 to b'length) is b;" :col 10)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 878)
	       (:desc "    alias bv        : BIT_VECTOR (1 to b'length) is b;" :col 22)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 878)
	       (:desc "    alias bv        : BIT_VECTOR (1 to b'length) is b;" :col 52)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 879)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to b'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 879)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to b'length);" :col 22)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 879)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to b'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 881)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 881)
	       (:desc "    for i in result'range loop" :col 13)
	       ("bv" :file "../files/common/std_logic_1164-body.vhdl" :line 882)
	       (:desc "      case bv(i) is" :col 11)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 882)
	       (:desc "      case bv(i) is" :col 14)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 883)
	       (:desc "        when '0' => result(i) := '0';" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 883)
	       (:desc "        when '0' => result(i) := '0';" :col 27)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 884)
	       (:desc "        when '1' => result(i) := '1';" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 884)
	       (:desc "        when '1' => result(i) := '1';" :col 27)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 887)
	       (:desc "    return result;" :col 11)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 888)
	       (:desc "  end function To_X01;" :col 15)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 890)
	       (:desc "  function To_X01 (b : BIT) return X01 is" :col 11)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 890)
	       (:desc "  function To_X01 (b : BIT) return X01 is" :col 19)
	       ("BIT" :file "../files/common/std_logic_1164-body.vhdl" :line 890)
	       (:desc "  function To_X01 (b : BIT) return X01 is" :col 23)
	       ("X01" :file "../files/common/std_logic_1164-body.vhdl" :line 890)
	       (:desc "  function To_X01 (b : BIT) return X01 is" :col 35)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 892)
	       (:desc "    case b is" :col 9)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 896)
	       (:desc "  end function To_X01;" :col 15)
	       ("To_X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 900)
	       (:desc "  function To_X01Z (s : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 900)
	       (:desc "  function To_X01Z (s : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 20)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 900)
	       (:desc "  function To_X01Z (s : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 50)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 901)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (1 to s'length) is s;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 901)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (1 to s'length) is s;" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 901)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (1 to s'length) is s;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 902)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to s'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 902)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to s'length);" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 902)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to s'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 904)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 904)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 905)
	       (:desc "      result(i) := cvt_to_x01z (sv(i));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 905)
	       (:desc "      result(i) := cvt_to_x01z (sv(i));" :col 35)
	       ("cvt_to_x01z" :file "../files/common/std_logic_1164-body.vhdl" :line 905)
	       (:desc "      result(i) := cvt_to_x01z (sv(i));" :col 19)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 905)
	       (:desc "      result(i) := cvt_to_x01z (sv(i));" :col 32)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 907)
	       (:desc "    return result;" :col 11)
	       ("To_X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 908)
	       (:desc "  end function To_X01Z;" :col 15)
	       ("To_X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 910)
	       (:desc "  function To_X01Z (s : STD_ULOGIC) return X01Z is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 910)
	       (:desc "  function To_X01Z (s : STD_ULOGIC) return X01Z is" :col 20)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 910)
	       (:desc "  function To_X01Z (s : STD_ULOGIC) return X01Z is" :col 24)
	       ("X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 910)
	       (:desc "  function To_X01Z (s : STD_ULOGIC) return X01Z is" :col 43)
	       ("cvt_to_x01z" :file "../files/common/std_logic_1164-body.vhdl" :line 912)
	       (:desc "    return (cvt_to_x01z(s));" :col 12)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 912)
	       (:desc "    return (cvt_to_x01z(s));" :col 24)
	       ("To_X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 913)
	       (:desc "  end function To_X01Z;" :col 15)
	       ("To_X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 915)
	       (:desc "  function To_X01Z (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 11)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 915)
	       (:desc "  function To_X01Z (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 20)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 915)
	       (:desc "  function To_X01Z (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 24)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 915)
	       (:desc "  function To_X01Z (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 43)
	       ("bv" :file "../files/common/std_logic_1164-body.vhdl" :line 916)
	       (:desc "    alias bv        : BIT_VECTOR (1 to b'length) is b;" :col 10)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 916)
	       (:desc "    alias bv        : BIT_VECTOR (1 to b'length) is b;" :col 22)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 916)
	       (:desc "    alias bv        : BIT_VECTOR (1 to b'length) is b;" :col 52)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 917)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to b'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 917)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to b'length);" :col 22)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 917)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to b'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 919)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 919)
	       (:desc "    for i in result'range loop" :col 13)
	       ("bv" :file "../files/common/std_logic_1164-body.vhdl" :line 920)
	       (:desc "      case bv(i) is" :col 11)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 920)
	       (:desc "      case bv(i) is" :col 14)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 921)
	       (:desc "        when '0' => result(i) := '0';" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 921)
	       (:desc "        when '0' => result(i) := '0';" :col 27)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 922)
	       (:desc "        when '1' => result(i) := '1';" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 922)
	       (:desc "        when '1' => result(i) := '1';" :col 27)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 925)
	       (:desc "    return result;" :col 11)
	       ("To_X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 926)
	       (:desc "  end function To_X01Z;" :col 15)
	       ("To_X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 928)
	       (:desc "  function To_X01Z (b : BIT) return X01Z is" :col 11)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 928)
	       (:desc "  function To_X01Z (b : BIT) return X01Z is" :col 20)
	       ("BIT" :file "../files/common/std_logic_1164-body.vhdl" :line 928)
	       (:desc "  function To_X01Z (b : BIT) return X01Z is" :col 24)
	       ("X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 928)
	       (:desc "  function To_X01Z (b : BIT) return X01Z is" :col 36)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 930)
	       (:desc "    case b is" :col 9)
	       ("To_X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 934)
	       (:desc "  end function To_X01Z;" :col 15)
	       ("To_UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 938)
	       (:desc "  function To_UX01 (s : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 938)
	       (:desc "  function To_UX01 (s : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 20)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 938)
	       (:desc "  function To_UX01 (s : STD_ULOGIC_VECTOR) return STD_ULOGIC_VECTOR is" :col 50)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 939)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (1 to s'length) is s;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 939)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (1 to s'length) is s;" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 939)
	       (:desc "    alias sv        : STD_ULOGIC_VECTOR (1 to s'length) is s;" :col 59)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 940)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to s'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 940)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to s'length);" :col 22)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 940)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to s'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 942)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 942)
	       (:desc "    for i in result'range loop" :col 13)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 943)
	       (:desc "      result(i) := cvt_to_ux01 (sv(i));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 943)
	       (:desc "      result(i) := cvt_to_ux01 (sv(i));" :col 35)
	       ("cvt_to_ux01" :file "../files/common/std_logic_1164-body.vhdl" :line 943)
	       (:desc "      result(i) := cvt_to_ux01 (sv(i));" :col 19)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 943)
	       (:desc "      result(i) := cvt_to_ux01 (sv(i));" :col 32)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 945)
	       (:desc "    return result;" :col 11)
	       ("To_UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 946)
	       (:desc "  end function To_UX01;" :col 15)
	       ("To_UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 948)
	       (:desc "  function To_UX01 (s : STD_ULOGIC) return UX01 is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 948)
	       (:desc "  function To_UX01 (s : STD_ULOGIC) return UX01 is" :col 20)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 948)
	       (:desc "  function To_UX01 (s : STD_ULOGIC) return UX01 is" :col 24)
	       ("UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 948)
	       (:desc "  function To_UX01 (s : STD_ULOGIC) return UX01 is" :col 43)
	       ("cvt_to_ux01" :file "../files/common/std_logic_1164-body.vhdl" :line 950)
	       (:desc "    return (cvt_to_ux01(s));" :col 12)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 950)
	       (:desc "    return (cvt_to_ux01(s));" :col 24)
	       ("To_UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 951)
	       (:desc "  end function To_UX01;" :col 15)
	       ("To_UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 953)
	       (:desc "  function To_UX01 (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 11)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 953)
	       (:desc "  function To_UX01 (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 20)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 953)
	       (:desc "  function To_UX01 (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 24)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 953)
	       (:desc "  function To_UX01 (b : BIT_VECTOR) return STD_ULOGIC_VECTOR is" :col 43)
	       ("bv" :file "../files/common/std_logic_1164-body.vhdl" :line 954)
	       (:desc "    alias bv        : BIT_VECTOR (1 to b'length) is b;" :col 10)
	       ("BIT_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 954)
	       (:desc "    alias bv        : BIT_VECTOR (1 to b'length) is b;" :col 22)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 954)
	       (:desc "    alias bv        : BIT_VECTOR (1 to b'length) is b;" :col 52)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 955)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to b'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 955)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to b'length);" :col 22)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 955)
	       (:desc "    variable result : STD_ULOGIC_VECTOR (1 to b'length);" :col 46)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 957)
	       (:desc "    for i in result'range loop" :col 8)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 957)
	       (:desc "    for i in result'range loop" :col 13)
	       ("bv" :file "../files/common/std_logic_1164-body.vhdl" :line 958)
	       (:desc "      case bv(i) is" :col 11)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 958)
	       (:desc "      case bv(i) is" :col 14)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 959)
	       (:desc "        when '0' => result(i) := '0';" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 959)
	       (:desc "        when '0' => result(i) := '0';" :col 27)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 960)
	       (:desc "        when '1' => result(i) := '1';" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 960)
	       (:desc "        when '1' => result(i) := '1';" :col 27)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 963)
	       (:desc "    return result;" :col 11)
	       ("To_UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 964)
	       (:desc "  end function To_UX01;" :col 15)
	       ("To_UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 966)
	       (:desc "  function To_UX01 (b : BIT) return UX01 is" :col 11)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 966)
	       (:desc "  function To_UX01 (b : BIT) return UX01 is" :col 20)
	       ("BIT" :file "../files/common/std_logic_1164-body.vhdl" :line 966)
	       (:desc "  function To_UX01 (b : BIT) return UX01 is" :col 24)
	       ("UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 966)
	       (:desc "  function To_UX01 (b : BIT) return UX01 is" :col 36)
	       ("b" :file "../files/common/std_logic_1164-body.vhdl" :line 968)
	       (:desc "    case b is" :col 9)
	       ("To_UX01" :file "../files/common/std_logic_1164-body.vhdl" :line 972)
	       (:desc "  end function To_UX01;" :col 15)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 974)
	       (:desc "  function \"??\" (l : STD_ULOGIC) return BOOLEAN is" :col 17)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 974)
	       (:desc "  function \"??\" (l : STD_ULOGIC) return BOOLEAN is" :col 21)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 974)
	       (:desc "  function \"??\" (l : STD_ULOGIC) return BOOLEAN is" :col 40)
	       ("l" :file "../files/common/std_logic_1164-body.vhdl" :line 976)
	       (:desc "    return l = '1' or l = 'H';" :col 22)
	       ("rising_edge" :file "../files/common/std_logic_1164-body.vhdl" :line 982)
	       (:desc "  function rising_edge (signal s : STD_ULOGIC) return BOOLEAN is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 982)
	       (:desc "  function rising_edge (signal s : STD_ULOGIC) return BOOLEAN is" :col 31)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 982)
	       (:desc "  function rising_edge (signal s : STD_ULOGIC) return BOOLEAN is" :col 35)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 982)
	       (:desc "  function rising_edge (signal s : STD_ULOGIC) return BOOLEAN is" :col 54)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 984)
	       (:desc "    return (s'event and (To_X01(s) = '1') and" :col 32)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 984)
	       (:desc "    return (s'event and (To_X01(s) = '1') and" :col 25)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 985)
	       (:desc "            (To_X01(s'last_value) = '0'));" :col 13)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 985)
	       (:desc "            (To_X01(s'last_value) = '0'));" :col 20)
	       ("rising_edge" :file "../files/common/std_logic_1164-body.vhdl" :line 986)
	       (:desc "  end function rising_edge;" :col 15)
	       ("falling_edge" :file "../files/common/std_logic_1164-body.vhdl" :line 988)
	       (:desc "  function falling_edge (signal s : STD_ULOGIC) return BOOLEAN is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 988)
	       (:desc "  function falling_edge (signal s : STD_ULOGIC) return BOOLEAN is" :col 32)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 988)
	       (:desc "  function falling_edge (signal s : STD_ULOGIC) return BOOLEAN is" :col 36)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 988)
	       (:desc "  function falling_edge (signal s : STD_ULOGIC) return BOOLEAN is" :col 55)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 990)
	       (:desc "    return (s'event and (To_X01(s) = '0') and" :col 32)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 990)
	       (:desc "    return (s'event and (To_X01(s) = '0') and" :col 25)
	       ("To_X01" :file "../files/common/std_logic_1164-body.vhdl" :line 991)
	       (:desc "            (To_X01(s'last_value) = '1'));" :col 13)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 991)
	       (:desc "            (To_X01(s'last_value) = '1'));" :col 20)
	       ("falling_edge" :file "../files/common/std_logic_1164-body.vhdl" :line 992)
	       (:desc "  end function falling_edge;" :col 15)
	       ("Is_X" :file "../files/common/std_logic_1164-body.vhdl" :line 997)
	       (:desc "  function Is_X (s : STD_ULOGIC_VECTOR) return BOOLEAN is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 997)
	       (:desc "  function Is_X (s : STD_ULOGIC_VECTOR) return BOOLEAN is" :col 17)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 997)
	       (:desc "  function Is_X (s : STD_ULOGIC_VECTOR) return BOOLEAN is" :col 21)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 997)
	       (:desc "  function Is_X (s : STD_ULOGIC_VECTOR) return BOOLEAN is" :col 47)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 999)
	       (:desc "    for i in s'range loop" :col 8)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 999)
	       (:desc "    for i in s'range loop" :col 13)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 1000)
	       (:desc "      case s(i) is" :col 11)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1000)
	       (:desc "      case s(i) is" :col 13)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1001)
	       (:desc "        when 'U' | 'X' | 'Z' | 'W' | '-' => return true;" :col 51)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1005)
	       (:desc "    return false;" :col 11)
	       ("Is_X" :file "../files/common/std_logic_1164-body.vhdl" :line 1006)
	       (:desc "  end function Is_X;" :col 15)
	       ("Is_X" :file "../files/common/std_logic_1164-body.vhdl" :line 1008)
	       (:desc "  function Is_X (s : STD_ULOGIC) return BOOLEAN is" :col 11)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 1008)
	       (:desc "  function Is_X (s : STD_ULOGIC) return BOOLEAN is" :col 17)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 1008)
	       (:desc "  function Is_X (s : STD_ULOGIC) return BOOLEAN is" :col 21)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1008)
	       (:desc "  function Is_X (s : STD_ULOGIC) return BOOLEAN is" :col 40)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 1010)
	       (:desc "    case s is" :col 9)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1011)
	       (:desc "      when 'U' | 'X' | 'Z' | 'W' | '-' => return true;" :col 49)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1014)
	       (:desc "    return false;" :col 11)
	       ("Is_X" :file "../files/common/std_logic_1164-body.vhdl" :line 1015)
	       (:desc "  end function Is_X;" :col 15)
	       ("TO_OSTRING" :file "../files/common/std_logic_1164-body.vhdl" :line 1021)
	       (:desc "  function TO_OSTRING (value : STD_ULOGIC_VECTOR) return STRING is" :col 11)
	       ("value" :file "../files/common/std_logic_1164-body.vhdl" :line 1021)
	       (:desc "  function TO_OSTRING (value : STD_ULOGIC_VECTOR) return STRING is" :col 23)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1021)
	       (:desc "  function TO_OSTRING (value : STD_ULOGIC_VECTOR) return STRING is" :col 31)
	       ("STRING" :file "../files/common/std_logic_1164-body.vhdl" :line 1021)
	       (:desc "  function TO_OSTRING (value : STD_ULOGIC_VECTOR) return STRING is" :col 57)
	       ("result_length" :file "../files/common/std_logic_1164-body.vhdl" :line 1022)
	       (:desc "    constant result_length : NATURAL := (value'length+2)/3;" :col 13)
	       ("NATURAL" :file "../files/common/std_logic_1164-body.vhdl" :line 1022)
	       (:desc "    constant result_length : NATURAL := (value'length+2)/3;" :col 29)
	       ("value" :file "../files/common/std_logic_1164-body.vhdl" :line 1022)
	       (:desc "    constant result_length : NATURAL := (value'length+2)/3;" :col 41)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1023)
	       (:desc "    variable pad           : STD_ULOGIC_VECTOR(1 to result_length*3 - value'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1023)
	       (:desc "    variable pad           : STD_ULOGIC_VECTOR(1 to result_length*3 - value'length);" :col 29)
	       ("result_length" :file "../files/common/std_logic_1164-body.vhdl" :line 1023)
	       (:desc "    variable pad           : STD_ULOGIC_VECTOR(1 to result_length*3 - value'length);" :col 52)
	       ("value" :file "../files/common/std_logic_1164-body.vhdl" :line 1023)
	       (:desc "    variable pad           : STD_ULOGIC_VECTOR(1 to result_length*3 - value'length);" :col 70)
	       ("padded_value" :file "../files/common/std_logic_1164-body.vhdl" :line 1024)
	       (:desc "    variable padded_value  : STD_ULOGIC_VECTOR(1 to result_length*3);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1024)
	       (:desc "    variable padded_value  : STD_ULOGIC_VECTOR(1 to result_length*3);" :col 29)
	       ("result_length" :file "../files/common/std_logic_1164-body.vhdl" :line 1024)
	       (:desc "    variable padded_value  : STD_ULOGIC_VECTOR(1 to result_length*3);" :col 52)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1025)
	       (:desc "    variable result        : STRING(1 to result_length);" :col 13)
	       ("STRING" :file "../files/common/std_logic_1164-body.vhdl" :line 1025)
	       (:desc "    variable result        : STRING(1 to result_length);" :col 29)
	       ("result_length" :file "../files/common/std_logic_1164-body.vhdl" :line 1025)
	       (:desc "    variable result        : STRING(1 to result_length);" :col 41)
	       ("tri" :file "../files/common/std_logic_1164-body.vhdl" :line 1026)
	       (:desc "    variable tri           : STD_ULOGIC_VECTOR(1 to 3);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1026)
	       (:desc "    variable tri           : STD_ULOGIC_VECTOR(1 to 3);" :col 29)
	       ("value" :file "../files/common/std_logic_1164-body.vhdl" :line 1028)
	       (:desc "    if value (value'left) = 'Z' then" :col 14)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1029)
	       (:desc "      pad := (others => 'Z');" :col 6)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1031)
	       (:desc "      pad := (others => '0');" :col 6)
	       ("padded_value" :file "../files/common/std_logic_1164-body.vhdl" :line 1033)
	       (:desc "    padded_value := pad & value;" :col 4)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1033)
	       (:desc "    padded_value := pad & value;" :col 20)
	       ("value" :file "../files/common/std_logic_1164-body.vhdl" :line 1033)
	       (:desc "    padded_value := pad & value;" :col 26)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1034)
	       (:desc "    for i in 1 to result_length loop" :col 8)
	       ("result_length" :file "../files/common/std_logic_1164-body.vhdl" :line 1034)
	       (:desc "    for i in 1 to result_length loop" :col 18)
	       ("tri" :file "../files/common/std_logic_1164-body.vhdl" :line 1035)
	       (:desc "      tri := To_X01Z(padded_value(3*i-2 to 3*i));" :col 6)
	       ("To_X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 1035)
	       (:desc "      tri := To_X01Z(padded_value(3*i-2 to 3*i));" :col 13)
	       ("padded_value" :file "../files/common/std_logic_1164-body.vhdl" :line 1035)
	       (:desc "      tri := To_X01Z(padded_value(3*i-2 to 3*i));" :col 21)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1035)
	       (:desc "      tri := To_X01Z(padded_value(3*i-2 to 3*i));" :col 45)
	       ("tri" :file "../files/common/std_logic_1164-body.vhdl" :line 1036)
	       (:desc "      case tri is" :col 11)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1037)
	       (:desc "        when o\"0\"   => result(i) := '0';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1037)
	       (:desc "        when o\"0\"   => result(i) := '0';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1038)
	       (:desc "        when o\"1\"   => result(i) := '1';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1038)
	       (:desc "        when o\"1\"   => result(i) := '1';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1039)
	       (:desc "        when o\"2\"   => result(i) := '2';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1039)
	       (:desc "        when o\"2\"   => result(i) := '2';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1040)
	       (:desc "        when o\"3\"   => result(i) := '3';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1040)
	       (:desc "        when o\"3\"   => result(i) := '3';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1041)
	       (:desc "        when o\"4\"   => result(i) := '4';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1041)
	       (:desc "        when o\"4\"   => result(i) := '4';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1042)
	       (:desc "        when o\"5\"   => result(i) := '5';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1042)
	       (:desc "        when o\"5\"   => result(i) := '5';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1043)
	       (:desc "        when o\"6\"   => result(i) := '6';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1043)
	       (:desc "        when o\"6\"   => result(i) := '6';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1044)
	       (:desc "        when o\"7\"   => result(i) := '7';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1044)
	       (:desc "        when o\"7\"   => result(i) := '7';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1045)
	       (:desc "        when \"ZZZ\"  => result(i) := 'Z';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1045)
	       (:desc "        when \"ZZZ\"  => result(i) := 'Z';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1046)
	       (:desc "        when others => result(i) := 'X';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1046)
	       (:desc "        when others => result(i) := 'X';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1049)
	       (:desc "    return result;" :col 11)
	       ("TO_OSTRING" :file "../files/common/std_logic_1164-body.vhdl" :line 1050)
	       (:desc "  end function TO_OSTRING;" :col 15)
	       ("TO_HSTRING" :file "../files/common/std_logic_1164-body.vhdl" :line 1052)
	       (:desc "  function TO_HSTRING (value : STD_ULOGIC_VECTOR) return STRING is" :col 11)
	       ("value" :file "../files/common/std_logic_1164-body.vhdl" :line 1052)
	       (:desc "  function TO_HSTRING (value : STD_ULOGIC_VECTOR) return STRING is" :col 23)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1052)
	       (:desc "  function TO_HSTRING (value : STD_ULOGIC_VECTOR) return STRING is" :col 31)
	       ("STRING" :file "../files/common/std_logic_1164-body.vhdl" :line 1052)
	       (:desc "  function TO_HSTRING (value : STD_ULOGIC_VECTOR) return STRING is" :col 57)
	       ("result_length" :file "../files/common/std_logic_1164-body.vhdl" :line 1053)
	       (:desc "    constant result_length : NATURAL := (value'length+3)/4;" :col 13)
	       ("NATURAL" :file "../files/common/std_logic_1164-body.vhdl" :line 1053)
	       (:desc "    constant result_length : NATURAL := (value'length+3)/4;" :col 29)
	       ("value" :file "../files/common/std_logic_1164-body.vhdl" :line 1053)
	       (:desc "    constant result_length : NATURAL := (value'length+3)/4;" :col 41)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1054)
	       (:desc "    variable pad           : STD_ULOGIC_VECTOR(1 to result_length*4 - value'length);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1054)
	       (:desc "    variable pad           : STD_ULOGIC_VECTOR(1 to result_length*4 - value'length);" :col 29)
	       ("result_length" :file "../files/common/std_logic_1164-body.vhdl" :line 1054)
	       (:desc "    variable pad           : STD_ULOGIC_VECTOR(1 to result_length*4 - value'length);" :col 52)
	       ("value" :file "../files/common/std_logic_1164-body.vhdl" :line 1054)
	       (:desc "    variable pad           : STD_ULOGIC_VECTOR(1 to result_length*4 - value'length);" :col 70)
	       ("padded_value" :file "../files/common/std_logic_1164-body.vhdl" :line 1055)
	       (:desc "    variable padded_value  : STD_ULOGIC_VECTOR(1 to result_length*4);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1055)
	       (:desc "    variable padded_value  : STD_ULOGIC_VECTOR(1 to result_length*4);" :col 29)
	       ("result_length" :file "../files/common/std_logic_1164-body.vhdl" :line 1055)
	       (:desc "    variable padded_value  : STD_ULOGIC_VECTOR(1 to result_length*4);" :col 52)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1056)
	       (:desc "    variable result        : STRING(1 to result_length);" :col 13)
	       ("STRING" :file "../files/common/std_logic_1164-body.vhdl" :line 1056)
	       (:desc "    variable result        : STRING(1 to result_length);" :col 29)
	       ("result_length" :file "../files/common/std_logic_1164-body.vhdl" :line 1056)
	       (:desc "    variable result        : STRING(1 to result_length);" :col 41)
	       ("quad" :file "../files/common/std_logic_1164-body.vhdl" :line 1057)
	       (:desc "    variable quad          : STD_ULOGIC_VECTOR(1 to 4);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1057)
	       (:desc "    variable quad          : STD_ULOGIC_VECTOR(1 to 4);" :col 29)
	       ("value" :file "../files/common/std_logic_1164-body.vhdl" :line 1059)
	       (:desc "    if value (value'left) = 'Z' then" :col 14)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1060)
	       (:desc "      pad := (others => 'Z');" :col 6)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1062)
	       (:desc "      pad := (others => '0');" :col 6)
	       ("padded_value" :file "../files/common/std_logic_1164-body.vhdl" :line 1064)
	       (:desc "    padded_value := pad & value;" :col 4)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1064)
	       (:desc "    padded_value := pad & value;" :col 20)
	       ("value" :file "../files/common/std_logic_1164-body.vhdl" :line 1064)
	       (:desc "    padded_value := pad & value;" :col 26)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1065)
	       (:desc "    for i in 1 to result_length loop" :col 8)
	       ("result_length" :file "../files/common/std_logic_1164-body.vhdl" :line 1065)
	       (:desc "    for i in 1 to result_length loop" :col 18)
	       ("quad" :file "../files/common/std_logic_1164-body.vhdl" :line 1066)
	       (:desc "      quad := To_X01Z(padded_value(4*i-3 to 4*i));" :col 6)
	       ("To_X01Z" :file "../files/common/std_logic_1164-body.vhdl" :line 1066)
	       (:desc "      quad := To_X01Z(padded_value(4*i-3 to 4*i));" :col 14)
	       ("padded_value" :file "../files/common/std_logic_1164-body.vhdl" :line 1066)
	       (:desc "      quad := To_X01Z(padded_value(4*i-3 to 4*i));" :col 22)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1066)
	       (:desc "      quad := To_X01Z(padded_value(4*i-3 to 4*i));" :col 46)
	       ("quad" :file "../files/common/std_logic_1164-body.vhdl" :line 1067)
	       (:desc "      case quad is" :col 11)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1068)
	       (:desc "        when x\"0\"   => result(i) := '0';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1068)
	       (:desc "        when x\"0\"   => result(i) := '0';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1069)
	       (:desc "        when x\"1\"   => result(i) := '1';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1069)
	       (:desc "        when x\"1\"   => result(i) := '1';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1070)
	       (:desc "        when x\"2\"   => result(i) := '2';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1070)
	       (:desc "        when x\"2\"   => result(i) := '2';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1071)
	       (:desc "        when x\"3\"   => result(i) := '3';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1071)
	       (:desc "        when x\"3\"   => result(i) := '3';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1072)
	       (:desc "        when x\"4\"   => result(i) := '4';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1072)
	       (:desc "        when x\"4\"   => result(i) := '4';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1073)
	       (:desc "        when x\"5\"   => result(i) := '5';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1073)
	       (:desc "        when x\"5\"   => result(i) := '5';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1074)
	       (:desc "        when x\"6\"   => result(i) := '6';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1074)
	       (:desc "        when x\"6\"   => result(i) := '6';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1075)
	       (:desc "        when x\"7\"   => result(i) := '7';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1075)
	       (:desc "        when x\"7\"   => result(i) := '7';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1076)
	       (:desc "        when x\"8\"   => result(i) := '8';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1076)
	       (:desc "        when x\"8\"   => result(i) := '8';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1077)
	       (:desc "        when x\"9\"   => result(i) := '9';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1077)
	       (:desc "        when x\"9\"   => result(i) := '9';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1078)
	       (:desc "        when x\"A\"   => result(i) := 'A';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1078)
	       (:desc "        when x\"A\"   => result(i) := 'A';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1079)
	       (:desc "        when x\"B\"   => result(i) := 'B';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1079)
	       (:desc "        when x\"B\"   => result(i) := 'B';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1080)
	       (:desc "        when x\"C\"   => result(i) := 'C';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1080)
	       (:desc "        when x\"C\"   => result(i) := 'C';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1081)
	       (:desc "        when x\"D\"   => result(i) := 'D';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1081)
	       (:desc "        when x\"D\"   => result(i) := 'D';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1082)
	       (:desc "        when x\"E\"   => result(i) := 'E';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1082)
	       (:desc "        when x\"E\"   => result(i) := 'E';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1083)
	       (:desc "        when x\"F\"   => result(i) := 'F';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1083)
	       (:desc "        when x\"F\"   => result(i) := 'F';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1084)
	       (:desc "        when \"ZZZZ\" => result(i) := 'Z';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1084)
	       (:desc "        when \"ZZZZ\" => result(i) := 'Z';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1085)
	       (:desc "        when others => result(i) := 'X';" :col 23)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1085)
	       (:desc "        when others => result(i) := 'X';" :col 30)
	       ("result" :file "../files/common/std_logic_1164-body.vhdl" :line 1088)
	       (:desc "    return result;" :col 11)
	       ("TO_HSTRING" :file "../files/common/std_logic_1164-body.vhdl" :line 1089)
	       (:desc "  end function TO_HSTRING;" :col 15)
	       ("MVL9plus" :file "../files/common/std_logic_1164-body.vhdl" :line 1093)
	       (:desc "  type MVL9plus is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-', error);" :col 7)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1093)
	       (:desc "  type MVL9plus is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-', error);" :col 65)
	       ("char_indexed_by_MVL9" :file "../files/common/std_logic_1164-body.vhdl" :line 1094)
	       (:desc "  type char_indexed_by_MVL9 is array (STD_ULOGIC) of CHARACTER;" :col 7)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 1094)
	       (:desc "  type char_indexed_by_MVL9 is array (STD_ULOGIC) of CHARACTER;" :col 38)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1094)
	       (:desc "  type char_indexed_by_MVL9 is array (STD_ULOGIC) of CHARACTER;" :col 53)
	       ("MVL9_indexed_by_char" :file "../files/common/std_logic_1164-body.vhdl" :line 1095)
	       (:desc "  type MVL9_indexed_by_char is array (CHARACTER) of STD_ULOGIC;" :col 7)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1095)
	       (:desc "  type MVL9_indexed_by_char is array (CHARACTER) of STD_ULOGIC;" :col 38)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 1095)
	       (:desc "  type MVL9_indexed_by_char is array (CHARACTER) of STD_ULOGIC;" :col 52)
	       ("MVL9plus_indexed_by_char" :file "../files/common/std_logic_1164-body.vhdl" :line 1096)
	       (:desc "  type MVL9plus_indexed_by_char is array (CHARACTER) of MVL9plus;" :col 7)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1096)
	       (:desc "  type MVL9plus_indexed_by_char is array (CHARACTER) of MVL9plus;" :col 42)
	       ("MVL9plus" :file "../files/common/std_logic_1164-body.vhdl" :line 1096)
	       (:desc "  type MVL9plus_indexed_by_char is array (CHARACTER) of MVL9plus;" :col 56)
	       ("MVL9_to_char" :file "../files/common/std_logic_1164-body.vhdl" :line 1097)
	       (:desc "  constant MVL9_to_char : char_indexed_by_MVL9 := \"UX01ZWLH-\";" :col 11)
	       ("char_indexed_by_MVL9" :file "../files/common/std_logic_1164-body.vhdl" :line 1097)
	       (:desc "  constant MVL9_to_char : char_indexed_by_MVL9 := \"UX01ZWLH-\";" :col 26)
	       ("char_to_MVL9" :file "../files/common/std_logic_1164-body.vhdl" :line 1098)
	       (:desc "  constant char_to_MVL9 : MVL9_indexed_by_char :=" :col 11)
	       ("MVL9_indexed_by_char" :file "../files/common/std_logic_1164-body.vhdl" :line 1098)
	       (:desc "  constant char_to_MVL9 : MVL9_indexed_by_char :=" :col 26)
	       ("char_to_MVL9plus" :file "../files/common/std_logic_1164-body.vhdl" :line 1101)
	       (:desc "  constant char_to_MVL9plus : MVL9plus_indexed_by_char :=" :col 11)
	       ("MVL9plus_indexed_by_char" :file "../files/common/std_logic_1164-body.vhdl" :line 1101)
	       (:desc "  constant char_to_MVL9plus : MVL9plus_indexed_by_char :=" :col 30)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1103)
	       (:desc "     'W' => 'W', 'L' => 'L', 'H' => 'H', '-' => '-', others => error);" :col 63)
	       ("NBSP" :file "../files/common/std_logic_1164-body.vhdl" :line 1105)
	       (:desc "  constant NBSP : CHARACTER := CHARACTER'val(160);  -- space character" :col 11)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1105)
	       (:desc "  constant NBSP : CHARACTER := CHARACTER'val(160);  -- space character" :col 31)
	       ("skip_whitespace" :file "../files/common/std_logic_1164-body.vhdl" :line 1108)
	       (:desc "  procedure skip_whitespace (" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1109)
	       (:desc "    L : inout LINE) is" :col 4)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1109)
	       (:desc "    L : inout LINE) is" :col 14)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1110)
	       (:desc "    variable c : CHARACTER;" :col 13)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1110)
	       (:desc "    variable c : CHARACTER;" :col 17)
	       ("left" :file "../files/common/std_logic_1164-body.vhdl" :line 1111)
	       (:desc "    variable left : positive;" :col 13)
	       ("positive" :file "../files/common/std_logic_1164-body.vhdl" :line 1111)
	       (:desc "    variable left : positive;" :col 20)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1113)
	       (:desc "    while L /= null and L.all'length /= 0 loop" :col 24)
	       ("left" :file "../files/common/std_logic_1164-body.vhdl" :line 1114)
	       (:desc "      left := L.all'left;" :col 6)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1114)
	       (:desc "      left := L.all'left;" :col 14)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1115)
	       (:desc "      c := L.all(left);" :col 6)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1115)
	       (:desc "      c := L.all(left);" :col 11)
	       ("left" :file "../files/common/std_logic_1164-body.vhdl" :line 1115)
	       (:desc "      c := L.all(left);" :col 17)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1116)
	       (:desc "      if (c = ' ' or c = NBSP or c = HT) then" :col 33)
	       ("NBSP" :file "../files/common/std_logic_1164-body.vhdl" :line 1116)
	       (:desc "      if (c = ' ' or c = NBSP or c = HT) then" :col 25)
	       ("HT" :file "../files/common/std_logic_1164-body.vhdl" :line 1116)
	       (:desc "      if (c = ' ' or c = NBSP or c = HT) then" :col 37)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1117)
	       (:desc "        read (L, c);" :col 8)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1117)
	       (:desc "        read (L, c);" :col 14)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1117)
	       (:desc "        read (L, c);" :col 17)
	       ("skip_whitespace" :file "../files/common/std_logic_1164-body.vhdl" :line 1122)
	       (:desc "  end procedure skip_whitespace;" :col 16)
	       ("READ" :file "../files/common/std_logic_1164-body.vhdl" :line 1124)
	       (:desc "  procedure READ (L    : inout LINE; VALUE : out STD_ULOGIC;" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1124)
	       (:desc "  procedure READ (L    : inout LINE; VALUE : out STD_ULOGIC;" :col 18)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1124)
	       (:desc "  procedure READ (L    : inout LINE; VALUE : out STD_ULOGIC;" :col 31)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1124)
	       (:desc "  procedure READ (L    : inout LINE; VALUE : out STD_ULOGIC;" :col 37)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 1124)
	       (:desc "  procedure READ (L    : inout LINE; VALUE : out STD_ULOGIC;" :col 49)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1125)
	       (:desc "                  GOOD : out   BOOLEAN) is" :col 18)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1125)
	       (:desc "                  GOOD : out   BOOLEAN) is" :col 31)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1126)
	       (:desc "    variable c      : CHARACTER;" :col 13)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1126)
	       (:desc "    variable c      : CHARACTER;" :col 22)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1127)
	       (:desc "    variable readOk : BOOLEAN;" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1127)
	       (:desc "    variable readOk : BOOLEAN;" :col 22)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1129)
	       (:desc "    VALUE := 'U';                       -- initialize to a \"U\"" :col 4)
	       ("skip_whitespace" :file "../files/common/std_logic_1164-body.vhdl" :line 1130)
	       (:desc "    skip_whitespace (L);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1130)
	       (:desc "    skip_whitespace (L);" :col 21)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1131)
	       (:desc "    read (L, c, readOk);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1131)
	       (:desc "    read (L, c, readOk);" :col 10)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1131)
	       (:desc "    read (L, c, readOk);" :col 13)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1131)
	       (:desc "    read (L, c, readOk);" :col 16)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1132)
	       (:desc "    if not readOk then" :col 11)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1133)
	       (:desc "      GOOD := false;" :col 6)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1133)
	       (:desc "      GOOD := false;" :col 14)
	       ("char_to_MVL9plus" :file "../files/common/std_logic_1164-body.vhdl" :line 1135)
	       (:desc "      if char_to_MVL9plus(c) = error then" :col 9)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1135)
	       (:desc "      if char_to_MVL9plus(c) = error then" :col 26)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1135)
	       (:desc "      if char_to_MVL9plus(c) = error then" :col 31)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1136)
	       (:desc "        GOOD := false;" :col 8)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1136)
	       (:desc "        GOOD := false;" :col 16)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1138)
	       (:desc "        VALUE := char_to_MVL9(c);" :col 8)
	       ("char_to_MVL9" :file "../files/common/std_logic_1164-body.vhdl" :line 1138)
	       (:desc "        VALUE := char_to_MVL9(c);" :col 17)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1138)
	       (:desc "        VALUE := char_to_MVL9(c);" :col 30)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1139)
	       (:desc "        GOOD  := true;" :col 8)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1139)
	       (:desc "        GOOD  := true;" :col 17)
	       ("READ" :file "../files/common/std_logic_1164-body.vhdl" :line 1142)
	       (:desc "  end procedure READ;" :col 16)
	       ("READ" :file "../files/common/std_logic_1164-body.vhdl" :line 1144)
	       (:desc "  procedure READ (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1144)
	       (:desc "  procedure READ (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 18)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1144)
	       (:desc "  procedure READ (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 31)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1144)
	       (:desc "  procedure READ (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 37)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1144)
	       (:desc "  procedure READ (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 49)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1145)
	       (:desc "                  GOOD : out   BOOLEAN) is" :col 18)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1145)
	       (:desc "                  GOOD : out   BOOLEAN) is" :col 31)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1146)
	       (:desc "    variable c      : CHARACTER;" :col 13)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1146)
	       (:desc "    variable c      : CHARACTER;" :col 22)
	       ("mv" :file "../files/common/std_logic_1164-body.vhdl" :line 1147)
	       (:desc "    variable mv     : STD_ULOGIC_VECTOR(0 to VALUE'length-1);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1147)
	       (:desc "    variable mv     : STD_ULOGIC_VECTOR(0 to VALUE'length-1);" :col 22)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1147)
	       (:desc "    variable mv     : STD_ULOGIC_VECTOR(0 to VALUE'length-1);" :col 45)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1148)
	       (:desc "    variable readOk : BOOLEAN;" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1148)
	       (:desc "    variable readOk : BOOLEAN;" :col 22)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1149)
	       (:desc "    variable i      : INTEGER;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1149)
	       (:desc "    variable i      : INTEGER;" :col 22)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1150)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1150)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 22)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1150)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 33)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1152)
	       (:desc "    VALUE := (VALUE'range => 'U'); -- initialize to a \"U\"" :col 14)
	       ("skip_whitespace" :file "../files/common/std_logic_1164-body.vhdl" :line 1153)
	       (:desc "    skip_whitespace (L);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1153)
	       (:desc "    skip_whitespace (L);" :col 21)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1154)
	       (:desc "    if VALUE'length > 0 then" :col 7)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1155)
	       (:desc "      read (L, c, readOk);" :col 6)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1155)
	       (:desc "      read (L, c, readOk);" :col 12)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1155)
	       (:desc "      read (L, c, readOk);" :col 15)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1155)
	       (:desc "      read (L, c, readOk);" :col 18)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1156)
	       (:desc "      i := 0;" :col 6)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1157)
	       (:desc "      GOOD := true;" :col 6)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1157)
	       (:desc "      GOOD := true;" :col 14)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1158)
	       (:desc "      while i < VALUE'length loop" :col 12)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1158)
	       (:desc "      while i < VALUE'length loop" :col 16)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1159)
	       (:desc "        if not readOk then     -- Bail out if there was a bad read" :col 15)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1160)
	       (:desc "          GOOD := false;" :col 10)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1160)
	       (:desc "          GOOD := false;" :col 18)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1162)
	       (:desc "        elsif c = '_' then" :col 14)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1163)
	       (:desc "          if i = 0 then" :col 13)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1164)
	       (:desc "            GOOD := false;                -- Begins with an \"_\"" :col 12)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1164)
	       (:desc "            GOOD := false;                -- Begins with an \"_\"" :col 20)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1166)
	       (:desc "          elsif lastu then" :col 16)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1167)
	       (:desc "            GOOD := false;                -- \"__\" detected" :col 12)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1167)
	       (:desc "            GOOD := false;                -- \"__\" detected" :col 20)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1170)
	       (:desc "            lastu := true;" :col 12)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1170)
	       (:desc "            lastu := true;" :col 21)
	       ("char_to_MVL9plus" :file "../files/common/std_logic_1164-body.vhdl" :line 1172)
	       (:desc "        elsif (char_to_MVL9plus(c) = error) then" :col 15)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1172)
	       (:desc "        elsif (char_to_MVL9plus(c) = error) then" :col 32)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1172)
	       (:desc "        elsif (char_to_MVL9plus(c) = error) then" :col 37)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1173)
	       (:desc "          GOOD := false;                  -- Illegal character" :col 10)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1173)
	       (:desc "          GOOD := false;                  -- Illegal character" :col 18)
	       ("mv" :file "../files/common/std_logic_1164-body.vhdl" :line 1176)
	       (:desc "          mv(i) := char_to_MVL9(c);" :col 10)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1176)
	       (:desc "          mv(i) := char_to_MVL9(c);" :col 13)
	       ("char_to_MVL9" :file "../files/common/std_logic_1164-body.vhdl" :line 1176)
	       (:desc "          mv(i) := char_to_MVL9(c);" :col 19)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1176)
	       (:desc "          mv(i) := char_to_MVL9(c);" :col 32)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1177)
	       (:desc "          i := i + 1;" :col 15)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1178)
	       (:desc "          if i > mv'high then             -- reading done" :col 13)
	       ("mv" :file "../files/common/std_logic_1164-body.vhdl" :line 1178)
	       (:desc "          if i > mv'high then             -- reading done" :col 17)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1179)
	       (:desc "            VALUE := mv;" :col 12)
	       ("mv" :file "../files/common/std_logic_1164-body.vhdl" :line 1179)
	       (:desc "            VALUE := mv;" :col 21)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1182)
	       (:desc "          lastu := false;" :col 10)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1182)
	       (:desc "          lastu := false;" :col 19)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1184)
	       (:desc "        read(L, c, readOk);" :col 8)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1184)
	       (:desc "        read(L, c, readOk);" :col 13)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1184)
	       (:desc "        read(L, c, readOk);" :col 16)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1184)
	       (:desc "        read(L, c, readOk);" :col 19)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1187)
	       (:desc "      GOOD := true;                   -- read into a null array" :col 6)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1187)
	       (:desc "      GOOD := true;                   -- read into a null array" :col 14)
	       ("READ" :file "../files/common/std_logic_1164-body.vhdl" :line 1189)
	       (:desc "  end procedure READ;" :col 16)
	       ("READ" :file "../files/common/std_logic_1164-body.vhdl" :line 1191)
	       (:desc "  procedure READ (L : inout LINE; VALUE : out STD_ULOGIC) is" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1191)
	       (:desc "  procedure READ (L : inout LINE; VALUE : out STD_ULOGIC) is" :col 18)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1191)
	       (:desc "  procedure READ (L : inout LINE; VALUE : out STD_ULOGIC) is" :col 28)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1191)
	       (:desc "  procedure READ (L : inout LINE; VALUE : out STD_ULOGIC) is" :col 34)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 1191)
	       (:desc "  procedure READ (L : inout LINE; VALUE : out STD_ULOGIC) is" :col 46)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1192)
	       (:desc "    variable c      : CHARACTER;" :col 13)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1192)
	       (:desc "    variable c      : CHARACTER;" :col 22)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1193)
	       (:desc "    variable readOk : BOOLEAN;" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1193)
	       (:desc "    variable readOk : BOOLEAN;" :col 22)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1195)
	       (:desc "    VALUE := 'U';                       -- initialize to a \"U\"" :col 4)
	       ("skip_whitespace" :file "../files/common/std_logic_1164-body.vhdl" :line 1196)
	       (:desc "    skip_whitespace (L);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1196)
	       (:desc "    skip_whitespace (L);" :col 21)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1197)
	       (:desc "    read (L, c, readOk);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1197)
	       (:desc "    read (L, c, readOk);" :col 10)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1197)
	       (:desc "    read (L, c, readOk);" :col 13)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1197)
	       (:desc "    read (L, c, readOk);" :col 16)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1198)
	       (:desc "    if not readOk then" :col 11)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1201)
	       (:desc "        severity error;" :col 17)
	       ("char_to_MVL9plus" :file "../files/common/std_logic_1164-body.vhdl" :line 1203)
	       (:desc "    elsif char_to_MVL9plus(c) = error then" :col 10)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1203)
	       (:desc "    elsif char_to_MVL9plus(c) = error then" :col 27)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1203)
	       (:desc "    elsif char_to_MVL9plus(c) = error then" :col 32)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1206)
	       (:desc "        c & \"' read, expected STD_ULOGIC literal.\"" :col 8)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1207)
	       (:desc "        severity error;" :col 17)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1209)
	       (:desc "      VALUE := char_to_MVL9(c);" :col 6)
	       ("char_to_MVL9" :file "../files/common/std_logic_1164-body.vhdl" :line 1209)
	       (:desc "      VALUE := char_to_MVL9(c);" :col 15)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1209)
	       (:desc "      VALUE := char_to_MVL9(c);" :col 28)
	       ("READ" :file "../files/common/std_logic_1164-body.vhdl" :line 1211)
	       (:desc "  end procedure READ;" :col 16)
	       ("READ" :file "../files/common/std_logic_1164-body.vhdl" :line 1213)
	       (:desc "  procedure READ (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1213)
	       (:desc "  procedure READ (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 18)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1213)
	       (:desc "  procedure READ (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 28)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1213)
	       (:desc "  procedure READ (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 34)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1213)
	       (:desc "  procedure READ (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 46)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1214)
	       (:desc "    variable c      : CHARACTER;" :col 13)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1214)
	       (:desc "    variable c      : CHARACTER;" :col 22)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1215)
	       (:desc "    variable readOk : BOOLEAN;" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1215)
	       (:desc "    variable readOk : BOOLEAN;" :col 22)
	       ("mv" :file "../files/common/std_logic_1164-body.vhdl" :line 1216)
	       (:desc "    variable mv     : STD_ULOGIC_VECTOR(0 to VALUE'length-1);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1216)
	       (:desc "    variable mv     : STD_ULOGIC_VECTOR(0 to VALUE'length-1);" :col 22)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1216)
	       (:desc "    variable mv     : STD_ULOGIC_VECTOR(0 to VALUE'length-1);" :col 45)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1217)
	       (:desc "    variable i      : INTEGER;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1217)
	       (:desc "    variable i      : INTEGER;" :col 22)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1218)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1218)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 22)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1218)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 33)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1220)
	       (:desc "    VALUE := (VALUE'range => 'U'); -- initialize to a \"U\"" :col 14)
	       ("skip_whitespace" :file "../files/common/std_logic_1164-body.vhdl" :line 1221)
	       (:desc "    skip_whitespace (L);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1221)
	       (:desc "    skip_whitespace (L);" :col 21)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1222)
	       (:desc "    if VALUE'length > 0 then            -- non Null input string" :col 7)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1223)
	       (:desc "      read (L, c, readOk);" :col 6)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1223)
	       (:desc "      read (L, c, readOk);" :col 12)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1223)
	       (:desc "      read (L, c, readOk);" :col 15)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1223)
	       (:desc "      read (L, c, readOk);" :col 18)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1224)
	       (:desc "      i := 0;" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1225)
	       (:desc "      while i < VALUE'length loop" :col 12)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1225)
	       (:desc "      while i < VALUE'length loop" :col 16)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1226)
	       (:desc "        if readOk = false then              -- Bail out if there was a bad read" :col 11)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1226)
	       (:desc "        if readOk = false then              -- Bail out if there was a bad read" :col 20)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1229)
	       (:desc "            severity error;" :col 21)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1231)
	       (:desc "        elsif c = '_' then" :col 14)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1232)
	       (:desc "          if i = 0 then" :col 13)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1234)
	       (:desc "              & \"String begins with an \"\"_\"\"\" severity error;" :col 55)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1236)
	       (:desc "          elsif lastu then" :col 16)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1239)
	       (:desc "              severity error;" :col 23)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1242)
	       (:desc "            lastu := true;" :col 12)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1242)
	       (:desc "            lastu := true;" :col 21)
	       ("char_to_MVL9plus" :file "../files/common/std_logic_1164-body.vhdl" :line 1244)
	       (:desc "        elsif char_to_MVL9plus(c) = error then" :col 14)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1244)
	       (:desc "        elsif char_to_MVL9plus(c) = error then" :col 31)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1244)
	       (:desc "        elsif char_to_MVL9plus(c) = error then" :col 36)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1247)
	       (:desc "            c & \"' read, expected STD_ULOGIC literal.\"" :col 12)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1248)
	       (:desc "            severity error;" :col 21)
	       ("mv" :file "../files/common/std_logic_1164-body.vhdl" :line 1251)
	       (:desc "          mv(i) := char_to_MVL9(c);" :col 10)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1251)
	       (:desc "          mv(i) := char_to_MVL9(c);" :col 13)
	       ("char_to_MVL9" :file "../files/common/std_logic_1164-body.vhdl" :line 1251)
	       (:desc "          mv(i) := char_to_MVL9(c);" :col 19)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1251)
	       (:desc "          mv(i) := char_to_MVL9(c);" :col 32)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1252)
	       (:desc "          i := i + 1;" :col 15)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1253)
	       (:desc "          if i > mv'high then" :col 13)
	       ("mv" :file "../files/common/std_logic_1164-body.vhdl" :line 1253)
	       (:desc "          if i > mv'high then" :col 17)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1254)
	       (:desc "            VALUE := mv;" :col 12)
	       ("mv" :file "../files/common/std_logic_1164-body.vhdl" :line 1254)
	       (:desc "            VALUE := mv;" :col 21)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1257)
	       (:desc "          lastu := false;" :col 10)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1257)
	       (:desc "          lastu := false;" :col 19)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1259)
	       (:desc "        read(L, c, readOk);" :col 8)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1259)
	       (:desc "        read(L, c, readOk);" :col 13)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1259)
	       (:desc "        read(L, c, readOk);" :col 16)
	       ("readOk" :file "../files/common/std_logic_1164-body.vhdl" :line 1259)
	       (:desc "        read(L, c, readOk);" :col 19)
	       ("READ" :file "../files/common/std_logic_1164-body.vhdl" :line 1262)
	       (:desc "  end procedure READ;" :col 16)
	       ("WRITE" :file "../files/common/std_logic_1164-body.vhdl" :line 1264)
	       (:desc "  procedure WRITE (L         : inout LINE; VALUE : in STD_ULOGIC;" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1264)
	       (:desc "  procedure WRITE (L         : inout LINE; VALUE : in STD_ULOGIC;" :col 19)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1264)
	       (:desc "  procedure WRITE (L         : inout LINE; VALUE : in STD_ULOGIC;" :col 37)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1264)
	       (:desc "  procedure WRITE (L         : inout LINE; VALUE : in STD_ULOGIC;" :col 43)
	       ("STD_ULOGIC" :file "../files/common/std_logic_1164-body.vhdl" :line 1264)
	       (:desc "  procedure WRITE (L         : inout LINE; VALUE : in STD_ULOGIC;" :col 54)
	       ("JUSTIFIED" :file "../files/common/std_logic_1164-body.vhdl" :line 1265)
	       (:desc "                   JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 19)
	       ("SIDE" :file "../files/common/std_logic_1164-body.vhdl" :line 1265)
	       (:desc "                   JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 37)
	       ("right" :file "../files/common/std_logic_1164-body.vhdl" :line 1265)
	       (:desc "                   JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 45)
	       ("FIELD" :file "../files/common/std_logic_1164-body.vhdl" :line 1265)
	       (:desc "                   JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 52)
	       ("WIDTH" :file "../files/common/std_logic_1164-body.vhdl" :line 1265)
	       (:desc "                   JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 63)
	       ("write" :file "../files/common/std_logic_1164-body.vhdl" :line 1267)
	       (:desc "    write(L, MVL9_to_char(VALUE), JUSTIFIED, FIELD);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1267)
	       (:desc "    write(L, MVL9_to_char(VALUE), JUSTIFIED, FIELD);" :col 10)
	       ("MVL9_to_char" :file "../files/common/std_logic_1164-body.vhdl" :line 1267)
	       (:desc "    write(L, MVL9_to_char(VALUE), JUSTIFIED, FIELD);" :col 13)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1267)
	       (:desc "    write(L, MVL9_to_char(VALUE), JUSTIFIED, FIELD);" :col 26)
	       ("JUSTIFIED" :file "../files/common/std_logic_1164-body.vhdl" :line 1267)
	       (:desc "    write(L, MVL9_to_char(VALUE), JUSTIFIED, FIELD);" :col 34)
	       ("FIELD" :file "../files/common/std_logic_1164-body.vhdl" :line 1267)
	       (:desc "    write(L, MVL9_to_char(VALUE), JUSTIFIED, FIELD);" :col 45)
	       ("WRITE" :file "../files/common/std_logic_1164-body.vhdl" :line 1268)
	       (:desc "  end procedure WRITE;" :col 16)
	       ("WRITE" :file "../files/common/std_logic_1164-body.vhdl" :line 1270)
	       (:desc "  procedure WRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1270)
	       (:desc "  procedure WRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 19)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1270)
	       (:desc "  procedure WRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 37)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1270)
	       (:desc "  procedure WRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 43)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1270)
	       (:desc "  procedure WRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 54)
	       ("JUSTIFIED" :file "../files/common/std_logic_1164-body.vhdl" :line 1271)
	       (:desc "                   JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 19)
	       ("SIDE" :file "../files/common/std_logic_1164-body.vhdl" :line 1271)
	       (:desc "                   JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 37)
	       ("right" :file "../files/common/std_logic_1164-body.vhdl" :line 1271)
	       (:desc "                   JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 45)
	       ("FIELD" :file "../files/common/std_logic_1164-body.vhdl" :line 1271)
	       (:desc "                   JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 52)
	       ("WIDTH" :file "../files/common/std_logic_1164-body.vhdl" :line 1271)
	       (:desc "                   JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 63)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 1272)
	       (:desc "    variable s : STRING(1 to VALUE'length);" :col 13)
	       ("STRING" :file "../files/common/std_logic_1164-body.vhdl" :line 1272)
	       (:desc "    variable s : STRING(1 to VALUE'length);" :col 17)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1272)
	       (:desc "    variable s : STRING(1 to VALUE'length);" :col 29)
	       ("m" :file "../files/common/std_logic_1164-body.vhdl" :line 1273)
	       (:desc "    alias m    : STD_ULOGIC_VECTOR(1 to VALUE'length) is VALUE;" :col 10)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1273)
	       (:desc "    alias m    : STD_ULOGIC_VECTOR(1 to VALUE'length) is VALUE;" :col 17)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1273)
	       (:desc "    alias m    : STD_ULOGIC_VECTOR(1 to VALUE'length) is VALUE;" :col 57)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1275)
	       (:desc "    for i in 1 to VALUE'length loop" :col 8)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1275)
	       (:desc "    for i in 1 to VALUE'length loop" :col 18)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 1276)
	       (:desc "      s(i) := MVL9_to_char(m(i));" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1276)
	       (:desc "      s(i) := MVL9_to_char(m(i));" :col 29)
	       ("MVL9_to_char" :file "../files/common/std_logic_1164-body.vhdl" :line 1276)
	       (:desc "      s(i) := MVL9_to_char(m(i));" :col 14)
	       ("m" :file "../files/common/std_logic_1164-body.vhdl" :line 1276)
	       (:desc "      s(i) := MVL9_to_char(m(i));" :col 27)
	       ("write" :file "../files/common/std_logic_1164-body.vhdl" :line 1278)
	       (:desc "    write(L, s, JUSTIFIED, FIELD);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1278)
	       (:desc "    write(L, s, JUSTIFIED, FIELD);" :col 10)
	       ("s" :file "../files/common/std_logic_1164-body.vhdl" :line 1278)
	       (:desc "    write(L, s, JUSTIFIED, FIELD);" :col 13)
	       ("JUSTIFIED" :file "../files/common/std_logic_1164-body.vhdl" :line 1278)
	       (:desc "    write(L, s, JUSTIFIED, FIELD);" :col 16)
	       ("FIELD" :file "../files/common/std_logic_1164-body.vhdl" :line 1278)
	       (:desc "    write(L, s, JUSTIFIED, FIELD);" :col 27)
	       ("WRITE" :file "../files/common/std_logic_1164-body.vhdl" :line 1279)
	       (:desc "  end procedure WRITE;" :col 16)
	       ("Char2TriBits" :file "../files/common/std_logic_1164-body.vhdl" :line 1281)
	       (:desc "  procedure Char2TriBits (C           : in  CHARACTER;" :col 12)
	       ("C" :file "../files/common/std_logic_1164-body.vhdl" :line 1281)
	       (:desc "  procedure Char2TriBits (C           : in  CHARACTER;" :col 26)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1281)
	       (:desc "  procedure Char2TriBits (C           : in  CHARACTER;" :col 44)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1282)
	       (:desc "                          RESULT      : out STD_ULOGIC_VECTOR(2 downto 0);" :col 26)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1282)
	       (:desc "                          RESULT      : out STD_ULOGIC_VECTOR(2 downto 0);" :col 44)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1283)
	       (:desc "                          GOOD        : out BOOLEAN;" :col 26)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1283)
	       (:desc "                          GOOD        : out BOOLEAN;" :col 44)
	       ("ISSUE_ERROR" :file "../files/common/std_logic_1164-body.vhdl" :line 1284)
	       (:desc "                          ISSUE_ERROR : in  BOOLEAN) is" :col 26)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1284)
	       (:desc "                          ISSUE_ERROR : in  BOOLEAN) is" :col 44)
	       ("C" :file "../files/common/std_logic_1164-body.vhdl" :line 1286)
	       (:desc "    case C is" :col 9)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1287)
	       (:desc "      when '0' => RESULT := o\"0\"; GOOD := true;" :col 18)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1287)
	       (:desc "      when '0' => RESULT := o\"0\"; GOOD := true;" :col 34)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1287)
	       (:desc "      when '0' => RESULT := o\"0\"; GOOD := true;" :col 42)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1288)
	       (:desc "      when '1' => RESULT := o\"1\"; GOOD := true;" :col 18)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1288)
	       (:desc "      when '1' => RESULT := o\"1\"; GOOD := true;" :col 34)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1288)
	       (:desc "      when '1' => RESULT := o\"1\"; GOOD := true;" :col 42)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1289)
	       (:desc "      when '2' => RESULT := o\"2\"; GOOD := true;" :col 18)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1289)
	       (:desc "      when '2' => RESULT := o\"2\"; GOOD := true;" :col 34)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1289)
	       (:desc "      when '2' => RESULT := o\"2\"; GOOD := true;" :col 42)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1290)
	       (:desc "      when '3' => RESULT := o\"3\"; GOOD := true;" :col 18)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1290)
	       (:desc "      when '3' => RESULT := o\"3\"; GOOD := true;" :col 34)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1290)
	       (:desc "      when '3' => RESULT := o\"3\"; GOOD := true;" :col 42)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1291)
	       (:desc "      when '4' => RESULT := o\"4\"; GOOD := true;" :col 18)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1291)
	       (:desc "      when '4' => RESULT := o\"4\"; GOOD := true;" :col 34)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1291)
	       (:desc "      when '4' => RESULT := o\"4\"; GOOD := true;" :col 42)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1292)
	       (:desc "      when '5' => RESULT := o\"5\"; GOOD := true;" :col 18)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1292)
	       (:desc "      when '5' => RESULT := o\"5\"; GOOD := true;" :col 34)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1292)
	       (:desc "      when '5' => RESULT := o\"5\"; GOOD := true;" :col 42)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1293)
	       (:desc "      when '6' => RESULT := o\"6\"; GOOD := true;" :col 18)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1293)
	       (:desc "      when '6' => RESULT := o\"6\"; GOOD := true;" :col 34)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1293)
	       (:desc "      when '6' => RESULT := o\"6\"; GOOD := true;" :col 42)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1294)
	       (:desc "      when '7' => RESULT := o\"7\"; GOOD := true;" :col 18)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1294)
	       (:desc "      when '7' => RESULT := o\"7\"; GOOD := true;" :col 34)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1294)
	       (:desc "      when '7' => RESULT := o\"7\"; GOOD := true;" :col 42)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1295)
	       (:desc "      when 'Z' => RESULT := \"ZZZ\"; GOOD := true;" :col 18)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1295)
	       (:desc "      when 'Z' => RESULT := \"ZZZ\"; GOOD := true;" :col 35)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1295)
	       (:desc "      when 'Z' => RESULT := \"ZZZ\"; GOOD := true;" :col 43)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1296)
	       (:desc "      when 'X' => RESULT := \"XXX\"; GOOD := true;" :col 18)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1296)
	       (:desc "      when 'X' => RESULT := \"XXX\"; GOOD := true;" :col 35)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1296)
	       (:desc "      when 'X' => RESULT := \"XXX\"; GOOD := true;" :col 43)
	       ("ISSUE_ERROR" :file "../files/common/std_logic_1164-body.vhdl" :line 1298)
	       (:desc "        assert not ISSUE_ERROR" :col 19)
	       ("C" :file "../files/common/std_logic_1164-body.vhdl" :line 1300)
	       (:desc "          \"STD_LOGIC_1164.OREAD Error: Read a '\" & C &" :col 51)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1302)
	       (:desc "          severity error;" :col 19)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1303)
	       (:desc "        GOOD := false;" :col 8)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1303)
	       (:desc "        GOOD := false;" :col 16)
	       ("Char2TriBits" :file "../files/common/std_logic_1164-body.vhdl" :line 1305)
	       (:desc "  end procedure Char2TriBits;" :col 16)
	       ("OREAD" :file "../files/common/std_logic_1164-body.vhdl" :line 1307)
	       (:desc "  procedure OREAD (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1307)
	       (:desc "  procedure OREAD (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 19)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1307)
	       (:desc "  procedure OREAD (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 32)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1307)
	       (:desc "  procedure OREAD (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 38)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1307)
	       (:desc "  procedure OREAD (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 50)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1308)
	       (:desc "                   GOOD : out   BOOLEAN) is" :col 19)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1308)
	       (:desc "                   GOOD : out   BOOLEAN) is" :col 32)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1309)
	       (:desc "    variable ok  : BOOLEAN;" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1309)
	       (:desc "    variable ok  : BOOLEAN;" :col 19)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1310)
	       (:desc "    variable c   : CHARACTER;" :col 13)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1310)
	       (:desc "    variable c   : CHARACTER;" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1311)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+2)/3;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1311)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+2)/3;" :col 19)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1311)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+2)/3;" :col 31)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1312)
	       (:desc "    constant pad : INTEGER := ne*3 - VALUE'length;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1312)
	       (:desc "    constant pad : INTEGER := ne*3 - VALUE'length;" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1312)
	       (:desc "    constant pad : INTEGER := ne*3 - VALUE'length;" :col 30)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1312)
	       (:desc "    constant pad : INTEGER := ne*3 - VALUE'length;" :col 37)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1313)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*3 - 1);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1313)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*3 - 1);" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1313)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*3 - 1);" :col 42)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1314)
	       (:desc "    variable i   : INTEGER;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1314)
	       (:desc "    variable i   : INTEGER;" :col 19)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1315)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1315)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 22)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1315)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 33)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1317)
	       (:desc "    VALUE := (VALUE'range => 'U'); -- initialize to a \"U\"" :col 14)
	       ("skip_whitespace" :file "../files/common/std_logic_1164-body.vhdl" :line 1318)
	       (:desc "    skip_whitespace (L);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1318)
	       (:desc "    skip_whitespace (L);" :col 21)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1319)
	       (:desc "    if VALUE'length > 0 then" :col 7)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1320)
	       (:desc "      read (L, c, ok);" :col 6)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1320)
	       (:desc "      read (L, c, ok);" :col 12)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1320)
	       (:desc "      read (L, c, ok);" :col 15)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1320)
	       (:desc "      read (L, c, ok);" :col 18)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1321)
	       (:desc "      i := 0;" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1322)
	       (:desc "      while i < ne loop" :col 12)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1322)
	       (:desc "      while i < ne loop" :col 16)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1324)
	       (:desc "        if not ok then" :col 15)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1325)
	       (:desc "          GOOD := false;" :col 10)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1325)
	       (:desc "          GOOD := false;" :col 18)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1327)
	       (:desc "        elsif c = '_' then" :col 14)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1328)
	       (:desc "          if i = 0 then" :col 13)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1329)
	       (:desc "            GOOD := false;                -- Begins with an \"_\"" :col 12)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1329)
	       (:desc "            GOOD := false;                -- Begins with an \"_\"" :col 20)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1331)
	       (:desc "          elsif lastu then" :col 16)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1332)
	       (:desc "            GOOD := false;                -- \"__\" detected" :col 12)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1332)
	       (:desc "            GOOD := false;                -- \"__\" detected" :col 20)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1335)
	       (:desc "            lastu := true;" :col 12)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1335)
	       (:desc "            lastu := true;" :col 21)
	       ("Char2TriBits" :file "../files/common/std_logic_1164-body.vhdl" :line 1338)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, false);" :col 10)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1338)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, false);" :col 23)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1338)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, false);" :col 26)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1338)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, false);" :col 38)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1338)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, false);" :col 44)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1338)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, false);" :col 48)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1339)
	       (:desc "          if not ok then" :col 17)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1340)
	       (:desc "            GOOD := false;" :col 12)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1340)
	       (:desc "            GOOD := false;" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1343)
	       (:desc "          i := i + 1;" :col 15)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1344)
	       (:desc "          lastu := false;" :col 10)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1344)
	       (:desc "          lastu := false;" :col 19)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1346)
	       (:desc "        if i < ne then" :col 11)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1346)
	       (:desc "        if i < ne then" :col 15)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1347)
	       (:desc "          read(L, c, ok);" :col 10)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1347)
	       (:desc "          read(L, c, ok);" :col 15)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1347)
	       (:desc "          read(L, c, ok);" :col 18)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1347)
	       (:desc "          read(L, c, ok);" :col 21)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1350)
	       (:desc "      if or (sv (0 to pad-1)) = '1' then" :col 13)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1350)
	       (:desc "      if or (sv (0 to pad-1)) = '1' then" :col 22)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1351)
	       (:desc "        GOOD := false;                           -- vector was truncated." :col 8)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1351)
	       (:desc "        GOOD := false;                           -- vector was truncated." :col 16)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1353)
	       (:desc "        GOOD  := true;" :col 8)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1353)
	       (:desc "        GOOD  := true;" :col 17)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1354)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 8)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1354)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 28)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1354)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 21)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1357)
	       (:desc "      GOOD := true;                  -- read into a null array" :col 6)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1357)
	       (:desc "      GOOD := true;                  -- read into a null array" :col 14)
	       ("OREAD" :file "../files/common/std_logic_1164-body.vhdl" :line 1359)
	       (:desc "  end procedure OREAD;" :col 16)
	       ("OREAD" :file "../files/common/std_logic_1164-body.vhdl" :line 1361)
	       (:desc "  procedure OREAD (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1361)
	       (:desc "  procedure OREAD (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 19)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1361)
	       (:desc "  procedure OREAD (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 29)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1361)
	       (:desc "  procedure OREAD (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 35)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1361)
	       (:desc "  procedure OREAD (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 47)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1362)
	       (:desc "    variable c   : CHARACTER;" :col 13)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1362)
	       (:desc "    variable c   : CHARACTER;" :col 19)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1363)
	       (:desc "    variable ok  : BOOLEAN;" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1363)
	       (:desc "    variable ok  : BOOLEAN;" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1364)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+2)/3;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1364)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+2)/3;" :col 19)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1364)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+2)/3;" :col 31)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1365)
	       (:desc "    constant pad : INTEGER := ne*3 - VALUE'length;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1365)
	       (:desc "    constant pad : INTEGER := ne*3 - VALUE'length;" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1365)
	       (:desc "    constant pad : INTEGER := ne*3 - VALUE'length;" :col 30)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1365)
	       (:desc "    constant pad : INTEGER := ne*3 - VALUE'length;" :col 37)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1366)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*3 - 1);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1366)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*3 - 1);" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1366)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*3 - 1);" :col 42)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1367)
	       (:desc "    variable i   : INTEGER;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1367)
	       (:desc "    variable i   : INTEGER;" :col 19)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1368)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1368)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 22)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1368)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 33)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1370)
	       (:desc "    VALUE := (VALUE'range => 'U'); -- initialize to a \"U\"" :col 14)
	       ("skip_whitespace" :file "../files/common/std_logic_1164-body.vhdl" :line 1371)
	       (:desc "    skip_whitespace (L);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1371)
	       (:desc "    skip_whitespace (L);" :col 21)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1372)
	       (:desc "    if VALUE'length > 0 then" :col 7)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1373)
	       (:desc "      read (L, c, ok);" :col 6)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1373)
	       (:desc "      read (L, c, ok);" :col 12)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1373)
	       (:desc "      read (L, c, ok);" :col 15)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1373)
	       (:desc "      read (L, c, ok);" :col 18)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1374)
	       (:desc "      i := 0;" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1375)
	       (:desc "      while i < ne loop" :col 12)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1375)
	       (:desc "      while i < ne loop" :col 16)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1377)
	       (:desc "        if not ok then" :col 15)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1380)
	       (:desc "            severity error;" :col 21)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1382)
	       (:desc "        elsif c = '_' then" :col 14)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1383)
	       (:desc "          if i = 0 then" :col 13)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1385)
	       (:desc "              & \"String begins with an \"\"_\"\"\" severity error;" :col 55)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1387)
	       (:desc "          elsif lastu then" :col 16)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1390)
	       (:desc "              severity error;" :col 23)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1393)
	       (:desc "            lastu := true;" :col 12)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1393)
	       (:desc "            lastu := true;" :col 21)
	       ("Char2TriBits" :file "../files/common/std_logic_1164-body.vhdl" :line 1396)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, true);" :col 10)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1396)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, true);" :col 23)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1396)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, true);" :col 26)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1396)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, true);" :col 38)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1396)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, true);" :col 44)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1396)
	       (:desc "          Char2TriBits(c, sv(3*i to 3*i+2), ok, true);" :col 48)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1397)
	       (:desc "          if not ok then" :col 17)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1400)
	       (:desc "          i := i + 1;" :col 15)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1401)
	       (:desc "          lastu := false;" :col 10)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1401)
	       (:desc "          lastu := false;" :col 19)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1403)
	       (:desc "        if i < ne then" :col 11)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1403)
	       (:desc "        if i < ne then" :col 15)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1404)
	       (:desc "          read(L, c, ok);" :col 10)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1404)
	       (:desc "          read(L, c, ok);" :col 15)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1404)
	       (:desc "          read(L, c, ok);" :col 18)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1404)
	       (:desc "          read(L, c, ok);" :col 21)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1407)
	       (:desc "      if or (sv (0 to pad-1)) = '1' then" :col 13)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1407)
	       (:desc "      if or (sv (0 to pad-1)) = '1' then" :col 22)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1409)
	       (:desc "          severity error;" :col 19)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1411)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 8)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1411)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 28)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1411)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 21)
	       ("OREAD" :file "../files/common/std_logic_1164-body.vhdl" :line 1414)
	       (:desc "  end procedure OREAD;" :col 16)
	       ("Char2QuadBits" :file "../files/common/std_logic_1164-body.vhdl" :line 1416)
	       (:desc "  procedure Char2QuadBits (C           :     CHARACTER;" :col 12)
	       ("C" :file "../files/common/std_logic_1164-body.vhdl" :line 1416)
	       (:desc "  procedure Char2QuadBits (C           :     CHARACTER;" :col 27)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1416)
	       (:desc "  procedure Char2QuadBits (C           :     CHARACTER;" :col 45)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1417)
	       (:desc "                           RESULT      : out STD_ULOGIC_VECTOR(3 downto 0);" :col 27)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1417)
	       (:desc "                           RESULT      : out STD_ULOGIC_VECTOR(3 downto 0);" :col 45)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1418)
	       (:desc "                           GOOD        : out BOOLEAN;" :col 27)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1418)
	       (:desc "                           GOOD        : out BOOLEAN;" :col 45)
	       ("ISSUE_ERROR" :file "../files/common/std_logic_1164-body.vhdl" :line 1419)
	       (:desc "                           ISSUE_ERROR : in  BOOLEAN) is" :col 27)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1419)
	       (:desc "                           ISSUE_ERROR : in  BOOLEAN) is" :col 45)
	       ("C" :file "../files/common/std_logic_1164-body.vhdl" :line 1421)
	       (:desc "    case C is" :col 9)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1422)
	       (:desc "      when '0'       => RESULT := x\"0\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1422)
	       (:desc "      when '0'       => RESULT := x\"0\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1422)
	       (:desc "      when '0'       => RESULT := x\"0\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1423)
	       (:desc "      when '1'       => RESULT := x\"1\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1423)
	       (:desc "      when '1'       => RESULT := x\"1\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1423)
	       (:desc "      when '1'       => RESULT := x\"1\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1424)
	       (:desc "      when '2'       => RESULT := x\"2\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1424)
	       (:desc "      when '2'       => RESULT := x\"2\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1424)
	       (:desc "      when '2'       => RESULT := x\"2\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1425)
	       (:desc "      when '3'       => RESULT := x\"3\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1425)
	       (:desc "      when '3'       => RESULT := x\"3\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1425)
	       (:desc "      when '3'       => RESULT := x\"3\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1426)
	       (:desc "      when '4'       => RESULT := x\"4\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1426)
	       (:desc "      when '4'       => RESULT := x\"4\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1426)
	       (:desc "      when '4'       => RESULT := x\"4\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1427)
	       (:desc "      when '5'       => RESULT := x\"5\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1427)
	       (:desc "      when '5'       => RESULT := x\"5\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1427)
	       (:desc "      when '5'       => RESULT := x\"5\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1428)
	       (:desc "      when '6'       => RESULT := x\"6\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1428)
	       (:desc "      when '6'       => RESULT := x\"6\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1428)
	       (:desc "      when '6'       => RESULT := x\"6\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1429)
	       (:desc "      when '7'       => RESULT := x\"7\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1429)
	       (:desc "      when '7'       => RESULT := x\"7\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1429)
	       (:desc "      when '7'       => RESULT := x\"7\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1430)
	       (:desc "      when '8'       => RESULT := x\"8\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1430)
	       (:desc "      when '8'       => RESULT := x\"8\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1430)
	       (:desc "      when '8'       => RESULT := x\"8\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1431)
	       (:desc "      when '9'       => RESULT := x\"9\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1431)
	       (:desc "      when '9'       => RESULT := x\"9\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1431)
	       (:desc "      when '9'       => RESULT := x\"9\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1432)
	       (:desc "      when 'A' | 'a' => RESULT := x\"A\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1432)
	       (:desc "      when 'A' | 'a' => RESULT := x\"A\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1432)
	       (:desc "      when 'A' | 'a' => RESULT := x\"A\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1433)
	       (:desc "      when 'B' | 'b' => RESULT := x\"B\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1433)
	       (:desc "      when 'B' | 'b' => RESULT := x\"B\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1433)
	       (:desc "      when 'B' | 'b' => RESULT := x\"B\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1434)
	       (:desc "      when 'C' | 'c' => RESULT := x\"C\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1434)
	       (:desc "      when 'C' | 'c' => RESULT := x\"C\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1434)
	       (:desc "      when 'C' | 'c' => RESULT := x\"C\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1435)
	       (:desc "      when 'D' | 'd' => RESULT := x\"D\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1435)
	       (:desc "      when 'D' | 'd' => RESULT := x\"D\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1435)
	       (:desc "      when 'D' | 'd' => RESULT := x\"D\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1436)
	       (:desc "      when 'E' | 'e' => RESULT := x\"E\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1436)
	       (:desc "      when 'E' | 'e' => RESULT := x\"E\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1436)
	       (:desc "      when 'E' | 'e' => RESULT := x\"E\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1437)
	       (:desc "      when 'F' | 'f' => RESULT := x\"F\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1437)
	       (:desc "      when 'F' | 'f' => RESULT := x\"F\"; GOOD := true;" :col 40)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1437)
	       (:desc "      when 'F' | 'f' => RESULT := x\"F\"; GOOD := true;" :col 48)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1438)
	       (:desc "      when 'Z'       => RESULT := \"ZZZZ\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1438)
	       (:desc "      when 'Z'       => RESULT := \"ZZZZ\"; GOOD := true;" :col 42)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1438)
	       (:desc "      when 'Z'       => RESULT := \"ZZZZ\"; GOOD := true;" :col 50)
	       ("RESULT" :file "../files/common/std_logic_1164-body.vhdl" :line 1439)
	       (:desc "      when 'X'       => RESULT := \"XXXX\"; GOOD := true;" :col 24)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1439)
	       (:desc "      when 'X'       => RESULT := \"XXXX\"; GOOD := true;" :col 42)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1439)
	       (:desc "      when 'X'       => RESULT := \"XXXX\"; GOOD := true;" :col 50)
	       ("ISSUE_ERROR" :file "../files/common/std_logic_1164-body.vhdl" :line 1441)
	       (:desc "        assert not ISSUE_ERROR" :col 19)
	       ("C" :file "../files/common/std_logic_1164-body.vhdl" :line 1443)
	       (:desc "          \"STD_LOGIC_1164.HREAD Error: Read a '\" & C &" :col 51)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1445)
	       (:desc "          severity error;" :col 19)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1446)
	       (:desc "        GOOD := false;" :col 8)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1446)
	       (:desc "        GOOD := false;" :col 16)
	       ("Char2QuadBits" :file "../files/common/std_logic_1164-body.vhdl" :line 1448)
	       (:desc "  end procedure Char2QuadBits;" :col 16)
	       ("HREAD" :file "../files/common/std_logic_1164-body.vhdl" :line 1450)
	       (:desc "  procedure HREAD (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1450)
	       (:desc "  procedure HREAD (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 19)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1450)
	       (:desc "  procedure HREAD (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 32)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1450)
	       (:desc "  procedure HREAD (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 38)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1450)
	       (:desc "  procedure HREAD (L    : inout LINE; VALUE : out STD_ULOGIC_VECTOR;" :col 50)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1451)
	       (:desc "                   GOOD : out   BOOLEAN) is" :col 19)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1451)
	       (:desc "                   GOOD : out   BOOLEAN) is" :col 32)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1452)
	       (:desc "    variable ok  : BOOLEAN;" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1452)
	       (:desc "    variable ok  : BOOLEAN;" :col 19)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1453)
	       (:desc "    variable c   : CHARACTER;" :col 13)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1453)
	       (:desc "    variable c   : CHARACTER;" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1454)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+3)/4;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1454)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+3)/4;" :col 19)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1454)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+3)/4;" :col 31)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1455)
	       (:desc "    constant pad : INTEGER := ne*4 - VALUE'length;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1455)
	       (:desc "    constant pad : INTEGER := ne*4 - VALUE'length;" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1455)
	       (:desc "    constant pad : INTEGER := ne*4 - VALUE'length;" :col 30)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1455)
	       (:desc "    constant pad : INTEGER := ne*4 - VALUE'length;" :col 37)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1456)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*4 - 1);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1456)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*4 - 1);" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1456)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*4 - 1);" :col 42)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1457)
	       (:desc "    variable i   : INTEGER;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1457)
	       (:desc "    variable i   : INTEGER;" :col 19)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1458)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1458)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 22)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1458)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 33)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1460)
	       (:desc "    VALUE := (VALUE'range => 'U'); -- initialize to a \"U\"" :col 14)
	       ("skip_whitespace" :file "../files/common/std_logic_1164-body.vhdl" :line 1461)
	       (:desc "    skip_whitespace (L);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1461)
	       (:desc "    skip_whitespace (L);" :col 21)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1462)
	       (:desc "    if VALUE'length > 0 then" :col 7)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1463)
	       (:desc "      read (L, c, ok);" :col 6)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1463)
	       (:desc "      read (L, c, ok);" :col 12)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1463)
	       (:desc "      read (L, c, ok);" :col 15)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1463)
	       (:desc "      read (L, c, ok);" :col 18)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1464)
	       (:desc "      i := 0;" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1465)
	       (:desc "      while i < ne loop" :col 12)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1465)
	       (:desc "      while i < ne loop" :col 16)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1467)
	       (:desc "        if not ok then" :col 15)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1468)
	       (:desc "          GOOD := false;" :col 10)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1468)
	       (:desc "          GOOD := false;" :col 18)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1470)
	       (:desc "        elsif c = '_' then" :col 14)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1471)
	       (:desc "          if i = 0 then" :col 13)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1472)
	       (:desc "            GOOD := false;                -- Begins with an \"_\"" :col 12)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1472)
	       (:desc "            GOOD := false;                -- Begins with an \"_\"" :col 20)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1474)
	       (:desc "          elsif lastu then" :col 16)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1475)
	       (:desc "            GOOD := false;                -- \"__\" detected" :col 12)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1475)
	       (:desc "            GOOD := false;                -- \"__\" detected" :col 20)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1478)
	       (:desc "            lastu := true;" :col 12)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1478)
	       (:desc "            lastu := true;" :col 21)
	       ("Char2QuadBits" :file "../files/common/std_logic_1164-body.vhdl" :line 1481)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, false);" :col 10)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1481)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, false);" :col 24)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1481)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, false);" :col 27)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1481)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, false);" :col 39)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1481)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, false);" :col 45)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1481)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, false);" :col 49)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1482)
	       (:desc "          if not ok then" :col 17)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1483)
	       (:desc "            GOOD := false;" :col 12)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1483)
	       (:desc "            GOOD := false;" :col 20)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1486)
	       (:desc "          i := i + 1;" :col 15)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1487)
	       (:desc "          lastu := false;" :col 10)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1487)
	       (:desc "          lastu := false;" :col 19)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1489)
	       (:desc "        if i < ne then" :col 11)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1489)
	       (:desc "        if i < ne then" :col 15)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1490)
	       (:desc "          read(L, c, ok);" :col 10)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1490)
	       (:desc "          read(L, c, ok);" :col 15)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1490)
	       (:desc "          read(L, c, ok);" :col 18)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1490)
	       (:desc "          read(L, c, ok);" :col 21)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1493)
	       (:desc "      if or (sv (0 to pad-1)) = '1' then" :col 13)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1493)
	       (:desc "      if or (sv (0 to pad-1)) = '1' then" :col 22)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1494)
	       (:desc "        GOOD := false;                           -- vector was truncated." :col 8)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1494)
	       (:desc "        GOOD := false;                           -- vector was truncated." :col 16)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1496)
	       (:desc "        GOOD  := true;" :col 8)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1496)
	       (:desc "        GOOD  := true;" :col 17)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1497)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 8)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1497)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 28)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1497)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 21)
	       ("GOOD" :file "../files/common/std_logic_1164-body.vhdl" :line 1500)
	       (:desc "      GOOD := true;                     -- Null input string, skips whitespace" :col 6)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1500)
	       (:desc "      GOOD := true;                     -- Null input string, skips whitespace" :col 14)
	       ("HREAD" :file "../files/common/std_logic_1164-body.vhdl" :line 1502)
	       (:desc "  end procedure HREAD;" :col 16)
	       ("HREAD" :file "../files/common/std_logic_1164-body.vhdl" :line 1504)
	       (:desc "  procedure HREAD (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1504)
	       (:desc "  procedure HREAD (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 19)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1504)
	       (:desc "  procedure HREAD (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 29)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1504)
	       (:desc "  procedure HREAD (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 35)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1504)
	       (:desc "  procedure HREAD (L : inout LINE; VALUE : out STD_ULOGIC_VECTOR) is" :col 47)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1505)
	       (:desc "    variable ok  : BOOLEAN;" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1505)
	       (:desc "    variable ok  : BOOLEAN;" :col 19)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1506)
	       (:desc "    variable c   : CHARACTER;" :col 13)
	       ("CHARACTER" :file "../files/common/std_logic_1164-body.vhdl" :line 1506)
	       (:desc "    variable c   : CHARACTER;" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1507)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+3)/4;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1507)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+3)/4;" :col 19)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1507)
	       (:desc "    constant ne  : INTEGER := (VALUE'length+3)/4;" :col 31)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1508)
	       (:desc "    constant pad : INTEGER := ne*4 - VALUE'length;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1508)
	       (:desc "    constant pad : INTEGER := ne*4 - VALUE'length;" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1508)
	       (:desc "    constant pad : INTEGER := ne*4 - VALUE'length;" :col 30)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1508)
	       (:desc "    constant pad : INTEGER := ne*4 - VALUE'length;" :col 37)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1509)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*4 - 1);" :col 13)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1509)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*4 - 1);" :col 19)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1509)
	       (:desc "    variable sv  : STD_ULOGIC_VECTOR(0 to ne*4 - 1);" :col 42)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1510)
	       (:desc "    variable i   : INTEGER;" :col 13)
	       ("INTEGER" :file "../files/common/std_logic_1164-body.vhdl" :line 1510)
	       (:desc "    variable i   : INTEGER;" :col 19)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1511)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 13)
	       ("BOOLEAN" :file "../files/common/std_logic_1164-body.vhdl" :line 1511)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 22)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1511)
	       (:desc "    variable lastu  : BOOLEAN := false;       -- last character was an \"_\"" :col 33)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1513)
	       (:desc "    VALUE := (VALUE'range => 'U'); -- initialize to a \"U\"" :col 14)
	       ("skip_whitespace" :file "../files/common/std_logic_1164-body.vhdl" :line 1514)
	       (:desc "    skip_whitespace (L);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1514)
	       (:desc "    skip_whitespace (L);" :col 21)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1515)
	       (:desc "    if VALUE'length > 0 then           -- non Null input string" :col 7)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1516)
	       (:desc "      read (L, c, ok);" :col 6)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1516)
	       (:desc "      read (L, c, ok);" :col 12)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1516)
	       (:desc "      read (L, c, ok);" :col 15)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1516)
	       (:desc "      read (L, c, ok);" :col 18)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1517)
	       (:desc "      i := 0;" :col 6)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1518)
	       (:desc "      while i < ne loop" :col 12)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1518)
	       (:desc "      while i < ne loop" :col 16)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1520)
	       (:desc "        if not ok then" :col 15)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1523)
	       (:desc "            severity error;" :col 21)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1526)
	       (:desc "        if c = '_' then" :col 11)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1527)
	       (:desc "          if i = 0 then" :col 13)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1529)
	       (:desc "              & \"String begins with an \"\"_\"\"\" severity error;" :col 55)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1531)
	       (:desc "          elsif lastu then" :col 16)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1534)
	       (:desc "              severity error;" :col 23)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1537)
	       (:desc "            lastu := true;" :col 12)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1537)
	       (:desc "            lastu := true;" :col 21)
	       ("Char2QuadBits" :file "../files/common/std_logic_1164-body.vhdl" :line 1540)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, true);" :col 10)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1540)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, true);" :col 24)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1540)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, true);" :col 27)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1540)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, true);" :col 39)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1540)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, true);" :col 45)
	       ("true" :file "../files/common/std_logic_1164-body.vhdl" :line 1540)
	       (:desc "          Char2QuadBits(c, sv(4*i to 4*i+3), ok, true);" :col 49)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1541)
	       (:desc "          if not ok then" :col 17)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1544)
	       (:desc "          i := i + 1;" :col 15)
	       ("lastu" :file "../files/common/std_logic_1164-body.vhdl" :line 1545)
	       (:desc "          lastu := false;" :col 10)
	       ("false" :file "../files/common/std_logic_1164-body.vhdl" :line 1545)
	       (:desc "          lastu := false;" :col 19)
	       ("i" :file "../files/common/std_logic_1164-body.vhdl" :line 1547)
	       (:desc "        if i < ne then" :col 11)
	       ("ne" :file "../files/common/std_logic_1164-body.vhdl" :line 1547)
	       (:desc "        if i < ne then" :col 15)
	       ("read" :file "../files/common/std_logic_1164-body.vhdl" :line 1548)
	       (:desc "          read(L, c, ok);" :col 10)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1548)
	       (:desc "          read(L, c, ok);" :col 15)
	       ("c" :file "../files/common/std_logic_1164-body.vhdl" :line 1548)
	       (:desc "          read(L, c, ok);" :col 18)
	       ("ok" :file "../files/common/std_logic_1164-body.vhdl" :line 1548)
	       (:desc "          read(L, c, ok);" :col 21)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1551)
	       (:desc "      if or (sv (0 to pad-1)) = '1' then" :col 13)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1551)
	       (:desc "      if or (sv (0 to pad-1)) = '1' then" :col 22)
	       ("error" :file "../files/common/std_logic_1164-body.vhdl" :line 1553)
	       (:desc "          severity error;" :col 19)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1555)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 8)
	       ("sv" :file "../files/common/std_logic_1164-body.vhdl" :line 1555)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 28)
	       ("pad" :file "../files/common/std_logic_1164-body.vhdl" :line 1555)
	       (:desc "        VALUE := sv (pad to sv'high);" :col 21)
	       ("HREAD" :file "../files/common/std_logic_1164-body.vhdl" :line 1558)
	       (:desc "  end procedure HREAD;" :col 16)
	       ("OWRITE" :file "../files/common/std_logic_1164-body.vhdl" :line 1560)
	       (:desc "  procedure OWRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1560)
	       (:desc "  procedure OWRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 20)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1560)
	       (:desc "  procedure OWRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 38)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1560)
	       (:desc "  procedure OWRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 44)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1560)
	       (:desc "  procedure OWRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 55)
	       ("JUSTIFIED" :file "../files/common/std_logic_1164-body.vhdl" :line 1561)
	       (:desc "                    JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 20)
	       ("SIDE" :file "../files/common/std_logic_1164-body.vhdl" :line 1561)
	       (:desc "                    JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 38)
	       ("right" :file "../files/common/std_logic_1164-body.vhdl" :line 1561)
	       (:desc "                    JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 46)
	       ("FIELD" :file "../files/common/std_logic_1164-body.vhdl" :line 1561)
	       (:desc "                    JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 53)
	       ("WIDTH" :file "../files/common/std_logic_1164-body.vhdl" :line 1561)
	       (:desc "                    JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 64)
	       ("write" :file "../files/common/std_logic_1164-body.vhdl" :line 1563)
	       (:desc "    write (L, TO_OSTRING(VALUE), JUSTIFIED, FIELD);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1563)
	       (:desc "    write (L, TO_OSTRING(VALUE), JUSTIFIED, FIELD);" :col 11)
	       ("TO_OSTRING" :file "../files/common/std_logic_1164-body.vhdl" :line 1563)
	       (:desc "    write (L, TO_OSTRING(VALUE), JUSTIFIED, FIELD);" :col 14)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1563)
	       (:desc "    write (L, TO_OSTRING(VALUE), JUSTIFIED, FIELD);" :col 25)
	       ("JUSTIFIED" :file "../files/common/std_logic_1164-body.vhdl" :line 1563)
	       (:desc "    write (L, TO_OSTRING(VALUE), JUSTIFIED, FIELD);" :col 33)
	       ("FIELD" :file "../files/common/std_logic_1164-body.vhdl" :line 1563)
	       (:desc "    write (L, TO_OSTRING(VALUE), JUSTIFIED, FIELD);" :col 44)
	       ("OWRITE" :file "../files/common/std_logic_1164-body.vhdl" :line 1564)
	       (:desc "  end procedure OWRITE;" :col 16)
	       ("HWRITE" :file "../files/common/std_logic_1164-body.vhdl" :line 1566)
	       (:desc "  procedure HWRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 12)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1566)
	       (:desc "  procedure HWRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 20)
	       ("LINE" :file "../files/common/std_logic_1164-body.vhdl" :line 1566)
	       (:desc "  procedure HWRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 38)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1566)
	       (:desc "  procedure HWRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 44)
	       ("STD_ULOGIC_VECTOR" :file "../files/common/std_logic_1164-body.vhdl" :line 1566)
	       (:desc "  procedure HWRITE (L         : inout LINE; VALUE : in STD_ULOGIC_VECTOR;" :col 55)
	       ("JUSTIFIED" :file "../files/common/std_logic_1164-body.vhdl" :line 1567)
	       (:desc "                    JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 20)
	       ("SIDE" :file "../files/common/std_logic_1164-body.vhdl" :line 1567)
	       (:desc "                    JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 38)
	       ("right" :file "../files/common/std_logic_1164-body.vhdl" :line 1567)
	       (:desc "                    JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 46)
	       ("FIELD" :file "../files/common/std_logic_1164-body.vhdl" :line 1567)
	       (:desc "                    JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 53)
	       ("WIDTH" :file "../files/common/std_logic_1164-body.vhdl" :line 1567)
	       (:desc "                    JUSTIFIED : in    SIDE := right; FIELD : in WIDTH := 0) is" :col 64)
	       ("write" :file "../files/common/std_logic_1164-body.vhdl" :line 1569)
	       (:desc "    write (L, TO_HSTRING (VALUE), JUSTIFIED, FIELD);" :col 4)
	       ("L" :file "../files/common/std_logic_1164-body.vhdl" :line 1569)
	       (:desc "    write (L, TO_HSTRING (VALUE), JUSTIFIED, FIELD);" :col 11)
	       ("TO_HSTRING" :file "../files/common/std_logic_1164-body.vhdl" :line 1569)
	       (:desc "    write (L, TO_HSTRING (VALUE), JUSTIFIED, FIELD);" :col 14)
	       ("VALUE" :file "../files/common/std_logic_1164-body.vhdl" :line 1569)
	       (:desc "    write (L, TO_HSTRING (VALUE), JUSTIFIED, FIELD);" :col 26)
	       ("JUSTIFIED" :file "../files/common/std_logic_1164-body.vhdl" :line 1569)
	       (:desc "    write (L, TO_HSTRING (VALUE), JUSTIFIED, FIELD);" :col 34)
	       ("FIELD" :file "../files/common/std_logic_1164-body.vhdl" :line 1569)
	       (:desc "    write (L, TO_HSTRING (VALUE), JUSTIFIED, FIELD);" :col 45)
	       ("HWRITE" :file "../files/common/std_logic_1164-body.vhdl" :line 1570)
	       (:desc "  end procedure HWRITE;" :col 16)
	       ("std_logic_1164" :file "../files/common/std_logic_1164-body.vhdl" :line 1572)
	       (:desc "end package body std_logic_1164;" :col 17)))
