static void * F_1 ( unsigned long V_1 )\r\n{\r\nvoid * V_2 ;\r\nif ( V_3 )\r\nV_2 = F_2 ( V_1 , V_1 , F_3 ( V_4 ) ) ;\r\nelse\r\nV_2 = F_4 ( F_5 ( V_1 , V_1 ,\r\nF_3 ( V_4 ) ) ) ;\r\nmemset ( V_2 , 0 , V_1 ) ;\r\nreturn V_2 ;\r\n}\r\nint F_6 ( unsigned long V_5 , unsigned long V_6 , int V_7 )\r\n{\r\nT_1 * V_8 ;\r\nT_2 * V_9 ;\r\nT_3 * V_10 ;\r\nT_4 * V_11 ;\r\nif ( F_7 () ) {\r\nV_8 = F_8 ( V_5 ) ;\r\nV_9 = F_9 ( & V_12 , V_8 , V_5 ) ;\r\nif ( ! V_9 )\r\nreturn - V_13 ;\r\nV_10 = F_10 ( & V_12 , V_9 , V_5 ) ;\r\nif ( ! V_10 )\r\nreturn - V_13 ;\r\nV_11 = F_11 ( V_10 , V_5 ) ;\r\nif ( ! V_11 )\r\nreturn - V_13 ;\r\nF_12 ( & V_12 , V_5 , V_11 , F_13 ( V_6 >> V_14 ,\r\nF_14 ( V_7 ) ) ) ;\r\n} else {\r\n#ifdef F_15\r\nV_8 = F_8 ( V_5 ) ;\r\n#ifdef F_16\r\nif ( F_17 ( * V_8 ) ) {\r\nV_9 = F_1 ( F_16 ) ;\r\nF_18 ( V_9 == NULL ) ;\r\nF_19 ( & V_12 , V_8 , V_9 ) ;\r\n}\r\n#endif\r\nV_9 = F_20 ( V_8 , V_5 ) ;\r\nif ( F_21 ( * V_9 ) ) {\r\nV_10 = F_1 ( V_15 ) ;\r\nF_18 ( V_10 == NULL ) ;\r\nF_22 ( & V_12 , V_9 , V_10 ) ;\r\n}\r\nV_10 = F_23 ( V_9 , V_5 ) ;\r\nif ( ! F_24 ( * V_10 ) ) {\r\nV_11 = F_1 ( V_16 ) ;\r\nF_18 ( V_11 == NULL ) ;\r\nF_25 ( & V_12 , V_10 , V_11 ) ;\r\n}\r\nV_11 = F_26 ( V_10 , V_5 ) ;\r\nF_12 ( & V_12 , V_5 , V_11 , F_13 ( V_6 >> V_14 ,\r\nF_14 ( V_7 ) ) ) ;\r\n#else\r\nif ( F_27 ( V_5 , V_5 + V_16 , V_6 , V_7 ,\r\nV_17 , V_18 ) ) {\r\nF_28 ( V_19 L_1\r\nL_2 , V_6 ) ;\r\nreturn - V_13 ;\r\n}\r\n#endif\r\n}\r\nreturn 0 ;\r\n}\r\nvoid T_5 * F_29 ( T_6 V_6 , void * V_5 , unsigned long V_1 ,\r\nunsigned long V_7 )\r\n{\r\nunsigned long V_20 ;\r\nif ( ( V_7 & V_21 ) == 0 )\r\nV_7 |= F_30 ( V_22 ) ;\r\nif ( V_7 & V_23 )\r\nV_7 &= ~ V_24 ;\r\nif ( V_7 & V_25 )\r\nreturn NULL ;\r\nF_31 ( V_6 & ~ V_26 ) ;\r\nF_31 ( ( ( unsigned long ) V_5 ) & ~ V_26 ) ;\r\nF_31 ( V_1 & ~ V_26 ) ;\r\nfor ( V_20 = 0 ; V_20 < V_1 ; V_20 += V_16 )\r\nif ( F_6 ( ( unsigned long ) V_5 + V_20 , V_6 + V_20 , V_7 ) )\r\nreturn NULL ;\r\nreturn ( void T_5 * ) V_5 ;\r\n}\r\nvoid F_32 ( void * V_5 , unsigned long V_1 )\r\n{\r\nF_31 ( ( ( unsigned long ) V_5 ) & ~ V_26 ) ;\r\nF_31 ( V_1 & ~ V_26 ) ;\r\nF_33 ( ( unsigned long ) V_5 , V_1 ) ;\r\n}\r\nvoid T_5 * F_34 ( T_6 V_27 , unsigned long V_1 ,\r\nunsigned long V_7 , void * V_28 )\r\n{\r\nT_6 V_29 ;\r\nvoid T_5 * V_30 ;\r\nV_29 = V_27 & V_26 ;\r\nV_1 = F_35 ( V_27 + V_1 ) - V_29 ;\r\nif ( ( V_1 == 0 ) || ( V_29 == 0 ) )\r\nreturn NULL ;\r\nif ( V_31 ) {\r\nstruct V_32 * V_33 ;\r\nV_33 = F_36 ( V_1 , V_34 ,\r\nV_35 , V_36 ,\r\nV_28 ) ;\r\nif ( V_33 == NULL )\r\nreturn NULL ;\r\nV_33 -> V_37 = V_29 ;\r\nV_30 = F_29 ( V_29 , V_33 -> V_27 , V_1 , V_7 ) ;\r\nif ( ! V_30 )\r\nF_37 ( V_33 -> V_27 ) ;\r\n} else {\r\nV_30 = F_29 ( V_29 , ( void * ) V_35 , V_1 , V_7 ) ;\r\nif ( V_30 )\r\nV_35 += V_1 ;\r\n}\r\nif ( V_30 )\r\nV_30 += V_27 & ~ V_26 ;\r\nreturn V_30 ;\r\n}\r\nvoid T_5 * F_38 ( T_6 V_27 , unsigned long V_1 ,\r\nunsigned long V_7 )\r\n{\r\nreturn F_34 ( V_27 , V_1 , V_7 , F_39 ( 0 ) ) ;\r\n}\r\nvoid T_5 * F_40 ( T_6 V_27 , unsigned long V_1 )\r\n{\r\nunsigned long V_7 = V_23 | V_38 ;\r\nvoid * V_28 = F_39 ( 0 ) ;\r\nif ( V_39 . F_40 )\r\nreturn V_39 . F_40 ( V_27 , V_1 , V_7 , V_28 ) ;\r\nreturn F_34 ( V_27 , V_1 , V_7 , V_28 ) ;\r\n}\r\nvoid T_5 * F_41 ( T_6 V_27 , unsigned long V_1 )\r\n{\r\nunsigned long V_7 = V_23 ;\r\nvoid * V_28 = F_39 ( 0 ) ;\r\nif ( V_39 . F_40 )\r\nreturn V_39 . F_40 ( V_27 , V_1 , V_7 , V_28 ) ;\r\nreturn F_34 ( V_27 , V_1 , V_7 , V_28 ) ;\r\n}\r\nvoid T_5 * F_42 ( T_6 V_27 , unsigned long V_1 ,\r\nunsigned long V_7 )\r\n{\r\nvoid * V_28 = F_39 ( 0 ) ;\r\nif ( V_7 & V_40 )\r\nV_7 |= V_41 ;\r\nV_7 &= ~ ( V_42 | V_43 ) ;\r\n#ifdef F_43\r\nV_7 |= F_43 ;\r\n#endif\r\nif ( V_39 . F_40 )\r\nreturn V_39 . F_40 ( V_27 , V_1 , V_7 , V_28 ) ;\r\nreturn F_34 ( V_27 , V_1 , V_7 , V_28 ) ;\r\n}\r\nvoid F_44 ( volatile void T_5 * V_44 )\r\n{\r\nvoid * V_27 ;\r\nif ( ! V_31 )\r\nreturn;\r\nV_27 = ( void * ) ( ( unsigned long V_45 )\r\nF_45 ( V_44 ) & V_26 ) ;\r\nif ( ( unsigned long ) V_27 < V_35 ) {\r\nF_28 ( V_46 L_3\r\nL_4 , V_27 ) ;\r\nreturn;\r\n}\r\nF_37 ( V_27 ) ;\r\n}\r\nvoid F_46 ( volatile void T_5 * V_44 )\r\n{\r\nif ( V_39 . F_46 )\r\nV_39 . F_46 ( V_44 ) ;\r\nelse\r\nF_44 ( V_44 ) ;\r\n}
