set verilog_files {\
	rx.v\
	top_rs232.v\
	tx.v\
}

set clk clk

set top_des_name top_rs232

set dont_touch_module_name TSC
