=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/.ir.stanford.edu/users/p/a/pavmeh/ee180_2018/lab4/lab4/hw/zed/system.mhs
   line 253 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/.ir.stanford.edu/users/p/a/pavmeh/ee180_2018/lab4/lab4/hw/zed/system.mhs
   line 253 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 4 -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319
    
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:gp_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_src_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_dst_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 150 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 151 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_control_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	gp_interconnect
  (0x41640000-0x4164ffff) axi_iic_1	gp_interconnect
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	gp_interconnect
  (0x77600000-0x7760ffff) axi_i2s_adi_0	gp_interconnect
  (0x80400000-0x8040ffff) axi_dma_stream	se_control_interconnect
  (0xbfc00000-0xbfc0ffff) stream_engine_0	se_control_interconnect

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 4 -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319
    
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:gp_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_src_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_dst_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 150 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 151 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_control_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	gp_interconnect
  (0x41640000-0x4164ffff) axi_iic_1	gp_interconnect
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	gp_interconnect
  (0x77600000-0x7760ffff) axi_i2s_adi_0	gp_interconnect
  (0x80400000-0x8040ffff) axi_dma_stream	se_control_interconnect
  (0xbfc00000-0xbfc0ffff) stream_engine_0	se_control_interconnect

Checking platform address map ...

XPS% =====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/.ir.stanford.edu/users/p/a/pavmeh/ee180_2018/lab4/lab4/hw/zed/system.mhs
   line 253 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/.ir.stanford.edu/users/p/a/pavmeh/ee180_2018/lab4/lab4/hw/zed/system.mhs
   line 253 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 4 -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319
    
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:gp_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_src_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_dst_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 150 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 151 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_control_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	gp_interconnect
  (0x41640000-0x4164ffff) axi_iic_1	gp_interconnect
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	gp_interconnect
  (0x77600000-0x7760ffff) axi_i2s_adi_0	gp_interconnect
  (0x80400000-0x8040ffff) axi_dma_stream	se_control_interconnect
  (0xbfc00000-0xbfc0ffff) stream_engine_0	se_control_interconnect

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 4 -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319
    
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:gp_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_src_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_dst_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 150 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 151 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_control_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	gp_interconnect
  (0x41640000-0x4164ffff) axi_iic_1	gp_interconnect
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	gp_interconnect
  (0x77600000-0x7760ffff) axi_i2s_adi_0	gp_interconnect
  (0x80400000-0x8040ffff) axi_dma_stream	se_control_interconnect
  (0xbfc00000-0xbfc0ffff) stream_engine_0	se_control_interconnect

Checking platform address map ...

XPS% 