

================================================================
== Vivado HLS Report for 'simple'
================================================================
* Date:           Thu Mar  8 11:50:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sequence_1_8_march
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.27|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   49|   49|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         6|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     17|     11|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      2|    205|    203|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     50|
|Register         |        -|      -|     19|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      2|    241|    264|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      2|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |simple_fadd_32ns_bkb_U1  |simple_fadd_32ns_bkb  |        0|      2|  205|  203|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  205|  203|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+----+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_86_p2       |     +    |      0|  17|   9|           4|           1|
    |exitcond_fu_80_p2  |   icmp   |      0|   0|   2|           4|           5|
    +-------------------+----------+-------+----+----+------------+------------+
    |Total              |          |      0|  17|  11|           8|           6|
    +-------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  41|          8|    1|          8|
    |i_reg_62   |   9|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  50|         10|    5|         16|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  7|   0|    7|          0|
    |i_1_reg_101  |  4|   0|    4|          0|
    |i_reg_62     |  4|   0|    4|          0|
    |tmp_reg_106  |  4|   0|   64|         60|
    +-------------+---+----+-----+-----------+
    |Total        | 19|   0|   79|         60|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    simple    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    simple    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    simple    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    simple    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    simple    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    simple    | return value |
|ap_return   | out |   32| ap_ctrl_hs |    simple    | return value |
|a_address0  | out |    3|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |    3|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|c_address0  | out |    3|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_we0       | out |    1|  ap_memory |       c      |     array    |
|c_d0        | out |   32|  ap_memory |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.32ns
ST_1: StgValue_8 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %a) nounwind, !map !7

ST_1: StgValue_9 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %b) nounwind, !map !13

ST_1: StgValue_10 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %c) nounwind, !map !17

ST_1: StgValue_11 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !21

ST_1: StgValue_12 (8)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @simple_str) nounwind

ST_1: StgValue_13 (9)  [1/1] 1.32ns  loc: ../../../../../home/drsatya/neha/add.c:7
:5  br label %1


 <State 2>: 2.37ns
ST_2: i (11)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond (12)  [1/1] 2.37ns  loc: ../../../../../home/drsatya/neha/add.c:7
:1  %exitcond = icmp eq i4 %i, -8

ST_2: empty (13)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: i_1 (14)  [1/1] 1.90ns  loc: ../../../../../home/drsatya/neha/add.c:7
:3  %i_1 = add i4 %i, 1

ST_2: StgValue_18 (15)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:7
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp (17)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:10
:0  %tmp = zext i4 %i to i64

ST_2: a_addr (18)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:10
:1  %a_addr = getelementptr [8 x float]* %a, i64 0, i64 %tmp

ST_2: a_load (19)  [2/2] 1.75ns  loc: ../../../../../home/drsatya/neha/add.c:10
:2  %a_load = load float* %a_addr, align 4

ST_2: b_addr (20)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:10
:3  %b_addr = getelementptr [8 x float]* %b, i64 0, i64 %tmp

ST_2: b_load (21)  [2/2] 1.75ns  loc: ../../../../../home/drsatya/neha/add.c:10
:4  %b_load = load float* %b_addr, align 4

ST_2: StgValue_24 (27)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:13
:0  ret float 0.000000e+00


 <State 3>: 8.27ns
ST_3: a_load (19)  [1/2] 1.75ns  loc: ../../../../../home/drsatya/neha/add.c:10
:2  %a_load = load float* %a_addr, align 4

ST_3: b_load (21)  [1/2] 1.75ns  loc: ../../../../../home/drsatya/neha/add.c:10
:4  %b_load = load float* %b_addr, align 4

ST_3: tmp_1 (22)  [5/5] 6.51ns  loc: ../../../../../home/drsatya/neha/add.c:10
:5  %tmp_1 = fadd float %a_load, %b_load


 <State 4>: 6.51ns
ST_4: tmp_1 (22)  [4/5] 6.51ns  loc: ../../../../../home/drsatya/neha/add.c:10
:5  %tmp_1 = fadd float %a_load, %b_load


 <State 5>: 6.51ns
ST_5: tmp_1 (22)  [3/5] 6.51ns  loc: ../../../../../home/drsatya/neha/add.c:10
:5  %tmp_1 = fadd float %a_load, %b_load


 <State 6>: 6.51ns
ST_6: tmp_1 (22)  [2/5] 6.51ns  loc: ../../../../../home/drsatya/neha/add.c:10
:5  %tmp_1 = fadd float %a_load, %b_load


 <State 7>: 8.27ns
ST_7: tmp_1 (22)  [1/5] 6.51ns  loc: ../../../../../home/drsatya/neha/add.c:10
:5  %tmp_1 = fadd float %a_load, %b_load

ST_7: c_addr (23)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:10
:6  %c_addr = getelementptr [8 x float]* %c, i64 0, i64 %tmp

ST_7: StgValue_33 (24)  [1/1] 1.75ns  loc: ../../../../../home/drsatya/neha/add.c:10
:7  store float %tmp_1, float* %c_addr, align 4

ST_7: StgValue_34 (25)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:7
:8  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8  (specbitsmap      ) [ 00000000]
StgValue_9  (specbitsmap      ) [ 00000000]
StgValue_10 (specbitsmap      ) [ 00000000]
StgValue_11 (specbitsmap      ) [ 00000000]
StgValue_12 (spectopmodule    ) [ 00000000]
StgValue_13 (br               ) [ 01111111]
i           (phi              ) [ 00100000]
exitcond    (icmp             ) [ 00111111]
empty       (speclooptripcount) [ 00000000]
i_1         (add              ) [ 01111111]
StgValue_18 (br               ) [ 00000000]
tmp         (zext             ) [ 00011111]
a_addr      (getelementptr    ) [ 00010000]
b_addr      (getelementptr    ) [ 00010000]
StgValue_24 (ret              ) [ 00000000]
a_load      (load             ) [ 00001111]
b_load      (load             ) [ 00001111]
tmp_1       (fadd             ) [ 00000000]
c_addr      (getelementptr    ) [ 00000000]
StgValue_33 (store            ) [ 00000000]
StgValue_34 (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simple_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="a_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="4" slack="0"/>
<pin id="30" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="3" slack="0"/>
<pin id="35" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="36" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="38" class="1004" name="b_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="4" slack="0"/>
<pin id="42" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="3" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="48" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="c_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="5"/>
<pin id="54" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/7 "/>
</bind>
</comp>

<comp id="57" class="1004" name="StgValue_33_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="3" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="0"/>
<pin id="60" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/7 "/>
</bind>
</comp>

<comp id="62" class="1005" name="i_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="1"/>
<pin id="64" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="exitcond_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="i_1_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="tmp_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="5"/>
<pin id="108" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="111" class="1005" name="a_addr_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="116" class="1005" name="b_addr_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="1"/>
<pin id="118" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="121" class="1005" name="a_load_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="126" class="1005" name="b_load_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="24" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="26" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="24" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="73" pin="2"/><net_sink comp="57" pin=1"/></net>

<net id="78"><net_src comp="33" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="45" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="66" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="66" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="66" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="104"><net_src comp="86" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="109"><net_src comp="92" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="114"><net_src comp="26" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="119"><net_src comp="38" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="124"><net_src comp="33" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="129"><net_src comp="45" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="73" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {7 }
 - Input state : 
	Port: simple : a | {2 3 }
	Port: simple : b | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_18 : 2
		tmp : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
	State 3
		tmp_1 : 1
	State 4
	State 5
	State 6
	State 7
		StgValue_33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|
| Operation| Functional Unit|  DSP48E |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|
|   fadd   |    grp_fu_73   |    2    |   205   |   203   |
|----------|----------------|---------|---------|---------|
|    add   |    i_1_fu_86   |    0    |    17   |    9    |
|----------|----------------|---------|---------|---------|
|   icmp   | exitcond_fu_80 |    0    |    0    |    2    |
|----------|----------------|---------|---------|---------|
|   zext   |    tmp_fu_92   |    0    |    0    |    0    |
|----------|----------------|---------|---------|---------|
|   Total  |                |    2    |   222   |   214   |
|----------|----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|a_addr_reg_111|    3   |
|a_load_reg_121|   32   |
|b_addr_reg_116|    3   |
|b_load_reg_126|   32   |
|  i_1_reg_101 |    4   |
|   i_reg_62   |    4   |
|  tmp_reg_106 |   64   |
+--------------+--------+
|     Total    |   142  |
+--------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_33 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_45 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_73    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_73    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  ||  5.296  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   222  |   214  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   142  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   364  |   250  |
+-----------+--------+--------+--------+--------+
