# week1-riscV-soc-tapeout-vsd
1st week tasks and project submissions for the VSD RISC-V SoC Tapeout program, documenting step-by-step progress from Week 0 to final tapeout.


| Day | Task Overview                                    | Details & Documents         |
|-----|--------------------------------------------------|-----------------------------|
| 1   | Overview of RTL Design, simulation and synthesis   | [DAY 1]()     |
| 2   | Basic Understanding of Liberty (.lib) file, Hierarchical & Flat Synthesis, Flop Coding | [Day 2]()     |


---
