#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23a8480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23a8610 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x23b2c90 .functor NOT 1, L_0x23dd080, C4<0>, C4<0>, C4<0>;
L_0x23dce10 .functor XOR 1, L_0x23dccb0, L_0x23dcd70, C4<0>, C4<0>;
L_0x23dcf70 .functor XOR 1, L_0x23dce10, L_0x23dced0, C4<0>, C4<0>;
v0x23d9710_0 .net *"_ivl_10", 0 0, L_0x23dced0;  1 drivers
v0x23d9810_0 .net *"_ivl_12", 0 0, L_0x23dcf70;  1 drivers
v0x23d98f0_0 .net *"_ivl_2", 0 0, L_0x23dc460;  1 drivers
v0x23d99b0_0 .net *"_ivl_4", 0 0, L_0x23dccb0;  1 drivers
v0x23d9a90_0 .net *"_ivl_6", 0 0, L_0x23dcd70;  1 drivers
v0x23d9bc0_0 .net *"_ivl_8", 0 0, L_0x23dce10;  1 drivers
v0x23d9ca0_0 .net "a", 0 0, v0x23d7200_0;  1 drivers
v0x23d9d40_0 .net "b", 0 0, v0x23d72a0_0;  1 drivers
v0x23d9de0_0 .net "c", 0 0, v0x23d7340_0;  1 drivers
v0x23d9e80_0 .var "clk", 0 0;
v0x23d9f20_0 .net "d", 0 0, v0x23d74b0_0;  1 drivers
v0x23d9fc0_0 .net "out_dut", 0 0, L_0x23dca80;  1 drivers
v0x23da060_0 .net "out_ref", 0 0, L_0x23db030;  1 drivers
v0x23da100_0 .var/2u "stats1", 159 0;
v0x23da1a0_0 .var/2u "strobe", 0 0;
v0x23da240_0 .net "tb_match", 0 0, L_0x23dd080;  1 drivers
v0x23da300_0 .net "tb_mismatch", 0 0, L_0x23b2c90;  1 drivers
v0x23da4d0_0 .net "wavedrom_enable", 0 0, v0x23d75a0_0;  1 drivers
v0x23da570_0 .net "wavedrom_title", 511 0, v0x23d7640_0;  1 drivers
L_0x23dc460 .concat [ 1 0 0 0], L_0x23db030;
L_0x23dccb0 .concat [ 1 0 0 0], L_0x23db030;
L_0x23dcd70 .concat [ 1 0 0 0], L_0x23dca80;
L_0x23dced0 .concat [ 1 0 0 0], L_0x23db030;
L_0x23dd080 .cmp/eeq 1, L_0x23dc460, L_0x23dcf70;
S_0x23a87a0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x23a8610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23a8f20 .functor NOT 1, v0x23d7340_0, C4<0>, C4<0>, C4<0>;
L_0x23b3550 .functor NOT 1, v0x23d72a0_0, C4<0>, C4<0>, C4<0>;
L_0x23da780 .functor AND 1, L_0x23a8f20, L_0x23b3550, C4<1>, C4<1>;
L_0x23da820 .functor NOT 1, v0x23d74b0_0, C4<0>, C4<0>, C4<0>;
L_0x23da950 .functor NOT 1, v0x23d7200_0, C4<0>, C4<0>, C4<0>;
L_0x23daa50 .functor AND 1, L_0x23da820, L_0x23da950, C4<1>, C4<1>;
L_0x23dab30 .functor OR 1, L_0x23da780, L_0x23daa50, C4<0>, C4<0>;
L_0x23dabf0 .functor AND 1, v0x23d7200_0, v0x23d7340_0, C4<1>, C4<1>;
L_0x23dacb0 .functor AND 1, L_0x23dabf0, v0x23d74b0_0, C4<1>, C4<1>;
L_0x23dad70 .functor OR 1, L_0x23dab30, L_0x23dacb0, C4<0>, C4<0>;
L_0x23daee0 .functor AND 1, v0x23d72a0_0, v0x23d7340_0, C4<1>, C4<1>;
L_0x23daf50 .functor AND 1, L_0x23daee0, v0x23d74b0_0, C4<1>, C4<1>;
L_0x23db030 .functor OR 1, L_0x23dad70, L_0x23daf50, C4<0>, C4<0>;
v0x23b2f00_0 .net *"_ivl_0", 0 0, L_0x23a8f20;  1 drivers
v0x23b2fa0_0 .net *"_ivl_10", 0 0, L_0x23daa50;  1 drivers
v0x23d59f0_0 .net *"_ivl_12", 0 0, L_0x23dab30;  1 drivers
v0x23d5ab0_0 .net *"_ivl_14", 0 0, L_0x23dabf0;  1 drivers
v0x23d5b90_0 .net *"_ivl_16", 0 0, L_0x23dacb0;  1 drivers
v0x23d5cc0_0 .net *"_ivl_18", 0 0, L_0x23dad70;  1 drivers
v0x23d5da0_0 .net *"_ivl_2", 0 0, L_0x23b3550;  1 drivers
v0x23d5e80_0 .net *"_ivl_20", 0 0, L_0x23daee0;  1 drivers
v0x23d5f60_0 .net *"_ivl_22", 0 0, L_0x23daf50;  1 drivers
v0x23d6040_0 .net *"_ivl_4", 0 0, L_0x23da780;  1 drivers
v0x23d6120_0 .net *"_ivl_6", 0 0, L_0x23da820;  1 drivers
v0x23d6200_0 .net *"_ivl_8", 0 0, L_0x23da950;  1 drivers
v0x23d62e0_0 .net "a", 0 0, v0x23d7200_0;  alias, 1 drivers
v0x23d63a0_0 .net "b", 0 0, v0x23d72a0_0;  alias, 1 drivers
v0x23d6460_0 .net "c", 0 0, v0x23d7340_0;  alias, 1 drivers
v0x23d6520_0 .net "d", 0 0, v0x23d74b0_0;  alias, 1 drivers
v0x23d65e0_0 .net "out", 0 0, L_0x23db030;  alias, 1 drivers
S_0x23d6740 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x23a8610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23d7200_0 .var "a", 0 0;
v0x23d72a0_0 .var "b", 0 0;
v0x23d7340_0 .var "c", 0 0;
v0x23d7410_0 .net "clk", 0 0, v0x23d9e80_0;  1 drivers
v0x23d74b0_0 .var "d", 0 0;
v0x23d75a0_0 .var "wavedrom_enable", 0 0;
v0x23d7640_0 .var "wavedrom_title", 511 0;
S_0x23d69e0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x23d6740;
 .timescale -12 -12;
v0x23d6c40_0 .var/2s "count", 31 0;
E_0x23a3340/0 .event negedge, v0x23d7410_0;
E_0x23a3340/1 .event posedge, v0x23d7410_0;
E_0x23a3340 .event/or E_0x23a3340/0, E_0x23a3340/1;
E_0x23a3590 .event negedge, v0x23d7410_0;
E_0x238d9f0 .event posedge, v0x23d7410_0;
S_0x23d6d40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23d6740;
 .timescale -12 -12;
v0x23d6f40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23d7020 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23d6740;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23d77a0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x23a8610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23db190 .functor AND 1, v0x23d7200_0, v0x23d72a0_0, C4<1>, C4<1>;
L_0x23db200 .functor NOT 1, v0x23d7340_0, C4<0>, C4<0>, C4<0>;
L_0x23db290 .functor AND 1, L_0x23db190, L_0x23db200, C4<1>, C4<1>;
L_0x23db3a0 .functor AND 1, L_0x23db290, v0x23d74b0_0, C4<1>, C4<1>;
L_0x23db490 .functor NOT 1, v0x23d72a0_0, C4<0>, C4<0>, C4<0>;
L_0x23db500 .functor AND 1, v0x23d7200_0, L_0x23db490, C4<1>, C4<1>;
L_0x23db600 .functor NOT 1, v0x23d7340_0, C4<0>, C4<0>, C4<0>;
L_0x23db780 .functor AND 1, L_0x23db500, L_0x23db600, C4<1>, C4<1>;
L_0x23db8e0 .functor AND 1, L_0x23db780, v0x23d74b0_0, C4<1>, C4<1>;
L_0x23dbab0 .functor OR 1, L_0x23db3a0, L_0x23db8e0, C4<0>, C4<0>;
L_0x23dbc20 .functor NOT 1, v0x23d7200_0, C4<0>, C4<0>, C4<0>;
L_0x23dbda0 .functor AND 1, L_0x23dbc20, v0x23d72a0_0, C4<1>, C4<1>;
L_0x23dbf90 .functor AND 1, L_0x23dbda0, v0x23d7340_0, C4<1>, C4<1>;
L_0x23dc050 .functor AND 1, L_0x23dbf90, v0x23d74b0_0, C4<1>, C4<1>;
L_0x23dbf20 .functor OR 1, L_0x23dbab0, L_0x23dc050, C4<0>, C4<0>;
L_0x23dc230 .functor AND 1, v0x23d7200_0, v0x23d72a0_0, C4<1>, C4<1>;
L_0x23dc330 .functor AND 1, L_0x23dc230, v0x23d7340_0, C4<1>, C4<1>;
L_0x23dc3f0 .functor NOT 1, v0x23d74b0_0, C4<0>, C4<0>, C4<0>;
L_0x23dc500 .functor AND 1, L_0x23dc330, L_0x23dc3f0, C4<1>, C4<1>;
L_0x23dc610 .functor OR 1, L_0x23dbf20, L_0x23dc500, C4<0>, C4<0>;
L_0x23dc7d0 .functor AND 1, v0x23d7200_0, v0x23d72a0_0, C4<1>, C4<1>;
L_0x23dc840 .functor AND 1, L_0x23dc7d0, v0x23d7340_0, C4<1>, C4<1>;
L_0x23dc9c0 .functor AND 1, L_0x23dc840, v0x23d74b0_0, C4<1>, C4<1>;
L_0x23dca80 .functor OR 1, L_0x23dc610, L_0x23dc9c0, C4<0>, C4<0>;
v0x23d7a90_0 .net *"_ivl_0", 0 0, L_0x23db190;  1 drivers
v0x23d7b70_0 .net *"_ivl_10", 0 0, L_0x23db500;  1 drivers
v0x23d7c50_0 .net *"_ivl_12", 0 0, L_0x23db600;  1 drivers
v0x23d7d40_0 .net *"_ivl_14", 0 0, L_0x23db780;  1 drivers
v0x23d7e20_0 .net *"_ivl_16", 0 0, L_0x23db8e0;  1 drivers
v0x23d7f50_0 .net *"_ivl_18", 0 0, L_0x23dbab0;  1 drivers
v0x23d8030_0 .net *"_ivl_2", 0 0, L_0x23db200;  1 drivers
v0x23d8110_0 .net *"_ivl_20", 0 0, L_0x23dbc20;  1 drivers
v0x23d81f0_0 .net *"_ivl_22", 0 0, L_0x23dbda0;  1 drivers
v0x23d82d0_0 .net *"_ivl_24", 0 0, L_0x23dbf90;  1 drivers
v0x23d83b0_0 .net *"_ivl_26", 0 0, L_0x23dc050;  1 drivers
v0x23d8490_0 .net *"_ivl_28", 0 0, L_0x23dbf20;  1 drivers
v0x23d8570_0 .net *"_ivl_30", 0 0, L_0x23dc230;  1 drivers
v0x23d8650_0 .net *"_ivl_32", 0 0, L_0x23dc330;  1 drivers
v0x23d8730_0 .net *"_ivl_34", 0 0, L_0x23dc3f0;  1 drivers
v0x23d8810_0 .net *"_ivl_36", 0 0, L_0x23dc500;  1 drivers
v0x23d88f0_0 .net *"_ivl_38", 0 0, L_0x23dc610;  1 drivers
v0x23d8ae0_0 .net *"_ivl_4", 0 0, L_0x23db290;  1 drivers
v0x23d8bc0_0 .net *"_ivl_40", 0 0, L_0x23dc7d0;  1 drivers
v0x23d8ca0_0 .net *"_ivl_42", 0 0, L_0x23dc840;  1 drivers
v0x23d8d80_0 .net *"_ivl_44", 0 0, L_0x23dc9c0;  1 drivers
v0x23d8e60_0 .net *"_ivl_6", 0 0, L_0x23db3a0;  1 drivers
v0x23d8f40_0 .net *"_ivl_8", 0 0, L_0x23db490;  1 drivers
v0x23d9020_0 .net "a", 0 0, v0x23d7200_0;  alias, 1 drivers
v0x23d90c0_0 .net "b", 0 0, v0x23d72a0_0;  alias, 1 drivers
v0x23d91b0_0 .net "c", 0 0, v0x23d7340_0;  alias, 1 drivers
v0x23d92a0_0 .net "d", 0 0, v0x23d74b0_0;  alias, 1 drivers
v0x23d9390_0 .net "out", 0 0, L_0x23dca80;  alias, 1 drivers
S_0x23d94f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x23a8610;
 .timescale -12 -12;
E_0x23a30e0 .event anyedge, v0x23da1a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23da1a0_0;
    %nor/r;
    %assign/vec4 v0x23da1a0_0, 0;
    %wait E_0x23a30e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23d6740;
T_3 ;
    %fork t_1, S_0x23d69e0;
    %jmp t_0;
    .scope S_0x23d69e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23d6c40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d7340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d72a0_0, 0;
    %assign/vec4 v0x23d7200_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x238d9f0;
    %load/vec4 v0x23d6c40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x23d6c40_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23d74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d7340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d72a0_0, 0;
    %assign/vec4 v0x23d7200_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23a3590;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23d7020;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23a3340;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23d7200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d72a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d7340_0, 0;
    %assign/vec4 v0x23d74b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x23d6740;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x23a8610;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d9e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23da1a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23a8610;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23d9e80_0;
    %inv;
    %store/vec4 v0x23d9e80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23a8610;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23d7410_0, v0x23da300_0, v0x23d9ca0_0, v0x23d9d40_0, v0x23d9de0_0, v0x23d9f20_0, v0x23da060_0, v0x23d9fc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23a8610;
T_7 ;
    %load/vec4 v0x23da100_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23da100_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23da100_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23da100_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23da100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23da100_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23da100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23a8610;
T_8 ;
    %wait E_0x23a3340;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23da100_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23da100_0, 4, 32;
    %load/vec4 v0x23da240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23da100_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23da100_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23da100_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23da100_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23da060_0;
    %load/vec4 v0x23da060_0;
    %load/vec4 v0x23d9fc0_0;
    %xor;
    %load/vec4 v0x23da060_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23da100_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23da100_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23da100_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23da100_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/kmap2/iter0/response2/top_module.sv";
