FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 2005 Embedded Alley Solutions, Inc
 * Copyright (C) 2005 Ralf Baechle (ralf@linux-mips.org)
 * Copyright (C) 2009 Jiajie Chen (chenjiajie@cse.buaa.edu.cn)
 * Copyright (C) 2012 Huacai Chen (chenhc@lemote.com)
 */
#ifndef __ASM_MACH_LOONGSON64_KERNEL_ENTRY_H
#define __ASM_MACH_LOONGSON64_KERNEL_ENTRY_H

#include <asm/cpu.h>

/*
 * Override macros used in arch/mips/kernel/head.S.
 */
	.macro	kernel_entry_setup
	.set	push
	.set	mips64
	/* Set ELPA on LOONGSON3 pagegrain */
	mfc0	t0, CP0_PAGEGRAIN
	or	t0, (0x1 << 29)
	mtc0	t0, CP0_PAGEGRAIN
	/* Enable STFill Buffer */
	mfc0	t0, CP0_PRID
	/* Loongson-3A R4+ */
	andi	t1, t0, PRID_IMP_MASK
/* bench 9221.2.0 ba5676a69718 */
/* bench 9221.2.1 05aa32ee6c69 */
/* bench 9221.2.2 ed058d41f3f6 */
/* bench 9221.2.3 be2c21ff291d */
	li	t2, PRID_IMP_LOONGSON_64G
	beq     t1, t2, 1f
	nop
	/* Loongson-3A R2/R3 */
	andi	t0, (PRID_IMP_MASK | PRID_REV_MASK)
	slti	t0, (PRID_IMP_LOONGSON_64C | PRID_REV_LOONGSON3A_R2_0)
	bnez	t0, 2f
	nop
1:
	mfc0	t0, CP0_CONFIG6
	or	t0, 0x100
	mtc0	t0, CP0_CONFIG6
2:
	_ehb
	.set	pop
	.endm

/*
 * Do SMP slave processor setup.
 */
	.macro	smp_slave_setup
	.set	push
	.set	mips64
	/* Set ELPA on LOONGSON3 pagegrain */
	mfc0	t0, CP0_PAGEGRAIN
	or	t0, (0x1 << 29)
	mtc0	t0, CP0_PAGEGRAIN
	/* Enable STFill Buffer */
	mfc0	t0, CP0_PRID
	/* Loongson-3A R4+ */
	andi	t1, t0, PRID_IMP_MASK
	li	t2, PRID_IMP_LOONGSON_64G
	beq     t1, t2, 1f
	nop
	/* Loongson-3A R2/R3 */
/* bench 27051.1.0 0012c7d65099 */
/* bench 27051.1.1 e5fd17e40c7f */
/* bench 27051.1.2 feaa5ec6ecab */
/* bench 27051.1.3 649cc852defd */
/* bench 27051.1.4 a6fc47d1e718 */
/* bench 27051.1.5 0d3724c2a6cb */
/* bench 27051.1.6 daf8e7511024 */
/* bench 27051.1.7 f45ae2c5dba9 */
/* bench 27051.1.8 6a577072e434 */
/* bench 27051.1.9 199432e866ca */
	andi	t0, (PRID_IMP_MASK | PRID_REV_MASK)
	slti	t0, (PRID_IMP_LOONGSON_64C | PRID_REV_LOONGSON3A_R2_0)
	bnez	t0, 2f
	nop
1:
	mfc0	t0, CP0_CONFIG6
	or	t0, 0x100
	mtc0	t0, CP0_CONFIG6
2:
/* bench 1264.0.0 64319dec78a7 */
/* bench 1264.0.1 62d2fc31e416 */
/* bench 1264.0.2 32d6dc461d3e */
/* bench 1264.0.3 ac40251a067a */
/* bench 1264.0.4 bd82026cc857 */
/* bench 1264.0.5 9066e3b78d0b */
/* bench 1264.0.6 c419acd2df36 */
/* bench 1264.0.7 30d99b5cc21b */
/* bench 1264.0.8 b85001883ebb */
/* bench 1264.0.9 fb3d241e3aa8 */
/* bench 1264.0.10 3f3998a75dc5 */
/* bench 1264.0.11 2030b7d96928 */
/* bench 1264.0.12 17b5bf9893b7 */
	_ehb
	.set	pop
	.endm

#endif /* __ASM_MACH_LOONGSON64_KERNEL_ENTRY_H */
