//
// Verilog Module mopshub_lib.FIFO_to_Elink
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 13:28:48 04/08/21
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module FIFO_to_Elink #(
   // synopsys template
   // synopsys template
   parameter DATA_IN_WIDTH  = 10,
   parameter DATA_OUT_WIDTH = 10
)
( 
   // Port Declarations
   input   wire                         efifoWr, 
   input   wire                         wr_clk, 
   input   wire                         bitCLKx2, 
   input   wire                         bitCLKx4, 
   input   wire                         rst, 
   input   wire    [DATA_IN_WIDTH-1:0]  efifoDin, 
   output  wire                         efifoPfull, 
   output  wire                         DATA1bitOUT, 
   output  wire    [1:0]                elink2bit, 
   input   wire                         fifo_flush, 
   input   wire                         reverse_tx,   // 0
   input   wire                         swap_output   // 0 defaultwhen '1', the output bits will be swapped
);


// Internal Declarations




// ### Please start your Verilog code here ### 

endmodule
