
DAQ_DaughterBoards.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c8a0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  0800ca80  0800ca80  0000da80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbe0  0800cbe0  0000e190  2**0
                  CONTENTS
  4 .ARM          00000008  0800cbe0  0800cbe0  0000dbe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbe8  0800cbe8  0000e190  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbe8  0800cbe8  0000dbe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cbec  0800cbec  0000dbec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000190  20000000  0800cbf0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001314  20000190  0800cd80  0000e190  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014a4  0800cd80  0000e4a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e190  2**0
                  CONTENTS, READONLY
 12 .debug_info   000363f3  00000000  00000000  0000e1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008c2a  00000000  00000000  000445b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002850  00000000  00000000  0004d1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001df6  00000000  00000000  0004fa30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033203  00000000  00000000  00051826  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003fc51  00000000  00000000  00084a29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00126fca  00000000  00000000  000c467a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001eb644  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009d90  00000000  00000000  001eb688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000fd  00000000  00000000  001f5418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000190 	.word	0x20000190
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ca68 	.word	0x0800ca68

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000194 	.word	0x20000194
 800021c:	0800ca68 	.word	0x0800ca68

08000220 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000220:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000222:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000226:	4919      	ldr	r1, [pc, #100]	@ (800028c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000228:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800022c:	4818      	ldr	r0, [pc, #96]	@ (8000290 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800022e:	4917      	ldr	r1, [pc, #92]	@ (800028c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000230:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000232:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000234:	4817      	ldr	r0, [pc, #92]	@ (8000294 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000236:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000238:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800023c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800023e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000242:	4915      	ldr	r1, [pc, #84]	@ (8000298 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000244:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000246:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800024a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800024c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000250:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000254:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000258:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800025c:	490f      	ldr	r1, [pc, #60]	@ (800029c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800025e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000262:	4770      	bx	lr

08000264 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000264:	f7ff bffe 	b.w	8000264 <__tx_BadHandler>

08000268 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000268:	f7ff bffe 	b.w	8000268 <__tx_HardfaultHandler>

0800026c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800026c:	f7ff bffe 	b.w	800026c <__tx_SVCallHandler>

08000270 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000270:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000272:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000276:	4770      	bx	lr

08000278 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000278:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800027a:	f000 f891 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800027e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000282:	4770      	bx	lr

08000284 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000284:	f7ff bffe 	b.w	8000284 <__tx_NMIHandler>

08000288 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000288:	f7ff bffe 	b.w	8000288 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800028c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000290:	20000e98 	.word	0x20000e98
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000294:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000298:	0019f09f 	.word	0x0019f09f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800029c:	40ff0000 	.word	0x40ff0000

080002a0 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 80002a0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002a4:	4a2a      	ldr	r2, [pc, #168]	@ (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002a6:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002a8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002ac:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002b0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002b4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002b6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002ba:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002be:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80002c2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002c6:	f3bf 8f6f 	isb	sy

080002ca <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ca:	e7fe      	b.n	80002ca <__tx_wait_here>

080002cc <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002cc:	4821      	ldr	r0, [pc, #132]	@ (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002ce:	4a22      	ldr	r2, [pc, #136]	@ (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002d0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002d4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002d6:	b191      	cbz	r1, 80002fe <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002d8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002da:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002de:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002e2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002e6:	d101      	bne.n	80002ec <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002e8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002ec <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002ec:	4c1b      	ldr	r4, [pc, #108]	@ (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002ee:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002f2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002f4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002f8:	b10d      	cbz	r5, 80002fe <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002fa:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002fc:	6023      	str	r3, [r4, #0]

080002fe <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80002fe:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000300:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000302:	b1b1      	cbz	r1, 8000332 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000304:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000306:	b662      	cpsie	i

08000308 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000308:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800030a:	4c14      	ldr	r4, [pc, #80]	@ (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800030c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800030e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000312:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000314:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000316:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800031a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800031e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000322:	d101      	bne.n	8000328 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000324:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000328 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000328:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800032c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000330:	4770      	bx	lr

08000332 <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 8000332:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000334:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000336:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000338:	b909      	cbnz	r1, 800033e <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f9      	b.n	8000332 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7dc      	b.n	8000308 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	20000f34 	.word	0x20000f34
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	20000e9c 	.word	0x20000e9c
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	20000ea0 	.word	0x20000ea0
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	200014a0 	.word	0x200014a0

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	@ (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	@ (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	@ (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	@ (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f00b fcb9 	bl	800bd70 <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f00b fac6 	bl	800b994 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	@ (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	@ (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	@ (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	@ (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	20000f40 	.word	0x20000f40
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	200014a0 	.word	0x200014a0
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	20000f44 	.word	0x20000f44
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	20000fd0 	.word	0x20000fd0
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	20000fd4 	.word	0x20000fd4
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	20000fcc 	.word	0x20000fcc
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	20000fc8 	.word	0x20000fc8
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	20000f34 	.word	0x20000f34
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	20000e9c 	.word	0x20000e9c
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	20000ea0 	.word	0x20000ea0
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04

08000458 <__aeabi_drsub>:
 8000458:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800045c:	e002      	b.n	8000464 <__adddf3>
 800045e:	bf00      	nop

08000460 <__aeabi_dsub>:
 8000460:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000464 <__adddf3>:
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800046a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800046e:	ea94 0f05 	teq	r4, r5
 8000472:	bf08      	it	eq
 8000474:	ea90 0f02 	teqeq	r0, r2
 8000478:	bf1f      	itttt	ne
 800047a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800047e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000482:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000486:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048a:	f000 80e2 	beq.w	8000652 <__adddf3+0x1ee>
 800048e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000492:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000496:	bfb8      	it	lt
 8000498:	426d      	neglt	r5, r5
 800049a:	dd0c      	ble.n	80004b6 <__adddf3+0x52>
 800049c:	442c      	add	r4, r5
 800049e:	ea80 0202 	eor.w	r2, r0, r2
 80004a2:	ea81 0303 	eor.w	r3, r1, r3
 80004a6:	ea82 0000 	eor.w	r0, r2, r0
 80004aa:	ea83 0101 	eor.w	r1, r3, r1
 80004ae:	ea80 0202 	eor.w	r2, r0, r2
 80004b2:	ea81 0303 	eor.w	r3, r1, r3
 80004b6:	2d36      	cmp	r5, #54	@ 0x36
 80004b8:	bf88      	it	hi
 80004ba:	bd30      	pophi	{r4, r5, pc}
 80004bc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004c4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004c8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004cc:	d002      	beq.n	80004d4 <__adddf3+0x70>
 80004ce:	4240      	negs	r0, r0
 80004d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004dc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x84>
 80004e2:	4252      	negs	r2, r2
 80004e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004e8:	ea94 0f05 	teq	r4, r5
 80004ec:	f000 80a7 	beq.w	800063e <__adddf3+0x1da>
 80004f0:	f1a4 0401 	sub.w	r4, r4, #1
 80004f4:	f1d5 0e20 	rsbs	lr, r5, #32
 80004f8:	db0d      	blt.n	8000516 <__adddf3+0xb2>
 80004fa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004fe:	fa22 f205 	lsr.w	r2, r2, r5
 8000502:	1880      	adds	r0, r0, r2
 8000504:	f141 0100 	adc.w	r1, r1, #0
 8000508:	fa03 f20e 	lsl.w	r2, r3, lr
 800050c:	1880      	adds	r0, r0, r2
 800050e:	fa43 f305 	asr.w	r3, r3, r5
 8000512:	4159      	adcs	r1, r3
 8000514:	e00e      	b.n	8000534 <__adddf3+0xd0>
 8000516:	f1a5 0520 	sub.w	r5, r5, #32
 800051a:	f10e 0e20 	add.w	lr, lr, #32
 800051e:	2a01      	cmp	r2, #1
 8000520:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000524:	bf28      	it	cs
 8000526:	f04c 0c02 	orrcs.w	ip, ip, #2
 800052a:	fa43 f305 	asr.w	r3, r3, r5
 800052e:	18c0      	adds	r0, r0, r3
 8000530:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000534:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000538:	d507      	bpl.n	800054a <__adddf3+0xe6>
 800053a:	f04f 0e00 	mov.w	lr, #0
 800053e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000542:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000546:	eb6e 0101 	sbc.w	r1, lr, r1
 800054a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800054e:	d31b      	bcc.n	8000588 <__adddf3+0x124>
 8000550:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000554:	d30c      	bcc.n	8000570 <__adddf3+0x10c>
 8000556:	0849      	lsrs	r1, r1, #1
 8000558:	ea5f 0030 	movs.w	r0, r0, rrx
 800055c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000560:	f104 0401 	add.w	r4, r4, #1
 8000564:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000568:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800056c:	f080 809a 	bcs.w	80006a4 <__adddf3+0x240>
 8000570:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	ea41 0105 	orr.w	r1, r1, r5
 8000586:	bd30      	pop	{r4, r5, pc}
 8000588:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800058c:	4140      	adcs	r0, r0
 800058e:	eb41 0101 	adc.w	r1, r1, r1
 8000592:	3c01      	subs	r4, #1
 8000594:	bf28      	it	cs
 8000596:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800059a:	d2e9      	bcs.n	8000570 <__adddf3+0x10c>
 800059c:	f091 0f00 	teq	r1, #0
 80005a0:	bf04      	itt	eq
 80005a2:	4601      	moveq	r1, r0
 80005a4:	2000      	moveq	r0, #0
 80005a6:	fab1 f381 	clz	r3, r1
 80005aa:	bf08      	it	eq
 80005ac:	3320      	addeq	r3, #32
 80005ae:	f1a3 030b 	sub.w	r3, r3, #11
 80005b2:	f1b3 0220 	subs.w	r2, r3, #32
 80005b6:	da0c      	bge.n	80005d2 <__adddf3+0x16e>
 80005b8:	320c      	adds	r2, #12
 80005ba:	dd08      	ble.n	80005ce <__adddf3+0x16a>
 80005bc:	f102 0c14 	add.w	ip, r2, #20
 80005c0:	f1c2 020c 	rsb	r2, r2, #12
 80005c4:	fa01 f00c 	lsl.w	r0, r1, ip
 80005c8:	fa21 f102 	lsr.w	r1, r1, r2
 80005cc:	e00c      	b.n	80005e8 <__adddf3+0x184>
 80005ce:	f102 0214 	add.w	r2, r2, #20
 80005d2:	bfd8      	it	le
 80005d4:	f1c2 0c20 	rsble	ip, r2, #32
 80005d8:	fa01 f102 	lsl.w	r1, r1, r2
 80005dc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005e0:	bfdc      	itt	le
 80005e2:	ea41 010c 	orrle.w	r1, r1, ip
 80005e6:	4090      	lslle	r0, r2
 80005e8:	1ae4      	subs	r4, r4, r3
 80005ea:	bfa2      	ittt	ge
 80005ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005f0:	4329      	orrge	r1, r5
 80005f2:	bd30      	popge	{r4, r5, pc}
 80005f4:	ea6f 0404 	mvn.w	r4, r4
 80005f8:	3c1f      	subs	r4, #31
 80005fa:	da1c      	bge.n	8000636 <__adddf3+0x1d2>
 80005fc:	340c      	adds	r4, #12
 80005fe:	dc0e      	bgt.n	800061e <__adddf3+0x1ba>
 8000600:	f104 0414 	add.w	r4, r4, #20
 8000604:	f1c4 0220 	rsb	r2, r4, #32
 8000608:	fa20 f004 	lsr.w	r0, r0, r4
 800060c:	fa01 f302 	lsl.w	r3, r1, r2
 8000610:	ea40 0003 	orr.w	r0, r0, r3
 8000614:	fa21 f304 	lsr.w	r3, r1, r4
 8000618:	ea45 0103 	orr.w	r1, r5, r3
 800061c:	bd30      	pop	{r4, r5, pc}
 800061e:	f1c4 040c 	rsb	r4, r4, #12
 8000622:	f1c4 0220 	rsb	r2, r4, #32
 8000626:	fa20 f002 	lsr.w	r0, r0, r2
 800062a:	fa01 f304 	lsl.w	r3, r1, r4
 800062e:	ea40 0003 	orr.w	r0, r0, r3
 8000632:	4629      	mov	r1, r5
 8000634:	bd30      	pop	{r4, r5, pc}
 8000636:	fa21 f004 	lsr.w	r0, r1, r4
 800063a:	4629      	mov	r1, r5
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	f094 0f00 	teq	r4, #0
 8000642:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000646:	bf06      	itte	eq
 8000648:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800064c:	3401      	addeq	r4, #1
 800064e:	3d01      	subne	r5, #1
 8000650:	e74e      	b.n	80004f0 <__adddf3+0x8c>
 8000652:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000656:	bf18      	it	ne
 8000658:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800065c:	d029      	beq.n	80006b2 <__adddf3+0x24e>
 800065e:	ea94 0f05 	teq	r4, r5
 8000662:	bf08      	it	eq
 8000664:	ea90 0f02 	teqeq	r0, r2
 8000668:	d005      	beq.n	8000676 <__adddf3+0x212>
 800066a:	ea54 0c00 	orrs.w	ip, r4, r0
 800066e:	bf04      	itt	eq
 8000670:	4619      	moveq	r1, r3
 8000672:	4610      	moveq	r0, r2
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea91 0f03 	teq	r1, r3
 800067a:	bf1e      	ittt	ne
 800067c:	2100      	movne	r1, #0
 800067e:	2000      	movne	r0, #0
 8000680:	bd30      	popne	{r4, r5, pc}
 8000682:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000686:	d105      	bne.n	8000694 <__adddf3+0x230>
 8000688:	0040      	lsls	r0, r0, #1
 800068a:	4149      	adcs	r1, r1
 800068c:	bf28      	it	cs
 800068e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000692:	bd30      	pop	{r4, r5, pc}
 8000694:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000698:	bf3c      	itt	cc
 800069a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800069e:	bd30      	popcc	{r4, r5, pc}
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006ac:	f04f 0000 	mov.w	r0, #0
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006b6:	bf1a      	itte	ne
 80006b8:	4619      	movne	r1, r3
 80006ba:	4610      	movne	r0, r2
 80006bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006c0:	bf1c      	itt	ne
 80006c2:	460b      	movne	r3, r1
 80006c4:	4602      	movne	r2, r0
 80006c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ca:	bf06      	itte	eq
 80006cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006d0:	ea91 0f03 	teqeq	r1, r3
 80006d4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	bf00      	nop

080006dc <__aeabi_ui2d>:
 80006dc:	f090 0f00 	teq	r0, #0
 80006e0:	bf04      	itt	eq
 80006e2:	2100      	moveq	r1, #0
 80006e4:	4770      	bxeq	lr
 80006e6:	b530      	push	{r4, r5, lr}
 80006e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006f0:	f04f 0500 	mov.w	r5, #0
 80006f4:	f04f 0100 	mov.w	r1, #0
 80006f8:	e750      	b.n	800059c <__adddf3+0x138>
 80006fa:	bf00      	nop

080006fc <__aeabi_i2d>:
 80006fc:	f090 0f00 	teq	r0, #0
 8000700:	bf04      	itt	eq
 8000702:	2100      	moveq	r1, #0
 8000704:	4770      	bxeq	lr
 8000706:	b530      	push	{r4, r5, lr}
 8000708:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800070c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000710:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000714:	bf48      	it	mi
 8000716:	4240      	negmi	r0, r0
 8000718:	f04f 0100 	mov.w	r1, #0
 800071c:	e73e      	b.n	800059c <__adddf3+0x138>
 800071e:	bf00      	nop

08000720 <__aeabi_f2d>:
 8000720:	0042      	lsls	r2, r0, #1
 8000722:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000726:	ea4f 0131 	mov.w	r1, r1, rrx
 800072a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800072e:	bf1f      	itttt	ne
 8000730:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000734:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000738:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800073c:	4770      	bxne	lr
 800073e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000742:	bf08      	it	eq
 8000744:	4770      	bxeq	lr
 8000746:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800074a:	bf04      	itt	eq
 800074c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000758:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800075c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000760:	e71c      	b.n	800059c <__adddf3+0x138>
 8000762:	bf00      	nop

08000764 <__aeabi_ul2d>:
 8000764:	ea50 0201 	orrs.w	r2, r0, r1
 8000768:	bf08      	it	eq
 800076a:	4770      	bxeq	lr
 800076c:	b530      	push	{r4, r5, lr}
 800076e:	f04f 0500 	mov.w	r5, #0
 8000772:	e00a      	b.n	800078a <__aeabi_l2d+0x16>

08000774 <__aeabi_l2d>:
 8000774:	ea50 0201 	orrs.w	r2, r0, r1
 8000778:	bf08      	it	eq
 800077a:	4770      	bxeq	lr
 800077c:	b530      	push	{r4, r5, lr}
 800077e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000782:	d502      	bpl.n	800078a <__aeabi_l2d+0x16>
 8000784:	4240      	negs	r0, r0
 8000786:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800078a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800078e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000792:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000796:	f43f aed8 	beq.w	800054a <__adddf3+0xe6>
 800079a:	f04f 0203 	mov.w	r2, #3
 800079e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007a2:	bf18      	it	ne
 80007a4:	3203      	addne	r2, #3
 80007a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007aa:	bf18      	it	ne
 80007ac:	3203      	addne	r2, #3
 80007ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007b2:	f1c2 0320 	rsb	r3, r2, #32
 80007b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ba:	fa20 f002 	lsr.w	r0, r0, r2
 80007be:	fa01 fe03 	lsl.w	lr, r1, r3
 80007c2:	ea40 000e 	orr.w	r0, r0, lr
 80007c6:	fa21 f102 	lsr.w	r1, r1, r2
 80007ca:	4414      	add	r4, r2
 80007cc:	e6bd      	b.n	800054a <__adddf3+0xe6>
 80007ce:	bf00      	nop

080007d0 <__aeabi_d2uiz>:
 80007d0:	004a      	lsls	r2, r1, #1
 80007d2:	d211      	bcs.n	80007f8 <__aeabi_d2uiz+0x28>
 80007d4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80007d8:	d211      	bcs.n	80007fe <__aeabi_d2uiz+0x2e>
 80007da:	d50d      	bpl.n	80007f8 <__aeabi_d2uiz+0x28>
 80007dc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80007e0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007e4:	d40e      	bmi.n	8000804 <__aeabi_d2uiz+0x34>
 80007e6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007ee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007f2:	fa23 f002 	lsr.w	r0, r3, r2
 80007f6:	4770      	bx	lr
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	4770      	bx	lr
 80007fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000802:	d102      	bne.n	800080a <__aeabi_d2uiz+0x3a>
 8000804:	f04f 30ff 	mov.w	r0, #4294967295
 8000808:	4770      	bx	lr
 800080a:	f04f 0000 	mov.w	r0, #0
 800080e:	4770      	bx	lr

08000810 <__aeabi_uldivmod>:
 8000810:	b953      	cbnz	r3, 8000828 <__aeabi_uldivmod+0x18>
 8000812:	b94a      	cbnz	r2, 8000828 <__aeabi_uldivmod+0x18>
 8000814:	2900      	cmp	r1, #0
 8000816:	bf08      	it	eq
 8000818:	2800      	cmpeq	r0, #0
 800081a:	bf1c      	itt	ne
 800081c:	f04f 31ff 	movne.w	r1, #4294967295
 8000820:	f04f 30ff 	movne.w	r0, #4294967295
 8000824:	f000 b96a 	b.w	8000afc <__aeabi_idiv0>
 8000828:	f1ad 0c08 	sub.w	ip, sp, #8
 800082c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000830:	f000 f806 	bl	8000840 <__udivmoddi4>
 8000834:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000838:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800083c:	b004      	add	sp, #16
 800083e:	4770      	bx	lr

08000840 <__udivmoddi4>:
 8000840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000844:	9d08      	ldr	r5, [sp, #32]
 8000846:	460c      	mov	r4, r1
 8000848:	2b00      	cmp	r3, #0
 800084a:	d14e      	bne.n	80008ea <__udivmoddi4+0xaa>
 800084c:	4694      	mov	ip, r2
 800084e:	458c      	cmp	ip, r1
 8000850:	4686      	mov	lr, r0
 8000852:	fab2 f282 	clz	r2, r2
 8000856:	d962      	bls.n	800091e <__udivmoddi4+0xde>
 8000858:	b14a      	cbz	r2, 800086e <__udivmoddi4+0x2e>
 800085a:	f1c2 0320 	rsb	r3, r2, #32
 800085e:	4091      	lsls	r1, r2
 8000860:	fa20 f303 	lsr.w	r3, r0, r3
 8000864:	fa0c fc02 	lsl.w	ip, ip, r2
 8000868:	4319      	orrs	r1, r3
 800086a:	fa00 fe02 	lsl.w	lr, r0, r2
 800086e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000872:	fa1f f68c 	uxth.w	r6, ip
 8000876:	fbb1 f4f7 	udiv	r4, r1, r7
 800087a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800087e:	fb07 1114 	mls	r1, r7, r4, r1
 8000882:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000886:	fb04 f106 	mul.w	r1, r4, r6
 800088a:	4299      	cmp	r1, r3
 800088c:	d90a      	bls.n	80008a4 <__udivmoddi4+0x64>
 800088e:	eb1c 0303 	adds.w	r3, ip, r3
 8000892:	f104 30ff 	add.w	r0, r4, #4294967295
 8000896:	f080 8112 	bcs.w	8000abe <__udivmoddi4+0x27e>
 800089a:	4299      	cmp	r1, r3
 800089c:	f240 810f 	bls.w	8000abe <__udivmoddi4+0x27e>
 80008a0:	3c02      	subs	r4, #2
 80008a2:	4463      	add	r3, ip
 80008a4:	1a59      	subs	r1, r3, r1
 80008a6:	fa1f f38e 	uxth.w	r3, lr
 80008aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80008ae:	fb07 1110 	mls	r1, r7, r0, r1
 80008b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008b6:	fb00 f606 	mul.w	r6, r0, r6
 80008ba:	429e      	cmp	r6, r3
 80008bc:	d90a      	bls.n	80008d4 <__udivmoddi4+0x94>
 80008be:	eb1c 0303 	adds.w	r3, ip, r3
 80008c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80008c6:	f080 80fc 	bcs.w	8000ac2 <__udivmoddi4+0x282>
 80008ca:	429e      	cmp	r6, r3
 80008cc:	f240 80f9 	bls.w	8000ac2 <__udivmoddi4+0x282>
 80008d0:	4463      	add	r3, ip
 80008d2:	3802      	subs	r0, #2
 80008d4:	1b9b      	subs	r3, r3, r6
 80008d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80008da:	2100      	movs	r1, #0
 80008dc:	b11d      	cbz	r5, 80008e6 <__udivmoddi4+0xa6>
 80008de:	40d3      	lsrs	r3, r2
 80008e0:	2200      	movs	r2, #0
 80008e2:	e9c5 3200 	strd	r3, r2, [r5]
 80008e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ea:	428b      	cmp	r3, r1
 80008ec:	d905      	bls.n	80008fa <__udivmoddi4+0xba>
 80008ee:	b10d      	cbz	r5, 80008f4 <__udivmoddi4+0xb4>
 80008f0:	e9c5 0100 	strd	r0, r1, [r5]
 80008f4:	2100      	movs	r1, #0
 80008f6:	4608      	mov	r0, r1
 80008f8:	e7f5      	b.n	80008e6 <__udivmoddi4+0xa6>
 80008fa:	fab3 f183 	clz	r1, r3
 80008fe:	2900      	cmp	r1, #0
 8000900:	d146      	bne.n	8000990 <__udivmoddi4+0x150>
 8000902:	42a3      	cmp	r3, r4
 8000904:	d302      	bcc.n	800090c <__udivmoddi4+0xcc>
 8000906:	4290      	cmp	r0, r2
 8000908:	f0c0 80f0 	bcc.w	8000aec <__udivmoddi4+0x2ac>
 800090c:	1a86      	subs	r6, r0, r2
 800090e:	eb64 0303 	sbc.w	r3, r4, r3
 8000912:	2001      	movs	r0, #1
 8000914:	2d00      	cmp	r5, #0
 8000916:	d0e6      	beq.n	80008e6 <__udivmoddi4+0xa6>
 8000918:	e9c5 6300 	strd	r6, r3, [r5]
 800091c:	e7e3      	b.n	80008e6 <__udivmoddi4+0xa6>
 800091e:	2a00      	cmp	r2, #0
 8000920:	f040 8090 	bne.w	8000a44 <__udivmoddi4+0x204>
 8000924:	eba1 040c 	sub.w	r4, r1, ip
 8000928:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800092c:	fa1f f78c 	uxth.w	r7, ip
 8000930:	2101      	movs	r1, #1
 8000932:	fbb4 f6f8 	udiv	r6, r4, r8
 8000936:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800093a:	fb08 4416 	mls	r4, r8, r6, r4
 800093e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000942:	fb07 f006 	mul.w	r0, r7, r6
 8000946:	4298      	cmp	r0, r3
 8000948:	d908      	bls.n	800095c <__udivmoddi4+0x11c>
 800094a:	eb1c 0303 	adds.w	r3, ip, r3
 800094e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000952:	d202      	bcs.n	800095a <__udivmoddi4+0x11a>
 8000954:	4298      	cmp	r0, r3
 8000956:	f200 80cd 	bhi.w	8000af4 <__udivmoddi4+0x2b4>
 800095a:	4626      	mov	r6, r4
 800095c:	1a1c      	subs	r4, r3, r0
 800095e:	fa1f f38e 	uxth.w	r3, lr
 8000962:	fbb4 f0f8 	udiv	r0, r4, r8
 8000966:	fb08 4410 	mls	r4, r8, r0, r4
 800096a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800096e:	fb00 f707 	mul.w	r7, r0, r7
 8000972:	429f      	cmp	r7, r3
 8000974:	d908      	bls.n	8000988 <__udivmoddi4+0x148>
 8000976:	eb1c 0303 	adds.w	r3, ip, r3
 800097a:	f100 34ff 	add.w	r4, r0, #4294967295
 800097e:	d202      	bcs.n	8000986 <__udivmoddi4+0x146>
 8000980:	429f      	cmp	r7, r3
 8000982:	f200 80b0 	bhi.w	8000ae6 <__udivmoddi4+0x2a6>
 8000986:	4620      	mov	r0, r4
 8000988:	1bdb      	subs	r3, r3, r7
 800098a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800098e:	e7a5      	b.n	80008dc <__udivmoddi4+0x9c>
 8000990:	f1c1 0620 	rsb	r6, r1, #32
 8000994:	408b      	lsls	r3, r1
 8000996:	fa22 f706 	lsr.w	r7, r2, r6
 800099a:	431f      	orrs	r7, r3
 800099c:	fa20 fc06 	lsr.w	ip, r0, r6
 80009a0:	fa04 f301 	lsl.w	r3, r4, r1
 80009a4:	ea43 030c 	orr.w	r3, r3, ip
 80009a8:	40f4      	lsrs	r4, r6
 80009aa:	fa00 f801 	lsl.w	r8, r0, r1
 80009ae:	0c38      	lsrs	r0, r7, #16
 80009b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80009b4:	fbb4 fef0 	udiv	lr, r4, r0
 80009b8:	fa1f fc87 	uxth.w	ip, r7
 80009bc:	fb00 441e 	mls	r4, r0, lr, r4
 80009c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009c4:	fb0e f90c 	mul.w	r9, lr, ip
 80009c8:	45a1      	cmp	r9, r4
 80009ca:	fa02 f201 	lsl.w	r2, r2, r1
 80009ce:	d90a      	bls.n	80009e6 <__udivmoddi4+0x1a6>
 80009d0:	193c      	adds	r4, r7, r4
 80009d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80009d6:	f080 8084 	bcs.w	8000ae2 <__udivmoddi4+0x2a2>
 80009da:	45a1      	cmp	r9, r4
 80009dc:	f240 8081 	bls.w	8000ae2 <__udivmoddi4+0x2a2>
 80009e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80009e4:	443c      	add	r4, r7
 80009e6:	eba4 0409 	sub.w	r4, r4, r9
 80009ea:	fa1f f983 	uxth.w	r9, r3
 80009ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80009f2:	fb00 4413 	mls	r4, r0, r3, r4
 80009f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80009fe:	45a4      	cmp	ip, r4
 8000a00:	d907      	bls.n	8000a12 <__udivmoddi4+0x1d2>
 8000a02:	193c      	adds	r4, r7, r4
 8000a04:	f103 30ff 	add.w	r0, r3, #4294967295
 8000a08:	d267      	bcs.n	8000ada <__udivmoddi4+0x29a>
 8000a0a:	45a4      	cmp	ip, r4
 8000a0c:	d965      	bls.n	8000ada <__udivmoddi4+0x29a>
 8000a0e:	3b02      	subs	r3, #2
 8000a10:	443c      	add	r4, r7
 8000a12:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000a16:	fba0 9302 	umull	r9, r3, r0, r2
 8000a1a:	eba4 040c 	sub.w	r4, r4, ip
 8000a1e:	429c      	cmp	r4, r3
 8000a20:	46ce      	mov	lr, r9
 8000a22:	469c      	mov	ip, r3
 8000a24:	d351      	bcc.n	8000aca <__udivmoddi4+0x28a>
 8000a26:	d04e      	beq.n	8000ac6 <__udivmoddi4+0x286>
 8000a28:	b155      	cbz	r5, 8000a40 <__udivmoddi4+0x200>
 8000a2a:	ebb8 030e 	subs.w	r3, r8, lr
 8000a2e:	eb64 040c 	sbc.w	r4, r4, ip
 8000a32:	fa04 f606 	lsl.w	r6, r4, r6
 8000a36:	40cb      	lsrs	r3, r1
 8000a38:	431e      	orrs	r6, r3
 8000a3a:	40cc      	lsrs	r4, r1
 8000a3c:	e9c5 6400 	strd	r6, r4, [r5]
 8000a40:	2100      	movs	r1, #0
 8000a42:	e750      	b.n	80008e6 <__udivmoddi4+0xa6>
 8000a44:	f1c2 0320 	rsb	r3, r2, #32
 8000a48:	fa20 f103 	lsr.w	r1, r0, r3
 8000a4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a50:	fa24 f303 	lsr.w	r3, r4, r3
 8000a54:	4094      	lsls	r4, r2
 8000a56:	430c      	orrs	r4, r1
 8000a58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a5c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a60:	fa1f f78c 	uxth.w	r7, ip
 8000a64:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a68:	fb08 3110 	mls	r1, r8, r0, r3
 8000a6c:	0c23      	lsrs	r3, r4, #16
 8000a6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a72:	fb00 f107 	mul.w	r1, r0, r7
 8000a76:	4299      	cmp	r1, r3
 8000a78:	d908      	bls.n	8000a8c <__udivmoddi4+0x24c>
 8000a7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000a7e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a82:	d22c      	bcs.n	8000ade <__udivmoddi4+0x29e>
 8000a84:	4299      	cmp	r1, r3
 8000a86:	d92a      	bls.n	8000ade <__udivmoddi4+0x29e>
 8000a88:	3802      	subs	r0, #2
 8000a8a:	4463      	add	r3, ip
 8000a8c:	1a5b      	subs	r3, r3, r1
 8000a8e:	b2a4      	uxth	r4, r4
 8000a90:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a94:	fb08 3311 	mls	r3, r8, r1, r3
 8000a98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a9c:	fb01 f307 	mul.w	r3, r1, r7
 8000aa0:	42a3      	cmp	r3, r4
 8000aa2:	d908      	bls.n	8000ab6 <__udivmoddi4+0x276>
 8000aa4:	eb1c 0404 	adds.w	r4, ip, r4
 8000aa8:	f101 36ff 	add.w	r6, r1, #4294967295
 8000aac:	d213      	bcs.n	8000ad6 <__udivmoddi4+0x296>
 8000aae:	42a3      	cmp	r3, r4
 8000ab0:	d911      	bls.n	8000ad6 <__udivmoddi4+0x296>
 8000ab2:	3902      	subs	r1, #2
 8000ab4:	4464      	add	r4, ip
 8000ab6:	1ae4      	subs	r4, r4, r3
 8000ab8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000abc:	e739      	b.n	8000932 <__udivmoddi4+0xf2>
 8000abe:	4604      	mov	r4, r0
 8000ac0:	e6f0      	b.n	80008a4 <__udivmoddi4+0x64>
 8000ac2:	4608      	mov	r0, r1
 8000ac4:	e706      	b.n	80008d4 <__udivmoddi4+0x94>
 8000ac6:	45c8      	cmp	r8, r9
 8000ac8:	d2ae      	bcs.n	8000a28 <__udivmoddi4+0x1e8>
 8000aca:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ace:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ad2:	3801      	subs	r0, #1
 8000ad4:	e7a8      	b.n	8000a28 <__udivmoddi4+0x1e8>
 8000ad6:	4631      	mov	r1, r6
 8000ad8:	e7ed      	b.n	8000ab6 <__udivmoddi4+0x276>
 8000ada:	4603      	mov	r3, r0
 8000adc:	e799      	b.n	8000a12 <__udivmoddi4+0x1d2>
 8000ade:	4630      	mov	r0, r6
 8000ae0:	e7d4      	b.n	8000a8c <__udivmoddi4+0x24c>
 8000ae2:	46d6      	mov	lr, sl
 8000ae4:	e77f      	b.n	80009e6 <__udivmoddi4+0x1a6>
 8000ae6:	4463      	add	r3, ip
 8000ae8:	3802      	subs	r0, #2
 8000aea:	e74d      	b.n	8000988 <__udivmoddi4+0x148>
 8000aec:	4606      	mov	r6, r0
 8000aee:	4623      	mov	r3, r4
 8000af0:	4608      	mov	r0, r1
 8000af2:	e70f      	b.n	8000914 <__udivmoddi4+0xd4>
 8000af4:	3e02      	subs	r6, #2
 8000af6:	4463      	add	r3, ip
 8000af8:	e730      	b.n	800095c <__udivmoddi4+0x11c>
 8000afa:	bf00      	nop

08000afc <__aeabi_idiv0>:
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b086      	sub	sp, #24
 8000b04:	af02      	add	r7, sp, #8
 8000b06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8000b0c:	2334      	movs	r3, #52	@ 0x34
 8000b0e:	9300      	str	r3, [sp, #0]
 8000b10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b14:	4a0d      	ldr	r2, [pc, #52]	@ (8000b4c <tx_application_define+0x4c>)
 8000b16:	490e      	ldr	r1, [pc, #56]	@ (8000b50 <tx_application_define+0x50>)
 8000b18:	480e      	ldr	r0, [pc, #56]	@ (8000b54 <tx_application_define+0x54>)
 8000b1a:	f00b fbd3 	bl	800c2c4 <_txe_byte_pool_create>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d10e      	bne.n	8000b42 <tx_application_define+0x42>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000b24:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <tx_application_define+0x54>)
 8000b26:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000b28:	68b8      	ldr	r0, [r7, #8]
 8000b2a:	f000 fa4d 	bl	8000fc8 <App_ThreadX_Init>
 8000b2e:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8000b36:	bf00      	nop
 8000b38:	e7fd      	b.n	8000b36 <tx_application_define+0x36>
      }
      /* USER CODE END  App_ThreadX_Init_Error */
    }

    /* USER CODE BEGIN  App_ThreadX_Init_Success */
    status = ThreadX_Init(memory_ptr);
 8000b3a:	68b8      	ldr	r0, [r7, #8]
 8000b3c:	f001 fbb6 	bl	80022ac <ThreadX_Init>
 8000b40:	60f8      	str	r0, [r7, #12]
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	200001ac 	.word	0x200001ac
 8000b50:	0800ca80 	.word	0x0800ca80
 8000b54:	200005ac 	.word	0x200005ac

08000b58 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc4;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08c      	sub	sp, #48	@ 0x30
 8000b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b62:	2200      	movs	r2, #0
 8000b64:	601a      	str	r2, [r3, #0]
 8000b66:	605a      	str	r2, [r3, #4]
 8000b68:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	2220      	movs	r2, #32
 8000b6e:	2100      	movs	r1, #0
 8000b70:	4618      	mov	r0, r3
 8000b72:	f00b ff4d 	bl	800ca10 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b76:	4b32      	ldr	r3, [pc, #200]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b78:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b7e:	4b30      	ldr	r3, [pc, #192]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b80:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000b84:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b86:	4b2e      	ldr	r3, [pc, #184]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b8c:	4b2c      	ldr	r3, [pc, #176]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000b92:	4b2b      	ldr	r3, [pc, #172]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b98:	4b29      	ldr	r3, [pc, #164]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b9e:	4b28      	ldr	r3, [pc, #160]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000ba0:	2204      	movs	r2, #4
 8000ba2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ba4:	4b26      	ldr	r3, [pc, #152]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000baa:	4b25      	ldr	r3, [pc, #148]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000bb0:	4b23      	ldr	r3, [pc, #140]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bb6:	4b22      	ldr	r3, [pc, #136]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bbe:	4b20      	ldr	r3, [pc, #128]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000bca:	4b1d      	ldr	r3, [pc, #116]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000bd8:	4b19      	ldr	r3, [pc, #100]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000be0:	4817      	ldr	r0, [pc, #92]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000be2:	f002 fbdd 	bl	80033a0 <HAL_ADC_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000bec:	f000 fe24 	bl	8001838 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4811      	ldr	r0, [pc, #68]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bfc:	f003 fea0 	bl	8004940 <HAL_ADCEx_MultiModeConfigChannel>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000c06:	f000 fe17 	bl	8001838 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c44 <MX_ADC1_Init+0xec>)
 8000c0c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c0e:	2306      	movs	r3, #6
 8000c10:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c12:	2300      	movs	r3, #0
 8000c14:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c16:	237f      	movs	r3, #127	@ 0x7f
 8000c18:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c1a:	2304      	movs	r3, #4
 8000c1c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c22:	1d3b      	adds	r3, r7, #4
 8000c24:	4619      	mov	r1, r3
 8000c26:	4806      	ldr	r0, [pc, #24]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000c28:	f003 f8c8 	bl	8003dbc <HAL_ADC_ConfigChannel>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000c32:	f000 fe01 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c36:	bf00      	nop
 8000c38:	3730      	adds	r7, #48	@ 0x30
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	200005e0 	.word	0x200005e0
 8000c44:	10c00010 	.word	0x10c00010

08000c48 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b088      	sub	sp, #32
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c4e:	463b      	mov	r3, r7
 8000c50:	2220      	movs	r2, #32
 8000c52:	2100      	movs	r1, #0
 8000c54:	4618      	mov	r0, r3
 8000c56:	f00b fedb 	bl	800ca10 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8000c5a:	4b5e      	ldr	r3, [pc, #376]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c5c:	4a5e      	ldr	r2, [pc, #376]	@ (8000dd8 <MX_ADC4_Init+0x190>)
 8000c5e:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c60:	4b5c      	ldr	r3, [pc, #368]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c62:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000c66:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8000c68:	4b5a      	ldr	r3, [pc, #360]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c6e:	4b59      	ldr	r3, [pc, #356]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8000c74:	4b57      	ldr	r3, [pc, #348]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c7a:	4b56      	ldr	r3, [pc, #344]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000c80:	4b54      	ldr	r3, [pc, #336]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c82:	2208      	movs	r2, #8
 8000c84:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8000c86:	4b53      	ldr	r3, [pc, #332]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8000c8c:	4b51      	ldr	r3, [pc, #324]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c8e:	2201      	movs	r2, #1
 8000c90:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 8;
 8000c92:	4b50      	ldr	r3, [pc, #320]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c94:	2208      	movs	r2, #8
 8000c96:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8000c98:	4b4e      	ldr	r3, [pc, #312]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ca0:	4b4c      	ldr	r3, [pc, #304]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ca6:	4b4b      	ldr	r3, [pc, #300]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = DISABLE;
 8000cac:	4b49      	ldr	r3, [pc, #292]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cb4:	4b47      	ldr	r3, [pc, #284]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000cb6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000cba:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8000cbc:	4b45      	ldr	r3, [pc, #276]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8000cc4:	4843      	ldr	r0, [pc, #268]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000cc6:	f002 fb6b 	bl	80033a0 <HAL_ADC_Init>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_ADC4_Init+0x8c>
  {
    Error_Handler();
 8000cd0:	f000 fdb2 	bl	8001838 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000cd4:	4b41      	ldr	r3, [pc, #260]	@ (8000ddc <MX_ADC4_Init+0x194>)
 8000cd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cd8:	2306      	movs	r3, #6
 8000cda:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ce0:	237f      	movs	r3, #127	@ 0x7f
 8000ce2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ce4:	2304      	movs	r3, #4
 8000ce6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000cec:	463b      	mov	r3, r7
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4838      	ldr	r0, [pc, #224]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000cf2:	f003 f863 	bl	8003dbc <HAL_ADC_ConfigChannel>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_ADC4_Init+0xb8>
  {
    Error_Handler();
 8000cfc:	f000 fd9c 	bl	8001838 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000d00:	4b37      	ldr	r3, [pc, #220]	@ (8000de0 <MX_ADC4_Init+0x198>)
 8000d02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d04:	230c      	movs	r3, #12
 8000d06:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d08:	463b      	mov	r3, r7
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4831      	ldr	r0, [pc, #196]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000d0e:	f003 f855 	bl	8003dbc <HAL_ADC_ConfigChannel>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_ADC4_Init+0xd4>
  {
    Error_Handler();
 8000d18:	f000 fd8e 	bl	8001838 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000d1c:	4b31      	ldr	r3, [pc, #196]	@ (8000de4 <MX_ADC4_Init+0x19c>)
 8000d1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000d20:	2312      	movs	r3, #18
 8000d22:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d24:	463b      	mov	r3, r7
 8000d26:	4619      	mov	r1, r3
 8000d28:	482a      	ldr	r0, [pc, #168]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000d2a:	f003 f847 	bl	8003dbc <HAL_ADC_ConfigChannel>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_ADC4_Init+0xf0>
  {
    Error_Handler();
 8000d34:	f000 fd80 	bl	8001838 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000d38:	4b2b      	ldr	r3, [pc, #172]	@ (8000de8 <MX_ADC4_Init+0x1a0>)
 8000d3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000d3c:	2318      	movs	r3, #24
 8000d3e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d40:	463b      	mov	r3, r7
 8000d42:	4619      	mov	r1, r3
 8000d44:	4823      	ldr	r0, [pc, #140]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000d46:	f003 f839 	bl	8003dbc <HAL_ADC_ConfigChannel>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_ADC4_Init+0x10c>
  {
    Error_Handler();
 8000d50:	f000 fd72 	bl	8001838 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000d54:	4b25      	ldr	r3, [pc, #148]	@ (8000dec <MX_ADC4_Init+0x1a4>)
 8000d56:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000d58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d5c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d5e:	463b      	mov	r3, r7
 8000d60:	4619      	mov	r1, r3
 8000d62:	481c      	ldr	r0, [pc, #112]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000d64:	f003 f82a 	bl	8003dbc <HAL_ADC_ConfigChannel>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_ADC4_Init+0x12a>
  {
    Error_Handler();
 8000d6e:	f000 fd63 	bl	8001838 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000d72:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <MX_ADC4_Init+0x1a8>)
 8000d74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000d76:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000d7a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d7c:	463b      	mov	r3, r7
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4814      	ldr	r0, [pc, #80]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000d82:	f003 f81b 	bl	8003dbc <HAL_ADC_ConfigChannel>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_ADC4_Init+0x148>
  {
    Error_Handler();
 8000d8c:	f000 fd54 	bl	8001838 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000d90:	4b18      	ldr	r3, [pc, #96]	@ (8000df4 <MX_ADC4_Init+0x1ac>)
 8000d92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000d94:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000d98:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	480d      	ldr	r0, [pc, #52]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000da0:	f003 f80c 	bl	8003dbc <HAL_ADC_ConfigChannel>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_ADC4_Init+0x166>
  {
    Error_Handler();
 8000daa:	f000 fd45 	bl	8001838 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000dae:	4b12      	ldr	r3, [pc, #72]	@ (8000df8 <MX_ADC4_Init+0x1b0>)
 8000db0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000db2:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8000db6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000db8:	463b      	mov	r3, r7
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4805      	ldr	r0, [pc, #20]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000dbe:	f002 fffd 	bl	8003dbc <HAL_ADC_ConfigChannel>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_ADC4_Init+0x184>
  {
    Error_Handler();
 8000dc8:	f000 fd36 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8000dcc:	bf00      	nop
 8000dce:	3720      	adds	r7, #32
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	2000064c 	.word	0x2000064c
 8000dd8:	50000500 	.word	0x50000500
 8000ddc:	14f00020 	.word	0x14f00020
 8000de0:	32601000 	.word	0x32601000
 8000de4:	2a000400 	.word	0x2a000400
 8000de8:	2e300800 	.word	0x2e300800
 8000dec:	36902000 	.word	0x36902000
 8000df0:	1d500080 	.word	0x1d500080
 8000df4:	21800100 	.word	0x21800100
 8000df8:	25b00200 	.word	0x25b00200

08000dfc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b0a2      	sub	sp, #136	@ 0x88
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e04:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e14:	f107 0320 	add.w	r3, r7, #32
 8000e18:	2254      	movs	r2, #84	@ 0x54
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f00b fdf7 	bl	800ca10 <memset>
  if(adcHandle->Instance==ADC1)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e2a:	d135      	bne.n	8000e98 <HAL_ADC_MspInit+0x9c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000e2c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e30:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000e32:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000e36:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e38:	f107 0320 	add.w	r3, r7, #32
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f007 f98f 	bl	8008160 <HAL_RCCEx_PeriphCLKConfig>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000e48:	f000 fcf6 	bl	8001838 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000e4c:	4b58      	ldr	r3, [pc, #352]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e50:	4a57      	ldr	r2, [pc, #348]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e52:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e58:	4b55      	ldr	r3, [pc, #340]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e60:	61fb      	str	r3, [r7, #28]
 8000e62:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e64:	4b52      	ldr	r3, [pc, #328]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e68:	4a51      	ldr	r2, [pc, #324]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e6a:	f043 0301 	orr.w	r3, r3, #1
 8000e6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e70:	4b4f      	ldr	r3, [pc, #316]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e74:	f003 0301 	and.w	r3, r3, #1
 8000e78:	61bb      	str	r3, [r7, #24]
 8000e7a:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = FIRMWARECHECK_Pin;
 8000e7c:	2308      	movs	r3, #8
 8000e7e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e80:	2303      	movs	r3, #3
 8000e82:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(FIRMWARECHECK_GPIO_Port, &GPIO_InitStruct);
 8000e88:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e92:	f004 ff5f 	bl	8005d54 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8000e96:	e086      	b.n	8000fa6 <HAL_ADC_MspInit+0x1aa>
  else if(adcHandle->Instance==ADC4)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a45      	ldr	r2, [pc, #276]	@ (8000fb4 <HAL_ADC_MspInit+0x1b8>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	f040 8081 	bne.w	8000fa6 <HAL_ADC_MspInit+0x1aa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8000ea4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ea8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8000eaa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000eae:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eb0:	f107 0320 	add.w	r3, r7, #32
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f007 f953 	bl	8008160 <HAL_RCCEx_PeriphCLKConfig>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <HAL_ADC_MspInit+0xc8>
      Error_Handler();
 8000ec0:	f000 fcba 	bl	8001838 <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8000ec4:	4b3a      	ldr	r3, [pc, #232]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec8:	4a39      	ldr	r2, [pc, #228]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000eca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ece:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ed0:	4b37      	ldr	r3, [pc, #220]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ed8:	617b      	str	r3, [r7, #20]
 8000eda:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000edc:	4b34      	ldr	r3, [pc, #208]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee0:	4a33      	ldr	r2, [pc, #204]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000ee2:	f043 0302 	orr.w	r3, r3, #2
 8000ee6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ee8:	4b31      	ldr	r3, [pc, #196]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eec:	f003 0302 	and.w	r3, r3, #2
 8000ef0:	613b      	str	r3, [r7, #16]
 8000ef2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ef4:	4b2e      	ldr	r3, [pc, #184]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef8:	4a2d      	ldr	r2, [pc, #180]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000efa:	f043 0308 	orr.w	r3, r3, #8
 8000efe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f00:	4b2b      	ldr	r3, [pc, #172]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f04:	f003 0308 	and.w	r3, r3, #8
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ANALOG_1_Pin;
 8000f0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f10:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f12:	2303      	movs	r3, #3
 8000f14:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(ANALOG_1_GPIO_Port, &GPIO_InitStruct);
 8000f1a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4825      	ldr	r0, [pc, #148]	@ (8000fb8 <HAL_ADC_MspInit+0x1bc>)
 8000f22:	f004 ff17 	bl	8005d54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ANALOG_2_Pin|ANALOG_5_Pin|ANALOG_6_Pin|ANALOG_7_Pin
 8000f26:	f44f 43fe 	mov.w	r3, #32512	@ 0x7f00
 8000f2a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f2c:	2303      	movs	r3, #3
 8000f2e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f34:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4820      	ldr	r0, [pc, #128]	@ (8000fbc <HAL_ADC_MspInit+0x1c0>)
 8000f3c:	f004 ff0a 	bl	8005d54 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel3;
 8000f40:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f42:	4a20      	ldr	r2, [pc, #128]	@ (8000fc4 <HAL_ADC_MspInit+0x1c8>)
 8000f44:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8000f46:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f48:	2226      	movs	r2, #38	@ 0x26
 8000f4a:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f52:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8000f58:	4b19      	ldr	r3, [pc, #100]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f5a:	2280      	movs	r2, #128	@ 0x80
 8000f5c:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f5e:	4b18      	ldr	r3, [pc, #96]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f64:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f66:	4b16      	ldr	r3, [pc, #88]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f68:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f6c:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8000f6e:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f70:	2220      	movs	r2, #32
 8000f72:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8000f74:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8000f7a:	4811      	ldr	r0, [pc, #68]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f7c:	f003 ffba 	bl	8004ef4 <HAL_DMA_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <HAL_ADC_MspInit+0x18e>
      Error_Handler();
 8000f86:	f000 fc57 	bl	8001838 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a0c      	ldr	r2, [pc, #48]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f8e:	655a      	str	r2, [r3, #84]	@ 0x54
 8000f90:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC4_IRQn, 0, 0);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2100      	movs	r1, #0
 8000f9a:	203d      	movs	r0, #61	@ 0x3d
 8000f9c:	f003 fe90 	bl	8004cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
 8000fa0:	203d      	movs	r0, #61	@ 0x3d
 8000fa2:	f003 fea7 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
}
 8000fa6:	bf00      	nop
 8000fa8:	3788      	adds	r7, #136	@ 0x88
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	50000500 	.word	0x50000500
 8000fb8:	48000400 	.word	0x48000400
 8000fbc:	48000c00 	.word	0x48000c00
 8000fc0:	200006b8 	.word	0x200006b8
 8000fc4:	40020030 	.word	0x40020030

08000fc8 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN App_ThreadX_Init */

  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3714      	adds	r7, #20
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr

08000fe2 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000fe6:	f009 fea3 	bl	800ad30 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
	...

08000ff0 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000ff4:	4b0d      	ldr	r3, [pc, #52]	@ (800102c <MX_CRC_Init+0x3c>)
 8000ff6:	4a0e      	ldr	r2, [pc, #56]	@ (8001030 <MX_CRC_Init+0x40>)
 8000ff8:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800102c <MX_CRC_Init+0x3c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001000:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <MX_CRC_Init+0x3c>)
 8001002:	2200      	movs	r2, #0
 8001004:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001006:	4b09      	ldr	r3, [pc, #36]	@ (800102c <MX_CRC_Init+0x3c>)
 8001008:	2200      	movs	r2, #0
 800100a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800100c:	4b07      	ldr	r3, [pc, #28]	@ (800102c <MX_CRC_Init+0x3c>)
 800100e:	2200      	movs	r2, #0
 8001010:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001012:	4b06      	ldr	r3, [pc, #24]	@ (800102c <MX_CRC_Init+0x3c>)
 8001014:	2201      	movs	r2, #1
 8001016:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001018:	4804      	ldr	r0, [pc, #16]	@ (800102c <MX_CRC_Init+0x3c>)
 800101a:	f003 fe79 	bl	8004d10 <HAL_CRC_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001024:	f000 fc08 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000718 	.word	0x20000718
 8001030:	40023000 	.word	0x40023000

08001034 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a0a      	ldr	r2, [pc, #40]	@ (800106c <HAL_CRC_MspInit+0x38>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d10b      	bne.n	800105e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001046:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <HAL_CRC_MspInit+0x3c>)
 8001048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800104a:	4a09      	ldr	r2, [pc, #36]	@ (8001070 <HAL_CRC_MspInit+0x3c>)
 800104c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001050:	6493      	str	r3, [r2, #72]	@ 0x48
 8001052:	4b07      	ldr	r3, [pc, #28]	@ (8001070 <HAL_CRC_MspInit+0x3c>)
 8001054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001056:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800105e:	bf00      	nop
 8001060:	3714      	adds	r7, #20
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	40023000 	.word	0x40023000
 8001070:	40021000 	.word	0x40021000

08001074 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800107a:	4b1a      	ldr	r3, [pc, #104]	@ (80010e4 <MX_DMA_Init+0x70>)
 800107c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800107e:	4a19      	ldr	r2, [pc, #100]	@ (80010e4 <MX_DMA_Init+0x70>)
 8001080:	f043 0304 	orr.w	r3, r3, #4
 8001084:	6493      	str	r3, [r2, #72]	@ 0x48
 8001086:	4b17      	ldr	r3, [pc, #92]	@ (80010e4 <MX_DMA_Init+0x70>)
 8001088:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800108a:	f003 0304 	and.w	r3, r3, #4
 800108e:	607b      	str	r3, [r7, #4]
 8001090:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001092:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <MX_DMA_Init+0x70>)
 8001094:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001096:	4a13      	ldr	r2, [pc, #76]	@ (80010e4 <MX_DMA_Init+0x70>)
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	6493      	str	r3, [r2, #72]	@ 0x48
 800109e:	4b11      	ldr	r3, [pc, #68]	@ (80010e4 <MX_DMA_Init+0x70>)
 80010a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	603b      	str	r3, [r7, #0]
 80010a8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2100      	movs	r1, #0
 80010ae:	200b      	movs	r0, #11
 80010b0:	f003 fe06 	bl	8004cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010b4:	200b      	movs	r0, #11
 80010b6:	f003 fe1d 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2100      	movs	r1, #0
 80010be:	200c      	movs	r0, #12
 80010c0:	f003 fdfe 	bl	8004cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80010c4:	200c      	movs	r0, #12
 80010c6:	f003 fe15 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2100      	movs	r1, #0
 80010ce:	200d      	movs	r0, #13
 80010d0:	f003 fdf6 	bl	8004cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80010d4:	200d      	movs	r0, #13
 80010d6:	f003 fe0d 	bl	8004cf4 <HAL_NVIC_EnableIRQ>

}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40021000 	.word	0x40021000

080010e8 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80010ec:	4b1f      	ldr	r3, [pc, #124]	@ (800116c <MX_FDCAN1_Init+0x84>)
 80010ee:	4a20      	ldr	r2, [pc, #128]	@ (8001170 <MX_FDCAN1_Init+0x88>)
 80010f0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80010f2:	4b1e      	ldr	r3, [pc, #120]	@ (800116c <MX_FDCAN1_Init+0x84>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80010f8:	4b1c      	ldr	r3, [pc, #112]	@ (800116c <MX_FDCAN1_Init+0x84>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80010fe:	4b1b      	ldr	r3, [pc, #108]	@ (800116c <MX_FDCAN1_Init+0x84>)
 8001100:	2200      	movs	r2, #0
 8001102:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001104:	4b19      	ldr	r3, [pc, #100]	@ (800116c <MX_FDCAN1_Init+0x84>)
 8001106:	2200      	movs	r2, #0
 8001108:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800110a:	4b18      	ldr	r3, [pc, #96]	@ (800116c <MX_FDCAN1_Init+0x84>)
 800110c:	2200      	movs	r2, #0
 800110e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001110:	4b16      	ldr	r3, [pc, #88]	@ (800116c <MX_FDCAN1_Init+0x84>)
 8001112:	2200      	movs	r2, #0
 8001114:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8001116:	4b15      	ldr	r3, [pc, #84]	@ (800116c <MX_FDCAN1_Init+0x84>)
 8001118:	2204      	movs	r2, #4
 800111a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800111c:	4b13      	ldr	r3, [pc, #76]	@ (800116c <MX_FDCAN1_Init+0x84>)
 800111e:	2201      	movs	r2, #1
 8001120:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 8001122:	4b12      	ldr	r3, [pc, #72]	@ (800116c <MX_FDCAN1_Init+0x84>)
 8001124:	2205      	movs	r2, #5
 8001126:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001128:	4b10      	ldr	r3, [pc, #64]	@ (800116c <MX_FDCAN1_Init+0x84>)
 800112a:	2202      	movs	r2, #2
 800112c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800112e:	4b0f      	ldr	r3, [pc, #60]	@ (800116c <MX_FDCAN1_Init+0x84>)
 8001130:	2201      	movs	r2, #1
 8001132:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001134:	4b0d      	ldr	r3, [pc, #52]	@ (800116c <MX_FDCAN1_Init+0x84>)
 8001136:	2201      	movs	r2, #1
 8001138:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800113a:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <MX_FDCAN1_Init+0x84>)
 800113c:	2201      	movs	r2, #1
 800113e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001140:	4b0a      	ldr	r3, [pc, #40]	@ (800116c <MX_FDCAN1_Init+0x84>)
 8001142:	2201      	movs	r2, #1
 8001144:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001146:	4b09      	ldr	r3, [pc, #36]	@ (800116c <MX_FDCAN1_Init+0x84>)
 8001148:	2200      	movs	r2, #0
 800114a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800114c:	4b07      	ldr	r3, [pc, #28]	@ (800116c <MX_FDCAN1_Init+0x84>)
 800114e:	2200      	movs	r2, #0
 8001150:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001152:	4b06      	ldr	r3, [pc, #24]	@ (800116c <MX_FDCAN1_Init+0x84>)
 8001154:	2200      	movs	r2, #0
 8001156:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001158:	4804      	ldr	r0, [pc, #16]	@ (800116c <MX_FDCAN1_Init+0x84>)
 800115a:	f004 f9b3 	bl	80054c4 <HAL_FDCAN_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001164:	f000 fb68 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}
 800116c:	2000073c 	.word	0x2000073c
 8001170:	40006400 	.word	0x40006400

08001174 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b09e      	sub	sp, #120	@ 0x78
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800118c:	f107 0310 	add.w	r3, r7, #16
 8001190:	2254      	movs	r2, #84	@ 0x54
 8001192:	2100      	movs	r1, #0
 8001194:	4618      	mov	r0, r3
 8001196:	f00b fc3b 	bl	800ca10 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a28      	ldr	r2, [pc, #160]	@ (8001240 <HAL_FDCAN_MspInit+0xcc>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d149      	bne.n	8001238 <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80011a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80011aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011ae:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011b0:	f107 0310 	add.w	r3, r7, #16
 80011b4:	4618      	mov	r0, r3
 80011b6:	f006 ffd3 	bl	8008160 <HAL_RCCEx_PeriphCLKConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80011c0:	f000 fb3a 	bl	8001838 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80011c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001244 <HAL_FDCAN_MspInit+0xd0>)
 80011c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001244 <HAL_FDCAN_MspInit+0xd0>)
 80011ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80011d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001244 <HAL_FDCAN_MspInit+0xd0>)
 80011d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011d8:	60fb      	str	r3, [r7, #12]
 80011da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011dc:	4b19      	ldr	r3, [pc, #100]	@ (8001244 <HAL_FDCAN_MspInit+0xd0>)
 80011de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e0:	4a18      	ldr	r2, [pc, #96]	@ (8001244 <HAL_FDCAN_MspInit+0xd0>)
 80011e2:	f043 0301 	orr.w	r3, r3, #1
 80011e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011e8:	4b16      	ldr	r3, [pc, #88]	@ (8001244 <HAL_FDCAN_MspInit+0xd0>)
 80011ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	60bb      	str	r3, [r7, #8]
 80011f2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80011f4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80011f8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fa:	2302      	movs	r3, #2
 80011fc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001206:	2309      	movs	r3, #9
 8001208:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800120e:	4619      	mov	r1, r3
 8001210:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001214:	f004 fd9e 	bl	8005d54 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001218:	2200      	movs	r2, #0
 800121a:	2100      	movs	r1, #0
 800121c:	2015      	movs	r0, #21
 800121e:	f003 fd4f 	bl	8004cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001222:	2015      	movs	r0, #21
 8001224:	f003 fd66 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8001228:	2200      	movs	r2, #0
 800122a:	2100      	movs	r1, #0
 800122c:	2016      	movs	r0, #22
 800122e:	f003 fd47 	bl	8004cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8001232:	2016      	movs	r0, #22
 8001234:	f003 fd5e 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001238:	bf00      	nop
 800123a:	3778      	adds	r7, #120	@ 0x78
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40006400 	.word	0x40006400
 8001244:	40021000 	.word	0x40021000

08001248 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08c      	sub	sp, #48	@ 0x30
 800124c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
 800125c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800125e:	4b5b      	ldr	r3, [pc, #364]	@ (80013cc <MX_GPIO_Init+0x184>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001262:	4a5a      	ldr	r2, [pc, #360]	@ (80013cc <MX_GPIO_Init+0x184>)
 8001264:	f043 0320 	orr.w	r3, r3, #32
 8001268:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800126a:	4b58      	ldr	r3, [pc, #352]	@ (80013cc <MX_GPIO_Init+0x184>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126e:	f003 0320 	and.w	r3, r3, #32
 8001272:	61bb      	str	r3, [r7, #24]
 8001274:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001276:	4b55      	ldr	r3, [pc, #340]	@ (80013cc <MX_GPIO_Init+0x184>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127a:	4a54      	ldr	r2, [pc, #336]	@ (80013cc <MX_GPIO_Init+0x184>)
 800127c:	f043 0304 	orr.w	r3, r3, #4
 8001280:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001282:	4b52      	ldr	r3, [pc, #328]	@ (80013cc <MX_GPIO_Init+0x184>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800128e:	4b4f      	ldr	r3, [pc, #316]	@ (80013cc <MX_GPIO_Init+0x184>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001292:	4a4e      	ldr	r2, [pc, #312]	@ (80013cc <MX_GPIO_Init+0x184>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800129a:	4b4c      	ldr	r3, [pc, #304]	@ (80013cc <MX_GPIO_Init+0x184>)
 800129c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a6:	4b49      	ldr	r3, [pc, #292]	@ (80013cc <MX_GPIO_Init+0x184>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012aa:	4a48      	ldr	r2, [pc, #288]	@ (80013cc <MX_GPIO_Init+0x184>)
 80012ac:	f043 0302 	orr.w	r3, r3, #2
 80012b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012b2:	4b46      	ldr	r3, [pc, #280]	@ (80013cc <MX_GPIO_Init+0x184>)
 80012b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b6:	f003 0302 	and.w	r3, r3, #2
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012be:	4b43      	ldr	r3, [pc, #268]	@ (80013cc <MX_GPIO_Init+0x184>)
 80012c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c2:	4a42      	ldr	r2, [pc, #264]	@ (80013cc <MX_GPIO_Init+0x184>)
 80012c4:	f043 0310 	orr.w	r3, r3, #16
 80012c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ca:	4b40      	ldr	r3, [pc, #256]	@ (80013cc <MX_GPIO_Init+0x184>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ce:	f003 0310 	and.w	r3, r3, #16
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012d6:	4b3d      	ldr	r3, [pc, #244]	@ (80013cc <MX_GPIO_Init+0x184>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012da:	4a3c      	ldr	r2, [pc, #240]	@ (80013cc <MX_GPIO_Init+0x184>)
 80012dc:	f043 0308 	orr.w	r3, r3, #8
 80012e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e2:	4b3a      	ldr	r3, [pc, #232]	@ (80013cc <MX_GPIO_Init+0x184>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e6:	f003 0308 	and.w	r3, r3, #8
 80012ea:	607b      	str	r3, [r7, #4]
 80012ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STARTSYNC_1_Pin|CS1_Pin|ANALOGSWITCH_8_Pin|ANALOGSWITCH_2_Pin
 80012ee:	2200      	movs	r2, #0
 80012f0:	f641 7130 	movw	r1, #7984	@ 0x1f30
 80012f4:	4836      	ldr	r0, [pc, #216]	@ (80013d0 <MX_GPIO_Init+0x188>)
 80012f6:	f004 feaf 	bl	8006058 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin|CAN_LED_Pin|STATUS_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DRDY1_Pin|RESET1_Pin|ANALOGSWITCH_6_Pin|ANALOGSWITCH_7_Pin, GPIO_PIN_RESET);
 80012fa:	2200      	movs	r2, #0
 80012fc:	f246 0103 	movw	r1, #24579	@ 0x6003
 8001300:	4834      	ldr	r0, [pc, #208]	@ (80013d4 <MX_GPIO_Init+0x18c>)
 8001302:	f004 fea9 	bl	8006058 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, STARTSYNC_2_Pin|CS2_Pin|DRDY2_Pin|RESET2_Pin, GPIO_PIN_RESET);
 8001306:	2200      	movs	r2, #0
 8001308:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 800130c:	4832      	ldr	r0, [pc, #200]	@ (80013d8 <MX_GPIO_Init+0x190>)
 800130e:	f004 fea3 	bl	8006058 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ANALOGSWITCH_5_GPIO_Port, ANALOGSWITCH_5_Pin, GPIO_PIN_RESET);
 8001312:	2200      	movs	r2, #0
 8001314:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001318:	4830      	ldr	r0, [pc, #192]	@ (80013dc <MX_GPIO_Init+0x194>)
 800131a:	f004 fe9d 	bl	8006058 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ANALOGSWITCH_3_Pin|ANALOGSWITCH_1_Pin|ANALOGSWITCH_4_Pin, GPIO_PIN_RESET);
 800131e:	2200      	movs	r2, #0
 8001320:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8001324:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001328:	f004 fe96 	bl	8006058 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = STARTSYNC_1_Pin|CS1_Pin|ANALOGSWITCH_8_Pin|ANALOGSWITCH_2_Pin
 800132c:	f641 7330 	movw	r3, #7984	@ 0x1f30
 8001330:	61fb      	str	r3, [r7, #28]
                          |ERROR_LED_Pin|CAN_LED_Pin|STATUS_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001332:	2301      	movs	r3, #1
 8001334:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800133e:	f107 031c 	add.w	r3, r7, #28
 8001342:	4619      	mov	r1, r3
 8001344:	4822      	ldr	r0, [pc, #136]	@ (80013d0 <MX_GPIO_Init+0x188>)
 8001346:	f004 fd05 	bl	8005d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DRDY1_Pin|RESET1_Pin|ANALOGSWITCH_6_Pin|ANALOGSWITCH_7_Pin;
 800134a:	f246 0303 	movw	r3, #24579	@ 0x6003
 800134e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001350:	2301      	movs	r3, #1
 8001352:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2300      	movs	r3, #0
 800135a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800135c:	f107 031c 	add.w	r3, r7, #28
 8001360:	4619      	mov	r1, r3
 8001362:	481c      	ldr	r0, [pc, #112]	@ (80013d4 <MX_GPIO_Init+0x18c>)
 8001364:	f004 fcf6 	bl	8005d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = STARTSYNC_2_Pin|CS2_Pin|DRDY2_Pin|RESET2_Pin;
 8001368:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 800136c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136e:	2301      	movs	r3, #1
 8001370:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001376:	2300      	movs	r3, #0
 8001378:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800137a:	f107 031c 	add.w	r3, r7, #28
 800137e:	4619      	mov	r1, r3
 8001380:	4815      	ldr	r0, [pc, #84]	@ (80013d8 <MX_GPIO_Init+0x190>)
 8001382:	f004 fce7 	bl	8005d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ANALOGSWITCH_5_Pin;
 8001386:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800138a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138c:	2301      	movs	r3, #1
 800138e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001394:	2300      	movs	r3, #0
 8001396:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ANALOGSWITCH_5_GPIO_Port, &GPIO_InitStruct);
 8001398:	f107 031c 	add.w	r3, r7, #28
 800139c:	4619      	mov	r1, r3
 800139e:	480f      	ldr	r0, [pc, #60]	@ (80013dc <MX_GPIO_Init+0x194>)
 80013a0:	f004 fcd8 	bl	8005d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ANALOGSWITCH_3_Pin|ANALOGSWITCH_1_Pin|ANALOGSWITCH_4_Pin;
 80013a4:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80013a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013aa:	2301      	movs	r3, #1
 80013ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	2300      	movs	r3, #0
 80013b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b2:	2300      	movs	r3, #0
 80013b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b6:	f107 031c 	add.w	r3, r7, #28
 80013ba:	4619      	mov	r1, r3
 80013bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013c0:	f004 fcc8 	bl	8005d54 <HAL_GPIO_Init>

}
 80013c4:	bf00      	nop
 80013c6:	3730      	adds	r7, #48	@ 0x30
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40021000 	.word	0x40021000
 80013d0:	48000800 	.word	0x48000800
 80013d4:	48000400 	.word	0x48000400
 80013d8:	48001000 	.word	0x48001000
 80013dc:	48000c00 	.word	0x48000c00

080013e0 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c4_rx;
DMA_HandleTypeDef hdma_i2c4_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001454 <MX_I2C1_Init+0x74>)
 80013e6:	4a1c      	ldr	r2, [pc, #112]	@ (8001458 <MX_I2C1_Init+0x78>)
 80013e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 80013ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001454 <MX_I2C1_Init+0x74>)
 80013ec:	4a1b      	ldr	r2, [pc, #108]	@ (800145c <MX_I2C1_Init+0x7c>)
 80013ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013f0:	4b18      	ldr	r3, [pc, #96]	@ (8001454 <MX_I2C1_Init+0x74>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013f6:	4b17      	ldr	r3, [pc, #92]	@ (8001454 <MX_I2C1_Init+0x74>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013fc:	4b15      	ldr	r3, [pc, #84]	@ (8001454 <MX_I2C1_Init+0x74>)
 80013fe:	2200      	movs	r2, #0
 8001400:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001402:	4b14      	ldr	r3, [pc, #80]	@ (8001454 <MX_I2C1_Init+0x74>)
 8001404:	2200      	movs	r2, #0
 8001406:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001408:	4b12      	ldr	r3, [pc, #72]	@ (8001454 <MX_I2C1_Init+0x74>)
 800140a:	2200      	movs	r2, #0
 800140c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800140e:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <MX_I2C1_Init+0x74>)
 8001410:	2200      	movs	r2, #0
 8001412:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001414:	4b0f      	ldr	r3, [pc, #60]	@ (8001454 <MX_I2C1_Init+0x74>)
 8001416:	2200      	movs	r2, #0
 8001418:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800141a:	480e      	ldr	r0, [pc, #56]	@ (8001454 <MX_I2C1_Init+0x74>)
 800141c:	f004 fe4e 	bl	80060bc <HAL_I2C_Init>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001426:	f000 fa07 	bl	8001838 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800142a:	2100      	movs	r1, #0
 800142c:	4809      	ldr	r0, [pc, #36]	@ (8001454 <MX_I2C1_Init+0x74>)
 800142e:	f005 ffeb 	bl	8007408 <HAL_I2CEx_ConfigAnalogFilter>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001438:	f000 f9fe 	bl	8001838 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800143c:	2100      	movs	r1, #0
 800143e:	4805      	ldr	r0, [pc, #20]	@ (8001454 <MX_I2C1_Init+0x74>)
 8001440:	f006 f82d 	bl	800749e <HAL_I2CEx_ConfigDigitalFilter>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800144a:	f000 f9f5 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	200007a0 	.word	0x200007a0
 8001458:	40005400 	.word	0x40005400
 800145c:	30a0a7fb 	.word	0x30a0a7fb

08001460 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001464:	4b1b      	ldr	r3, [pc, #108]	@ (80014d4 <MX_I2C4_Init+0x74>)
 8001466:	4a1c      	ldr	r2, [pc, #112]	@ (80014d8 <MX_I2C4_Init+0x78>)
 8001468:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x10802D9B;
 800146a:	4b1a      	ldr	r3, [pc, #104]	@ (80014d4 <MX_I2C4_Init+0x74>)
 800146c:	4a1b      	ldr	r2, [pc, #108]	@ (80014dc <MX_I2C4_Init+0x7c>)
 800146e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001470:	4b18      	ldr	r3, [pc, #96]	@ (80014d4 <MX_I2C4_Init+0x74>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001476:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <MX_I2C4_Init+0x74>)
 8001478:	2201      	movs	r2, #1
 800147a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800147c:	4b15      	ldr	r3, [pc, #84]	@ (80014d4 <MX_I2C4_Init+0x74>)
 800147e:	2200      	movs	r2, #0
 8001480:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001482:	4b14      	ldr	r3, [pc, #80]	@ (80014d4 <MX_I2C4_Init+0x74>)
 8001484:	2200      	movs	r2, #0
 8001486:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001488:	4b12      	ldr	r3, [pc, #72]	@ (80014d4 <MX_I2C4_Init+0x74>)
 800148a:	2200      	movs	r2, #0
 800148c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800148e:	4b11      	ldr	r3, [pc, #68]	@ (80014d4 <MX_I2C4_Init+0x74>)
 8001490:	2200      	movs	r2, #0
 8001492:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001494:	4b0f      	ldr	r3, [pc, #60]	@ (80014d4 <MX_I2C4_Init+0x74>)
 8001496:	2200      	movs	r2, #0
 8001498:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800149a:	480e      	ldr	r0, [pc, #56]	@ (80014d4 <MX_I2C4_Init+0x74>)
 800149c:	f004 fe0e 	bl	80060bc <HAL_I2C_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80014a6:	f000 f9c7 	bl	8001838 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014aa:	2100      	movs	r1, #0
 80014ac:	4809      	ldr	r0, [pc, #36]	@ (80014d4 <MX_I2C4_Init+0x74>)
 80014ae:	f005 ffab 	bl	8007408 <HAL_I2CEx_ConfigAnalogFilter>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80014b8:	f000 f9be 	bl	8001838 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80014bc:	2100      	movs	r1, #0
 80014be:	4805      	ldr	r0, [pc, #20]	@ (80014d4 <MX_I2C4_Init+0x74>)
 80014c0:	f005 ffed 	bl	800749e <HAL_I2CEx_ConfigDigitalFilter>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80014ca:	f000 f9b5 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	200007f4 	.word	0x200007f4
 80014d8:	40008400 	.word	0x40008400
 80014dc:	10802d9b 	.word	0x10802d9b

080014e0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b0a2      	sub	sp, #136	@ 0x88
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014f8:	f107 0320 	add.w	r3, r7, #32
 80014fc:	2254      	movs	r2, #84	@ 0x54
 80014fe:	2100      	movs	r1, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f00b fa85 	bl	800ca10 <memset>
  if(i2cHandle->Instance==I2C1)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a80      	ldr	r2, [pc, #512]	@ (800170c <HAL_I2C_MspInit+0x22c>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d158      	bne.n	80015c2 <HAL_I2C_MspInit+0xe2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001510:	2340      	movs	r3, #64	@ 0x40
 8001512:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001514:	2300      	movs	r3, #0
 8001516:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001518:	f107 0320 	add.w	r3, r7, #32
 800151c:	4618      	mov	r0, r3
 800151e:	f006 fe1f 	bl	8008160 <HAL_RCCEx_PeriphCLKConfig>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001528:	f000 f986 	bl	8001838 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152c:	4b78      	ldr	r3, [pc, #480]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 800152e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001530:	4a77      	ldr	r2, [pc, #476]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 8001532:	f043 0301 	orr.w	r3, r3, #1
 8001536:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001538:	4b75      	ldr	r3, [pc, #468]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 800153a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	61fb      	str	r3, [r7, #28]
 8001542:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001544:	4b72      	ldr	r3, [pc, #456]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 8001546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001548:	4a71      	ldr	r2, [pc, #452]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 800154a:	f043 0302 	orr.w	r3, r3, #2
 800154e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001550:	4b6f      	ldr	r3, [pc, #444]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 8001552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001554:	f003 0302 	and.w	r3, r3, #2
 8001558:	61bb      	str	r3, [r7, #24]
 800155a:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800155c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001560:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001562:	2312      	movs	r3, #18
 8001564:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156a:	2300      	movs	r3, #0
 800156c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001570:	2304      	movs	r3, #4
 8001572:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001576:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800157a:	4619      	mov	r1, r3
 800157c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001580:	f004 fbe8 	bl	8005d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001584:	2380      	movs	r3, #128	@ 0x80
 8001586:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001588:	2312      	movs	r3, #18
 800158a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	2300      	movs	r3, #0
 8001592:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001596:	2304      	movs	r3, #4
 8001598:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800159c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80015a0:	4619      	mov	r1, r3
 80015a2:	485c      	ldr	r0, [pc, #368]	@ (8001714 <HAL_I2C_MspInit+0x234>)
 80015a4:	f004 fbd6 	bl	8005d54 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015a8:	4b59      	ldr	r3, [pc, #356]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 80015aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ac:	4a58      	ldr	r2, [pc, #352]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 80015ae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80015b4:	4b56      	ldr	r3, [pc, #344]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 80015b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015bc:	617b      	str	r3, [r7, #20]
 80015be:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 80015c0:	e0a0      	b.n	8001704 <HAL_I2C_MspInit+0x224>
  else if(i2cHandle->Instance==I2C4)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a54      	ldr	r2, [pc, #336]	@ (8001718 <HAL_I2C_MspInit+0x238>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	f040 809b 	bne.w	8001704 <HAL_I2C_MspInit+0x224>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80015ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80015d2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 80015d4:	2300      	movs	r3, #0
 80015d6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015d8:	f107 0320 	add.w	r3, r7, #32
 80015dc:	4618      	mov	r0, r3
 80015de:	f006 fdbf 	bl	8008160 <HAL_RCCEx_PeriphCLKConfig>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <HAL_I2C_MspInit+0x10c>
      Error_Handler();
 80015e8:	f000 f926 	bl	8001838 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ec:	4b48      	ldr	r3, [pc, #288]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 80015ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f0:	4a47      	ldr	r2, [pc, #284]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 80015f2:	f043 0304 	orr.w	r3, r3, #4
 80015f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015f8:	4b45      	ldr	r3, [pc, #276]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 80015fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fc:	f003 0304 	and.w	r3, r3, #4
 8001600:	613b      	str	r3, [r7, #16]
 8001602:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001604:	23c0      	movs	r3, #192	@ 0xc0
 8001606:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001608:	2312      	movs	r3, #18
 800160a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001610:	2303      	movs	r3, #3
 8001612:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C4;
 8001616:	2308      	movs	r3, #8
 8001618:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800161c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001620:	4619      	mov	r1, r3
 8001622:	483e      	ldr	r0, [pc, #248]	@ (800171c <HAL_I2C_MspInit+0x23c>)
 8001624:	f004 fb96 	bl	8005d54 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001628:	4b39      	ldr	r3, [pc, #228]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 800162a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800162c:	4a38      	ldr	r2, [pc, #224]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 800162e:	f043 0302 	orr.w	r3, r3, #2
 8001632:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001634:	4b36      	ldr	r3, [pc, #216]	@ (8001710 <HAL_I2C_MspInit+0x230>)
 8001636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001638:	f003 0302 	and.w	r3, r3, #2
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c4_rx.Instance = DMA1_Channel1;
 8001640:	4b37      	ldr	r3, [pc, #220]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 8001642:	4a38      	ldr	r2, [pc, #224]	@ (8001724 <HAL_I2C_MspInit+0x244>)
 8001644:	601a      	str	r2, [r3, #0]
    hdma_i2c4_rx.Init.Request = DMA_REQUEST_I2C4_RX;
 8001646:	4b36      	ldr	r3, [pc, #216]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 8001648:	2216      	movs	r2, #22
 800164a:	605a      	str	r2, [r3, #4]
    hdma_i2c4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800164c:	4b34      	ldr	r3, [pc, #208]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 800164e:	2200      	movs	r2, #0
 8001650:	609a      	str	r2, [r3, #8]
    hdma_i2c4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001652:	4b33      	ldr	r3, [pc, #204]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 8001654:	2200      	movs	r2, #0
 8001656:	60da      	str	r2, [r3, #12]
    hdma_i2c4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001658:	4b31      	ldr	r3, [pc, #196]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 800165a:	2280      	movs	r2, #128	@ 0x80
 800165c:	611a      	str	r2, [r3, #16]
    hdma_i2c4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800165e:	4b30      	ldr	r3, [pc, #192]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 8001660:	2200      	movs	r2, #0
 8001662:	615a      	str	r2, [r3, #20]
    hdma_i2c4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001664:	4b2e      	ldr	r3, [pc, #184]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 8001666:	2200      	movs	r2, #0
 8001668:	619a      	str	r2, [r3, #24]
    hdma_i2c4_rx.Init.Mode = DMA_NORMAL;
 800166a:	4b2d      	ldr	r3, [pc, #180]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 800166c:	2200      	movs	r2, #0
 800166e:	61da      	str	r2, [r3, #28]
    hdma_i2c4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001670:	4b2b      	ldr	r3, [pc, #172]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 8001672:	2200      	movs	r2, #0
 8001674:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_rx) != HAL_OK)
 8001676:	482a      	ldr	r0, [pc, #168]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 8001678:	f003 fc3c 	bl	8004ef4 <HAL_DMA_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <HAL_I2C_MspInit+0x1a6>
      Error_Handler();
 8001682:	f000 f8d9 	bl	8001838 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c4_rx);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a25      	ldr	r2, [pc, #148]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 800168a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800168c:	4a24      	ldr	r2, [pc, #144]	@ (8001720 <HAL_I2C_MspInit+0x240>)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_i2c4_tx.Instance = DMA1_Channel2;
 8001692:	4b25      	ldr	r3, [pc, #148]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 8001694:	4a25      	ldr	r2, [pc, #148]	@ (800172c <HAL_I2C_MspInit+0x24c>)
 8001696:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Request = DMA_REQUEST_I2C4_TX;
 8001698:	4b23      	ldr	r3, [pc, #140]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 800169a:	2217      	movs	r2, #23
 800169c:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800169e:	4b22      	ldr	r3, [pc, #136]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 80016a0:	2210      	movs	r2, #16
 80016a2:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016a4:	4b20      	ldr	r3, [pc, #128]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 80016ac:	2280      	movs	r2, #128	@ 0x80
 80016ae:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 80016bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 80016be:	2200      	movs	r2, #0
 80016c0:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016c2:	4b19      	ldr	r3, [pc, #100]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 80016c8:	4817      	ldr	r0, [pc, #92]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 80016ca:	f003 fc13 	bl	8004ef4 <HAL_DMA_Init>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <HAL_I2C_MspInit+0x1f8>
      Error_Handler();
 80016d4:	f000 f8b0 	bl	8001838 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c4_tx);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a13      	ldr	r2, [pc, #76]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 80016dc:	639a      	str	r2, [r3, #56]	@ 0x38
 80016de:	4a12      	ldr	r2, [pc, #72]	@ (8001728 <HAL_I2C_MspInit+0x248>)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 80016e4:	2200      	movs	r2, #0
 80016e6:	2100      	movs	r1, #0
 80016e8:	2052      	movs	r0, #82	@ 0x52
 80016ea:	f003 fae9 	bl	8004cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 80016ee:	2052      	movs	r0, #82	@ 0x52
 80016f0:	f003 fb00 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 80016f4:	2200      	movs	r2, #0
 80016f6:	2100      	movs	r1, #0
 80016f8:	2053      	movs	r0, #83	@ 0x53
 80016fa:	f003 fae1 	bl	8004cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 80016fe:	2053      	movs	r0, #83	@ 0x53
 8001700:	f003 faf8 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
}
 8001704:	bf00      	nop
 8001706:	3788      	adds	r7, #136	@ 0x88
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40005400 	.word	0x40005400
 8001710:	40021000 	.word	0x40021000
 8001714:	48000400 	.word	0x48000400
 8001718:	40008400 	.word	0x40008400
 800171c:	48000800 	.word	0x48000800
 8001720:	20000848 	.word	0x20000848
 8001724:	40020008 	.word	0x40020008
 8001728:	200008a8 	.word	0x200008a8
 800172c:	4002001c 	.word	0x4002001c

08001730 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001734:	f001 fb9a 	bl	8002e6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001738:	f000 f822 	bl	8001780 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800173c:	f7ff fd84 	bl	8001248 <MX_GPIO_Init>
  MX_DMA_Init();
 8001740:	f7ff fc98 	bl	8001074 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001744:	f7ff fcd0 	bl	80010e8 <MX_FDCAN1_Init>
  MX_TIM2_Init();
 8001748:	f000 fa4c 	bl	8001be4 <MX_TIM2_Init>
  MX_CRC_Init();
 800174c:	f7ff fc50 	bl	8000ff0 <MX_CRC_Init>
  MX_ADC4_Init();
 8001750:	f7ff fa7a 	bl	8000c48 <MX_ADC4_Init>
  MX_SPI4_Init();
 8001754:	f000 f876 	bl	8001844 <MX_SPI4_Init>
  MX_ADC1_Init();
 8001758:	f7ff f9fe 	bl	8000b58 <MX_ADC1_Init>
  MX_I2C1_Init();
 800175c:	f7ff fe40 	bl	80013e0 <MX_I2C1_Init>
  MX_I2C4_Init();
 8001760:	f7ff fe7e 	bl	8001460 <MX_I2C4_Init>
  MX_LPUART1_UART_Init();
 8001764:	f000 fc50 	bl	8002008 <MX_LPUART1_UART_Init>
  MX_TIM7_Init();
 8001768:	f000 fab0 	bl	8001ccc <MX_TIM7_Init>
  MX_TIM15_Init();
 800176c:	f000 fae6 	bl	8001d3c <MX_TIM15_Init>
  MX_TIM16_Init();
 8001770:	f000 fb36 	bl	8001de0 <MX_TIM16_Init>
  MX_TIM17_Init();
 8001774:	f000 fb5c 	bl	8001e30 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8001778:	f7ff fc33 	bl	8000fe2 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800177c:	bf00      	nop
 800177e:	e7fd      	b.n	800177c <main+0x4c>

08001780 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b094      	sub	sp, #80	@ 0x50
 8001784:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001786:	f107 0318 	add.w	r3, r7, #24
 800178a:	2238      	movs	r2, #56	@ 0x38
 800178c:	2100      	movs	r1, #0
 800178e:	4618      	mov	r0, r3
 8001790:	f00b f93e 	bl	800ca10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	605a      	str	r2, [r3, #4]
 800179c:	609a      	str	r2, [r3, #8]
 800179e:	60da      	str	r2, [r3, #12]
 80017a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80017a2:	2000      	movs	r0, #0
 80017a4:	f005 fec8 	bl	8007538 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017a8:	2301      	movs	r3, #1
 80017aa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017b0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017b2:	2302      	movs	r3, #2
 80017b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017b6:	2303      	movs	r3, #3
 80017b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80017ba:	2306      	movs	r3, #6
 80017bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80017be:	2355      	movs	r3, #85	@ 0x55
 80017c0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017c2:	2302      	movs	r3, #2
 80017c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017c6:	2302      	movs	r3, #2
 80017c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017ca:	2302      	movs	r3, #2
 80017cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ce:	f107 0318 	add.w	r3, r7, #24
 80017d2:	4618      	mov	r0, r3
 80017d4:	f005 ff64 	bl	80076a0 <HAL_RCC_OscConfig>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80017de:	f000 f82b 	bl	8001838 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017e2:	230f      	movs	r3, #15
 80017e4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017e6:	2303      	movs	r3, #3
 80017e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017ee:	2300      	movs	r3, #0
 80017f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	2104      	movs	r1, #4
 80017fa:	4618      	mov	r0, r3
 80017fc:	f006 fa62 	bl	8007cc4 <HAL_RCC_ClockConfig>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001806:	f000 f817 	bl	8001838 <Error_Handler>
  }
}
 800180a:	bf00      	nop
 800180c:	3750      	adds	r7, #80	@ 0x50
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a04      	ldr	r2, [pc, #16]	@ (8001834 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d101      	bne.n	800182a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001826:	f001 fb39 	bl	8002e9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40001000 	.word	0x40001000

08001838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800183c:	b672      	cpsid	i
}
 800183e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <Error_Handler+0x8>

08001844 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001848:	4b1b      	ldr	r3, [pc, #108]	@ (80018b8 <MX_SPI4_Init+0x74>)
 800184a:	4a1c      	ldr	r2, [pc, #112]	@ (80018bc <MX_SPI4_Init+0x78>)
 800184c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800184e:	4b1a      	ldr	r3, [pc, #104]	@ (80018b8 <MX_SPI4_Init+0x74>)
 8001850:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001854:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001856:	4b18      	ldr	r3, [pc, #96]	@ (80018b8 <MX_SPI4_Init+0x74>)
 8001858:	2200      	movs	r2, #0
 800185a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 800185c:	4b16      	ldr	r3, [pc, #88]	@ (80018b8 <MX_SPI4_Init+0x74>)
 800185e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001862:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001864:	4b14      	ldr	r3, [pc, #80]	@ (80018b8 <MX_SPI4_Init+0x74>)
 8001866:	2200      	movs	r2, #0
 8001868:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800186a:	4b13      	ldr	r3, [pc, #76]	@ (80018b8 <MX_SPI4_Init+0x74>)
 800186c:	2200      	movs	r2, #0
 800186e:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001870:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <MX_SPI4_Init+0x74>)
 8001872:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001876:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001878:	4b0f      	ldr	r3, [pc, #60]	@ (80018b8 <MX_SPI4_Init+0x74>)
 800187a:	2210      	movs	r2, #16
 800187c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800187e:	4b0e      	ldr	r3, [pc, #56]	@ (80018b8 <MX_SPI4_Init+0x74>)
 8001880:	2200      	movs	r2, #0
 8001882:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001884:	4b0c      	ldr	r3, [pc, #48]	@ (80018b8 <MX_SPI4_Init+0x74>)
 8001886:	2200      	movs	r2, #0
 8001888:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800188a:	4b0b      	ldr	r3, [pc, #44]	@ (80018b8 <MX_SPI4_Init+0x74>)
 800188c:	2200      	movs	r2, #0
 800188e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8001890:	4b09      	ldr	r3, [pc, #36]	@ (80018b8 <MX_SPI4_Init+0x74>)
 8001892:	2207      	movs	r2, #7
 8001894:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001896:	4b08      	ldr	r3, [pc, #32]	@ (80018b8 <MX_SPI4_Init+0x74>)
 8001898:	2200      	movs	r2, #0
 800189a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <MX_SPI4_Init+0x74>)
 800189e:	2208      	movs	r2, #8
 80018a0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80018a2:	4805      	ldr	r0, [pc, #20]	@ (80018b8 <MX_SPI4_Init+0x74>)
 80018a4:	f006 feaa 	bl	80085fc <HAL_SPI_Init>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 80018ae:	f7ff ffc3 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000908 	.word	0x20000908
 80018bc:	40013c00 	.word	0x40013c00

080018c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	@ 0x28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a17      	ldr	r2, [pc, #92]	@ (800193c <HAL_SPI_MspInit+0x7c>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d128      	bne.n	8001934 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80018e2:	4b17      	ldr	r3, [pc, #92]	@ (8001940 <HAL_SPI_MspInit+0x80>)
 80018e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018e6:	4a16      	ldr	r2, [pc, #88]	@ (8001940 <HAL_SPI_MspInit+0x80>)
 80018e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ee:	4b14      	ldr	r3, [pc, #80]	@ (8001940 <HAL_SPI_MspInit+0x80>)
 80018f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018f6:	613b      	str	r3, [r7, #16]
 80018f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80018fa:	4b11      	ldr	r3, [pc, #68]	@ (8001940 <HAL_SPI_MspInit+0x80>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fe:	4a10      	ldr	r2, [pc, #64]	@ (8001940 <HAL_SPI_MspInit+0x80>)
 8001900:	f043 0310 	orr.w	r3, r3, #16
 8001904:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001906:	4b0e      	ldr	r3, [pc, #56]	@ (8001940 <HAL_SPI_MspInit+0x80>)
 8001908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190a:	f003 0310 	and.w	r3, r3, #16
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE13     ------> SPI4_MISO
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001912:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001916:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001920:	2300      	movs	r3, #0
 8001922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001924:	2305      	movs	r3, #5
 8001926:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	4619      	mov	r1, r3
 800192e:	4805      	ldr	r0, [pc, #20]	@ (8001944 <HAL_SPI_MspInit+0x84>)
 8001930:	f004 fa10 	bl	8005d54 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8001934:	bf00      	nop
 8001936:	3728      	adds	r7, #40	@ 0x28
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40013c00 	.word	0x40013c00
 8001940:	40021000 	.word	0x40021000
 8001944:	48001000 	.word	0x48001000

08001948 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194e:	4b11      	ldr	r3, [pc, #68]	@ (8001994 <HAL_MspInit+0x4c>)
 8001950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001952:	4a10      	ldr	r2, [pc, #64]	@ (8001994 <HAL_MspInit+0x4c>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	6613      	str	r3, [r2, #96]	@ 0x60
 800195a:	4b0e      	ldr	r3, [pc, #56]	@ (8001994 <HAL_MspInit+0x4c>)
 800195c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001966:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <HAL_MspInit+0x4c>)
 8001968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800196a:	4a0a      	ldr	r2, [pc, #40]	@ (8001994 <HAL_MspInit+0x4c>)
 800196c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001970:	6593      	str	r3, [r2, #88]	@ 0x58
 8001972:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <HAL_MspInit+0x4c>)
 8001974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800197a:	603b      	str	r3, [r7, #0]
 800197c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 800197e:	f001 fabf 	bl	8002f00 <HAL_SYSCFG_DisableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 8001982:	2002      	movs	r0, #2
 8001984:	f001 faa8 	bl	8002ed8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001988:	f005 fe7a 	bl	8007680 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40021000 	.word	0x40021000

08001998 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b08c      	sub	sp, #48	@ 0x30
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80019a8:	4b2c      	ldr	r3, [pc, #176]	@ (8001a5c <HAL_InitTick+0xc4>)
 80019aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ac:	4a2b      	ldr	r2, [pc, #172]	@ (8001a5c <HAL_InitTick+0xc4>)
 80019ae:	f043 0310 	orr.w	r3, r3, #16
 80019b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80019b4:	4b29      	ldr	r3, [pc, #164]	@ (8001a5c <HAL_InitTick+0xc4>)
 80019b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b8:	f003 0310 	and.w	r3, r3, #16
 80019bc:	60bb      	str	r3, [r7, #8]
 80019be:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80019c0:	f107 020c 	add.w	r2, r7, #12
 80019c4:	f107 0310 	add.w	r3, r7, #16
 80019c8:	4611      	mov	r1, r2
 80019ca:	4618      	mov	r0, r3
 80019cc:	f006 fb50 	bl	8008070 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80019d0:	f006 fb22 	bl	8008018 <HAL_RCC_GetPCLK1Freq>
 80019d4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019d8:	4a21      	ldr	r2, [pc, #132]	@ (8001a60 <HAL_InitTick+0xc8>)
 80019da:	fba2 2303 	umull	r2, r3, r2, r3
 80019de:	0c9b      	lsrs	r3, r3, #18
 80019e0:	3b01      	subs	r3, #1
 80019e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80019e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a64 <HAL_InitTick+0xcc>)
 80019e6:	4a20      	ldr	r2, [pc, #128]	@ (8001a68 <HAL_InitTick+0xd0>)
 80019e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80019ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001a64 <HAL_InitTick+0xcc>)
 80019ec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019f0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80019f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001a64 <HAL_InitTick+0xcc>)
 80019f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80019f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a64 <HAL_InitTick+0xcc>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019fe:	4b19      	ldr	r3, [pc, #100]	@ (8001a64 <HAL_InitTick+0xcc>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001a04:	4817      	ldr	r0, [pc, #92]	@ (8001a64 <HAL_InitTick+0xcc>)
 8001a06:	f006 fea4 	bl	8008752 <HAL_TIM_Base_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001a10:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d11b      	bne.n	8001a50 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001a18:	4812      	ldr	r0, [pc, #72]	@ (8001a64 <HAL_InitTick+0xcc>)
 8001a1a:	f006 fef1 	bl	8008800 <HAL_TIM_Base_Start_IT>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001a24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d111      	bne.n	8001a50 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001a2c:	2036      	movs	r0, #54	@ 0x36
 8001a2e:	f003 f961 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2b0f      	cmp	r3, #15
 8001a36:	d808      	bhi.n	8001a4a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001a38:	2200      	movs	r2, #0
 8001a3a:	6879      	ldr	r1, [r7, #4]
 8001a3c:	2036      	movs	r0, #54	@ 0x36
 8001a3e:	f003 f93f 	bl	8004cc0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a42:	4a0a      	ldr	r2, [pc, #40]	@ (8001a6c <HAL_InitTick+0xd4>)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6013      	str	r3, [r2, #0]
 8001a48:	e002      	b.n	8001a50 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001a50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3730      	adds	r7, #48	@ 0x30
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	431bde83 	.word	0x431bde83
 8001a64:	2000096c 	.word	0x2000096c
 8001a68:	40001000 	.word	0x40001000
 8001a6c:	20000184 	.word	0x20000184

08001a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a74:	bf00      	nop
 8001a76:	e7fd      	b.n	8001a74 <NMI_Handler+0x4>

08001a78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a7c:	bf00      	nop
 8001a7e:	e7fd      	b.n	8001a7c <HardFault_Handler+0x4>

08001a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a84:	bf00      	nop
 8001a86:	e7fd      	b.n	8001a84 <MemManage_Handler+0x4>

08001a88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a8c:	bf00      	nop
 8001a8e:	e7fd      	b.n	8001a8c <BusFault_Handler+0x4>

08001a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a94:	bf00      	nop
 8001a96:	e7fd      	b.n	8001a94 <UsageFault_Handler+0x4>

08001a98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
	...

08001aa8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_rx);
 8001aac:	4802      	ldr	r0, [pc, #8]	@ (8001ab8 <DMA1_Channel1_IRQHandler+0x10>)
 8001aae:	f003 fbab 	bl	8005208 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000848 	.word	0x20000848

08001abc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 8001ac0:	4802      	ldr	r0, [pc, #8]	@ (8001acc <DMA1_Channel2_IRQHandler+0x10>)
 8001ac2:	f003 fba1 	bl	8005208 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200008a8 	.word	0x200008a8

08001ad0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8001ad4:	4802      	ldr	r0, [pc, #8]	@ (8001ae0 <DMA1_Channel3_IRQHandler+0x10>)
 8001ad6:	f003 fb97 	bl	8005208 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	200006b8 	.word	0x200006b8

08001ae4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001ae8:	4802      	ldr	r0, [pc, #8]	@ (8001af4 <FDCAN1_IT0_IRQHandler+0x10>)
 8001aea:	f003 feb1 	bl	8005850 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	2000073c 	.word	0x2000073c

08001af8 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001afc:	4802      	ldr	r0, [pc, #8]	@ (8001b08 <FDCAN1_IT1_IRQHandler+0x10>)
 8001afe:	f003 fea7 	bl	8005850 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	2000073c 	.word	0x2000073c

08001b0c <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8001b10:	4802      	ldr	r0, [pc, #8]	@ (8001b1c <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8001b12:	f007 f895 	bl	8008c40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	20000a50 	.word	0x20000a50

08001b20 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001b24:	4802      	ldr	r0, [pc, #8]	@ (8001b30 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001b26:	f007 f88b 	bl	8008c40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000a9c 	.word	0x20000a9c

08001b34 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001b38:	4802      	ldr	r0, [pc, #8]	@ (8001b44 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001b3a:	f007 f881 	bl	8008c40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000ae8 	.word	0x20000ae8

08001b48 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b4c:	4802      	ldr	r0, [pc, #8]	@ (8001b58 <TIM2_IRQHandler+0x10>)
 8001b4e:	f007 f877 	bl	8008c40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	200009b8 	.word	0x200009b8

08001b5c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b60:	4802      	ldr	r0, [pc, #8]	@ (8001b6c <TIM6_DAC_IRQHandler+0x10>)
 8001b62:	f007 f86d 	bl	8008c40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	2000096c 	.word	0x2000096c

08001b70 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001b74:	4802      	ldr	r0, [pc, #8]	@ (8001b80 <TIM7_DAC_IRQHandler+0x10>)
 8001b76:	f007 f863 	bl	8008c40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000a04 	.word	0x20000a04

08001b84 <ADC4_IRQHandler>:

/**
  * @brief This function handles ADC4 global interrupt.
  */
void ADC4_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC4_IRQn 0 */

  /* USER CODE END ADC4_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc4);
 8001b88:	4802      	ldr	r0, [pc, #8]	@ (8001b94 <ADC4_IRQHandler+0x10>)
 8001b8a:	f001 fe99 	bl	80038c0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC4_IRQn 1 */

  /* USER CODE END ADC4_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	2000064c 	.word	0x2000064c

08001b98 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt / I2C4 wake-up interrupt through EXTI line 42.
  */
void I2C4_EV_IRQHandler(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8001b9c:	4802      	ldr	r0, [pc, #8]	@ (8001ba8 <I2C4_EV_IRQHandler+0x10>)
 8001b9e:	f004 fc41 	bl	8006424 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	200007f4 	.word	0x200007f4

08001bac <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8001bb0:	4802      	ldr	r0, [pc, #8]	@ (8001bbc <I2C4_ER_IRQHandler+0x10>)
 8001bb2:	f004 fc51 	bl	8006458 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	200007f4 	.word	0x200007f4

08001bc0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001bc4:	4b06      	ldr	r3, [pc, #24]	@ (8001be0 <SystemInit+0x20>)
 8001bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bca:	4a05      	ldr	r2, [pc, #20]	@ (8001be0 <SystemInit+0x20>)
 8001bcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b088      	sub	sp, #32
 8001be8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bea:	f107 0314 	add.w	r3, r7, #20
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	605a      	str	r2, [r3, #4]
 8001bf4:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001bf6:	1d3b      	adds	r3, r7, #4
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c02:	4b31      	ldr	r3, [pc, #196]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001c04:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c08:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c10:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001c16:	4b2c      	ldr	r3, [pc, #176]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001c18:	f04f 32ff 	mov.w	r2, #4294967295
 8001c1c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c24:	4b28      	ldr	r3, [pc, #160]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001c2a:	4827      	ldr	r0, [pc, #156]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001c2c:	f006 fe60 	bl	80088f0 <HAL_TIM_IC_Init>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c36:	f7ff fdff 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c42:	f107 0314 	add.w	r3, r7, #20
 8001c46:	4619      	mov	r1, r3
 8001c48:	481f      	ldr	r0, [pc, #124]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001c4a:	f007 fdfd 	bl	8009848 <HAL_TIMEx_MasterConfigSynchronization>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001c54:	f7ff fdf0 	bl	8001838 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c60:	2300      	movs	r3, #0
 8001c62:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4816      	ldr	r0, [pc, #88]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001c70:	f007 f935 	bl	8008ede <HAL_TIM_IC_ConfigChannel>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001c7a:	f7ff fddd 	bl	8001838 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001c7e:	1d3b      	adds	r3, r7, #4
 8001c80:	2204      	movs	r2, #4
 8001c82:	4619      	mov	r1, r3
 8001c84:	4810      	ldr	r0, [pc, #64]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001c86:	f007 f92a 	bl	8008ede <HAL_TIM_IC_ConfigChannel>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001c90:	f7ff fdd2 	bl	8001838 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001c94:	1d3b      	adds	r3, r7, #4
 8001c96:	2208      	movs	r2, #8
 8001c98:	4619      	mov	r1, r3
 8001c9a:	480b      	ldr	r0, [pc, #44]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001c9c:	f007 f91f 	bl	8008ede <HAL_TIM_IC_ConfigChannel>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8001ca6:	f7ff fdc7 	bl	8001838 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001caa:	1d3b      	adds	r3, r7, #4
 8001cac:	220c      	movs	r2, #12
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4805      	ldr	r0, [pc, #20]	@ (8001cc8 <MX_TIM2_Init+0xe4>)
 8001cb2:	f007 f914 	bl	8008ede <HAL_TIM_IC_ConfigChannel>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001cbc:	f7ff fdbc 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cc0:	bf00      	nop
 8001cc2:	3720      	adds	r7, #32
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	200009b8 	.word	0x200009b8

08001ccc <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd2:	1d3b      	adds	r3, r7, #4
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001cdc:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <MX_TIM7_Init+0x68>)
 8001cde:	4a16      	ldr	r2, [pc, #88]	@ (8001d38 <MX_TIM7_Init+0x6c>)
 8001ce0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1700-1;
 8001ce2:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <MX_TIM7_Init+0x68>)
 8001ce4:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8001ce8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cea:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <MX_TIM7_Init+0x68>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001cf0:	4b10      	ldr	r3, [pc, #64]	@ (8001d34 <MX_TIM7_Init+0x68>)
 8001cf2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cf6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8001d34 <MX_TIM7_Init+0x68>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001cfe:	480d      	ldr	r0, [pc, #52]	@ (8001d34 <MX_TIM7_Init+0x68>)
 8001d00:	f006 fd27 	bl	8008752 <HAL_TIM_Base_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8001d0a:	f7ff fd95 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001d16:	1d3b      	adds	r3, r7, #4
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4806      	ldr	r0, [pc, #24]	@ (8001d34 <MX_TIM7_Init+0x68>)
 8001d1c:	f007 fd94 	bl	8009848 <HAL_TIMEx_MasterConfigSynchronization>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8001d26:	f7ff fd87 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001d2a:	bf00      	nop
 8001d2c:	3710      	adds	r7, #16
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000a04 	.word	0x20000a04
 8001d38:	40001400 	.word	0x40001400

08001d3c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b088      	sub	sp, #32
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d42:	f107 0310 	add.w	r3, r7, #16
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
 8001d4c:	609a      	str	r2, [r3, #8]
 8001d4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d50:	1d3b      	adds	r3, r7, #4
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001d5a:	4b1f      	ldr	r3, [pc, #124]	@ (8001dd8 <MX_TIM15_Init+0x9c>)
 8001d5c:	4a1f      	ldr	r2, [pc, #124]	@ (8001ddc <MX_TIM15_Init+0xa0>)
 8001d5e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1700-1;
 8001d60:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd8 <MX_TIM15_Init+0x9c>)
 8001d62:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8001d66:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d68:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd8 <MX_TIM15_Init+0x9c>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8001d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd8 <MX_TIM15_Init+0x9c>)
 8001d70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d74:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d76:	4b18      	ldr	r3, [pc, #96]	@ (8001dd8 <MX_TIM15_Init+0x9c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001d7c:	4b16      	ldr	r3, [pc, #88]	@ (8001dd8 <MX_TIM15_Init+0x9c>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d82:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <MX_TIM15_Init+0x9c>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001d88:	4813      	ldr	r0, [pc, #76]	@ (8001dd8 <MX_TIM15_Init+0x9c>)
 8001d8a:	f006 fce2 	bl	8008752 <HAL_TIM_Base_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8001d94:	f7ff fd50 	bl	8001838 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d9c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001d9e:	f107 0310 	add.w	r3, r7, #16
 8001da2:	4619      	mov	r1, r3
 8001da4:	480c      	ldr	r0, [pc, #48]	@ (8001dd8 <MX_TIM15_Init+0x9c>)
 8001da6:	f007 f937 	bl	8009018 <HAL_TIM_ConfigClockSource>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8001db0:	f7ff fd42 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db4:	2300      	movs	r3, #0
 8001db6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001dbc:	1d3b      	adds	r3, r7, #4
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4805      	ldr	r0, [pc, #20]	@ (8001dd8 <MX_TIM15_Init+0x9c>)
 8001dc2:	f007 fd41 	bl	8009848 <HAL_TIMEx_MasterConfigSynchronization>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8001dcc:	f7ff fd34 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001dd0:	bf00      	nop
 8001dd2:	3720      	adds	r7, #32
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000a50 	.word	0x20000a50
 8001ddc:	40014000 	.word	0x40014000

08001de0 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001de4:	4b10      	ldr	r3, [pc, #64]	@ (8001e28 <MX_TIM16_Init+0x48>)
 8001de6:	4a11      	ldr	r2, [pc, #68]	@ (8001e2c <MX_TIM16_Init+0x4c>)
 8001de8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1700-1;
 8001dea:	4b0f      	ldr	r3, [pc, #60]	@ (8001e28 <MX_TIM16_Init+0x48>)
 8001dec:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8001df0:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001df2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e28 <MX_TIM16_Init+0x48>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8001df8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <MX_TIM16_Init+0x48>)
 8001dfa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dfe:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e00:	4b09      	ldr	r3, [pc, #36]	@ (8001e28 <MX_TIM16_Init+0x48>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001e06:	4b08      	ldr	r3, [pc, #32]	@ (8001e28 <MX_TIM16_Init+0x48>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e0c:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <MX_TIM16_Init+0x48>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001e12:	4805      	ldr	r0, [pc, #20]	@ (8001e28 <MX_TIM16_Init+0x48>)
 8001e14:	f006 fc9d 	bl	8008752 <HAL_TIM_Base_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8001e1e:	f7ff fd0b 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000a9c 	.word	0x20000a9c
 8001e2c:	40014400 	.word	0x40014400

08001e30 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001e34:	4b10      	ldr	r3, [pc, #64]	@ (8001e78 <MX_TIM17_Init+0x48>)
 8001e36:	4a11      	ldr	r2, [pc, #68]	@ (8001e7c <MX_TIM17_Init+0x4c>)
 8001e38:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1700-1;
 8001e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e78 <MX_TIM17_Init+0x48>)
 8001e3c:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8001e40:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e42:	4b0d      	ldr	r3, [pc, #52]	@ (8001e78 <MX_TIM17_Init+0x48>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8001e48:	4b0b      	ldr	r3, [pc, #44]	@ (8001e78 <MX_TIM17_Init+0x48>)
 8001e4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e4e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e50:	4b09      	ldr	r3, [pc, #36]	@ (8001e78 <MX_TIM17_Init+0x48>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001e56:	4b08      	ldr	r3, [pc, #32]	@ (8001e78 <MX_TIM17_Init+0x48>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e5c:	4b06      	ldr	r3, [pc, #24]	@ (8001e78 <MX_TIM17_Init+0x48>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001e62:	4805      	ldr	r0, [pc, #20]	@ (8001e78 <MX_TIM17_Init+0x48>)
 8001e64:	f006 fc75 	bl	8008752 <HAL_TIM_Base_Init>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8001e6e:	f7ff fce3 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000ae8 	.word	0x20000ae8
 8001e7c:	40014800 	.word	0x40014800

08001e80 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08a      	sub	sp, #40	@ 0x28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	f107 0314 	add.w	r3, r7, #20
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	60da      	str	r2, [r3, #12]
 8001e96:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ea0:	d12f      	bne.n	8001f02 <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f0c <HAL_TIM_IC_MspInit+0x8c>)
 8001ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea6:	4a19      	ldr	r2, [pc, #100]	@ (8001f0c <HAL_TIM_IC_MspInit+0x8c>)
 8001ea8:	f043 0301 	orr.w	r3, r3, #1
 8001eac:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eae:	4b17      	ldr	r3, [pc, #92]	@ (8001f0c <HAL_TIM_IC_MspInit+0x8c>)
 8001eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eba:	4b14      	ldr	r3, [pc, #80]	@ (8001f0c <HAL_TIM_IC_MspInit+0x8c>)
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebe:	4a13      	ldr	r2, [pc, #76]	@ (8001f0c <HAL_TIM_IC_MspInit+0x8c>)
 8001ec0:	f043 0308 	orr.w	r3, r3, #8
 8001ec4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec6:	4b11      	ldr	r3, [pc, #68]	@ (8001f0c <HAL_TIM_IC_MspInit+0x8c>)
 8001ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	60fb      	str	r3, [r7, #12]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
    PD3     ------> TIM2_CH1
    PD4     ------> TIM2_CH2
    PD6     ------> TIM2_CH4
    PD7     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = FREQUENCY_3_Pin|FREQUENCY_2_Pin|FREQUENCY_1_Pin|FREQUENCY_4_Pin;
 8001ed2:	23d8      	movs	r3, #216	@ 0xd8
 8001ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ee6:	f107 0314 	add.w	r3, r7, #20
 8001eea:	4619      	mov	r1, r3
 8001eec:	4808      	ldr	r0, [pc, #32]	@ (8001f10 <HAL_TIM_IC_MspInit+0x90>)
 8001eee:	f003 ff31 	bl	8005d54 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	201c      	movs	r0, #28
 8001ef8:	f002 fee2 	bl	8004cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001efc:	201c      	movs	r0, #28
 8001efe:	f002 fef9 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001f02:	bf00      	nop
 8001f04:	3728      	adds	r7, #40	@ 0x28
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	48000c00 	.word	0x48000c00

08001f14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a34      	ldr	r2, [pc, #208]	@ (8001ff4 <HAL_TIM_Base_MspInit+0xe0>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d114      	bne.n	8001f50 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001f26:	4b34      	ldr	r3, [pc, #208]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2a:	4a33      	ldr	r2, [pc, #204]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001f2c:	f043 0320 	orr.w	r3, r3, #32
 8001f30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f32:	4b31      	ldr	r3, [pc, #196]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f36:	f003 0320 	and.w	r3, r3, #32
 8001f3a:	617b      	str	r3, [r7, #20]
 8001f3c:	697b      	ldr	r3, [r7, #20]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2100      	movs	r1, #0
 8001f42:	2037      	movs	r0, #55	@ 0x37
 8001f44:	f002 febc 	bl	8004cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8001f48:	2037      	movs	r0, #55	@ 0x37
 8001f4a:	f002 fed3 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001f4e:	e04c      	b.n	8001fea <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM15)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a29      	ldr	r2, [pc, #164]	@ (8001ffc <HAL_TIM_Base_MspInit+0xe8>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d114      	bne.n	8001f84 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001f5a:	4b27      	ldr	r3, [pc, #156]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001f5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f5e:	4a26      	ldr	r2, [pc, #152]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001f60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f64:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f66:	4b24      	ldr	r3, [pc, #144]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001f68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f6e:	613b      	str	r3, [r7, #16]
 8001f70:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2100      	movs	r1, #0
 8001f76:	2018      	movs	r0, #24
 8001f78:	f002 fea2 	bl	8004cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001f7c:	2018      	movs	r0, #24
 8001f7e:	f002 feb9 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
}
 8001f82:	e032      	b.n	8001fea <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM16)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a1d      	ldr	r2, [pc, #116]	@ (8002000 <HAL_TIM_Base_MspInit+0xec>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d114      	bne.n	8001fb8 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f92:	4a19      	ldr	r2, [pc, #100]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001f94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f98:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f9a:	4b17      	ldr	r3, [pc, #92]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	2100      	movs	r1, #0
 8001faa:	2019      	movs	r0, #25
 8001fac:	f002 fe88 	bl	8004cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001fb0:	2019      	movs	r0, #25
 8001fb2:	f002 fe9f 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
}
 8001fb6:	e018      	b.n	8001fea <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM17)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a11      	ldr	r2, [pc, #68]	@ (8002004 <HAL_TIM_Base_MspInit+0xf0>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d113      	bne.n	8001fea <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001fc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fcc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fce:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xe4>)
 8001fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fd6:	60bb      	str	r3, [r7, #8]
 8001fd8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2100      	movs	r1, #0
 8001fde:	201a      	movs	r0, #26
 8001fe0:	f002 fe6e 	bl	8004cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001fe4:	201a      	movs	r0, #26
 8001fe6:	f002 fe85 	bl	8004cf4 <HAL_NVIC_EnableIRQ>
}
 8001fea:	bf00      	nop
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40001400 	.word	0x40001400
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	40014000 	.word	0x40014000
 8002000:	40014400 	.word	0x40014400
 8002004:	40014800 	.word	0x40014800

08002008 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800200c:	4b20      	ldr	r3, [pc, #128]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 800200e:	4a21      	ldr	r2, [pc, #132]	@ (8002094 <MX_LPUART1_UART_Init+0x8c>)
 8002010:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8002012:	4b1f      	ldr	r3, [pc, #124]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 8002014:	4a20      	ldr	r2, [pc, #128]	@ (8002098 <MX_LPUART1_UART_Init+0x90>)
 8002016:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002018:	4b1d      	ldr	r3, [pc, #116]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 800201a:	2200      	movs	r2, #0
 800201c:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800201e:	4b1c      	ldr	r3, [pc, #112]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 8002020:	2200      	movs	r2, #0
 8002022:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002024:	4b1a      	ldr	r3, [pc, #104]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 8002026:	2200      	movs	r2, #0
 8002028:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800202a:	4b19      	ldr	r3, [pc, #100]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 800202c:	220c      	movs	r2, #12
 800202e:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002030:	4b17      	ldr	r3, [pc, #92]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 8002032:	2200      	movs	r2, #0
 8002034:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002036:	4b16      	ldr	r3, [pc, #88]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 8002038:	2200      	movs	r2, #0
 800203a:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800203c:	4b14      	ldr	r3, [pc, #80]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 800203e:	2200      	movs	r2, #0
 8002040:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002042:	4b13      	ldr	r3, [pc, #76]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 8002044:	2200      	movs	r2, #0
 8002046:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002048:	4811      	ldr	r0, [pc, #68]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 800204a:	f007 fcd9 	bl	8009a00 <HAL_UART_Init>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8002054:	f7ff fbf0 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002058:	2100      	movs	r1, #0
 800205a:	480d      	ldr	r0, [pc, #52]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 800205c:	f008 fa74 	bl	800a548 <HAL_UARTEx_SetTxFifoThreshold>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 8002066:	f7ff fbe7 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800206a:	2100      	movs	r1, #0
 800206c:	4808      	ldr	r0, [pc, #32]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 800206e:	f008 faa9 	bl	800a5c4 <HAL_UARTEx_SetRxFifoThreshold>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8002078:	f7ff fbde 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800207c:	4804      	ldr	r0, [pc, #16]	@ (8002090 <MX_LPUART1_UART_Init+0x88>)
 800207e:	f008 fa2a 	bl	800a4d6 <HAL_UARTEx_DisableFifoMode>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8002088:	f7ff fbd6 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800208c:	bf00      	nop
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20000b34 	.word	0x20000b34
 8002094:	40008000 	.word	0x40008000
 8002098:	00033324 	.word	0x00033324

0800209c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b09e      	sub	sp, #120	@ 0x78
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020b4:	f107 0310 	add.w	r3, r7, #16
 80020b8:	2254      	movs	r2, #84	@ 0x54
 80020ba:	2100      	movs	r1, #0
 80020bc:	4618      	mov	r0, r3
 80020be:	f00a fca7 	bl	800ca10 <memset>
  if(uartHandle->Instance==LPUART1)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a1e      	ldr	r2, [pc, #120]	@ (8002140 <HAL_UART_MspInit+0xa4>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d135      	bne.n	8002138 <HAL_UART_MspInit+0x9c>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80020cc:	2320      	movs	r3, #32
 80020ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80020d0:	2300      	movs	r3, #0
 80020d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020d4:	f107 0310 	add.w	r3, r7, #16
 80020d8:	4618      	mov	r0, r3
 80020da:	f006 f841 	bl	8008160 <HAL_RCCEx_PeriphCLKConfig>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80020e4:	f7ff fba8 	bl	8001838 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80020e8:	4b16      	ldr	r3, [pc, #88]	@ (8002144 <HAL_UART_MspInit+0xa8>)
 80020ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ec:	4a15      	ldr	r2, [pc, #84]	@ (8002144 <HAL_UART_MspInit+0xa8>)
 80020ee:	f043 0301 	orr.w	r3, r3, #1
 80020f2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80020f4:	4b13      	ldr	r3, [pc, #76]	@ (8002144 <HAL_UART_MspInit+0xa8>)
 80020f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020f8:	f003 0301 	and.w	r3, r3, #1
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002100:	4b10      	ldr	r3, [pc, #64]	@ (8002144 <HAL_UART_MspInit+0xa8>)
 8002102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002104:	4a0f      	ldr	r2, [pc, #60]	@ (8002144 <HAL_UART_MspInit+0xa8>)
 8002106:	f043 0304 	orr.w	r3, r3, #4
 800210a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800210c:	4b0d      	ldr	r3, [pc, #52]	@ (8002144 <HAL_UART_MspInit+0xa8>)
 800210e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	60bb      	str	r3, [r7, #8]
 8002116:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002118:	2303      	movs	r3, #3
 800211a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	2302      	movs	r3, #2
 800211e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002124:	2300      	movs	r3, #0
 8002126:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002128:	2308      	movs	r3, #8
 800212a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800212c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002130:	4619      	mov	r1, r3
 8002132:	4805      	ldr	r0, [pc, #20]	@ (8002148 <HAL_UART_MspInit+0xac>)
 8002134:	f003 fe0e 	bl	8005d54 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8002138:	bf00      	nop
 800213a:	3778      	adds	r7, #120	@ 0x78
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40008000 	.word	0x40008000
 8002144:	40021000 	.word	0x40021000
 8002148:	48000800 	.word	0x48000800

0800214c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800214c:	480d      	ldr	r0, [pc, #52]	@ (8002184 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800214e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002150:	f7ff fd36 	bl	8001bc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002154:	480c      	ldr	r0, [pc, #48]	@ (8002188 <LoopForever+0x6>)
  ldr r1, =_edata
 8002156:	490d      	ldr	r1, [pc, #52]	@ (800218c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002158:	4a0d      	ldr	r2, [pc, #52]	@ (8002190 <LoopForever+0xe>)
  movs r3, #0
 800215a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800215c:	e002      	b.n	8002164 <LoopCopyDataInit>

0800215e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800215e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002160:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002162:	3304      	adds	r3, #4

08002164 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002164:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002166:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002168:	d3f9      	bcc.n	800215e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800216a:	4a0a      	ldr	r2, [pc, #40]	@ (8002194 <LoopForever+0x12>)
  ldr r4, =_ebss
 800216c:	4c0a      	ldr	r4, [pc, #40]	@ (8002198 <LoopForever+0x16>)
  movs r3, #0
 800216e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002170:	e001      	b.n	8002176 <LoopFillZerobss>

08002172 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002172:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002174:	3204      	adds	r2, #4

08002176 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002176:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002178:	d3fb      	bcc.n	8002172 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800217a:	f00a fc51 	bl	800ca20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800217e:	f7ff fad7 	bl	8001730 <main>

08002182 <LoopForever>:

LoopForever:
    b LoopForever
 8002182:	e7fe      	b.n	8002182 <LoopForever>
  ldr   r0, =_estack
 8002184:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002188:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800218c:	20000190 	.word	0x20000190
  ldr r2, =_sidata
 8002190:	0800cbf0 	.word	0x0800cbf0
  ldr r2, =_sbss
 8002194:	20000190 	.word	0x20000190
  ldr r4, =_ebss
 8002198:	200014a4 	.word	0x200014a4

0800219c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800219c:	e7fe      	b.n	800219c <ADC1_2_IRQHandler>
	...

080021a0 <HAL_ADC_ConvCpltCallback>:
	analogSwitch6,
	analogSwitch7,
	analogSwitch8
};

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
    tx_semaphore_put(&semaphoreAnalog);
 80021a8:	4804      	ldr	r0, [pc, #16]	@ (80021bc <HAL_ADC_ConvCpltCallback+0x1c>)
 80021aa:	f00a fa03 	bl	800c5b4 <_txe_semaphore_put>
    TransmitToAll();
 80021ae:	f000 f867 	bl	8002280 <TransmitToAll>
}
 80021b2:	bf00      	nop
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000c78 	.word	0x20000c78

080021c0 <setAnalogSwitches>:

uint8_t setAnalogSwitches(
	const uint8_t switchSettings[NUM_ADC_CHANNELS]
){
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 80021c8:	2300      	movs	r3, #0
 80021ca:	72fb      	strb	r3, [r7, #11]

	for(int i = 0; i < NUM_ADC_CHANNELS; i ++){
 80021cc:	2300      	movs	r3, #0
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	e01d      	b.n	800220e <setAnalogSwitches+0x4e>
		if(switchSettings[i]){
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	4413      	add	r3, r2
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d00a      	beq.n	80021f4 <setAnalogSwitches+0x34>
			set12VSensor(&analogSwitches[i]);
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	4613      	mov	r3, r2
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	4413      	add	r3, r2
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002220 <setAnalogSwitches+0x60>)
 80021ea:	4413      	add	r3, r2
 80021ec:	4618      	mov	r0, r3
 80021ee:	f000 f819 	bl	8002224 <set12VSensor>
 80021f2:	e009      	b.n	8002208 <setAnalogSwitches+0x48>
		}else{
			set5VSensor(&analogSwitches[i]);
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	4613      	mov	r3, r2
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	4413      	add	r3, r2
 80021fc:	011b      	lsls	r3, r3, #4
 80021fe:	4a08      	ldr	r2, [pc, #32]	@ (8002220 <setAnalogSwitches+0x60>)
 8002200:	4413      	add	r3, r2
 8002202:	4618      	mov	r0, r3
 8002204:	f000 f825 	bl	8002252 <set5VSensor>
	for(int i = 0; i < NUM_ADC_CHANNELS; i ++){
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	3301      	adds	r3, #1
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2b07      	cmp	r3, #7
 8002212:	d9de      	bls.n	80021d2 <setAnalogSwitches+0x12>
		}
	}
	return retval;
 8002214:	7afb      	ldrb	r3, [r7, #11]
}
 8002216:	4618      	mov	r0, r3
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000004 	.word	0x20000004

08002224 <set12VSensor>:

uint8_t set12VSensor(
	gpio_control_t *self
){
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 800222c:	2300      	movs	r3, #0
 800222e:	73fb      	strb	r3, [r7, #15]
	if(NULL == self){
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <set12VSensor+0x16>
		retval = UCR_NPTR;
 8002236:	2302      	movs	r3, #2
 8002238:	73fb      	strb	r3, [r7, #15]
	}
	HAL_GPIO_WritePin(&self->port, self->pin, SET_12V);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002240:	2201      	movs	r2, #1
 8002242:	4619      	mov	r1, r3
 8002244:	f003 ff08 	bl	8006058 <HAL_GPIO_WritePin>
	return retval;
 8002248:	7bfb      	ldrb	r3, [r7, #15]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <set5VSensor>:

uint8_t set5VSensor(
	gpio_control_t *self
){
 8002252:	b580      	push	{r7, lr}
 8002254:	b084      	sub	sp, #16
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 800225a:	2300      	movs	r3, #0
 800225c:	73fb      	strb	r3, [r7, #15]
	if(NULL == self){
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <set5VSensor+0x16>
		retval = UCR_NPTR;
 8002264:	2302      	movs	r3, #2
 8002266:	73fb      	strb	r3, [r7, #15]
	}
	HAL_GPIO_WritePin(&self->port, self->pin, SET_5V);
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800226e:	2200      	movs	r2, #0
 8002270:	4619      	mov	r1, r3
 8002272:	f003 fef1 	bl	8006058 <HAL_GPIO_WritePin>
	return retval;
 8002276:	7bfb      	ldrb	r3, [r7, #15]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3710      	adds	r7, #16
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <TransmitToAll>:
void SetChannel(uint8_t sensor){
    uint8_t data = 1 << (sensor - 1);
    HAL_I2C_Master_Transmit(&hi2c4, SWITCH_ADDRESS, &data, 1, 1000);
}

uint8_t TransmitToAll(){
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af02      	add	r7, sp, #8
    uint8_t data = 0b00000111;
 8002286:	2307      	movs	r3, #7
 8002288:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&hi2c4, SWITCH_ADDRESS, &data, 1, 1000);
 800228a:	1dfa      	adds	r2, r7, #7
 800228c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2301      	movs	r3, #1
 8002294:	2170      	movs	r1, #112	@ 0x70
 8002296:	4804      	ldr	r0, [pc, #16]	@ (80022a8 <TransmitToAll+0x28>)
 8002298:	f003 ffac 	bl	80061f4 <HAL_I2C_Master_Transmit>
    return UCR_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	200007f4 	.word	0x200007f4

080022ac <ThreadX_Init>:


uint8_t frequencyData[16];


UINT ThreadX_Init(VOID *memory_ptr){
 80022ac:	b5b0      	push	{r4, r5, r7, lr}
 80022ae:	b08e      	sub	sp, #56	@ 0x38
 80022b0:	af08      	add	r7, sp, #32
 80022b2:	6078      	str	r0, [r7, #4]
    UINT ret = TX_SUCCESS;
 80022b4:	2300      	movs	r3, #0
 80022b6:	617b      	str	r3, [r7, #20]

	TX_BYTE_POOL *bytePool = (TX_BYTE_POOL*)memory_ptr;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	613b      	str	r3, [r7, #16]
	CHAR *pointer;

	if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 80022bc:	f107 010c 	add.w	r1, r7, #12
 80022c0:	2300      	movs	r3, #0
 80022c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022c6:	6938      	ldr	r0, [r7, #16]
 80022c8:	f009 ff88 	bl	800c1dc <_txe_byte_allocate>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <ThreadX_Init+0x2a>
	  return TX_POOL_ERROR;
 80022d2:	2302      	movs	r3, #2
 80022d4:	e103      	b.n	80024de <ThreadX_Init+0x232>
	}


	if(tx_thread_create(&txMainThread, "txMainThread", txMainThreadEntry, 0, pointer,
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	22b0      	movs	r2, #176	@ 0xb0
 80022da:	9206      	str	r2, [sp, #24]
 80022dc:	2201      	movs	r2, #1
 80022de:	9205      	str	r2, [sp, #20]
 80022e0:	2200      	movs	r2, #0
 80022e2:	9204      	str	r2, [sp, #16]
 80022e4:	220a      	movs	r2, #10
 80022e6:	9203      	str	r2, [sp, #12]
 80022e8:	220a      	movs	r2, #10
 80022ea:	9202      	str	r2, [sp, #8]
 80022ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022f0:	9201      	str	r2, [sp, #4]
 80022f2:	9300      	str	r3, [sp, #0]
 80022f4:	2300      	movs	r3, #0
 80022f6:	4a7c      	ldr	r2, [pc, #496]	@ (80024e8 <ThreadX_Init+0x23c>)
 80022f8:	497c      	ldr	r1, [pc, #496]	@ (80024ec <ThreadX_Init+0x240>)
 80022fa:	487d      	ldr	r0, [pc, #500]	@ (80024f0 <ThreadX_Init+0x244>)
 80022fc:	f00a f978 	bl	800c5f0 <_txe_thread_create>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <ThreadX_Init+0x5e>
						 TX_APP_STACK_SIZE, TX_APP_THREAD_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
						 TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS){
	  return TX_THREAD_ERROR;
 8002306:	230e      	movs	r3, #14
 8002308:	e0e9      	b.n	80024de <ThreadX_Init+0x232>
	}

	if(tx_thread_create(&txMainThread, "txAnalogThread", txAnalogThreadEntry, 0, pointer,
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	22b0      	movs	r2, #176	@ 0xb0
 800230e:	9206      	str	r2, [sp, #24]
 8002310:	2201      	movs	r2, #1
 8002312:	9205      	str	r2, [sp, #20]
 8002314:	2200      	movs	r2, #0
 8002316:	9204      	str	r2, [sp, #16]
 8002318:	220a      	movs	r2, #10
 800231a:	9203      	str	r2, [sp, #12]
 800231c:	220a      	movs	r2, #10
 800231e:	9202      	str	r2, [sp, #8]
 8002320:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002324:	9201      	str	r2, [sp, #4]
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	2300      	movs	r3, #0
 800232a:	4a72      	ldr	r2, [pc, #456]	@ (80024f4 <ThreadX_Init+0x248>)
 800232c:	4972      	ldr	r1, [pc, #456]	@ (80024f8 <ThreadX_Init+0x24c>)
 800232e:	4870      	ldr	r0, [pc, #448]	@ (80024f0 <ThreadX_Init+0x244>)
 8002330:	f00a f95e 	bl	800c5f0 <_txe_thread_create>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <ThreadX_Init+0x92>
						 TX_APP_STACK_SIZE, TX_APP_THREAD_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
						 TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS){
	  return TX_THREAD_ERROR;
 800233a:	230e      	movs	r3, #14
 800233c:	e0cf      	b.n	80024de <ThreadX_Init+0x232>
	}

	if(tx_thread_create(&txMainThread, "txAeroThread", txAeroThreadEntry, 0, pointer,
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	22b0      	movs	r2, #176	@ 0xb0
 8002342:	9206      	str	r2, [sp, #24]
 8002344:	2201      	movs	r2, #1
 8002346:	9205      	str	r2, [sp, #20]
 8002348:	2200      	movs	r2, #0
 800234a:	9204      	str	r2, [sp, #16]
 800234c:	220a      	movs	r2, #10
 800234e:	9203      	str	r2, [sp, #12]
 8002350:	220a      	movs	r2, #10
 8002352:	9202      	str	r2, [sp, #8]
 8002354:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002358:	9201      	str	r2, [sp, #4]
 800235a:	9300      	str	r3, [sp, #0]
 800235c:	2300      	movs	r3, #0
 800235e:	4a67      	ldr	r2, [pc, #412]	@ (80024fc <ThreadX_Init+0x250>)
 8002360:	4967      	ldr	r1, [pc, #412]	@ (8002500 <ThreadX_Init+0x254>)
 8002362:	4863      	ldr	r0, [pc, #396]	@ (80024f0 <ThreadX_Init+0x244>)
 8002364:	f00a f944 	bl	800c5f0 <_txe_thread_create>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <ThreadX_Init+0xc6>
					   TX_APP_STACK_SIZE, TX_APP_THREAD_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS){
		return TX_THREAD_ERROR;
 800236e:	230e      	movs	r3, #14
 8002370:	e0b5      	b.n	80024de <ThreadX_Init+0x232>
	}
	if(tx_thread_create(&txMainThread, "txCAN500Hz", txCAN500HzThreadEntry, 0, pointer,
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	22b0      	movs	r2, #176	@ 0xb0
 8002376:	9206      	str	r2, [sp, #24]
 8002378:	2201      	movs	r2, #1
 800237a:	9205      	str	r2, [sp, #20]
 800237c:	2200      	movs	r2, #0
 800237e:	9204      	str	r2, [sp, #16]
 8002380:	220a      	movs	r2, #10
 8002382:	9203      	str	r2, [sp, #12]
 8002384:	220a      	movs	r2, #10
 8002386:	9202      	str	r2, [sp, #8]
 8002388:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800238c:	9201      	str	r2, [sp, #4]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	2300      	movs	r3, #0
 8002392:	4a5c      	ldr	r2, [pc, #368]	@ (8002504 <ThreadX_Init+0x258>)
 8002394:	495c      	ldr	r1, [pc, #368]	@ (8002508 <ThreadX_Init+0x25c>)
 8002396:	4856      	ldr	r0, [pc, #344]	@ (80024f0 <ThreadX_Init+0x244>)
 8002398:	f00a f92a 	bl	800c5f0 <_txe_thread_create>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <ThreadX_Init+0xfa>
					   TX_APP_STACK_SIZE, TX_APP_THREAD_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS){
		return TX_THREAD_ERROR;
 80023a2:	230e      	movs	r3, #14
 80023a4:	e09b      	b.n	80024de <ThreadX_Init+0x232>
	}

	if(tx_thread_create(&txMainThread, "txCAN100Hz", txCAN100HzThreadEntry, 0, pointer,
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	22b0      	movs	r2, #176	@ 0xb0
 80023aa:	9206      	str	r2, [sp, #24]
 80023ac:	2201      	movs	r2, #1
 80023ae:	9205      	str	r2, [sp, #20]
 80023b0:	2200      	movs	r2, #0
 80023b2:	9204      	str	r2, [sp, #16]
 80023b4:	220a      	movs	r2, #10
 80023b6:	9203      	str	r2, [sp, #12]
 80023b8:	220a      	movs	r2, #10
 80023ba:	9202      	str	r2, [sp, #8]
 80023bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023c0:	9201      	str	r2, [sp, #4]
 80023c2:	9300      	str	r3, [sp, #0]
 80023c4:	2300      	movs	r3, #0
 80023c6:	4a51      	ldr	r2, [pc, #324]	@ (800250c <ThreadX_Init+0x260>)
 80023c8:	4951      	ldr	r1, [pc, #324]	@ (8002510 <ThreadX_Init+0x264>)
 80023ca:	4849      	ldr	r0, [pc, #292]	@ (80024f0 <ThreadX_Init+0x244>)
 80023cc:	f00a f910 	bl	800c5f0 <_txe_thread_create>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <ThreadX_Init+0x12e>
					   TX_APP_STACK_SIZE, TX_APP_THREAD_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS){
		return TX_THREAD_ERROR;
 80023d6:	230e      	movs	r3, #14
 80023d8:	e081      	b.n	80024de <ThreadX_Init+0x232>
	}

	tx_semaphore_create(&semaphoreAnalog, "semaphoreAnalog", 0);
 80023da:	231c      	movs	r3, #28
 80023dc:	2200      	movs	r2, #0
 80023de:	494d      	ldr	r1, [pc, #308]	@ (8002514 <ThreadX_Init+0x268>)
 80023e0:	484d      	ldr	r0, [pc, #308]	@ (8002518 <ThreadX_Init+0x26c>)
 80023e2:	f00a f80f 	bl	800c404 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreAero, "semaphoreAero", 0);
 80023e6:	231c      	movs	r3, #28
 80023e8:	2200      	movs	r2, #0
 80023ea:	494c      	ldr	r1, [pc, #304]	@ (800251c <ThreadX_Init+0x270>)
 80023ec:	484c      	ldr	r0, [pc, #304]	@ (8002520 <ThreadX_Init+0x274>)
 80023ee:	f00a f809 	bl	800c404 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreFrequency, "semaphoreFrequency", 1);
 80023f2:	231c      	movs	r3, #28
 80023f4:	2201      	movs	r2, #1
 80023f6:	494b      	ldr	r1, [pc, #300]	@ (8002524 <ThreadX_Init+0x278>)
 80023f8:	484b      	ldr	r0, [pc, #300]	@ (8002528 <ThreadX_Init+0x27c>)
 80023fa:	f00a f803 	bl	800c404 <_txe_semaphore_create>

	tx_timer_create(&timerChannel1, "timerChannel1", timerExpiration, 0,
 80023fe:	232c      	movs	r3, #44	@ 0x2c
 8002400:	9303      	str	r3, [sp, #12]
 8002402:	2300      	movs	r3, #0
 8002404:	9302      	str	r3, [sp, #8]
 8002406:	2300      	movs	r3, #0
 8002408:	9301      	str	r3, [sp, #4]
 800240a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800240e:	9300      	str	r3, [sp, #0]
 8002410:	2300      	movs	r3, #0
 8002412:	4a46      	ldr	r2, [pc, #280]	@ (800252c <ThreadX_Init+0x280>)
 8002414:	4946      	ldr	r1, [pc, #280]	@ (8002530 <ThreadX_Init+0x284>)
 8002416:	4847      	ldr	r0, [pc, #284]	@ (8002534 <ThreadX_Init+0x288>)
 8002418:	f00a fa30 	bl	800c87c <_txe_timer_create>
	        FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);

    tx_timer_create(&timerChannel2, "timerChannel2", timerExpiration, 0,
 800241c:	232c      	movs	r3, #44	@ 0x2c
 800241e:	9303      	str	r3, [sp, #12]
 8002420:	2300      	movs	r3, #0
 8002422:	9302      	str	r3, [sp, #8]
 8002424:	2301      	movs	r3, #1
 8002426:	9301      	str	r3, [sp, #4]
 8002428:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	2300      	movs	r3, #0
 8002430:	4a3e      	ldr	r2, [pc, #248]	@ (800252c <ThreadX_Init+0x280>)
 8002432:	4941      	ldr	r1, [pc, #260]	@ (8002538 <ThreadX_Init+0x28c>)
 8002434:	4841      	ldr	r0, [pc, #260]	@ (800253c <ThreadX_Init+0x290>)
 8002436:	f00a fa21 	bl	800c87c <_txe_timer_create>
            FREQUENCY_RESET_TIME, 1, TX_NO_ACTIVATE);

    tx_timer_create(&timerChannel3, "timerChannel3", timerExpiration, 0,
 800243a:	232c      	movs	r3, #44	@ 0x2c
 800243c:	9303      	str	r3, [sp, #12]
 800243e:	2300      	movs	r3, #0
 8002440:	9302      	str	r3, [sp, #8]
 8002442:	2302      	movs	r3, #2
 8002444:	9301      	str	r3, [sp, #4]
 8002446:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800244a:	9300      	str	r3, [sp, #0]
 800244c:	2300      	movs	r3, #0
 800244e:	4a37      	ldr	r2, [pc, #220]	@ (800252c <ThreadX_Init+0x280>)
 8002450:	493b      	ldr	r1, [pc, #236]	@ (8002540 <ThreadX_Init+0x294>)
 8002452:	483c      	ldr	r0, [pc, #240]	@ (8002544 <ThreadX_Init+0x298>)
 8002454:	f00a fa12 	bl	800c87c <_txe_timer_create>
            FREQUENCY_RESET_TIME, 2, TX_NO_ACTIVATE);

    tx_timer_create(&timerChannel4, "timerChannel4", timerExpiration, 0,
 8002458:	232c      	movs	r3, #44	@ 0x2c
 800245a:	9303      	str	r3, [sp, #12]
 800245c:	2300      	movs	r3, #0
 800245e:	9302      	str	r3, [sp, #8]
 8002460:	2303      	movs	r3, #3
 8002462:	9301      	str	r3, [sp, #4]
 8002464:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	2300      	movs	r3, #0
 800246c:	4a2f      	ldr	r2, [pc, #188]	@ (800252c <ThreadX_Init+0x280>)
 800246e:	4936      	ldr	r1, [pc, #216]	@ (8002548 <ThreadX_Init+0x29c>)
 8002470:	4836      	ldr	r0, [pc, #216]	@ (800254c <ThreadX_Init+0x2a0>)
 8002472:	f00a fa03 	bl	800c87c <_txe_timer_create>
            FREQUENCY_RESET_TIME, 3, TX_NO_ACTIVATE);

    timers[0] = timerChannel1;
 8002476:	4a36      	ldr	r2, [pc, #216]	@ (8002550 <ThreadX_Init+0x2a4>)
 8002478:	4b2e      	ldr	r3, [pc, #184]	@ (8002534 <ThreadX_Init+0x288>)
 800247a:	4614      	mov	r4, r2
 800247c:	461d      	mov	r5, r3
 800247e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002480:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002482:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002484:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002486:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800248a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    timers[1] = timerChannel2;
 800248e:	4b30      	ldr	r3, [pc, #192]	@ (8002550 <ThreadX_Init+0x2a4>)
 8002490:	4a2a      	ldr	r2, [pc, #168]	@ (800253c <ThreadX_Init+0x290>)
 8002492:	f103 042c 	add.w	r4, r3, #44	@ 0x2c
 8002496:	4615      	mov	r5, r2
 8002498:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800249a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800249c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800249e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80024a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    timers[2] = timerChannel3;
 80024a8:	4b29      	ldr	r3, [pc, #164]	@ (8002550 <ThreadX_Init+0x2a4>)
 80024aa:	4a26      	ldr	r2, [pc, #152]	@ (8002544 <ThreadX_Init+0x298>)
 80024ac:	f103 0458 	add.w	r4, r3, #88	@ 0x58
 80024b0:	4615      	mov	r5, r2
 80024b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024ba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80024be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    timers[3] = timerChannel4;
 80024c2:	4b23      	ldr	r3, [pc, #140]	@ (8002550 <ThreadX_Init+0x2a4>)
 80024c4:	4a21      	ldr	r2, [pc, #132]	@ (800254c <ThreadX_Init+0x2a0>)
 80024c6:	f103 0484 	add.w	r4, r3, #132	@ 0x84
 80024ca:	4615      	mov	r5, r2
 80024cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80024d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	return ret;
 80024dc:	697b      	ldr	r3, [r7, #20]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3718      	adds	r7, #24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bdb0      	pop	{r4, r5, r7, pc}
 80024e6:	bf00      	nop
 80024e8:	08002555 	.word	0x08002555
 80024ec:	0800ca94 	.word	0x0800ca94
 80024f0:	20000bc8 	.word	0x20000bc8
 80024f4:	080025a5 	.word	0x080025a5
 80024f8:	0800caa4 	.word	0x0800caa4
 80024fc:	08002621 	.word	0x08002621
 8002500:	0800cab4 	.word	0x0800cab4
 8002504:	08002637 	.word	0x08002637
 8002508:	0800cac4 	.word	0x0800cac4
 800250c:	08002645 	.word	0x08002645
 8002510:	0800cad0 	.word	0x0800cad0
 8002514:	0800cadc 	.word	0x0800cadc
 8002518:	20000c78 	.word	0x20000c78
 800251c:	0800caec 	.word	0x0800caec
 8002520:	20000c94 	.word	0x20000c94
 8002524:	0800cafc 	.word	0x0800cafc
 8002528:	20000cb0 	.word	0x20000cb0
 800252c:	08002e11 	.word	0x08002e11
 8002530:	0800cb10 	.word	0x0800cb10
 8002534:	20000ccc 	.word	0x20000ccc
 8002538:	0800cb20 	.word	0x0800cb20
 800253c:	20000cf8 	.word	0x20000cf8
 8002540:	0800cb30 	.word	0x0800cb30
 8002544:	20000d24 	.word	0x20000d24
 8002548:	0800cb40 	.word	0x0800cb40
 800254c:	20000d50 	.word	0x20000d50
 8002550:	20000d7c 	.word	0x20000d7c

08002554 <txMainThreadEntry>:


void txMainThreadEntry(ULONG threadInput){
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]

    HAL_FDCAN_Start(&hfdcan1);
 800255c:	480e      	ldr	r0, [pc, #56]	@ (8002598 <txMainThreadEntry+0x44>)
 800255e:	f003 f90b 	bl	8005778 <HAL_FDCAN_Start>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8002562:	2100      	movs	r1, #0
 8002564:	480d      	ldr	r0, [pc, #52]	@ (800259c <txMainThreadEntry+0x48>)
 8002566:	f006 fa1b 	bl	80089a0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 800256a:	2104      	movs	r1, #4
 800256c:	480b      	ldr	r0, [pc, #44]	@ (800259c <txMainThreadEntry+0x48>)
 800256e:	f006 fa17 	bl	80089a0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 8002572:	2108      	movs	r1, #8
 8002574:	4809      	ldr	r0, [pc, #36]	@ (800259c <txMainThreadEntry+0x48>)
 8002576:	f006 fa13 	bl	80089a0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 800257a:	210c      	movs	r1, #12
 800257c:	4807      	ldr	r0, [pc, #28]	@ (800259c <txMainThreadEntry+0x48>)
 800257e:	f006 fa0f 	bl	80089a0 <HAL_TIM_IC_Start_IT>

	while(1){
	    HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 8002582:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002586:	4806      	ldr	r0, [pc, #24]	@ (80025a0 <txMainThreadEntry+0x4c>)
 8002588:	f003 fd7e 	bl	8006088 <HAL_GPIO_TogglePin>
	    tx_thread_sleep(1000);
 800258c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002590:	f008 ff2e 	bl	800b3f0 <_tx_thread_sleep>
	    HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 8002594:	bf00      	nop
 8002596:	e7f4      	b.n	8002582 <txMainThreadEntry+0x2e>
 8002598:	2000073c 	.word	0x2000073c
 800259c:	200009b8 	.word	0x200009b8
 80025a0:	48000800 	.word	0x48000800

080025a4 <txAnalogThreadEntry>:
	}
}

void txAnalogThreadEntry(ULONG threadInput){
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b092      	sub	sp, #72	@ 0x48
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
    uint8_t analogRxData[16];
    uint32_t adcValues[8];
    setAnalogSwitches(analogSwitchStates);
 80025ac:	4819      	ldr	r0, [pc, #100]	@ (8002614 <txAnalogThreadEntry+0x70>)
 80025ae:	f7ff fe07 	bl	80021c0 <setAnalogSwitches>


//    struct
    while(1){
        HAL_ADC_Start_DMA(&hadc1, adcValues, NUM_ADC_CHANNELS);
 80025b2:	f107 0318 	add.w	r3, r7, #24
 80025b6:	2208      	movs	r2, #8
 80025b8:	4619      	mov	r1, r3
 80025ba:	4817      	ldr	r0, [pc, #92]	@ (8002618 <txAnalogThreadEntry+0x74>)
 80025bc:	f001 f8ac 	bl	8003718 <HAL_ADC_Start_DMA>
        tx_semaphore_get(&semaphoreAnalog, TX_WAIT_FOREVER);
 80025c0:	f04f 31ff 	mov.w	r1, #4294967295
 80025c4:	4815      	ldr	r0, [pc, #84]	@ (800261c <txAnalogThreadEntry+0x78>)
 80025c6:	f009 ffb3 	bl	800c530 <_txe_semaphore_get>
        struct ucr_01_front_analog_t analogStruct = {
                .analog1 = adcValues[0],
 80025ca:	69bb      	ldr	r3, [r7, #24]
        struct ucr_01_front_analog_t analogStruct = {
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	813b      	strh	r3, [r7, #8]
				.analog2 = adcValues[1],
 80025d0:	69fb      	ldr	r3, [r7, #28]
        struct ucr_01_front_analog_t analogStruct = {
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	817b      	strh	r3, [r7, #10]
				.analog3 = adcValues[2],
 80025d6:	6a3b      	ldr	r3, [r7, #32]
        struct ucr_01_front_analog_t analogStruct = {
 80025d8:	b29b      	uxth	r3, r3
 80025da:	81bb      	strh	r3, [r7, #12]
				.analog4 = adcValues[3],
 80025dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        struct ucr_01_front_analog_t analogStruct = {
 80025de:	b29b      	uxth	r3, r3
 80025e0:	81fb      	strh	r3, [r7, #14]
				.analog5 = adcValues[4],
 80025e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        struct ucr_01_front_analog_t analogStruct = {
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	823b      	strh	r3, [r7, #16]
				.analog6 = adcValues[5],
 80025e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
        struct ucr_01_front_analog_t analogStruct = {
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	827b      	strh	r3, [r7, #18]
				.analog7 = adcValues[6],
 80025ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        struct ucr_01_front_analog_t analogStruct = {
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	82bb      	strh	r3, [r7, #20]
				.analog8 = adcValues[7]
 80025f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
        struct ucr_01_front_analog_t analogStruct = {
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	82fb      	strh	r3, [r7, #22]
        };
        ucr_01_front_analog_pack(analogRxData, &analogStruct, UCR_01_FRONT_ANALOG_LENGTH);
 80025fa:	f107 0108 	add.w	r1, r7, #8
 80025fe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002602:	2210      	movs	r2, #16
 8002604:	4618      	mov	r0, r3
 8002606:	f000 f8ed 	bl	80027e4 <ucr_01_front_analog_pack>
        tx_thread_sleep(2);
 800260a:	2002      	movs	r0, #2
 800260c:	f008 fef0 	bl	800b3f0 <_tx_thread_sleep>
    while(1){
 8002610:	bf00      	nop
 8002612:	e7ce      	b.n	80025b2 <txAnalogThreadEntry+0xe>
 8002614:	0800cba0 	.word	0x0800cba0
 8002618:	200005e0 	.word	0x200005e0
 800261c:	20000c78 	.word	0x20000c78

08002620 <txAeroThreadEntry>:
    }
}

void txAeroThreadEntry(ULONG threadInput){
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]

    while(1){
    	TransmitToAll();
 8002628:	f7ff fe2a 	bl	8002280 <TransmitToAll>
//    	SetChannel(2);
//		ReadData();
//		SetChannel(3);
//		ReadData();

		tx_thread_sleep(10);
 800262c:	200a      	movs	r0, #10
 800262e:	f008 fedf 	bl	800b3f0 <_tx_thread_sleep>
    	TransmitToAll();
 8002632:	bf00      	nop
 8002634:	e7f8      	b.n	8002628 <txAeroThreadEntry+0x8>

08002636 <txCAN500HzThreadEntry>:
    }
}

void txCAN500HzThreadEntry(ULONG threadInput){
 8002636:	b480      	push	{r7}
 8002638:	b083      	sub	sp, #12
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]

    while(1){
 800263e:	bf00      	nop
 8002640:	e7fd      	b.n	800263e <txCAN500HzThreadEntry+0x8>
	...

08002644 <txCAN100HzThreadEntry>:

    }
}

void txCAN100HzThreadEntry(ULONG threadInput){
 8002644:	b5b0      	push	{r4, r5, r7, lr}
 8002646:	b09c      	sub	sp, #112	@ 0x70
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
	uint8_t preScalar = htim2.Init.Prescaler + 1;
 800264c:	4b32      	ldr	r3, [pc, #200]	@ (8002718 <txCAN100HzThreadEntry+0xd4>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	b2db      	uxtb	r3, r3
 8002652:	3301      	adds	r3, #1
 8002654:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    float refClock = TIMCLOCK/(preScalar);
 8002658:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800265c:	4a2f      	ldr	r2, [pc, #188]	@ (800271c <txCAN100HzThreadEntry+0xd8>)
 800265e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002662:	ee07 3a90 	vmov	s15, r3
 8002666:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800266a:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	uint32_t frequency[4];
	uint8_t frequencyData[16];
	FDCAN_TxHeaderTypeDef frequencyHeader = {
 800266e:	4b2c      	ldr	r3, [pc, #176]	@ (8002720 <txCAN100HzThreadEntry+0xdc>)
 8002670:	f107 041c 	add.w	r4, r7, #28
 8002674:	461d      	mov	r5, r3
 8002676:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002678:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800267a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800267c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800267e:	682b      	ldr	r3, [r5, #0]
 8002680:	6023      	str	r3, [r4, #0]
	        .TxEventFifoControl = FDCAN_NO_TX_EVENTS,
	        .MessageMarker = 0
	};

    while(1){
    	tx_semaphore_get(&semaphoreFrequency, TX_WAIT_FOREVER);
 8002682:	f04f 31ff 	mov.w	r1, #4294967295
 8002686:	4827      	ldr	r0, [pc, #156]	@ (8002724 <txCAN100HzThreadEntry+0xe0>)
 8002688:	f009 ff52 	bl	800c530 <_txe_semaphore_get>
    	for(int i = 0; i < 4; i ++){
 800268c:	2300      	movs	r3, #0
 800268e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002690:	e020      	b.n	80026d4 <txCAN100HzThreadEntry+0x90>
			float value = refClock / difference[i];
 8002692:	4a25      	ldr	r2, [pc, #148]	@ (8002728 <txCAN100HzThreadEntry+0xe4>)
 8002694:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800269a:	ee07 3a90 	vmov	s15, r3
 800269e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026a2:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 80026a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026aa:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
			frequency[i] = ucr_01_front_frequency_frequency1_encode(value);
 80026ae:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80026b0:	f7fe f836 	bl	8000720 <__aeabi_f2d>
 80026b4:	4602      	mov	r2, r0
 80026b6:	460b      	mov	r3, r1
 80026b8:	ec43 2b10 	vmov	d0, r2, r3
 80026bc:	f000 fada 	bl	8002c74 <ucr_01_front_frequency_frequency1_encode>
 80026c0:	4602      	mov	r2, r0
 80026c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	3370      	adds	r3, #112	@ 0x70
 80026c8:	443b      	add	r3, r7
 80026ca:	f843 2c20 	str.w	r2, [r3, #-32]
    	for(int i = 0; i < 4; i ++){
 80026ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026d0:	3301      	adds	r3, #1
 80026d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80026d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026d6:	2b03      	cmp	r3, #3
 80026d8:	dddb      	ble.n	8002692 <txCAN100HzThreadEntry+0x4e>
    	}
    	struct ucr_01_front_frequency_t frequencyStruct = {
    	        .frequency1 = frequency[0],
 80026da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
    	struct ucr_01_front_frequency_t frequencyStruct = {
 80026dc:	60fb      	str	r3, [r7, #12]
    	        .frequency2 = frequency[1],
 80026de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    	struct ucr_01_front_frequency_t frequencyStruct = {
 80026e0:	613b      	str	r3, [r7, #16]
    	        .frequency3 = frequency[2],
 80026e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
    	struct ucr_01_front_frequency_t frequencyStruct = {
 80026e4:	617b      	str	r3, [r7, #20]
    	        .frequency4 = frequency[3]
 80026e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    	struct ucr_01_front_frequency_t frequencyStruct = {
 80026e8:	61bb      	str	r3, [r7, #24]
    	};
    	ucr_01_front_frequency_pack(frequencyData, &frequencyStruct, UCR_01_FRONT_FREQUENCY_LENGTH);
 80026ea:	f107 010c 	add.w	r1, r7, #12
 80026ee:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80026f2:	2210      	movs	r2, #16
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 f999 	bl	8002a2c <ucr_01_front_frequency_pack>
    	tx_semaphore_put(&semaphoreFrequency);
 80026fa:	480a      	ldr	r0, [pc, #40]	@ (8002724 <txCAN100HzThreadEntry+0xe0>)
 80026fc:	f009 ff5a 	bl	800c5b4 <_txe_semaphore_put>
    	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &frequencyHeader, frequencyData);
 8002700:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8002704:	f107 031c 	add.w	r3, r7, #28
 8002708:	4619      	mov	r1, r3
 800270a:	4808      	ldr	r0, [pc, #32]	@ (800272c <txCAN100HzThreadEntry+0xe8>)
 800270c:	f003 f85c 	bl	80057c8 <HAL_FDCAN_AddMessageToTxFifoQ>
    	tx_thread_sleep(10);
 8002710:	200a      	movs	r0, #10
 8002712:	f008 fe6d 	bl	800b3f0 <_tx_thread_sleep>
    while(1){
 8002716:	e7b4      	b.n	8002682 <txCAN100HzThreadEntry+0x3e>
 8002718:	200009b8 	.word	0x200009b8
 800271c:	0a21fe80 	.word	0x0a21fe80
 8002720:	0800cb50 	.word	0x0800cb50
 8002724:	20000cb0 	.word	0x20000cb0
 8002728:	20000e4c 	.word	0x20000e4c
 800272c:	2000073c 	.word	0x2000073c

08002730 <pack_left_shift_u16>:

static inline uint8_t pack_left_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	80fb      	strh	r3, [r7, #6]
 800273a:	460b      	mov	r3, r1
 800273c:	717b      	strb	r3, [r7, #5]
 800273e:	4613      	mov	r3, r2
 8002740:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 8002742:	88fa      	ldrh	r2, [r7, #6]
 8002744:	797b      	ldrb	r3, [r7, #5]
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	b2da      	uxtb	r2, r3
 800274c:	793b      	ldrb	r3, [r7, #4]
 800274e:	4013      	ands	r3, r2
 8002750:	b2db      	uxtb	r3, r3
}
 8002752:	4618      	mov	r0, r3
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <pack_left_shift_u32>:

static inline uint8_t pack_left_shift_u32(
    uint32_t value,
    uint8_t shift,
    uint8_t mask)
{
 800275e:	b480      	push	{r7}
 8002760:	b083      	sub	sp, #12
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
 8002766:	460b      	mov	r3, r1
 8002768:	70fb      	strb	r3, [r7, #3]
 800276a:	4613      	mov	r3, r2
 800276c:	70bb      	strb	r3, [r7, #2]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 800276e:	78fb      	ldrb	r3, [r7, #3]
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	b2da      	uxtb	r2, r3
 8002778:	78bb      	ldrb	r3, [r7, #2]
 800277a:	4013      	ands	r3, r2
 800277c:	b2db      	uxtb	r3, r3
}
 800277e:	4618      	mov	r0, r3
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr

0800278a <pack_right_shift_u16>:

static inline uint8_t pack_right_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	4603      	mov	r3, r0
 8002792:	80fb      	strh	r3, [r7, #6]
 8002794:	460b      	mov	r3, r1
 8002796:	717b      	strb	r3, [r7, #5]
 8002798:	4613      	mov	r3, r2
 800279a:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 800279c:	88fa      	ldrh	r2, [r7, #6]
 800279e:	797b      	ldrb	r3, [r7, #5]
 80027a0:	fa42 f303 	asr.w	r3, r2, r3
 80027a4:	b2da      	uxtb	r2, r3
 80027a6:	793b      	ldrb	r3, [r7, #4]
 80027a8:	4013      	ands	r3, r2
 80027aa:	b2db      	uxtb	r3, r3
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <pack_right_shift_u32>:

static inline uint8_t pack_right_shift_u32(
    uint32_t value,
    uint8_t shift,
    uint8_t mask)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	460b      	mov	r3, r1
 80027c2:	70fb      	strb	r3, [r7, #3]
 80027c4:	4613      	mov	r3, r2
 80027c6:	70bb      	strb	r3, [r7, #2]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 80027c8:	78fb      	ldrb	r3, [r7, #3]
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	fa22 f303 	lsr.w	r3, r2, r3
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	78bb      	ldrb	r3, [r7, #2]
 80027d4:	4013      	ands	r3, r2
 80027d6:	b2db      	uxtb	r3, r3
}
 80027d8:	4618      	mov	r0, r3
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <ucr_01_front_analog_pack>:

int ucr_01_front_analog_pack(
    uint8_t *dst_p,
    const struct ucr_01_front_analog_t *src_p,
    size_t size)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
    if (size < 16u) {
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2b0f      	cmp	r3, #15
 80027f4:	d802      	bhi.n	80027fc <ucr_01_front_analog_pack+0x18>
        return (-EINVAL);
 80027f6:	f06f 0315 	mvn.w	r3, #21
 80027fa:	e113      	b.n	8002a24 <ucr_01_front_analog_pack+0x240>
    }

    memset(&dst_p[0], 0, 16);
 80027fc:	2210      	movs	r2, #16
 80027fe:	2100      	movs	r1, #0
 8002800:	68f8      	ldr	r0, [r7, #12]
 8002802:	f00a f905 	bl	800ca10 <memset>

    dst_p[0] |= pack_left_shift_u16(src_p->analog1, 0u, 0xffu);
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	881b      	ldrh	r3, [r3, #0]
 800280a:	22ff      	movs	r2, #255	@ 0xff
 800280c:	2100      	movs	r1, #0
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff ff8e 	bl	8002730 <pack_left_shift_u16>
 8002814:	4603      	mov	r3, r0
 8002816:	461a      	mov	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	4313      	orrs	r3, r2
 800281e:	b2da      	uxtb	r2, r3
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u16(src_p->analog1, 8u, 0xffu);
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	881b      	ldrh	r3, [r3, #0]
 8002828:	22ff      	movs	r2, #255	@ 0xff
 800282a:	2108      	movs	r1, #8
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff ffac 	bl	800278a <pack_right_shift_u16>
 8002832:	4603      	mov	r3, r0
 8002834:	4619      	mov	r1, r3
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	3301      	adds	r3, #1
 800283a:	781a      	ldrb	r2, [r3, #0]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	3301      	adds	r3, #1
 8002840:	430a      	orrs	r2, r1
 8002842:	b2d2      	uxtb	r2, r2
 8002844:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u16(src_p->analog2, 0u, 0xffu);
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	885b      	ldrh	r3, [r3, #2]
 800284a:	22ff      	movs	r2, #255	@ 0xff
 800284c:	2100      	movs	r1, #0
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff ff6e 	bl	8002730 <pack_left_shift_u16>
 8002854:	4603      	mov	r3, r0
 8002856:	4619      	mov	r1, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	3302      	adds	r3, #2
 800285c:	781a      	ldrb	r2, [r3, #0]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	3302      	adds	r3, #2
 8002862:	430a      	orrs	r2, r1
 8002864:	b2d2      	uxtb	r2, r2
 8002866:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_right_shift_u16(src_p->analog2, 8u, 0xffu);
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	885b      	ldrh	r3, [r3, #2]
 800286c:	22ff      	movs	r2, #255	@ 0xff
 800286e:	2108      	movs	r1, #8
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff ff8a 	bl	800278a <pack_right_shift_u16>
 8002876:	4603      	mov	r3, r0
 8002878:	4619      	mov	r1, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	3303      	adds	r3, #3
 800287e:	781a      	ldrb	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	3303      	adds	r3, #3
 8002884:	430a      	orrs	r2, r1
 8002886:	b2d2      	uxtb	r2, r2
 8002888:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u16(src_p->analog3, 0u, 0xffu);
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	889b      	ldrh	r3, [r3, #4]
 800288e:	22ff      	movs	r2, #255	@ 0xff
 8002890:	2100      	movs	r1, #0
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff ff4c 	bl	8002730 <pack_left_shift_u16>
 8002898:	4603      	mov	r3, r0
 800289a:	4619      	mov	r1, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	3304      	adds	r3, #4
 80028a0:	781a      	ldrb	r2, [r3, #0]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	3304      	adds	r3, #4
 80028a6:	430a      	orrs	r2, r1
 80028a8:	b2d2      	uxtb	r2, r2
 80028aa:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u16(src_p->analog3, 8u, 0xffu);
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	889b      	ldrh	r3, [r3, #4]
 80028b0:	22ff      	movs	r2, #255	@ 0xff
 80028b2:	2108      	movs	r1, #8
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff ff68 	bl	800278a <pack_right_shift_u16>
 80028ba:	4603      	mov	r3, r0
 80028bc:	4619      	mov	r1, r3
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	3305      	adds	r3, #5
 80028c2:	781a      	ldrb	r2, [r3, #0]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	3305      	adds	r3, #5
 80028c8:	430a      	orrs	r2, r1
 80028ca:	b2d2      	uxtb	r2, r2
 80028cc:	701a      	strb	r2, [r3, #0]
    dst_p[6] |= pack_left_shift_u16(src_p->analog4, 0u, 0xffu);
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	88db      	ldrh	r3, [r3, #6]
 80028d2:	22ff      	movs	r2, #255	@ 0xff
 80028d4:	2100      	movs	r1, #0
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff ff2a 	bl	8002730 <pack_left_shift_u16>
 80028dc:	4603      	mov	r3, r0
 80028de:	4619      	mov	r1, r3
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	3306      	adds	r3, #6
 80028e4:	781a      	ldrb	r2, [r3, #0]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	3306      	adds	r3, #6
 80028ea:	430a      	orrs	r2, r1
 80028ec:	b2d2      	uxtb	r2, r2
 80028ee:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u16(src_p->analog4, 8u, 0xffu);
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	88db      	ldrh	r3, [r3, #6]
 80028f4:	22ff      	movs	r2, #255	@ 0xff
 80028f6:	2108      	movs	r1, #8
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7ff ff46 	bl	800278a <pack_right_shift_u16>
 80028fe:	4603      	mov	r3, r0
 8002900:	4619      	mov	r1, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	3307      	adds	r3, #7
 8002906:	781a      	ldrb	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	3307      	adds	r3, #7
 800290c:	430a      	orrs	r2, r1
 800290e:	b2d2      	uxtb	r2, r2
 8002910:	701a      	strb	r2, [r3, #0]
    dst_p[8] |= pack_left_shift_u16(src_p->analog5, 0u, 0xffu);
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	891b      	ldrh	r3, [r3, #8]
 8002916:	22ff      	movs	r2, #255	@ 0xff
 8002918:	2100      	movs	r1, #0
 800291a:	4618      	mov	r0, r3
 800291c:	f7ff ff08 	bl	8002730 <pack_left_shift_u16>
 8002920:	4603      	mov	r3, r0
 8002922:	4619      	mov	r1, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	3308      	adds	r3, #8
 8002928:	781a      	ldrb	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	3308      	adds	r3, #8
 800292e:	430a      	orrs	r2, r1
 8002930:	b2d2      	uxtb	r2, r2
 8002932:	701a      	strb	r2, [r3, #0]
    dst_p[9] |= pack_right_shift_u16(src_p->analog5, 8u, 0xffu);
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	891b      	ldrh	r3, [r3, #8]
 8002938:	22ff      	movs	r2, #255	@ 0xff
 800293a:	2108      	movs	r1, #8
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff ff24 	bl	800278a <pack_right_shift_u16>
 8002942:	4603      	mov	r3, r0
 8002944:	4619      	mov	r1, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	3309      	adds	r3, #9
 800294a:	781a      	ldrb	r2, [r3, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	3309      	adds	r3, #9
 8002950:	430a      	orrs	r2, r1
 8002952:	b2d2      	uxtb	r2, r2
 8002954:	701a      	strb	r2, [r3, #0]
    dst_p[10] |= pack_left_shift_u16(src_p->analog6, 0u, 0xffu);
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	895b      	ldrh	r3, [r3, #10]
 800295a:	22ff      	movs	r2, #255	@ 0xff
 800295c:	2100      	movs	r1, #0
 800295e:	4618      	mov	r0, r3
 8002960:	f7ff fee6 	bl	8002730 <pack_left_shift_u16>
 8002964:	4603      	mov	r3, r0
 8002966:	4619      	mov	r1, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	330a      	adds	r3, #10
 800296c:	781a      	ldrb	r2, [r3, #0]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	330a      	adds	r3, #10
 8002972:	430a      	orrs	r2, r1
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	701a      	strb	r2, [r3, #0]
    dst_p[11] |= pack_right_shift_u16(src_p->analog6, 8u, 0xffu);
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	895b      	ldrh	r3, [r3, #10]
 800297c:	22ff      	movs	r2, #255	@ 0xff
 800297e:	2108      	movs	r1, #8
 8002980:	4618      	mov	r0, r3
 8002982:	f7ff ff02 	bl	800278a <pack_right_shift_u16>
 8002986:	4603      	mov	r3, r0
 8002988:	4619      	mov	r1, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	330b      	adds	r3, #11
 800298e:	781a      	ldrb	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	330b      	adds	r3, #11
 8002994:	430a      	orrs	r2, r1
 8002996:	b2d2      	uxtb	r2, r2
 8002998:	701a      	strb	r2, [r3, #0]
    dst_p[12] |= pack_left_shift_u16(src_p->analog7, 0u, 0xffu);
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	899b      	ldrh	r3, [r3, #12]
 800299e:	22ff      	movs	r2, #255	@ 0xff
 80029a0:	2100      	movs	r1, #0
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7ff fec4 	bl	8002730 <pack_left_shift_u16>
 80029a8:	4603      	mov	r3, r0
 80029aa:	4619      	mov	r1, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	330c      	adds	r3, #12
 80029b0:	781a      	ldrb	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	330c      	adds	r3, #12
 80029b6:	430a      	orrs	r2, r1
 80029b8:	b2d2      	uxtb	r2, r2
 80029ba:	701a      	strb	r2, [r3, #0]
    dst_p[13] |= pack_right_shift_u16(src_p->analog7, 8u, 0xffu);
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	899b      	ldrh	r3, [r3, #12]
 80029c0:	22ff      	movs	r2, #255	@ 0xff
 80029c2:	2108      	movs	r1, #8
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff fee0 	bl	800278a <pack_right_shift_u16>
 80029ca:	4603      	mov	r3, r0
 80029cc:	4619      	mov	r1, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	330d      	adds	r3, #13
 80029d2:	781a      	ldrb	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	330d      	adds	r3, #13
 80029d8:	430a      	orrs	r2, r1
 80029da:	b2d2      	uxtb	r2, r2
 80029dc:	701a      	strb	r2, [r3, #0]
    dst_p[14] |= pack_left_shift_u16(src_p->analog8, 0u, 0xffu);
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	89db      	ldrh	r3, [r3, #14]
 80029e2:	22ff      	movs	r2, #255	@ 0xff
 80029e4:	2100      	movs	r1, #0
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff fea2 	bl	8002730 <pack_left_shift_u16>
 80029ec:	4603      	mov	r3, r0
 80029ee:	4619      	mov	r1, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	330e      	adds	r3, #14
 80029f4:	781a      	ldrb	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	330e      	adds	r3, #14
 80029fa:	430a      	orrs	r2, r1
 80029fc:	b2d2      	uxtb	r2, r2
 80029fe:	701a      	strb	r2, [r3, #0]
    dst_p[15] |= pack_right_shift_u16(src_p->analog8, 8u, 0xffu);
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	89db      	ldrh	r3, [r3, #14]
 8002a04:	22ff      	movs	r2, #255	@ 0xff
 8002a06:	2108      	movs	r1, #8
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff febe 	bl	800278a <pack_right_shift_u16>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	4619      	mov	r1, r3
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	330f      	adds	r3, #15
 8002a16:	781a      	ldrb	r2, [r3, #0]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	330f      	adds	r3, #15
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	b2d2      	uxtb	r2, r2
 8002a20:	701a      	strb	r2, [r3, #0]

    return (16);
 8002a22:	2310      	movs	r3, #16
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <ucr_01_front_frequency_pack>:

int ucr_01_front_frequency_pack(
    uint8_t *dst_p,
    const struct ucr_01_front_frequency_t *src_p,
    size_t size)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
    if (size < 16u) {
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2b0f      	cmp	r3, #15
 8002a3c:	d802      	bhi.n	8002a44 <ucr_01_front_frequency_pack+0x18>
        return (-EINVAL);
 8002a3e:	f06f 0315 	mvn.w	r3, #21
 8002a42:	e113      	b.n	8002c6c <ucr_01_front_frequency_pack+0x240>
    }

    memset(&dst_p[0], 0, 16);
 8002a44:	2210      	movs	r2, #16
 8002a46:	2100      	movs	r1, #0
 8002a48:	68f8      	ldr	r0, [r7, #12]
 8002a4a:	f009 ffe1 	bl	800ca10 <memset>

    dst_p[0] |= pack_left_shift_u32(src_p->frequency1, 0u, 0xffu);
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	22ff      	movs	r2, #255	@ 0xff
 8002a54:	2100      	movs	r1, #0
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff fe81 	bl	800275e <pack_left_shift_u32>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	461a      	mov	r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	b2da      	uxtb	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u32(src_p->frequency1, 8u, 0xffu);
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	22ff      	movs	r2, #255	@ 0xff
 8002a72:	2108      	movs	r1, #8
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff fe9f 	bl	80027b8 <pack_right_shift_u32>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	3301      	adds	r3, #1
 8002a82:	781a      	ldrb	r2, [r3, #0]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	3301      	adds	r3, #1
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	b2d2      	uxtb	r2, r2
 8002a8c:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_right_shift_u32(src_p->frequency1, 16u, 0xffu);
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	22ff      	movs	r2, #255	@ 0xff
 8002a94:	2110      	movs	r1, #16
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff fe8e 	bl	80027b8 <pack_right_shift_u32>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	3302      	adds	r3, #2
 8002aa4:	781a      	ldrb	r2, [r3, #0]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	3302      	adds	r3, #2
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	b2d2      	uxtb	r2, r2
 8002aae:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_right_shift_u32(src_p->frequency1, 24u, 0xffu);
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	22ff      	movs	r2, #255	@ 0xff
 8002ab6:	2118      	movs	r1, #24
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff fe7d 	bl	80027b8 <pack_right_shift_u32>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	3303      	adds	r3, #3
 8002ac6:	781a      	ldrb	r2, [r3, #0]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	3303      	adds	r3, #3
 8002acc:	430a      	orrs	r2, r1
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u32(src_p->frequency2, 0u, 0xffu);
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	22ff      	movs	r2, #255	@ 0xff
 8002ad8:	2100      	movs	r1, #0
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff fe3f 	bl	800275e <pack_left_shift_u32>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	3304      	adds	r3, #4
 8002ae8:	781a      	ldrb	r2, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	3304      	adds	r3, #4
 8002aee:	430a      	orrs	r2, r1
 8002af0:	b2d2      	uxtb	r2, r2
 8002af2:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u32(src_p->frequency2, 8u, 0xffu);
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	22ff      	movs	r2, #255	@ 0xff
 8002afa:	2108      	movs	r1, #8
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff fe5b 	bl	80027b8 <pack_right_shift_u32>
 8002b02:	4603      	mov	r3, r0
 8002b04:	4619      	mov	r1, r3
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	3305      	adds	r3, #5
 8002b0a:	781a      	ldrb	r2, [r3, #0]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	3305      	adds	r3, #5
 8002b10:	430a      	orrs	r2, r1
 8002b12:	b2d2      	uxtb	r2, r2
 8002b14:	701a      	strb	r2, [r3, #0]
    dst_p[6] |= pack_right_shift_u32(src_p->frequency2, 16u, 0xffu);
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	22ff      	movs	r2, #255	@ 0xff
 8002b1c:	2110      	movs	r1, #16
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7ff fe4a 	bl	80027b8 <pack_right_shift_u32>
 8002b24:	4603      	mov	r3, r0
 8002b26:	4619      	mov	r1, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	3306      	adds	r3, #6
 8002b2c:	781a      	ldrb	r2, [r3, #0]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	3306      	adds	r3, #6
 8002b32:	430a      	orrs	r2, r1
 8002b34:	b2d2      	uxtb	r2, r2
 8002b36:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u32(src_p->frequency2, 24u, 0xffu);
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	22ff      	movs	r2, #255	@ 0xff
 8002b3e:	2118      	movs	r1, #24
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff fe39 	bl	80027b8 <pack_right_shift_u32>
 8002b46:	4603      	mov	r3, r0
 8002b48:	4619      	mov	r1, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	3307      	adds	r3, #7
 8002b4e:	781a      	ldrb	r2, [r3, #0]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	3307      	adds	r3, #7
 8002b54:	430a      	orrs	r2, r1
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	701a      	strb	r2, [r3, #0]
    dst_p[8] |= pack_left_shift_u32(src_p->frequency3, 0u, 0xffu);
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	22ff      	movs	r2, #255	@ 0xff
 8002b60:	2100      	movs	r1, #0
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7ff fdfb 	bl	800275e <pack_left_shift_u32>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	3308      	adds	r3, #8
 8002b70:	781a      	ldrb	r2, [r3, #0]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	3308      	adds	r3, #8
 8002b76:	430a      	orrs	r2, r1
 8002b78:	b2d2      	uxtb	r2, r2
 8002b7a:	701a      	strb	r2, [r3, #0]
    dst_p[9] |= pack_right_shift_u32(src_p->frequency3, 8u, 0xffu);
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	22ff      	movs	r2, #255	@ 0xff
 8002b82:	2108      	movs	r1, #8
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff fe17 	bl	80027b8 <pack_right_shift_u32>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	3309      	adds	r3, #9
 8002b92:	781a      	ldrb	r2, [r3, #0]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	3309      	adds	r3, #9
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	b2d2      	uxtb	r2, r2
 8002b9c:	701a      	strb	r2, [r3, #0]
    dst_p[10] |= pack_right_shift_u32(src_p->frequency3, 16u, 0xffu);
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	22ff      	movs	r2, #255	@ 0xff
 8002ba4:	2110      	movs	r1, #16
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7ff fe06 	bl	80027b8 <pack_right_shift_u32>
 8002bac:	4603      	mov	r3, r0
 8002bae:	4619      	mov	r1, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	330a      	adds	r3, #10
 8002bb4:	781a      	ldrb	r2, [r3, #0]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	330a      	adds	r3, #10
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	b2d2      	uxtb	r2, r2
 8002bbe:	701a      	strb	r2, [r3, #0]
    dst_p[11] |= pack_right_shift_u32(src_p->frequency3, 24u, 0xffu);
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	22ff      	movs	r2, #255	@ 0xff
 8002bc6:	2118      	movs	r1, #24
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff fdf5 	bl	80027b8 <pack_right_shift_u32>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	330b      	adds	r3, #11
 8002bd6:	781a      	ldrb	r2, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	330b      	adds	r3, #11
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	701a      	strb	r2, [r3, #0]
    dst_p[12] |= pack_left_shift_u32(src_p->frequency4, 0u, 0xffu);
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	22ff      	movs	r2, #255	@ 0xff
 8002be8:	2100      	movs	r1, #0
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff fdb7 	bl	800275e <pack_left_shift_u32>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	330c      	adds	r3, #12
 8002bf8:	781a      	ldrb	r2, [r3, #0]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	330c      	adds	r3, #12
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	b2d2      	uxtb	r2, r2
 8002c02:	701a      	strb	r2, [r3, #0]
    dst_p[13] |= pack_right_shift_u32(src_p->frequency4, 8u, 0xffu);
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	22ff      	movs	r2, #255	@ 0xff
 8002c0a:	2108      	movs	r1, #8
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff fdd3 	bl	80027b8 <pack_right_shift_u32>
 8002c12:	4603      	mov	r3, r0
 8002c14:	4619      	mov	r1, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	330d      	adds	r3, #13
 8002c1a:	781a      	ldrb	r2, [r3, #0]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	330d      	adds	r3, #13
 8002c20:	430a      	orrs	r2, r1
 8002c22:	b2d2      	uxtb	r2, r2
 8002c24:	701a      	strb	r2, [r3, #0]
    dst_p[14] |= pack_right_shift_u32(src_p->frequency4, 16u, 0xffu);
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	22ff      	movs	r2, #255	@ 0xff
 8002c2c:	2110      	movs	r1, #16
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff fdc2 	bl	80027b8 <pack_right_shift_u32>
 8002c34:	4603      	mov	r3, r0
 8002c36:	4619      	mov	r1, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	330e      	adds	r3, #14
 8002c3c:	781a      	ldrb	r2, [r3, #0]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	330e      	adds	r3, #14
 8002c42:	430a      	orrs	r2, r1
 8002c44:	b2d2      	uxtb	r2, r2
 8002c46:	701a      	strb	r2, [r3, #0]
    dst_p[15] |= pack_right_shift_u32(src_p->frequency4, 24u, 0xffu);
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	22ff      	movs	r2, #255	@ 0xff
 8002c4e:	2118      	movs	r1, #24
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fdb1 	bl	80027b8 <pack_right_shift_u32>
 8002c56:	4603      	mov	r3, r0
 8002c58:	4619      	mov	r1, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	330f      	adds	r3, #15
 8002c5e:	781a      	ldrb	r2, [r3, #0]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	330f      	adds	r3, #15
 8002c64:	430a      	orrs	r2, r1
 8002c66:	b2d2      	uxtb	r2, r2
 8002c68:	701a      	strb	r2, [r3, #0]

    return (16);
 8002c6a:	2310      	movs	r3, #16
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3710      	adds	r7, #16
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <ucr_01_front_frequency_frequency1_encode>:

    return 0;
}

uint32_t ucr_01_front_frequency_frequency1_encode(double value)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	ed87 0b00 	vstr	d0, [r7]
    return (uint32_t)(value);
 8002c7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002c82:	f7fd fda5 	bl	80007d0 <__aeabi_d2uiz>
 8002c86:	4603      	mov	r3, r0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <HAL_TIM_IC_CaptureCallback>:
uint32_t IC_Val2[NUM_FREQUENCY_CHANNELS];
uint32_t difference[NUM_FREQUENCY_CHANNELS];
uint8_t is_first_captured[NUM_FREQUENCY_CHANNELS];


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8002c90:	b590      	push	{r4, r7, lr}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
	if(TX_SUCCESS != tx_semaphore_get(&semaphoreFrequency, TX_NO_WAIT)){
 8002c98:	2100      	movs	r1, #0
 8002c9a:	4857      	ldr	r0, [pc, #348]	@ (8002df8 <HAL_TIM_IC_CaptureCallback+0x168>)
 8002c9c:	f009 fc48 	bl	800c530 <_txe_semaphore_get>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f040 80a3 	bne.w	8002dee <HAL_TIM_IC_CaptureCallback+0x15e>
		return;
	}
    uint8_t channel = 0;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	73fb      	strb	r3, [r7, #15]
    uint8_t hal_channel = 0u;
 8002cac:	2300      	movs	r3, #0
 8002cae:	73bb      	strb	r3, [r7, #14]

    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	7f1b      	ldrb	r3, [r3, #28]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d104      	bne.n	8002cc2 <HAL_TIM_IC_CaptureCallback+0x32>
        channel = 0;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	73fb      	strb	r3, [r7, #15]
        hal_channel = TIM_CHANNEL_1;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	73bb      	strb	r3, [r7, #14]
 8002cc0:	e019      	b.n	8002cf6 <HAL_TIM_IC_CaptureCallback+0x66>
    } else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	7f1b      	ldrb	r3, [r3, #28]
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d104      	bne.n	8002cd4 <HAL_TIM_IC_CaptureCallback+0x44>
        channel = 1;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	73fb      	strb	r3, [r7, #15]
        hal_channel = TIM_CHANNEL_2;
 8002cce:	2304      	movs	r3, #4
 8002cd0:	73bb      	strb	r3, [r7, #14]
 8002cd2:	e010      	b.n	8002cf6 <HAL_TIM_IC_CaptureCallback+0x66>
    } else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3){
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	7f1b      	ldrb	r3, [r3, #28]
 8002cd8:	2b04      	cmp	r3, #4
 8002cda:	d104      	bne.n	8002ce6 <HAL_TIM_IC_CaptureCallback+0x56>
        channel = 2;
 8002cdc:	2302      	movs	r3, #2
 8002cde:	73fb      	strb	r3, [r7, #15]
        hal_channel = TIM_CHANNEL_3;
 8002ce0:	2308      	movs	r3, #8
 8002ce2:	73bb      	strb	r3, [r7, #14]
 8002ce4:	e007      	b.n	8002cf6 <HAL_TIM_IC_CaptureCallback+0x66>
    } else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4){
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	7f1b      	ldrb	r3, [r3, #28]
 8002cea:	2b08      	cmp	r3, #8
 8002cec:	d103      	bne.n	8002cf6 <HAL_TIM_IC_CaptureCallback+0x66>
        channel = 3;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	73fb      	strb	r3, [r7, #15]
        hal_channel = TIM_CHANNEL_4;
 8002cf2:	230c      	movs	r3, #12
 8002cf4:	73bb      	strb	r3, [r7, #14]
    }

    if (is_first_captured[channel] == false) {  // check if first rising edge to begin capture
 8002cf6:	7bfb      	ldrb	r3, [r7, #15]
 8002cf8:	4a40      	ldr	r2, [pc, #256]	@ (8002dfc <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002cfa:	5cd3      	ldrb	r3, [r2, r3]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d117      	bne.n	8002d30 <HAL_TIM_IC_CaptureCallback+0xa0>
        tx_timer_activate(&timers[channel]);
 8002d00:	7bfb      	ldrb	r3, [r7, #15]
 8002d02:	222c      	movs	r2, #44	@ 0x2c
 8002d04:	fb02 f303 	mul.w	r3, r2, r3
 8002d08:	4a3d      	ldr	r2, [pc, #244]	@ (8002e00 <HAL_TIM_IC_CaptureCallback+0x170>)
 8002d0a:	4413      	add	r3, r2
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f009 fd61 	bl	800c7d4 <_txe_timer_activate>
        IC_Val1[channel] = HAL_TIM_ReadCapturedValue(htim, hal_channel);
 8002d12:	7bbb      	ldrb	r3, [r7, #14]
 8002d14:	7bfc      	ldrb	r4, [r7, #15]
 8002d16:	4619      	mov	r1, r3
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f006 fa93 	bl	8009244 <HAL_TIM_ReadCapturedValue>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	4a38      	ldr	r2, [pc, #224]	@ (8002e04 <HAL_TIM_IC_CaptureCallback+0x174>)
 8002d22:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        is_first_captured[channel] = true; // set flag to indicate next value will be second rising edge
 8002d26:	7bfb      	ldrb	r3, [r7, #15]
 8002d28:	4a34      	ldr	r2, [pc, #208]	@ (8002dfc <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	54d1      	strb	r1, [r2, r3]
 8002d2e:	e04e      	b.n	8002dce <HAL_TIM_IC_CaptureCallback+0x13e>
    } else if (is_first_captured[channel] == true) {   // second rising edge
 8002d30:	7bfb      	ldrb	r3, [r7, #15]
 8002d32:	4a32      	ldr	r2, [pc, #200]	@ (8002dfc <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002d34:	5cd3      	ldrb	r3, [r2, r3]
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d149      	bne.n	8002dce <HAL_TIM_IC_CaptureCallback+0x13e>
        tx_timer_deactivate(&timers[channel]);
 8002d3a:	7bfb      	ldrb	r3, [r7, #15]
 8002d3c:	222c      	movs	r2, #44	@ 0x2c
 8002d3e:	fb02 f303 	mul.w	r3, r2, r3
 8002d42:	4a2f      	ldr	r2, [pc, #188]	@ (8002e00 <HAL_TIM_IC_CaptureCallback+0x170>)
 8002d44:	4413      	add	r3, r2
 8002d46:	4618      	mov	r0, r3
 8002d48:	f009 fe44 	bl	800c9d4 <_txe_timer_deactivate>
        IC_Val2[channel] = HAL_TIM_ReadCapturedValue(htim, hal_channel);
 8002d4c:	7bbb      	ldrb	r3, [r7, #14]
 8002d4e:	7bfc      	ldrb	r4, [r7, #15]
 8002d50:	4619      	mov	r1, r3
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f006 fa76 	bl	8009244 <HAL_TIM_ReadCapturedValue>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	4a2b      	ldr	r2, [pc, #172]	@ (8002e08 <HAL_TIM_IC_CaptureCallback+0x178>)
 8002d5c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        if (IC_Val2[channel] > IC_Val1[channel]) {  // first capture before second
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
 8002d62:	4a29      	ldr	r2, [pc, #164]	@ (8002e08 <HAL_TIM_IC_CaptureCallback+0x178>)
 8002d64:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002d68:	7bfb      	ldrb	r3, [r7, #15]
 8002d6a:	4926      	ldr	r1, [pc, #152]	@ (8002e04 <HAL_TIM_IC_CaptureCallback+0x174>)
 8002d6c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d90d      	bls.n	8002d90 <HAL_TIM_IC_CaptureCallback+0x100>
            difference[channel] = IC_Val2[channel] - IC_Val1[channel];
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
 8002d76:	4a24      	ldr	r2, [pc, #144]	@ (8002e08 <HAL_TIM_IC_CaptureCallback+0x178>)
 8002d78:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d7c:	7bfb      	ldrb	r3, [r7, #15]
 8002d7e:	4a21      	ldr	r2, [pc, #132]	@ (8002e04 <HAL_TIM_IC_CaptureCallback+0x174>)
 8002d80:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	1a8a      	subs	r2, r1, r2
 8002d88:	4920      	ldr	r1, [pc, #128]	@ (8002e0c <HAL_TIM_IC_CaptureCallback+0x17c>)
 8002d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002d8e:	e01a      	b.n	8002dc6 <HAL_TIM_IC_CaptureCallback+0x136>
        } else if (IC_Val2[channel] < IC_Val1[channel]) {   // first capture after second robust check
 8002d90:	7bfb      	ldrb	r3, [r7, #15]
 8002d92:	4a1d      	ldr	r2, [pc, #116]	@ (8002e08 <HAL_TIM_IC_CaptureCallback+0x178>)
 8002d94:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002d98:	7bfb      	ldrb	r3, [r7, #15]
 8002d9a:	491a      	ldr	r1, [pc, #104]	@ (8002e04 <HAL_TIM_IC_CaptureCallback+0x174>)
 8002d9c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d210      	bcs.n	8002dc6 <HAL_TIM_IC_CaptureCallback+0x136>
            difference[channel] = ((htim->Init.Period - IC_Val1[channel]) + IC_Val2[channel]) + 1;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	68da      	ldr	r2, [r3, #12]
 8002da8:	7bfb      	ldrb	r3, [r7, #15]
 8002daa:	4916      	ldr	r1, [pc, #88]	@ (8002e04 <HAL_TIM_IC_CaptureCallback+0x174>)
 8002dac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002db0:	1ad2      	subs	r2, r2, r3
 8002db2:	7bfb      	ldrb	r3, [r7, #15]
 8002db4:	4914      	ldr	r1, [pc, #80]	@ (8002e08 <HAL_TIM_IC_CaptureCallback+0x178>)
 8002db6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002dba:	441a      	add	r2, r3
 8002dbc:	7bfb      	ldrb	r3, [r7, #15]
 8002dbe:	3201      	adds	r2, #1
 8002dc0:	4912      	ldr	r1, [pc, #72]	@ (8002e0c <HAL_TIM_IC_CaptureCallback+0x17c>)
 8002dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
        is_first_captured[channel] = false;
 8002dc6:	7bfb      	ldrb	r3, [r7, #15]
 8002dc8:	4a0c      	ldr	r2, [pc, #48]	@ (8002dfc <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002dca:	2100      	movs	r1, #0
 8002dcc:	54d1      	strb	r1, [r2, r3]
    }
    tx_semaphore_put(&semaphoreFrequency);
 8002dce:	480a      	ldr	r0, [pc, #40]	@ (8002df8 <HAL_TIM_IC_CaptureCallback+0x168>)
 8002dd0:	f009 fbf0 	bl	800c5b4 <_txe_semaphore_put>
    tx_timer_change(&timers[channel], FREQUENCY_RESET_TIME, 0);
 8002dd4:	7bfb      	ldrb	r3, [r7, #15]
 8002dd6:	222c      	movs	r2, #44	@ 0x2c
 8002dd8:	fb02 f303 	mul.w	r3, r2, r3
 8002ddc:	4a08      	ldr	r2, [pc, #32]	@ (8002e00 <HAL_TIM_IC_CaptureCallback+0x170>)
 8002dde:	4413      	add	r3, r2
 8002de0:	2200      	movs	r2, #0
 8002de2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002de6:	4618      	mov	r0, r3
 8002de8:	f009 fd12 	bl	800c810 <_txe_timer_change>
 8002dec:	e000      	b.n	8002df0 <HAL_TIM_IC_CaptureCallback+0x160>
		return;
 8002dee:	bf00      	nop
}
 8002df0:	3714      	adds	r7, #20
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd90      	pop	{r4, r7, pc}
 8002df6:	bf00      	nop
 8002df8:	20000cb0 	.word	0x20000cb0
 8002dfc:	20000e5c 	.word	0x20000e5c
 8002e00:	20000d7c 	.word	0x20000d7c
 8002e04:	20000e2c 	.word	0x20000e2c
 8002e08:	20000e3c 	.word	0x20000e3c
 8002e0c:	20000e4c 	.word	0x20000e4c

08002e10 <timerExpiration>:

void timerExpiration(UINT channel){
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
    if(TX_SUCCESS != tx_semaphore_get(&semaphoreFrequency, TX_NO_WAIT)){
 8002e18:	2100      	movs	r1, #0
 8002e1a:	4810      	ldr	r0, [pc, #64]	@ (8002e5c <timerExpiration+0x4c>)
 8002e1c:	f009 fb88 	bl	800c530 <_txe_semaphore_get>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d116      	bne.n	8002e54 <timerExpiration+0x44>
        return;
    }
    is_first_captured[channel] = false;
 8002e26:	4a0e      	ldr	r2, [pc, #56]	@ (8002e60 <timerExpiration+0x50>)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	701a      	strb	r2, [r3, #0]
    difference[channel] = 0;
 8002e30:	4a0c      	ldr	r2, [pc, #48]	@ (8002e64 <timerExpiration+0x54>)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2100      	movs	r1, #0
 8002e36:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    tx_timer_deactivate(&timers[channel]);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	222c      	movs	r2, #44	@ 0x2c
 8002e3e:	fb02 f303 	mul.w	r3, r2, r3
 8002e42:	4a09      	ldr	r2, [pc, #36]	@ (8002e68 <timerExpiration+0x58>)
 8002e44:	4413      	add	r3, r2
 8002e46:	4618      	mov	r0, r3
 8002e48:	f009 fdc4 	bl	800c9d4 <_txe_timer_deactivate>
    tx_semaphore_put(&semaphoreFrequency);
 8002e4c:	4803      	ldr	r0, [pc, #12]	@ (8002e5c <timerExpiration+0x4c>)
 8002e4e:	f009 fbb1 	bl	800c5b4 <_txe_semaphore_put>
    return;
 8002e52:	e000      	b.n	8002e56 <timerExpiration+0x46>
        return;
 8002e54:	bf00      	nop
}
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	20000cb0 	.word	0x20000cb0
 8002e60:	20000e5c 	.word	0x20000e5c
 8002e64:	20000e4c 	.word	0x20000e4c
 8002e68:	20000d7c 	.word	0x20000d7c

08002e6c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e72:	2300      	movs	r3, #0
 8002e74:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e76:	2003      	movs	r0, #3
 8002e78:	f001 ff17 	bl	8004caa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e7c:	200f      	movs	r0, #15
 8002e7e:	f7fe fd8b 	bl	8001998 <HAL_InitTick>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d002      	beq.n	8002e8e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	71fb      	strb	r3, [r7, #7]
 8002e8c:	e001      	b.n	8002e92 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e8e:	f7fe fd5b 	bl	8001948 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e92:	79fb      	ldrb	r3, [r7, #7]

}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ea0:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <HAL_IncTick+0x1c>)
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	4b05      	ldr	r3, [pc, #20]	@ (8002ebc <HAL_IncTick+0x20>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	4a03      	ldr	r2, [pc, #12]	@ (8002eb8 <HAL_IncTick+0x1c>)
 8002eac:	6013      	str	r3, [r2, #0]
}
 8002eae:	bf00      	nop
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr
 8002eb8:	20000e60 	.word	0x20000e60
 8002ebc:	20000188 	.word	0x20000188

08002ec0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ec4:	4b03      	ldr	r3, [pc, #12]	@ (8002ed4 <HAL_GetTick+0x14>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	20000e60 	.word	0x20000e60

08002ed8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8002ee0:	4b06      	ldr	r3, [pc, #24]	@ (8002efc <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f023 0202 	bic.w	r2, r3, #2
 8002ee8:	4904      	ldr	r1, [pc, #16]	@ (8002efc <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	600b      	str	r3, [r1, #0]
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	40010030 	.word	0x40010030

08002f00 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8002f04:	4b05      	ldr	r3, [pc, #20]	@ (8002f1c <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a04      	ldr	r2, [pc, #16]	@ (8002f1c <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8002f0a:	f023 0301 	bic.w	r3, r3, #1
 8002f0e:	6013      	str	r3, [r2, #0]
}
 8002f10:	bf00      	nop
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	40010030 	.word	0x40010030

08002f20 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	431a      	orrs	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	609a      	str	r2, [r3, #8]
}
 8002f3a:	bf00      	nop
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr

08002f46 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002f46:	b480      	push	{r7}
 8002f48:	b083      	sub	sp, #12
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
 8002f4e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	609a      	str	r2, [r3, #8]
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b087      	sub	sp, #28
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
 8002f94:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	3360      	adds	r3, #96	@ 0x60
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	4413      	add	r3, r2
 8002fa2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	4b08      	ldr	r3, [pc, #32]	@ (8002fcc <LL_ADC_SetOffset+0x44>)
 8002faa:	4013      	ands	r3, r2
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002fc0:	bf00      	nop
 8002fc2:	371c      	adds	r7, #28
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	03fff000 	.word	0x03fff000

08002fd0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	3360      	adds	r3, #96	@ 0x60
 8002fde:	461a      	mov	r2, r3
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	4413      	add	r3, r2
 8002fe6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3714      	adds	r7, #20
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b087      	sub	sp, #28
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	3360      	adds	r3, #96	@ 0x60
 800300c:	461a      	mov	r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4413      	add	r3, r2
 8003014:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	431a      	orrs	r2, r3
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003026:	bf00      	nop
 8003028:	371c      	adds	r7, #28
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr

08003032 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003032:	b480      	push	{r7}
 8003034:	b087      	sub	sp, #28
 8003036:	af00      	add	r7, sp, #0
 8003038:	60f8      	str	r0, [r7, #12]
 800303a:	60b9      	str	r1, [r7, #8]
 800303c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	3360      	adds	r3, #96	@ 0x60
 8003042:	461a      	mov	r2, r3
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	4413      	add	r3, r2
 800304a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	431a      	orrs	r2, r3
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800305c:	bf00      	nop
 800305e:	371c      	adds	r7, #28
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003068:	b480      	push	{r7}
 800306a:	b087      	sub	sp, #28
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	3360      	adds	r3, #96	@ 0x60
 8003078:	461a      	mov	r2, r3
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4413      	add	r3, r2
 8003080:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	431a      	orrs	r2, r3
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003092:	bf00      	nop
 8003094:	371c      	adds	r7, #28
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800309e:	b480      	push	{r7}
 80030a0:	b083      	sub	sp, #12
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
 80030a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	431a      	orrs	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	615a      	str	r2, [r3, #20]
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80030d8:	2301      	movs	r3, #1
 80030da:	e000      	b.n	80030de <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr

080030ea <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80030ea:	b480      	push	{r7}
 80030ec:	b087      	sub	sp, #28
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	60f8      	str	r0, [r7, #12]
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	3330      	adds	r3, #48	@ 0x30
 80030fa:	461a      	mov	r2, r3
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	0a1b      	lsrs	r3, r3, #8
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	f003 030c 	and.w	r3, r3, #12
 8003106:	4413      	add	r3, r2
 8003108:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	f003 031f 	and.w	r3, r3, #31
 8003114:	211f      	movs	r1, #31
 8003116:	fa01 f303 	lsl.w	r3, r1, r3
 800311a:	43db      	mvns	r3, r3
 800311c:	401a      	ands	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	0e9b      	lsrs	r3, r3, #26
 8003122:	f003 011f 	and.w	r1, r3, #31
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	f003 031f 	and.w	r3, r3, #31
 800312c:	fa01 f303 	lsl.w	r3, r1, r3
 8003130:	431a      	orrs	r2, r3
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003136:	bf00      	nop
 8003138:	371c      	adds	r7, #28
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr

08003142 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003142:	b480      	push	{r7}
 8003144:	b083      	sub	sp, #12
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800314e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003156:	2301      	movs	r3, #1
 8003158:	e000      	b.n	800315c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	3314      	adds	r3, #20
 8003178:	461a      	mov	r2, r3
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	0e5b      	lsrs	r3, r3, #25
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	4413      	add	r3, r2
 8003186:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	0d1b      	lsrs	r3, r3, #20
 8003190:	f003 031f 	and.w	r3, r3, #31
 8003194:	2107      	movs	r1, #7
 8003196:	fa01 f303 	lsl.w	r3, r1, r3
 800319a:	43db      	mvns	r3, r3
 800319c:	401a      	ands	r2, r3
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	0d1b      	lsrs	r3, r3, #20
 80031a2:	f003 031f 	and.w	r3, r3, #31
 80031a6:	6879      	ldr	r1, [r7, #4]
 80031a8:	fa01 f303 	lsl.w	r3, r1, r3
 80031ac:	431a      	orrs	r2, r3
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80031b2:	bf00      	nop
 80031b4:	371c      	adds	r7, #28
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
	...

080031c0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031d8:	43db      	mvns	r3, r3
 80031da:	401a      	ands	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f003 0318 	and.w	r3, r3, #24
 80031e2:	4908      	ldr	r1, [pc, #32]	@ (8003204 <LL_ADC_SetChannelSingleDiff+0x44>)
 80031e4:	40d9      	lsrs	r1, r3
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	400b      	ands	r3, r1
 80031ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ee:	431a      	orrs	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80031f6:	bf00      	nop
 80031f8:	3714      	adds	r7, #20
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	0007ffff 	.word	0x0007ffff

08003208 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	f003 031f 	and.w	r3, r3, #31
}
 8003218:	4618      	mov	r0, r3
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003234:	4618      	mov	r0, r3
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr

08003240 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003250:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6093      	str	r3, [r2, #8]
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003274:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003278:	d101      	bne.n	800327e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800327a:	2301      	movs	r3, #1
 800327c:	e000      	b.n	8003280 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800329c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032a0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032c8:	d101      	bne.n	80032ce <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80032ca:	2301      	movs	r3, #1
 80032cc:	e000      	b.n	80032d0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80032ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032f0:	f043 0201 	orr.w	r2, r3, #1
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f003 0301 	and.w	r3, r3, #1
 8003314:	2b01      	cmp	r3, #1
 8003316:	d101      	bne.n	800331c <LL_ADC_IsEnabled+0x18>
 8003318:	2301      	movs	r3, #1
 800331a:	e000      	b.n	800331e <LL_ADC_IsEnabled+0x1a>
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800332a:	b480      	push	{r7}
 800332c:	b083      	sub	sp, #12
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800333a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800333e:	f043 0204 	orr.w	r2, r3, #4
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003346:	bf00      	nop
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr

08003352 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003352:	b480      	push	{r7}
 8003354:	b083      	sub	sp, #12
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 0304 	and.w	r3, r3, #4
 8003362:	2b04      	cmp	r3, #4
 8003364:	d101      	bne.n	800336a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003366:	2301      	movs	r3, #1
 8003368:	e000      	b.n	800336c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f003 0308 	and.w	r3, r3, #8
 8003388:	2b08      	cmp	r3, #8
 800338a:	d101      	bne.n	8003390 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800338c:	2301      	movs	r3, #1
 800338e:	e000      	b.n	8003392 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
	...

080033a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80033a0:	b590      	push	{r4, r7, lr}
 80033a2:	b089      	sub	sp, #36	@ 0x24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033a8:	2300      	movs	r3, #0
 80033aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80033ac:	2300      	movs	r3, #0
 80033ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e1a9      	b.n	800370e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d109      	bne.n	80033dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f7fd fd17 	bl	8000dfc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff ff3f 	bl	8003264 <LL_ADC_IsDeepPowerDownEnabled>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d004      	beq.n	80033f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff ff25 	bl	8003240 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7ff ff5a 	bl	80032b4 <LL_ADC_IsInternalRegulatorEnabled>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d115      	bne.n	8003432 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff ff3e 	bl	800328c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003410:	4b9c      	ldr	r3, [pc, #624]	@ (8003684 <HAL_ADC_Init+0x2e4>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	099b      	lsrs	r3, r3, #6
 8003416:	4a9c      	ldr	r2, [pc, #624]	@ (8003688 <HAL_ADC_Init+0x2e8>)
 8003418:	fba2 2303 	umull	r2, r3, r2, r3
 800341c:	099b      	lsrs	r3, r3, #6
 800341e:	3301      	adds	r3, #1
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003424:	e002      	b.n	800342c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	3b01      	subs	r3, #1
 800342a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1f9      	bne.n	8003426 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4618      	mov	r0, r3
 8003438:	f7ff ff3c 	bl	80032b4 <LL_ADC_IsInternalRegulatorEnabled>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10d      	bne.n	800345e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003446:	f043 0210 	orr.w	r2, r3, #16
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003452:	f043 0201 	orr.w	r2, r3, #1
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4618      	mov	r0, r3
 8003464:	f7ff ff75 	bl	8003352 <LL_ADC_REG_IsConversionOngoing>
 8003468:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800346e:	f003 0310 	and.w	r3, r3, #16
 8003472:	2b00      	cmp	r3, #0
 8003474:	f040 8142 	bne.w	80036fc <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	2b00      	cmp	r3, #0
 800347c:	f040 813e 	bne.w	80036fc <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003484:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003488:	f043 0202 	orr.w	r2, r3, #2
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4618      	mov	r0, r3
 8003496:	f7ff ff35 	bl	8003304 <LL_ADC_IsEnabled>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d141      	bne.n	8003524 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034a8:	d004      	beq.n	80034b4 <HAL_ADC_Init+0x114>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a77      	ldr	r2, [pc, #476]	@ (800368c <HAL_ADC_Init+0x2ec>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d10f      	bne.n	80034d4 <HAL_ADC_Init+0x134>
 80034b4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80034b8:	f7ff ff24 	bl	8003304 <LL_ADC_IsEnabled>
 80034bc:	4604      	mov	r4, r0
 80034be:	4873      	ldr	r0, [pc, #460]	@ (800368c <HAL_ADC_Init+0x2ec>)
 80034c0:	f7ff ff20 	bl	8003304 <LL_ADC_IsEnabled>
 80034c4:	4603      	mov	r3, r0
 80034c6:	4323      	orrs	r3, r4
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	bf0c      	ite	eq
 80034cc:	2301      	moveq	r3, #1
 80034ce:	2300      	movne	r3, #0
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	e012      	b.n	80034fa <HAL_ADC_Init+0x15a>
 80034d4:	486e      	ldr	r0, [pc, #440]	@ (8003690 <HAL_ADC_Init+0x2f0>)
 80034d6:	f7ff ff15 	bl	8003304 <LL_ADC_IsEnabled>
 80034da:	4604      	mov	r4, r0
 80034dc:	486d      	ldr	r0, [pc, #436]	@ (8003694 <HAL_ADC_Init+0x2f4>)
 80034de:	f7ff ff11 	bl	8003304 <LL_ADC_IsEnabled>
 80034e2:	4603      	mov	r3, r0
 80034e4:	431c      	orrs	r4, r3
 80034e6:	486c      	ldr	r0, [pc, #432]	@ (8003698 <HAL_ADC_Init+0x2f8>)
 80034e8:	f7ff ff0c 	bl	8003304 <LL_ADC_IsEnabled>
 80034ec:	4603      	mov	r3, r0
 80034ee:	4323      	orrs	r3, r4
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	bf0c      	ite	eq
 80034f4:	2301      	moveq	r3, #1
 80034f6:	2300      	movne	r3, #0
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d012      	beq.n	8003524 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003506:	d004      	beq.n	8003512 <HAL_ADC_Init+0x172>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a5f      	ldr	r2, [pc, #380]	@ (800368c <HAL_ADC_Init+0x2ec>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d101      	bne.n	8003516 <HAL_ADC_Init+0x176>
 8003512:	4a62      	ldr	r2, [pc, #392]	@ (800369c <HAL_ADC_Init+0x2fc>)
 8003514:	e000      	b.n	8003518 <HAL_ADC_Init+0x178>
 8003516:	4a62      	ldr	r2, [pc, #392]	@ (80036a0 <HAL_ADC_Init+0x300>)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	4619      	mov	r1, r3
 800351e:	4610      	mov	r0, r2
 8003520:	f7ff fcfe 	bl	8002f20 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	7f5b      	ldrb	r3, [r3, #29]
 8003528:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800352e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003534:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800353a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003542:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003544:	4313      	orrs	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800354e:	2b01      	cmp	r3, #1
 8003550:	d106      	bne.n	8003560 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003556:	3b01      	subs	r3, #1
 8003558:	045b      	lsls	r3, r3, #17
 800355a:	69ba      	ldr	r2, [r7, #24]
 800355c:	4313      	orrs	r3, r2
 800355e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003564:	2b00      	cmp	r3, #0
 8003566:	d009      	beq.n	800357c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800356c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003574:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	4313      	orrs	r3, r2
 800357a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68da      	ldr	r2, [r3, #12]
 8003582:	4b48      	ldr	r3, [pc, #288]	@ (80036a4 <HAL_ADC_Init+0x304>)
 8003584:	4013      	ands	r3, r2
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	6812      	ldr	r2, [r2, #0]
 800358a:	69b9      	ldr	r1, [r7, #24]
 800358c:	430b      	orrs	r3, r1
 800358e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7ff fee4 	bl	8003378 <LL_ADC_INJ_IsConversionOngoing>
 80035b0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d17f      	bne.n	80036b8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d17c      	bne.n	80036b8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80035c2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80035ca:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80035cc:	4313      	orrs	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035da:	f023 0302 	bic.w	r3, r3, #2
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	6812      	ldr	r2, [r2, #0]
 80035e2:	69b9      	ldr	r1, [r7, #24]
 80035e4:	430b      	orrs	r3, r1
 80035e6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d017      	beq.n	8003620 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	691a      	ldr	r2, [r3, #16]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80035fe:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003608:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800360c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	6911      	ldr	r1, [r2, #16]
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	430b      	orrs	r3, r1
 800361a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800361e:	e013      	b.n	8003648 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	691a      	ldr	r2, [r3, #16]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800362e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	6812      	ldr	r2, [r2, #0]
 800363c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003640:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003644:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800364e:	2b01      	cmp	r3, #1
 8003650:	d12a      	bne.n	80036a8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	691b      	ldr	r3, [r3, #16]
 8003658:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800365c:	f023 0304 	bic.w	r3, r3, #4
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003668:	4311      	orrs	r1, r2
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800366e:	4311      	orrs	r1, r2
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003674:	430a      	orrs	r2, r1
 8003676:	431a      	orrs	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f042 0201 	orr.w	r2, r2, #1
 8003680:	611a      	str	r2, [r3, #16]
 8003682:	e019      	b.n	80036b8 <HAL_ADC_Init+0x318>
 8003684:	20000000 	.word	0x20000000
 8003688:	053e2d63 	.word	0x053e2d63
 800368c:	50000100 	.word	0x50000100
 8003690:	50000400 	.word	0x50000400
 8003694:	50000500 	.word	0x50000500
 8003698:	50000600 	.word	0x50000600
 800369c:	50000300 	.word	0x50000300
 80036a0:	50000700 	.word	0x50000700
 80036a4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	691a      	ldr	r2, [r3, #16]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 0201 	bic.w	r2, r2, #1
 80036b6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	695b      	ldr	r3, [r3, #20]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d10c      	bne.n	80036da <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c6:	f023 010f 	bic.w	r1, r3, #15
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	1e5a      	subs	r2, r3, #1
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80036d8:	e007      	b.n	80036ea <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 020f 	bic.w	r2, r2, #15
 80036e8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ee:	f023 0303 	bic.w	r3, r3, #3
 80036f2:	f043 0201 	orr.w	r2, r3, #1
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80036fa:	e007      	b.n	800370c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003700:	f043 0210 	orr.w	r2, r3, #16
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800370c:	7ffb      	ldrb	r3, [r7, #31]
}
 800370e:	4618      	mov	r0, r3
 8003710:	3724      	adds	r7, #36	@ 0x24
 8003712:	46bd      	mov	sp, r7
 8003714:	bd90      	pop	{r4, r7, pc}
 8003716:	bf00      	nop

08003718 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800372c:	d004      	beq.n	8003738 <HAL_ADC_Start_DMA+0x20>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a5a      	ldr	r2, [pc, #360]	@ (800389c <HAL_ADC_Start_DMA+0x184>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d101      	bne.n	800373c <HAL_ADC_Start_DMA+0x24>
 8003738:	4b59      	ldr	r3, [pc, #356]	@ (80038a0 <HAL_ADC_Start_DMA+0x188>)
 800373a:	e000      	b.n	800373e <HAL_ADC_Start_DMA+0x26>
 800373c:	4b59      	ldr	r3, [pc, #356]	@ (80038a4 <HAL_ADC_Start_DMA+0x18c>)
 800373e:	4618      	mov	r0, r3
 8003740:	f7ff fd62 	bl	8003208 <LL_ADC_GetMultimode>
 8003744:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4618      	mov	r0, r3
 800374c:	f7ff fe01 	bl	8003352 <LL_ADC_REG_IsConversionOngoing>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	f040 809b 	bne.w	800388e <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800375e:	2b01      	cmp	r3, #1
 8003760:	d101      	bne.n	8003766 <HAL_ADC_Start_DMA+0x4e>
 8003762:	2302      	movs	r3, #2
 8003764:	e096      	b.n	8003894 <HAL_ADC_Start_DMA+0x17c>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a4d      	ldr	r2, [pc, #308]	@ (80038a8 <HAL_ADC_Start_DMA+0x190>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d008      	beq.n	800378a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d005      	beq.n	800378a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	2b05      	cmp	r3, #5
 8003782:	d002      	beq.n	800378a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	2b09      	cmp	r3, #9
 8003788:	d17a      	bne.n	8003880 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 ff56 	bl	800463c <ADC_Enable>
 8003790:	4603      	mov	r3, r0
 8003792:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003794:	7dfb      	ldrb	r3, [r7, #23]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d16d      	bne.n	8003876 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800379e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80037a2:	f023 0301 	bic.w	r3, r3, #1
 80037a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a3a      	ldr	r2, [pc, #232]	@ (800389c <HAL_ADC_Start_DMA+0x184>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d009      	beq.n	80037cc <HAL_ADC_Start_DMA+0xb4>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a3b      	ldr	r2, [pc, #236]	@ (80038ac <HAL_ADC_Start_DMA+0x194>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d002      	beq.n	80037c8 <HAL_ADC_Start_DMA+0xb0>
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	e003      	b.n	80037d0 <HAL_ADC_Start_DMA+0xb8>
 80037c8:	4b39      	ldr	r3, [pc, #228]	@ (80038b0 <HAL_ADC_Start_DMA+0x198>)
 80037ca:	e001      	b.n	80037d0 <HAL_ADC_Start_DMA+0xb8>
 80037cc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	6812      	ldr	r2, [r2, #0]
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d002      	beq.n	80037de <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d105      	bne.n	80037ea <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d006      	beq.n	8003804 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037fa:	f023 0206 	bic.w	r2, r3, #6
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	661a      	str	r2, [r3, #96]	@ 0x60
 8003802:	e002      	b.n	800380a <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800380e:	4a29      	ldr	r2, [pc, #164]	@ (80038b4 <HAL_ADC_Start_DMA+0x19c>)
 8003810:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003816:	4a28      	ldr	r2, [pc, #160]	@ (80038b8 <HAL_ADC_Start_DMA+0x1a0>)
 8003818:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800381e:	4a27      	ldr	r2, [pc, #156]	@ (80038bc <HAL_ADC_Start_DMA+0x1a4>)
 8003820:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	221c      	movs	r2, #28
 8003828:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f042 0210 	orr.w	r2, r2, #16
 8003840:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68da      	ldr	r2, [r3, #12]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f042 0201 	orr.w	r2, r2, #1
 8003850:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	3340      	adds	r3, #64	@ 0x40
 800385c:	4619      	mov	r1, r3
 800385e:	68ba      	ldr	r2, [r7, #8]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f001 fbef 	bl	8005044 <HAL_DMA_Start_IT>
 8003866:	4603      	mov	r3, r0
 8003868:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4618      	mov	r0, r3
 8003870:	f7ff fd5b 	bl	800332a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003874:	e00d      	b.n	8003892 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800387e:	e008      	b.n	8003892 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800388c:	e001      	b.n	8003892 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800388e:	2302      	movs	r3, #2
 8003890:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003892:	7dfb      	ldrb	r3, [r7, #23]
}
 8003894:	4618      	mov	r0, r3
 8003896:	3718      	adds	r7, #24
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	50000100 	.word	0x50000100
 80038a0:	50000300 	.word	0x50000300
 80038a4:	50000700 	.word	0x50000700
 80038a8:	50000600 	.word	0x50000600
 80038ac:	50000500 	.word	0x50000500
 80038b0:	50000400 	.word	0x50000400
 80038b4:	08004769 	.word	0x08004769
 80038b8:	08004841 	.word	0x08004841
 80038bc:	0800485d 	.word	0x0800485d

080038c0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b08a      	sub	sp, #40	@ 0x28
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80038c8:	2300      	movs	r3, #0
 80038ca:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038e4:	d004      	beq.n	80038f0 <HAL_ADC_IRQHandler+0x30>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a8e      	ldr	r2, [pc, #568]	@ (8003b24 <HAL_ADC_IRQHandler+0x264>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d101      	bne.n	80038f4 <HAL_ADC_IRQHandler+0x34>
 80038f0:	4b8d      	ldr	r3, [pc, #564]	@ (8003b28 <HAL_ADC_IRQHandler+0x268>)
 80038f2:	e000      	b.n	80038f6 <HAL_ADC_IRQHandler+0x36>
 80038f4:	4b8d      	ldr	r3, [pc, #564]	@ (8003b2c <HAL_ADC_IRQHandler+0x26c>)
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7ff fc86 	bl	8003208 <LL_ADC_GetMultimode>
 80038fc:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d017      	beq.n	8003938 <HAL_ADC_IRQHandler+0x78>
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d012      	beq.n	8003938 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003916:	f003 0310 	and.w	r3, r3, #16
 800391a:	2b00      	cmp	r3, #0
 800391c:	d105      	bne.n	800392a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003922:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 fffe 	bl	800492c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2202      	movs	r2, #2
 8003936:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f003 0304 	and.w	r3, r3, #4
 800393e:	2b00      	cmp	r3, #0
 8003940:	d004      	beq.n	800394c <HAL_ADC_IRQHandler+0x8c>
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10b      	bne.n	8003964 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 8094 	beq.w	8003a80 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	f003 0308 	and.w	r3, r3, #8
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 808e 	beq.w	8003a80 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003968:	f003 0310 	and.w	r3, r3, #16
 800396c:	2b00      	cmp	r3, #0
 800396e:	d105      	bne.n	800397c <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003974:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff fb9f 	bl	80030c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d072      	beq.n	8003a72 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a64      	ldr	r2, [pc, #400]	@ (8003b24 <HAL_ADC_IRQHandler+0x264>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d009      	beq.n	80039aa <HAL_ADC_IRQHandler+0xea>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a65      	ldr	r2, [pc, #404]	@ (8003b30 <HAL_ADC_IRQHandler+0x270>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d002      	beq.n	80039a6 <HAL_ADC_IRQHandler+0xe6>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	e003      	b.n	80039ae <HAL_ADC_IRQHandler+0xee>
 80039a6:	4b63      	ldr	r3, [pc, #396]	@ (8003b34 <HAL_ADC_IRQHandler+0x274>)
 80039a8:	e001      	b.n	80039ae <HAL_ADC_IRQHandler+0xee>
 80039aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	6812      	ldr	r2, [r2, #0]
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d008      	beq.n	80039c8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d005      	beq.n	80039c8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	2b05      	cmp	r3, #5
 80039c0:	d002      	beq.n	80039c8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	2b09      	cmp	r3, #9
 80039c6:	d104      	bne.n	80039d2 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	623b      	str	r3, [r7, #32]
 80039d0:	e014      	b.n	80039fc <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a53      	ldr	r2, [pc, #332]	@ (8003b24 <HAL_ADC_IRQHandler+0x264>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d009      	beq.n	80039f0 <HAL_ADC_IRQHandler+0x130>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a53      	ldr	r2, [pc, #332]	@ (8003b30 <HAL_ADC_IRQHandler+0x270>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d002      	beq.n	80039ec <HAL_ADC_IRQHandler+0x12c>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	e003      	b.n	80039f4 <HAL_ADC_IRQHandler+0x134>
 80039ec:	4b51      	ldr	r3, [pc, #324]	@ (8003b34 <HAL_ADC_IRQHandler+0x274>)
 80039ee:	e001      	b.n	80039f4 <HAL_ADC_IRQHandler+0x134>
 80039f0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80039f4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80039fc:	6a3b      	ldr	r3, [r7, #32]
 80039fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d135      	bne.n	8003a72 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0308 	and.w	r3, r3, #8
 8003a10:	2b08      	cmp	r3, #8
 8003a12:	d12e      	bne.n	8003a72 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff fc9a 	bl	8003352 <LL_ADC_REG_IsConversionOngoing>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d11a      	bne.n	8003a5a <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685a      	ldr	r2, [r3, #4]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f022 020c 	bic.w	r2, r2, #12
 8003a32:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d112      	bne.n	8003a72 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a50:	f043 0201 	orr.w	r2, r3, #1
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a58:	e00b      	b.n	8003a72 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a5e:	f043 0210 	orr.w	r2, r3, #16
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a6a:	f043 0201 	orr.w	r2, r3, #1
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f7fe fb94 	bl	80021a0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	220c      	movs	r2, #12
 8003a7e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	f003 0320 	and.w	r3, r3, #32
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d004      	beq.n	8003a94 <HAL_ADC_IRQHandler+0x1d4>
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	f003 0320 	and.w	r3, r3, #32
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10b      	bne.n	8003aac <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f000 80b3 	beq.w	8003c06 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f000 80ad 	beq.w	8003c06 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ab0:	f003 0310 	and.w	r3, r3, #16
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d105      	bne.n	8003ac4 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003abc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7ff fb3a 	bl	8003142 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003ace:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7ff faf5 	bl	80030c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003ada:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a10      	ldr	r2, [pc, #64]	@ (8003b24 <HAL_ADC_IRQHandler+0x264>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d009      	beq.n	8003afa <HAL_ADC_IRQHandler+0x23a>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a11      	ldr	r2, [pc, #68]	@ (8003b30 <HAL_ADC_IRQHandler+0x270>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d002      	beq.n	8003af6 <HAL_ADC_IRQHandler+0x236>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	e003      	b.n	8003afe <HAL_ADC_IRQHandler+0x23e>
 8003af6:	4b0f      	ldr	r3, [pc, #60]	@ (8003b34 <HAL_ADC_IRQHandler+0x274>)
 8003af8:	e001      	b.n	8003afe <HAL_ADC_IRQHandler+0x23e>
 8003afa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	6812      	ldr	r2, [r2, #0]
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d008      	beq.n	8003b18 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d005      	beq.n	8003b18 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2b06      	cmp	r3, #6
 8003b10:	d002      	beq.n	8003b18 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	2b07      	cmp	r3, #7
 8003b16:	d10f      	bne.n	8003b38 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	623b      	str	r3, [r7, #32]
 8003b20:	e01f      	b.n	8003b62 <HAL_ADC_IRQHandler+0x2a2>
 8003b22:	bf00      	nop
 8003b24:	50000100 	.word	0x50000100
 8003b28:	50000300 	.word	0x50000300
 8003b2c:	50000700 	.word	0x50000700
 8003b30:	50000500 	.word	0x50000500
 8003b34:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a8b      	ldr	r2, [pc, #556]	@ (8003d6c <HAL_ADC_IRQHandler+0x4ac>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d009      	beq.n	8003b56 <HAL_ADC_IRQHandler+0x296>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a8a      	ldr	r2, [pc, #552]	@ (8003d70 <HAL_ADC_IRQHandler+0x4b0>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d002      	beq.n	8003b52 <HAL_ADC_IRQHandler+0x292>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	e003      	b.n	8003b5a <HAL_ADC_IRQHandler+0x29a>
 8003b52:	4b88      	ldr	r3, [pc, #544]	@ (8003d74 <HAL_ADC_IRQHandler+0x4b4>)
 8003b54:	e001      	b.n	8003b5a <HAL_ADC_IRQHandler+0x29a>
 8003b56:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003b5a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d047      	beq.n	8003bf8 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003b68:	6a3b      	ldr	r3, [r7, #32]
 8003b6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d007      	beq.n	8003b82 <HAL_ADC_IRQHandler+0x2c2>
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d03f      	beq.n	8003bf8 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003b78:	6a3b      	ldr	r3, [r7, #32]
 8003b7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d13a      	bne.n	8003bf8 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b8c:	2b40      	cmp	r3, #64	@ 0x40
 8003b8e:	d133      	bne.n	8003bf8 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d12e      	bne.n	8003bf8 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7ff fbea 	bl	8003378 <LL_ADC_INJ_IsConversionOngoing>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d11a      	bne.n	8003be0 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003bb8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bbe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d112      	bne.n	8003bf8 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd6:	f043 0201 	orr.w	r2, r3, #1
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003bde:	e00b      	b.n	8003bf8 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be4:	f043 0210 	orr.w	r2, r3, #16
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bf0:	f043 0201 	orr.w	r2, r3, #1
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 fe6f 	bl	80048dc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2260      	movs	r2, #96	@ 0x60
 8003c04:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d011      	beq.n	8003c34 <HAL_ADC_IRQHandler+0x374>
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00c      	beq.n	8003c34 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c1e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 f8b4 	bl	8003d94 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2280      	movs	r2, #128	@ 0x80
 8003c32:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d012      	beq.n	8003c64 <HAL_ADC_IRQHandler+0x3a4>
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00d      	beq.n	8003c64 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c4c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f000 fe55 	bl	8004904 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c62:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d012      	beq.n	8003c94 <HAL_ADC_IRQHandler+0x3d4>
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d00d      	beq.n	8003c94 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c7c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f000 fe47 	bl	8004918 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c92:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	f003 0310 	and.w	r3, r3, #16
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d043      	beq.n	8003d26 <HAL_ADC_IRQHandler+0x466>
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	f003 0310 	and.w	r3, r3, #16
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d03e      	beq.n	8003d26 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d102      	bne.n	8003cb6 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cb4:	e021      	b.n	8003cfa <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d015      	beq.n	8003ce8 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cc4:	d004      	beq.n	8003cd0 <HAL_ADC_IRQHandler+0x410>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a28      	ldr	r2, [pc, #160]	@ (8003d6c <HAL_ADC_IRQHandler+0x4ac>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d101      	bne.n	8003cd4 <HAL_ADC_IRQHandler+0x414>
 8003cd0:	4b29      	ldr	r3, [pc, #164]	@ (8003d78 <HAL_ADC_IRQHandler+0x4b8>)
 8003cd2:	e000      	b.n	8003cd6 <HAL_ADC_IRQHandler+0x416>
 8003cd4:	4b29      	ldr	r3, [pc, #164]	@ (8003d7c <HAL_ADC_IRQHandler+0x4bc>)
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7ff faa4 	bl	8003224 <LL_ADC_GetMultiDMATransfer>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00b      	beq.n	8003cfa <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ce6:	e008      	b.n	8003cfa <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d10e      	bne.n	8003d1e <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d04:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d10:	f043 0202 	orr.w	r2, r3, #2
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	f000 f845 	bl	8003da8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2210      	movs	r2, #16
 8003d24:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d018      	beq.n	8003d62 <HAL_ADC_IRQHandler+0x4a2>
 8003d30:	69bb      	ldr	r3, [r7, #24]
 8003d32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d013      	beq.n	8003d62 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d3e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d4a:	f043 0208 	orr.w	r2, r3, #8
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d5a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 fdc7 	bl	80048f0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003d62:	bf00      	nop
 8003d64:	3728      	adds	r7, #40	@ 0x28
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	50000100 	.word	0x50000100
 8003d70:	50000500 	.word	0x50000500
 8003d74:	50000400 	.word	0x50000400
 8003d78:	50000300 	.word	0x50000300
 8003d7c:	50000700 	.word	0x50000700

08003d80 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003d9c:	bf00      	nop
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b0b6      	sub	sp, #216	@ 0xd8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d102      	bne.n	8003de0 <HAL_ADC_ConfigChannel+0x24>
 8003dda:	2302      	movs	r3, #2
 8003ddc:	f000 bc13 	b.w	8004606 <HAL_ADC_ConfigChannel+0x84a>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7ff fab0 	bl	8003352 <LL_ADC_REG_IsConversionOngoing>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f040 83f3 	bne.w	80045e0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6818      	ldr	r0, [r3, #0]
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	6859      	ldr	r1, [r3, #4]
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	461a      	mov	r2, r3
 8003e08:	f7ff f96f 	bl	80030ea <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4618      	mov	r0, r3
 8003e12:	f7ff fa9e 	bl	8003352 <LL_ADC_REG_IsConversionOngoing>
 8003e16:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7ff faaa 	bl	8003378 <LL_ADC_INJ_IsConversionOngoing>
 8003e24:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e28:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f040 81d9 	bne.w	80041e4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e32:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f040 81d4 	bne.w	80041e4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003e44:	d10f      	bne.n	8003e66 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6818      	ldr	r0, [r3, #0]
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	4619      	mov	r1, r3
 8003e52:	f7ff f989 	bl	8003168 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f7ff f91d 	bl	800309e <LL_ADC_SetSamplingTimeCommonConfig>
 8003e64:	e00e      	b.n	8003e84 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6818      	ldr	r0, [r3, #0]
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	6819      	ldr	r1, [r3, #0]
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	461a      	mov	r2, r3
 8003e74:	f7ff f978 	bl	8003168 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7ff f90d 	bl	800309e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	695a      	ldr	r2, [r3, #20]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	08db      	lsrs	r3, r3, #3
 8003e90:	f003 0303 	and.w	r3, r3, #3
 8003e94:	005b      	lsls	r3, r3, #1
 8003e96:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	2b04      	cmp	r3, #4
 8003ea4:	d022      	beq.n	8003eec <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6818      	ldr	r0, [r3, #0]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	6919      	ldr	r1, [r3, #16]
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003eb6:	f7ff f867 	bl	8002f88 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6818      	ldr	r0, [r3, #0]
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	6919      	ldr	r1, [r3, #16]
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	f7ff f8b3 	bl	8003032 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6818      	ldr	r0, [r3, #0]
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d102      	bne.n	8003ee2 <HAL_ADC_ConfigChannel+0x126>
 8003edc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ee0:	e000      	b.n	8003ee4 <HAL_ADC_ConfigChannel+0x128>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	f7ff f8bf 	bl	8003068 <LL_ADC_SetOffsetSaturation>
 8003eea:	e17b      	b.n	80041e4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2100      	movs	r1, #0
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7ff f86c 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d10a      	bne.n	8003f18 <HAL_ADC_ConfigChannel+0x15c>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2100      	movs	r1, #0
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff f861 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	0e9b      	lsrs	r3, r3, #26
 8003f12:	f003 021f 	and.w	r2, r3, #31
 8003f16:	e01e      	b.n	8003f56 <HAL_ADC_ConfigChannel+0x19a>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7ff f856 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 8003f24:	4603      	mov	r3, r0
 8003f26:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003f2e:	fa93 f3a3 	rbit	r3, r3
 8003f32:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003f36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003f3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003f3e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003f46:	2320      	movs	r3, #32
 8003f48:	e004      	b.n	8003f54 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003f4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f4e:	fab3 f383 	clz	r3, r3
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d105      	bne.n	8003f6e <HAL_ADC_ConfigChannel+0x1b2>
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	0e9b      	lsrs	r3, r3, #26
 8003f68:	f003 031f 	and.w	r3, r3, #31
 8003f6c:	e018      	b.n	8003fa0 <HAL_ADC_ConfigChannel+0x1e4>
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f76:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003f7a:	fa93 f3a3 	rbit	r3, r3
 8003f7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003f82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003f8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d101      	bne.n	8003f96 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003f92:	2320      	movs	r3, #32
 8003f94:	e004      	b.n	8003fa0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003f96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003f9a:	fab3 f383 	clz	r3, r3
 8003f9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d106      	bne.n	8003fb2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	2100      	movs	r1, #0
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff f825 	bl	8002ffc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7ff f809 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d10a      	bne.n	8003fde <HAL_ADC_ConfigChannel+0x222>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2101      	movs	r1, #1
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fe fffe 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	0e9b      	lsrs	r3, r3, #26
 8003fd8:	f003 021f 	and.w	r2, r3, #31
 8003fdc:	e01e      	b.n	800401c <HAL_ADC_ConfigChannel+0x260>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2101      	movs	r1, #1
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7fe fff3 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 8003fea:	4603      	mov	r3, r0
 8003fec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ff4:	fa93 f3a3 	rbit	r3, r3
 8003ff8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003ffc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004000:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004004:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004008:	2b00      	cmp	r3, #0
 800400a:	d101      	bne.n	8004010 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800400c:	2320      	movs	r3, #32
 800400e:	e004      	b.n	800401a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004010:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004014:	fab3 f383 	clz	r3, r3
 8004018:	b2db      	uxtb	r3, r3
 800401a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004024:	2b00      	cmp	r3, #0
 8004026:	d105      	bne.n	8004034 <HAL_ADC_ConfigChannel+0x278>
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	0e9b      	lsrs	r3, r3, #26
 800402e:	f003 031f 	and.w	r3, r3, #31
 8004032:	e018      	b.n	8004066 <HAL_ADC_ConfigChannel+0x2aa>
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004040:	fa93 f3a3 	rbit	r3, r3
 8004044:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004048:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800404c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004050:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004054:	2b00      	cmp	r3, #0
 8004056:	d101      	bne.n	800405c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004058:	2320      	movs	r3, #32
 800405a:	e004      	b.n	8004066 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800405c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004060:	fab3 f383 	clz	r3, r3
 8004064:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004066:	429a      	cmp	r2, r3
 8004068:	d106      	bne.n	8004078 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2200      	movs	r2, #0
 8004070:	2101      	movs	r1, #1
 8004072:	4618      	mov	r0, r3
 8004074:	f7fe ffc2 	bl	8002ffc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2102      	movs	r1, #2
 800407e:	4618      	mov	r0, r3
 8004080:	f7fe ffa6 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 8004084:	4603      	mov	r3, r0
 8004086:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800408a:	2b00      	cmp	r3, #0
 800408c:	d10a      	bne.n	80040a4 <HAL_ADC_ConfigChannel+0x2e8>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2102      	movs	r1, #2
 8004094:	4618      	mov	r0, r3
 8004096:	f7fe ff9b 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 800409a:	4603      	mov	r3, r0
 800409c:	0e9b      	lsrs	r3, r3, #26
 800409e:	f003 021f 	and.w	r2, r3, #31
 80040a2:	e01e      	b.n	80040e2 <HAL_ADC_ConfigChannel+0x326>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2102      	movs	r1, #2
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7fe ff90 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 80040b0:	4603      	mov	r3, r0
 80040b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040ba:	fa93 f3a3 	rbit	r3, r3
 80040be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80040c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80040ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80040d2:	2320      	movs	r3, #32
 80040d4:	e004      	b.n	80040e0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80040d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80040da:	fab3 f383 	clz	r3, r3
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d105      	bne.n	80040fa <HAL_ADC_ConfigChannel+0x33e>
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	0e9b      	lsrs	r3, r3, #26
 80040f4:	f003 031f 	and.w	r3, r3, #31
 80040f8:	e016      	b.n	8004128 <HAL_ADC_ConfigChannel+0x36c>
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004102:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004106:	fa93 f3a3 	rbit	r3, r3
 800410a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800410c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800410e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004112:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800411a:	2320      	movs	r3, #32
 800411c:	e004      	b.n	8004128 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800411e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004122:	fab3 f383 	clz	r3, r3
 8004126:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004128:	429a      	cmp	r2, r3
 800412a:	d106      	bne.n	800413a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2200      	movs	r2, #0
 8004132:	2102      	movs	r1, #2
 8004134:	4618      	mov	r0, r3
 8004136:	f7fe ff61 	bl	8002ffc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2103      	movs	r1, #3
 8004140:	4618      	mov	r0, r3
 8004142:	f7fe ff45 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 8004146:	4603      	mov	r3, r0
 8004148:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800414c:	2b00      	cmp	r3, #0
 800414e:	d10a      	bne.n	8004166 <HAL_ADC_ConfigChannel+0x3aa>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2103      	movs	r1, #3
 8004156:	4618      	mov	r0, r3
 8004158:	f7fe ff3a 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 800415c:	4603      	mov	r3, r0
 800415e:	0e9b      	lsrs	r3, r3, #26
 8004160:	f003 021f 	and.w	r2, r3, #31
 8004164:	e017      	b.n	8004196 <HAL_ADC_ConfigChannel+0x3da>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2103      	movs	r1, #3
 800416c:	4618      	mov	r0, r3
 800416e:	f7fe ff2f 	bl	8002fd0 <LL_ADC_GetOffsetChannel>
 8004172:	4603      	mov	r3, r0
 8004174:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004176:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004178:	fa93 f3a3 	rbit	r3, r3
 800417c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800417e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004180:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004182:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004184:	2b00      	cmp	r3, #0
 8004186:	d101      	bne.n	800418c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004188:	2320      	movs	r3, #32
 800418a:	e003      	b.n	8004194 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800418c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800418e:	fab3 f383 	clz	r3, r3
 8004192:	b2db      	uxtb	r3, r3
 8004194:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d105      	bne.n	80041ae <HAL_ADC_ConfigChannel+0x3f2>
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	0e9b      	lsrs	r3, r3, #26
 80041a8:	f003 031f 	and.w	r3, r3, #31
 80041ac:	e011      	b.n	80041d2 <HAL_ADC_ConfigChannel+0x416>
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80041b6:	fa93 f3a3 	rbit	r3, r3
 80041ba:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80041bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80041be:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80041c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d101      	bne.n	80041ca <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80041c6:	2320      	movs	r3, #32
 80041c8:	e003      	b.n	80041d2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80041ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80041cc:	fab3 f383 	clz	r3, r3
 80041d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d106      	bne.n	80041e4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2200      	movs	r2, #0
 80041dc:	2103      	movs	r1, #3
 80041de:	4618      	mov	r0, r3
 80041e0:	f7fe ff0c 	bl	8002ffc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f7ff f88b 	bl	8003304 <LL_ADC_IsEnabled>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f040 813d 	bne.w	8004470 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6818      	ldr	r0, [r3, #0]
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	6819      	ldr	r1, [r3, #0]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	461a      	mov	r2, r3
 8004204:	f7fe ffdc 	bl	80031c0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	4aa2      	ldr	r2, [pc, #648]	@ (8004498 <HAL_ADC_ConfigChannel+0x6dc>)
 800420e:	4293      	cmp	r3, r2
 8004210:	f040 812e 	bne.w	8004470 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004220:	2b00      	cmp	r3, #0
 8004222:	d10b      	bne.n	800423c <HAL_ADC_ConfigChannel+0x480>
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	0e9b      	lsrs	r3, r3, #26
 800422a:	3301      	adds	r3, #1
 800422c:	f003 031f 	and.w	r3, r3, #31
 8004230:	2b09      	cmp	r3, #9
 8004232:	bf94      	ite	ls
 8004234:	2301      	movls	r3, #1
 8004236:	2300      	movhi	r3, #0
 8004238:	b2db      	uxtb	r3, r3
 800423a:	e019      	b.n	8004270 <HAL_ADC_ConfigChannel+0x4b4>
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004242:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004244:	fa93 f3a3 	rbit	r3, r3
 8004248:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800424a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800424c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800424e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004254:	2320      	movs	r3, #32
 8004256:	e003      	b.n	8004260 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004258:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800425a:	fab3 f383 	clz	r3, r3
 800425e:	b2db      	uxtb	r3, r3
 8004260:	3301      	adds	r3, #1
 8004262:	f003 031f 	and.w	r3, r3, #31
 8004266:	2b09      	cmp	r3, #9
 8004268:	bf94      	ite	ls
 800426a:	2301      	movls	r3, #1
 800426c:	2300      	movhi	r3, #0
 800426e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004270:	2b00      	cmp	r3, #0
 8004272:	d079      	beq.n	8004368 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800427c:	2b00      	cmp	r3, #0
 800427e:	d107      	bne.n	8004290 <HAL_ADC_ConfigChannel+0x4d4>
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	0e9b      	lsrs	r3, r3, #26
 8004286:	3301      	adds	r3, #1
 8004288:	069b      	lsls	r3, r3, #26
 800428a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800428e:	e015      	b.n	80042bc <HAL_ADC_ConfigChannel+0x500>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004296:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004298:	fa93 f3a3 	rbit	r3, r3
 800429c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800429e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042a0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80042a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d101      	bne.n	80042ac <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80042a8:	2320      	movs	r3, #32
 80042aa:	e003      	b.n	80042b4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80042ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042ae:	fab3 f383 	clz	r3, r3
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	3301      	adds	r3, #1
 80042b6:	069b      	lsls	r3, r3, #26
 80042b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d109      	bne.n	80042dc <HAL_ADC_ConfigChannel+0x520>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	0e9b      	lsrs	r3, r3, #26
 80042ce:	3301      	adds	r3, #1
 80042d0:	f003 031f 	and.w	r3, r3, #31
 80042d4:	2101      	movs	r1, #1
 80042d6:	fa01 f303 	lsl.w	r3, r1, r3
 80042da:	e017      	b.n	800430c <HAL_ADC_ConfigChannel+0x550>
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042e4:	fa93 f3a3 	rbit	r3, r3
 80042e8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80042ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80042ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d101      	bne.n	80042f8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80042f4:	2320      	movs	r3, #32
 80042f6:	e003      	b.n	8004300 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80042f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042fa:	fab3 f383 	clz	r3, r3
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	3301      	adds	r3, #1
 8004302:	f003 031f 	and.w	r3, r3, #31
 8004306:	2101      	movs	r1, #1
 8004308:	fa01 f303 	lsl.w	r3, r1, r3
 800430c:	ea42 0103 	orr.w	r1, r2, r3
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10a      	bne.n	8004332 <HAL_ADC_ConfigChannel+0x576>
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	0e9b      	lsrs	r3, r3, #26
 8004322:	3301      	adds	r3, #1
 8004324:	f003 021f 	and.w	r2, r3, #31
 8004328:	4613      	mov	r3, r2
 800432a:	005b      	lsls	r3, r3, #1
 800432c:	4413      	add	r3, r2
 800432e:	051b      	lsls	r3, r3, #20
 8004330:	e018      	b.n	8004364 <HAL_ADC_ConfigChannel+0x5a8>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800433a:	fa93 f3a3 	rbit	r3, r3
 800433e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004342:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004346:	2b00      	cmp	r3, #0
 8004348:	d101      	bne.n	800434e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800434a:	2320      	movs	r3, #32
 800434c:	e003      	b.n	8004356 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800434e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004350:	fab3 f383 	clz	r3, r3
 8004354:	b2db      	uxtb	r3, r3
 8004356:	3301      	adds	r3, #1
 8004358:	f003 021f 	and.w	r2, r3, #31
 800435c:	4613      	mov	r3, r2
 800435e:	005b      	lsls	r3, r3, #1
 8004360:	4413      	add	r3, r2
 8004362:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004364:	430b      	orrs	r3, r1
 8004366:	e07e      	b.n	8004466 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004370:	2b00      	cmp	r3, #0
 8004372:	d107      	bne.n	8004384 <HAL_ADC_ConfigChannel+0x5c8>
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	0e9b      	lsrs	r3, r3, #26
 800437a:	3301      	adds	r3, #1
 800437c:	069b      	lsls	r3, r3, #26
 800437e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004382:	e015      	b.n	80043b0 <HAL_ADC_ConfigChannel+0x5f4>
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800438c:	fa93 f3a3 	rbit	r3, r3
 8004390:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004394:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004398:	2b00      	cmp	r3, #0
 800439a:	d101      	bne.n	80043a0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800439c:	2320      	movs	r3, #32
 800439e:	e003      	b.n	80043a8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80043a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a2:	fab3 f383 	clz	r3, r3
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	3301      	adds	r3, #1
 80043aa:	069b      	lsls	r3, r3, #26
 80043ac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d109      	bne.n	80043d0 <HAL_ADC_ConfigChannel+0x614>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	0e9b      	lsrs	r3, r3, #26
 80043c2:	3301      	adds	r3, #1
 80043c4:	f003 031f 	and.w	r3, r3, #31
 80043c8:	2101      	movs	r1, #1
 80043ca:	fa01 f303 	lsl.w	r3, r1, r3
 80043ce:	e017      	b.n	8004400 <HAL_ADC_ConfigChannel+0x644>
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043d6:	6a3b      	ldr	r3, [r7, #32]
 80043d8:	fa93 f3a3 	rbit	r3, r3
 80043dc:	61fb      	str	r3, [r7, #28]
  return result;
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80043e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d101      	bne.n	80043ec <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80043e8:	2320      	movs	r3, #32
 80043ea:	e003      	b.n	80043f4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80043ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ee:	fab3 f383 	clz	r3, r3
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	3301      	adds	r3, #1
 80043f6:	f003 031f 	and.w	r3, r3, #31
 80043fa:	2101      	movs	r1, #1
 80043fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004400:	ea42 0103 	orr.w	r1, r2, r3
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800440c:	2b00      	cmp	r3, #0
 800440e:	d10d      	bne.n	800442c <HAL_ADC_ConfigChannel+0x670>
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	0e9b      	lsrs	r3, r3, #26
 8004416:	3301      	adds	r3, #1
 8004418:	f003 021f 	and.w	r2, r3, #31
 800441c:	4613      	mov	r3, r2
 800441e:	005b      	lsls	r3, r3, #1
 8004420:	4413      	add	r3, r2
 8004422:	3b1e      	subs	r3, #30
 8004424:	051b      	lsls	r3, r3, #20
 8004426:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800442a:	e01b      	b.n	8004464 <HAL_ADC_ConfigChannel+0x6a8>
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	fa93 f3a3 	rbit	r3, r3
 8004438:	613b      	str	r3, [r7, #16]
  return result;
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d101      	bne.n	8004448 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004444:	2320      	movs	r3, #32
 8004446:	e003      	b.n	8004450 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	fab3 f383 	clz	r3, r3
 800444e:	b2db      	uxtb	r3, r3
 8004450:	3301      	adds	r3, #1
 8004452:	f003 021f 	and.w	r2, r3, #31
 8004456:	4613      	mov	r3, r2
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	4413      	add	r3, r2
 800445c:	3b1e      	subs	r3, #30
 800445e:	051b      	lsls	r3, r3, #20
 8004460:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004464:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800446a:	4619      	mov	r1, r3
 800446c:	f7fe fe7c 	bl	8003168 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	4b09      	ldr	r3, [pc, #36]	@ (800449c <HAL_ADC_ConfigChannel+0x6e0>)
 8004476:	4013      	ands	r3, r2
 8004478:	2b00      	cmp	r3, #0
 800447a:	f000 80be 	beq.w	80045fa <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004486:	d004      	beq.n	8004492 <HAL_ADC_ConfigChannel+0x6d6>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a04      	ldr	r2, [pc, #16]	@ (80044a0 <HAL_ADC_ConfigChannel+0x6e4>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d10a      	bne.n	80044a8 <HAL_ADC_ConfigChannel+0x6ec>
 8004492:	4b04      	ldr	r3, [pc, #16]	@ (80044a4 <HAL_ADC_ConfigChannel+0x6e8>)
 8004494:	e009      	b.n	80044aa <HAL_ADC_ConfigChannel+0x6ee>
 8004496:	bf00      	nop
 8004498:	407f0000 	.word	0x407f0000
 800449c:	80080000 	.word	0x80080000
 80044a0:	50000100 	.word	0x50000100
 80044a4:	50000300 	.word	0x50000300
 80044a8:	4b59      	ldr	r3, [pc, #356]	@ (8004610 <HAL_ADC_ConfigChannel+0x854>)
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fe fd5e 	bl	8002f6c <LL_ADC_GetCommonPathInternalCh>
 80044b0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a56      	ldr	r2, [pc, #344]	@ (8004614 <HAL_ADC_ConfigChannel+0x858>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d004      	beq.n	80044c8 <HAL_ADC_ConfigChannel+0x70c>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a55      	ldr	r2, [pc, #340]	@ (8004618 <HAL_ADC_ConfigChannel+0x85c>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d13a      	bne.n	800453e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80044c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80044cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d134      	bne.n	800453e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044dc:	d005      	beq.n	80044ea <HAL_ADC_ConfigChannel+0x72e>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a4e      	ldr	r2, [pc, #312]	@ (800461c <HAL_ADC_ConfigChannel+0x860>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	f040 8085 	bne.w	80045f4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044f2:	d004      	beq.n	80044fe <HAL_ADC_ConfigChannel+0x742>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a49      	ldr	r2, [pc, #292]	@ (8004620 <HAL_ADC_ConfigChannel+0x864>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d101      	bne.n	8004502 <HAL_ADC_ConfigChannel+0x746>
 80044fe:	4a49      	ldr	r2, [pc, #292]	@ (8004624 <HAL_ADC_ConfigChannel+0x868>)
 8004500:	e000      	b.n	8004504 <HAL_ADC_ConfigChannel+0x748>
 8004502:	4a43      	ldr	r2, [pc, #268]	@ (8004610 <HAL_ADC_ConfigChannel+0x854>)
 8004504:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004508:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800450c:	4619      	mov	r1, r3
 800450e:	4610      	mov	r0, r2
 8004510:	f7fe fd19 	bl	8002f46 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004514:	4b44      	ldr	r3, [pc, #272]	@ (8004628 <HAL_ADC_ConfigChannel+0x86c>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	099b      	lsrs	r3, r3, #6
 800451a:	4a44      	ldr	r2, [pc, #272]	@ (800462c <HAL_ADC_ConfigChannel+0x870>)
 800451c:	fba2 2303 	umull	r2, r3, r2, r3
 8004520:	099b      	lsrs	r3, r3, #6
 8004522:	1c5a      	adds	r2, r3, #1
 8004524:	4613      	mov	r3, r2
 8004526:	005b      	lsls	r3, r3, #1
 8004528:	4413      	add	r3, r2
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800452e:	e002      	b.n	8004536 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	3b01      	subs	r3, #1
 8004534:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1f9      	bne.n	8004530 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800453c:	e05a      	b.n	80045f4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a3b      	ldr	r2, [pc, #236]	@ (8004630 <HAL_ADC_ConfigChannel+0x874>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d125      	bne.n	8004594 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004548:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800454c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d11f      	bne.n	8004594 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a31      	ldr	r2, [pc, #196]	@ (8004620 <HAL_ADC_ConfigChannel+0x864>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d104      	bne.n	8004568 <HAL_ADC_ConfigChannel+0x7ac>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a34      	ldr	r2, [pc, #208]	@ (8004634 <HAL_ADC_ConfigChannel+0x878>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d047      	beq.n	80045f8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004570:	d004      	beq.n	800457c <HAL_ADC_ConfigChannel+0x7c0>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a2a      	ldr	r2, [pc, #168]	@ (8004620 <HAL_ADC_ConfigChannel+0x864>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d101      	bne.n	8004580 <HAL_ADC_ConfigChannel+0x7c4>
 800457c:	4a29      	ldr	r2, [pc, #164]	@ (8004624 <HAL_ADC_ConfigChannel+0x868>)
 800457e:	e000      	b.n	8004582 <HAL_ADC_ConfigChannel+0x7c6>
 8004580:	4a23      	ldr	r2, [pc, #140]	@ (8004610 <HAL_ADC_ConfigChannel+0x854>)
 8004582:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004586:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800458a:	4619      	mov	r1, r3
 800458c:	4610      	mov	r0, r2
 800458e:	f7fe fcda 	bl	8002f46 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004592:	e031      	b.n	80045f8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a27      	ldr	r2, [pc, #156]	@ (8004638 <HAL_ADC_ConfigChannel+0x87c>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d12d      	bne.n	80045fa <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800459e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80045a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d127      	bne.n	80045fa <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a1c      	ldr	r2, [pc, #112]	@ (8004620 <HAL_ADC_ConfigChannel+0x864>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d022      	beq.n	80045fa <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045bc:	d004      	beq.n	80045c8 <HAL_ADC_ConfigChannel+0x80c>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a17      	ldr	r2, [pc, #92]	@ (8004620 <HAL_ADC_ConfigChannel+0x864>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d101      	bne.n	80045cc <HAL_ADC_ConfigChannel+0x810>
 80045c8:	4a16      	ldr	r2, [pc, #88]	@ (8004624 <HAL_ADC_ConfigChannel+0x868>)
 80045ca:	e000      	b.n	80045ce <HAL_ADC_ConfigChannel+0x812>
 80045cc:	4a10      	ldr	r2, [pc, #64]	@ (8004610 <HAL_ADC_ConfigChannel+0x854>)
 80045ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80045d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80045d6:	4619      	mov	r1, r3
 80045d8:	4610      	mov	r0, r2
 80045da:	f7fe fcb4 	bl	8002f46 <LL_ADC_SetCommonPathInternalCh>
 80045de:	e00c      	b.n	80045fa <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045e4:	f043 0220 	orr.w	r2, r3, #32
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80045f2:	e002      	b.n	80045fa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80045f4:	bf00      	nop
 80045f6:	e000      	b.n	80045fa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80045f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004602:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004606:	4618      	mov	r0, r3
 8004608:	37d8      	adds	r7, #216	@ 0xd8
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	50000700 	.word	0x50000700
 8004614:	c3210000 	.word	0xc3210000
 8004618:	90c00010 	.word	0x90c00010
 800461c:	50000600 	.word	0x50000600
 8004620:	50000100 	.word	0x50000100
 8004624:	50000300 	.word	0x50000300
 8004628:	20000000 	.word	0x20000000
 800462c:	053e2d63 	.word	0x053e2d63
 8004630:	c7520000 	.word	0xc7520000
 8004634:	50000500 	.word	0x50000500
 8004638:	cb840000 	.word	0xcb840000

0800463c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004644:	2300      	movs	r3, #0
 8004646:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4618      	mov	r0, r3
 800464e:	f7fe fe59 	bl	8003304 <LL_ADC_IsEnabled>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d176      	bne.n	8004746 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	689a      	ldr	r2, [r3, #8]
 800465e:	4b3c      	ldr	r3, [pc, #240]	@ (8004750 <ADC_Enable+0x114>)
 8004660:	4013      	ands	r3, r2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d00d      	beq.n	8004682 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800466a:	f043 0210 	orr.w	r2, r3, #16
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004676:	f043 0201 	orr.w	r2, r3, #1
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e062      	b.n	8004748 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4618      	mov	r0, r3
 8004688:	f7fe fe28 	bl	80032dc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004694:	d004      	beq.n	80046a0 <ADC_Enable+0x64>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a2e      	ldr	r2, [pc, #184]	@ (8004754 <ADC_Enable+0x118>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d101      	bne.n	80046a4 <ADC_Enable+0x68>
 80046a0:	4b2d      	ldr	r3, [pc, #180]	@ (8004758 <ADC_Enable+0x11c>)
 80046a2:	e000      	b.n	80046a6 <ADC_Enable+0x6a>
 80046a4:	4b2d      	ldr	r3, [pc, #180]	@ (800475c <ADC_Enable+0x120>)
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7fe fc60 	bl	8002f6c <LL_ADC_GetCommonPathInternalCh>
 80046ac:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80046ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d013      	beq.n	80046de <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80046b6:	4b2a      	ldr	r3, [pc, #168]	@ (8004760 <ADC_Enable+0x124>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	099b      	lsrs	r3, r3, #6
 80046bc:	4a29      	ldr	r2, [pc, #164]	@ (8004764 <ADC_Enable+0x128>)
 80046be:	fba2 2303 	umull	r2, r3, r2, r3
 80046c2:	099b      	lsrs	r3, r3, #6
 80046c4:	1c5a      	adds	r2, r3, #1
 80046c6:	4613      	mov	r3, r2
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	4413      	add	r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80046d0:	e002      	b.n	80046d8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	3b01      	subs	r3, #1
 80046d6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1f9      	bne.n	80046d2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80046de:	f7fe fbef 	bl	8002ec0 <HAL_GetTick>
 80046e2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046e4:	e028      	b.n	8004738 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4618      	mov	r0, r3
 80046ec:	f7fe fe0a 	bl	8003304 <LL_ADC_IsEnabled>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d104      	bne.n	8004700 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7fe fdee 	bl	80032dc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004700:	f7fe fbde 	bl	8002ec0 <HAL_GetTick>
 8004704:	4602      	mov	r2, r0
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	2b02      	cmp	r3, #2
 800470c:	d914      	bls.n	8004738 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0301 	and.w	r3, r3, #1
 8004718:	2b01      	cmp	r3, #1
 800471a:	d00d      	beq.n	8004738 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004720:	f043 0210 	orr.w	r2, r3, #16
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800472c:	f043 0201 	orr.w	r2, r3, #1
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e007      	b.n	8004748 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	2b01      	cmp	r3, #1
 8004744:	d1cf      	bne.n	80046e6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004746:	2300      	movs	r3, #0
}
 8004748:	4618      	mov	r0, r3
 800474a:	3710      	adds	r7, #16
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	8000003f 	.word	0x8000003f
 8004754:	50000100 	.word	0x50000100
 8004758:	50000300 	.word	0x50000300
 800475c:	50000700 	.word	0x50000700
 8004760:	20000000 	.word	0x20000000
 8004764:	053e2d63 	.word	0x053e2d63

08004768 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004774:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800477a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800477e:	2b00      	cmp	r3, #0
 8004780:	d14b      	bne.n	800481a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004786:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0308 	and.w	r3, r3, #8
 8004798:	2b00      	cmp	r3, #0
 800479a:	d021      	beq.n	80047e0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4618      	mov	r0, r3
 80047a2:	f7fe fc8f 	bl	80030c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d032      	beq.n	8004812 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d12b      	bne.n	8004812 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047be:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d11f      	bne.n	8004812 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d6:	f043 0201 	orr.w	r2, r3, #1
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80047de:	e018      	b.n	8004812 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d111      	bne.n	8004812 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047f2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d105      	bne.n	8004812 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800480a:	f043 0201 	orr.w	r2, r3, #1
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f7fd fcc4 	bl	80021a0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004818:	e00e      	b.n	8004838 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800481e:	f003 0310 	and.w	r3, r3, #16
 8004822:	2b00      	cmp	r3, #0
 8004824:	d003      	beq.n	800482e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f7ff fabe 	bl	8003da8 <HAL_ADC_ErrorCallback>
}
 800482c:	e004      	b.n	8004838 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004832:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	4798      	blx	r3
}
 8004838:	bf00      	nop
 800483a:	3710      	adds	r7, #16
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800484c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800484e:	68f8      	ldr	r0, [r7, #12]
 8004850:	f7ff fa96 	bl	8003d80 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004854:	bf00      	nop
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004868:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800486e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800487a:	f043 0204 	orr.w	r2, r3, #4
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f7ff fa90 	bl	8003da8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004888:	bf00      	nop
 800488a:	3710      	adds	r7, #16
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <LL_ADC_IsEnabled>:
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	f003 0301 	and.w	r3, r3, #1
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d101      	bne.n	80048a8 <LL_ADC_IsEnabled+0x18>
 80048a4:	2301      	movs	r3, #1
 80048a6:	e000      	b.n	80048aa <LL_ADC_IsEnabled+0x1a>
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	370c      	adds	r7, #12
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr

080048b6 <LL_ADC_REG_IsConversionOngoing>:
{
 80048b6:	b480      	push	{r7}
 80048b8:	b083      	sub	sp, #12
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f003 0304 	and.w	r3, r3, #4
 80048c6:	2b04      	cmp	r3, #4
 80048c8:	d101      	bne.n	80048ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80048ca:	2301      	movs	r3, #1
 80048cc:	e000      	b.n	80048d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80048e4:	bf00      	nop
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80048f8:	bf00      	nop
 80048fa:	370c      	adds	r7, #12
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800490c:	bf00      	nop
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004940:	b590      	push	{r4, r7, lr}
 8004942:	b0a1      	sub	sp, #132	@ 0x84
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800494a:	2300      	movs	r3, #0
 800494c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004956:	2b01      	cmp	r3, #1
 8004958:	d101      	bne.n	800495e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800495a:	2302      	movs	r3, #2
 800495c:	e0e7      	b.n	8004b2e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004966:	2300      	movs	r3, #0
 8004968:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800496a:	2300      	movs	r3, #0
 800496c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004976:	d102      	bne.n	800497e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004978:	4b6f      	ldr	r3, [pc, #444]	@ (8004b38 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800497a:	60bb      	str	r3, [r7, #8]
 800497c:	e009      	b.n	8004992 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a6e      	ldr	r2, [pc, #440]	@ (8004b3c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d102      	bne.n	800498e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004988:	4b6d      	ldr	r3, [pc, #436]	@ (8004b40 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800498a:	60bb      	str	r3, [r7, #8]
 800498c:	e001      	b.n	8004992 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800498e:	2300      	movs	r3, #0
 8004990:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10b      	bne.n	80049b0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800499c:	f043 0220 	orr.w	r2, r3, #32
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e0be      	b.n	8004b2e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7ff ff7f 	bl	80048b6 <LL_ADC_REG_IsConversionOngoing>
 80049b8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4618      	mov	r0, r3
 80049c0:	f7ff ff79 	bl	80048b6 <LL_ADC_REG_IsConversionOngoing>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f040 80a0 	bne.w	8004b0c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80049cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f040 809c 	bne.w	8004b0c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049dc:	d004      	beq.n	80049e8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a55      	ldr	r2, [pc, #340]	@ (8004b38 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d101      	bne.n	80049ec <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80049e8:	4b56      	ldr	r3, [pc, #344]	@ (8004b44 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80049ea:	e000      	b.n	80049ee <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80049ec:	4b56      	ldr	r3, [pc, #344]	@ (8004b48 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80049ee:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d04b      	beq.n	8004a90 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80049f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	6859      	ldr	r1, [r3, #4]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004a0a:	035b      	lsls	r3, r3, #13
 8004a0c:	430b      	orrs	r3, r1
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a12:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a1c:	d004      	beq.n	8004a28 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a45      	ldr	r2, [pc, #276]	@ (8004b38 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d10f      	bne.n	8004a48 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004a28:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004a2c:	f7ff ff30 	bl	8004890 <LL_ADC_IsEnabled>
 8004a30:	4604      	mov	r4, r0
 8004a32:	4841      	ldr	r0, [pc, #260]	@ (8004b38 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a34:	f7ff ff2c 	bl	8004890 <LL_ADC_IsEnabled>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	4323      	orrs	r3, r4
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	bf0c      	ite	eq
 8004a40:	2301      	moveq	r3, #1
 8004a42:	2300      	movne	r3, #0
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	e012      	b.n	8004a6e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004a48:	483c      	ldr	r0, [pc, #240]	@ (8004b3c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004a4a:	f7ff ff21 	bl	8004890 <LL_ADC_IsEnabled>
 8004a4e:	4604      	mov	r4, r0
 8004a50:	483b      	ldr	r0, [pc, #236]	@ (8004b40 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004a52:	f7ff ff1d 	bl	8004890 <LL_ADC_IsEnabled>
 8004a56:	4603      	mov	r3, r0
 8004a58:	431c      	orrs	r4, r3
 8004a5a:	483c      	ldr	r0, [pc, #240]	@ (8004b4c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004a5c:	f7ff ff18 	bl	8004890 <LL_ADC_IsEnabled>
 8004a60:	4603      	mov	r3, r0
 8004a62:	4323      	orrs	r3, r4
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	bf0c      	ite	eq
 8004a68:	2301      	moveq	r3, #1
 8004a6a:	2300      	movne	r3, #0
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d056      	beq.n	8004b20 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004a72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004a7a:	f023 030f 	bic.w	r3, r3, #15
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	6811      	ldr	r1, [r2, #0]
 8004a82:	683a      	ldr	r2, [r7, #0]
 8004a84:	6892      	ldr	r2, [r2, #8]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	431a      	orrs	r2, r3
 8004a8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a8c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a8e:	e047      	b.n	8004b20 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004a90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a9a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004aa4:	d004      	beq.n	8004ab0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a23      	ldr	r2, [pc, #140]	@ (8004b38 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d10f      	bne.n	8004ad0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004ab0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004ab4:	f7ff feec 	bl	8004890 <LL_ADC_IsEnabled>
 8004ab8:	4604      	mov	r4, r0
 8004aba:	481f      	ldr	r0, [pc, #124]	@ (8004b38 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004abc:	f7ff fee8 	bl	8004890 <LL_ADC_IsEnabled>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	4323      	orrs	r3, r4
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	bf0c      	ite	eq
 8004ac8:	2301      	moveq	r3, #1
 8004aca:	2300      	movne	r3, #0
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	e012      	b.n	8004af6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004ad0:	481a      	ldr	r0, [pc, #104]	@ (8004b3c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004ad2:	f7ff fedd 	bl	8004890 <LL_ADC_IsEnabled>
 8004ad6:	4604      	mov	r4, r0
 8004ad8:	4819      	ldr	r0, [pc, #100]	@ (8004b40 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004ada:	f7ff fed9 	bl	8004890 <LL_ADC_IsEnabled>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	431c      	orrs	r4, r3
 8004ae2:	481a      	ldr	r0, [pc, #104]	@ (8004b4c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004ae4:	f7ff fed4 	bl	8004890 <LL_ADC_IsEnabled>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	4323      	orrs	r3, r4
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	bf0c      	ite	eq
 8004af0:	2301      	moveq	r3, #1
 8004af2:	2300      	movne	r3, #0
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d012      	beq.n	8004b20 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004afa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004b02:	f023 030f 	bic.w	r3, r3, #15
 8004b06:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004b08:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004b0a:	e009      	b.n	8004b20 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b10:	f043 0220 	orr.w	r2, r3, #32
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004b1e:	e000      	b.n	8004b22 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004b20:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004b2a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3784      	adds	r7, #132	@ 0x84
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd90      	pop	{r4, r7, pc}
 8004b36:	bf00      	nop
 8004b38:	50000100 	.word	0x50000100
 8004b3c:	50000400 	.word	0x50000400
 8004b40:	50000500 	.word	0x50000500
 8004b44:	50000300 	.word	0x50000300
 8004b48:	50000700 	.word	0x50000700
 8004b4c:	50000600 	.word	0x50000600

08004b50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f003 0307 	and.w	r3, r3, #7
 8004b5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b60:	4b0c      	ldr	r3, [pc, #48]	@ (8004b94 <__NVIC_SetPriorityGrouping+0x44>)
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b66:	68ba      	ldr	r2, [r7, #8]
 8004b68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004b7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b82:	4a04      	ldr	r2, [pc, #16]	@ (8004b94 <__NVIC_SetPriorityGrouping+0x44>)
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	60d3      	str	r3, [r2, #12]
}
 8004b88:	bf00      	nop
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr
 8004b94:	e000ed00 	.word	0xe000ed00

08004b98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b9c:	4b04      	ldr	r3, [pc, #16]	@ (8004bb0 <__NVIC_GetPriorityGrouping+0x18>)
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	0a1b      	lsrs	r3, r3, #8
 8004ba2:	f003 0307 	and.w	r3, r3, #7
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr
 8004bb0:	e000ed00 	.word	0xe000ed00

08004bb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	4603      	mov	r3, r0
 8004bbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	db0b      	blt.n	8004bde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bc6:	79fb      	ldrb	r3, [r7, #7]
 8004bc8:	f003 021f 	and.w	r2, r3, #31
 8004bcc:	4907      	ldr	r1, [pc, #28]	@ (8004bec <__NVIC_EnableIRQ+0x38>)
 8004bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bd2:	095b      	lsrs	r3, r3, #5
 8004bd4:	2001      	movs	r0, #1
 8004bd6:	fa00 f202 	lsl.w	r2, r0, r2
 8004bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004bde:	bf00      	nop
 8004be0:	370c      	adds	r7, #12
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	e000e100 	.word	0xe000e100

08004bf0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	6039      	str	r1, [r7, #0]
 8004bfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	db0a      	blt.n	8004c1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	490c      	ldr	r1, [pc, #48]	@ (8004c3c <__NVIC_SetPriority+0x4c>)
 8004c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c0e:	0112      	lsls	r2, r2, #4
 8004c10:	b2d2      	uxtb	r2, r2
 8004c12:	440b      	add	r3, r1
 8004c14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c18:	e00a      	b.n	8004c30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	b2da      	uxtb	r2, r3
 8004c1e:	4908      	ldr	r1, [pc, #32]	@ (8004c40 <__NVIC_SetPriority+0x50>)
 8004c20:	79fb      	ldrb	r3, [r7, #7]
 8004c22:	f003 030f 	and.w	r3, r3, #15
 8004c26:	3b04      	subs	r3, #4
 8004c28:	0112      	lsls	r2, r2, #4
 8004c2a:	b2d2      	uxtb	r2, r2
 8004c2c:	440b      	add	r3, r1
 8004c2e:	761a      	strb	r2, [r3, #24]
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr
 8004c3c:	e000e100 	.word	0xe000e100
 8004c40:	e000ed00 	.word	0xe000ed00

08004c44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b089      	sub	sp, #36	@ 0x24
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	60b9      	str	r1, [r7, #8]
 8004c4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f003 0307 	and.w	r3, r3, #7
 8004c56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	f1c3 0307 	rsb	r3, r3, #7
 8004c5e:	2b04      	cmp	r3, #4
 8004c60:	bf28      	it	cs
 8004c62:	2304      	movcs	r3, #4
 8004c64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	3304      	adds	r3, #4
 8004c6a:	2b06      	cmp	r3, #6
 8004c6c:	d902      	bls.n	8004c74 <NVIC_EncodePriority+0x30>
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	3b03      	subs	r3, #3
 8004c72:	e000      	b.n	8004c76 <NVIC_EncodePriority+0x32>
 8004c74:	2300      	movs	r3, #0
 8004c76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c78:	f04f 32ff 	mov.w	r2, #4294967295
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c82:	43da      	mvns	r2, r3
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	401a      	ands	r2, r3
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c8c:	f04f 31ff 	mov.w	r1, #4294967295
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	fa01 f303 	lsl.w	r3, r1, r3
 8004c96:	43d9      	mvns	r1, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c9c:	4313      	orrs	r3, r2
         );
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3724      	adds	r7, #36	@ 0x24
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr

08004caa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b082      	sub	sp, #8
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f7ff ff4c 	bl	8004b50 <__NVIC_SetPriorityGrouping>
}
 8004cb8:	bf00      	nop
 8004cba:	3708      	adds	r7, #8
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
 8004ccc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004cce:	f7ff ff63 	bl	8004b98 <__NVIC_GetPriorityGrouping>
 8004cd2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	68b9      	ldr	r1, [r7, #8]
 8004cd8:	6978      	ldr	r0, [r7, #20]
 8004cda:	f7ff ffb3 	bl	8004c44 <NVIC_EncodePriority>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ce4:	4611      	mov	r1, r2
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f7ff ff82 	bl	8004bf0 <__NVIC_SetPriority>
}
 8004cec:	bf00      	nop
 8004cee:	3718      	adds	r7, #24
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7ff ff56 	bl	8004bb4 <__NVIC_EnableIRQ>
}
 8004d08:	bf00      	nop
 8004d0a:	3708      	adds	r7, #8
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e054      	b.n	8004dcc <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	7f5b      	ldrb	r3, [r3, #29]
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d105      	bne.n	8004d38 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f7fc f97e 	bl	8001034 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	791b      	ldrb	r3, [r3, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d10c      	bne.n	8004d60 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a22      	ldr	r2, [pc, #136]	@ (8004dd4 <HAL_CRC_Init+0xc4>)
 8004d4c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	689a      	ldr	r2, [r3, #8]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 0218 	bic.w	r2, r2, #24
 8004d5c:	609a      	str	r2, [r3, #8]
 8004d5e:	e00c      	b.n	8004d7a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6899      	ldr	r1, [r3, #8]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	461a      	mov	r2, r3
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 f834 	bl	8004dd8 <HAL_CRCEx_Polynomial_Set>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e028      	b.n	8004dcc <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	795b      	ldrb	r3, [r3, #5]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d105      	bne.n	8004d8e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f04f 32ff 	mov.w	r2, #4294967295
 8004d8a:	611a      	str	r2, [r3, #16]
 8004d8c:	e004      	b.n	8004d98 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	6912      	ldr	r2, [r2, #16]
 8004d96:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	695a      	ldr	r2, [r3, #20]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	699a      	ldr	r2, [r3, #24]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3708      	adds	r7, #8
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	04c11db7 	.word	0x04c11db7

08004dd8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b087      	sub	sp, #28
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004de4:	2300      	movs	r3, #0
 8004de6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004de8:	231f      	movs	r3, #31
 8004dea:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d102      	bne.n	8004dfc <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	75fb      	strb	r3, [r7, #23]
 8004dfa:	e063      	b.n	8004ec4 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004dfc:	bf00      	nop
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	1e5a      	subs	r2, r3, #1
 8004e02:	613a      	str	r2, [r7, #16]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d009      	beq.n	8004e1c <HAL_CRCEx_Polynomial_Set+0x44>
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	f003 031f 	and.w	r3, r3, #31
 8004e0e:	68ba      	ldr	r2, [r7, #8]
 8004e10:	fa22 f303 	lsr.w	r3, r2, r3
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d0f0      	beq.n	8004dfe <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b18      	cmp	r3, #24
 8004e20:	d846      	bhi.n	8004eb0 <HAL_CRCEx_Polynomial_Set+0xd8>
 8004e22:	a201      	add	r2, pc, #4	@ (adr r2, 8004e28 <HAL_CRCEx_Polynomial_Set+0x50>)
 8004e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e28:	08004eb7 	.word	0x08004eb7
 8004e2c:	08004eb1 	.word	0x08004eb1
 8004e30:	08004eb1 	.word	0x08004eb1
 8004e34:	08004eb1 	.word	0x08004eb1
 8004e38:	08004eb1 	.word	0x08004eb1
 8004e3c:	08004eb1 	.word	0x08004eb1
 8004e40:	08004eb1 	.word	0x08004eb1
 8004e44:	08004eb1 	.word	0x08004eb1
 8004e48:	08004ea5 	.word	0x08004ea5
 8004e4c:	08004eb1 	.word	0x08004eb1
 8004e50:	08004eb1 	.word	0x08004eb1
 8004e54:	08004eb1 	.word	0x08004eb1
 8004e58:	08004eb1 	.word	0x08004eb1
 8004e5c:	08004eb1 	.word	0x08004eb1
 8004e60:	08004eb1 	.word	0x08004eb1
 8004e64:	08004eb1 	.word	0x08004eb1
 8004e68:	08004e99 	.word	0x08004e99
 8004e6c:	08004eb1 	.word	0x08004eb1
 8004e70:	08004eb1 	.word	0x08004eb1
 8004e74:	08004eb1 	.word	0x08004eb1
 8004e78:	08004eb1 	.word	0x08004eb1
 8004e7c:	08004eb1 	.word	0x08004eb1
 8004e80:	08004eb1 	.word	0x08004eb1
 8004e84:	08004eb1 	.word	0x08004eb1
 8004e88:	08004e8d 	.word	0x08004e8d
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	2b06      	cmp	r3, #6
 8004e90:	d913      	bls.n	8004eba <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004e96:	e010      	b.n	8004eba <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	2b07      	cmp	r3, #7
 8004e9c:	d90f      	bls.n	8004ebe <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004ea2:	e00c      	b.n	8004ebe <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	2b0f      	cmp	r3, #15
 8004ea8:	d90b      	bls.n	8004ec2 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004eae:	e008      	b.n	8004ec2 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	75fb      	strb	r3, [r7, #23]
        break;
 8004eb4:	e006      	b.n	8004ec4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004eb6:	bf00      	nop
 8004eb8:	e004      	b.n	8004ec4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004eba:	bf00      	nop
 8004ebc:	e002      	b.n	8004ec4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004ebe:	bf00      	nop
 8004ec0:	e000      	b.n	8004ec4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004ec2:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8004ec4:	7dfb      	ldrb	r3, [r7, #23]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10d      	bne.n	8004ee6 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f023 0118 	bic.w	r1, r3, #24
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	371c      	adds	r7, #28
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e08d      	b.n	8005022 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	4b47      	ldr	r3, [pc, #284]	@ (800502c <HAL_DMA_Init+0x138>)
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d80f      	bhi.n	8004f32 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	461a      	mov	r2, r3
 8004f18:	4b45      	ldr	r3, [pc, #276]	@ (8005030 <HAL_DMA_Init+0x13c>)
 8004f1a:	4413      	add	r3, r2
 8004f1c:	4a45      	ldr	r2, [pc, #276]	@ (8005034 <HAL_DMA_Init+0x140>)
 8004f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f22:	091b      	lsrs	r3, r3, #4
 8004f24:	009a      	lsls	r2, r3, #2
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a42      	ldr	r2, [pc, #264]	@ (8005038 <HAL_DMA_Init+0x144>)
 8004f2e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004f30:	e00e      	b.n	8004f50 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	461a      	mov	r2, r3
 8004f38:	4b40      	ldr	r3, [pc, #256]	@ (800503c <HAL_DMA_Init+0x148>)
 8004f3a:	4413      	add	r3, r2
 8004f3c:	4a3d      	ldr	r2, [pc, #244]	@ (8005034 <HAL_DMA_Init+0x140>)
 8004f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f42:	091b      	lsrs	r3, r3, #4
 8004f44:	009a      	lsls	r2, r3, #2
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a3c      	ldr	r2, [pc, #240]	@ (8005040 <HAL_DMA_Init+0x14c>)
 8004f4e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2202      	movs	r2, #2
 8004f54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004f66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f6a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004f74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 fa2c 	bl	8005400 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fb0:	d102      	bne.n	8004fb8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fc0:	b2d2      	uxtb	r2, r2
 8004fc2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004fcc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d010      	beq.n	8004ff8 <HAL_DMA_Init+0x104>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	2b04      	cmp	r3, #4
 8004fdc:	d80c      	bhi.n	8004ff8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 fa4c 	bl	800547c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fe8:	2200      	movs	r2, #0
 8004fea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ff4:	605a      	str	r2, [r3, #4]
 8004ff6:	e008      	b.n	800500a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3710      	adds	r7, #16
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	40020407 	.word	0x40020407
 8005030:	bffdfff8 	.word	0xbffdfff8
 8005034:	cccccccd 	.word	0xcccccccd
 8005038:	40020000 	.word	0x40020000
 800503c:	bffdfbf8 	.word	0xbffdfbf8
 8005040:	40020400 	.word	0x40020400

08005044 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b086      	sub	sp, #24
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
 8005050:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005052:	2300      	movs	r3, #0
 8005054:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800505c:	2b01      	cmp	r3, #1
 800505e:	d101      	bne.n	8005064 <HAL_DMA_Start_IT+0x20>
 8005060:	2302      	movs	r3, #2
 8005062:	e066      	b.n	8005132 <HAL_DMA_Start_IT+0xee>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005072:	b2db      	uxtb	r3, r3
 8005074:	2b01      	cmp	r3, #1
 8005076:	d155      	bne.n	8005124 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2202      	movs	r2, #2
 800507c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f022 0201 	bic.w	r2, r2, #1
 8005094:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	68b9      	ldr	r1, [r7, #8]
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f000 f970 	bl	8005382 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d008      	beq.n	80050bc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f042 020e 	orr.w	r2, r2, #14
 80050b8:	601a      	str	r2, [r3, #0]
 80050ba:	e00f      	b.n	80050dc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f022 0204 	bic.w	r2, r2, #4
 80050ca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f042 020a 	orr.w	r2, r2, #10
 80050da:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d007      	beq.n	80050fa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050f8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d007      	beq.n	8005112 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800510c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005110:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f042 0201 	orr.w	r2, r2, #1
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	e005      	b.n	8005130 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800512c:	2302      	movs	r3, #2
 800512e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005130:	7dfb      	ldrb	r3, [r7, #23]
}
 8005132:	4618      	mov	r0, r3
 8005134:	3718      	adds	r7, #24
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b084      	sub	sp, #16
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005142:	2300      	movs	r3, #0
 8005144:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b02      	cmp	r3, #2
 8005150:	d00d      	beq.n	800516e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2204      	movs	r2, #4
 8005156:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	73fb      	strb	r3, [r7, #15]
 800516c:	e047      	b.n	80051fe <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f022 020e 	bic.w	r2, r2, #14
 800517c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 0201 	bic.w	r2, r2, #1
 800518c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005198:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800519c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051a2:	f003 021f 	and.w	r2, r3, #31
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051aa:	2101      	movs	r1, #1
 80051ac:	fa01 f202 	lsl.w	r2, r1, r2
 80051b0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80051ba:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00c      	beq.n	80051de <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80051d2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80051dc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2201      	movs	r2, #1
 80051e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d003      	beq.n	80051fe <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	4798      	blx	r3
    }
  }
  return status;
 80051fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005200:	4618      	mov	r0, r3
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005224:	f003 031f 	and.w	r3, r3, #31
 8005228:	2204      	movs	r2, #4
 800522a:	409a      	lsls	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	4013      	ands	r3, r2
 8005230:	2b00      	cmp	r3, #0
 8005232:	d026      	beq.n	8005282 <HAL_DMA_IRQHandler+0x7a>
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	f003 0304 	and.w	r3, r3, #4
 800523a:	2b00      	cmp	r3, #0
 800523c:	d021      	beq.n	8005282 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0320 	and.w	r3, r3, #32
 8005248:	2b00      	cmp	r3, #0
 800524a:	d107      	bne.n	800525c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f022 0204 	bic.w	r2, r2, #4
 800525a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005260:	f003 021f 	and.w	r2, r3, #31
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005268:	2104      	movs	r1, #4
 800526a:	fa01 f202 	lsl.w	r2, r1, r2
 800526e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005274:	2b00      	cmp	r3, #0
 8005276:	d071      	beq.n	800535c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005280:	e06c      	b.n	800535c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005286:	f003 031f 	and.w	r3, r3, #31
 800528a:	2202      	movs	r2, #2
 800528c:	409a      	lsls	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	4013      	ands	r3, r2
 8005292:	2b00      	cmp	r3, #0
 8005294:	d02e      	beq.n	80052f4 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d029      	beq.n	80052f4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0320 	and.w	r3, r3, #32
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10b      	bne.n	80052c6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f022 020a 	bic.w	r2, r2, #10
 80052bc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ca:	f003 021f 	and.w	r2, r3, #31
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d2:	2102      	movs	r1, #2
 80052d4:	fa01 f202 	lsl.w	r2, r1, r2
 80052d8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d038      	beq.n	800535c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80052f2:	e033      	b.n	800535c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052f8:	f003 031f 	and.w	r3, r3, #31
 80052fc:	2208      	movs	r2, #8
 80052fe:	409a      	lsls	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	4013      	ands	r3, r2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d02a      	beq.n	800535e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	f003 0308 	and.w	r3, r3, #8
 800530e:	2b00      	cmp	r3, #0
 8005310:	d025      	beq.n	800535e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f022 020e 	bic.w	r2, r2, #14
 8005320:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005326:	f003 021f 	and.w	r2, r3, #31
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800532e:	2101      	movs	r1, #1
 8005330:	fa01 f202 	lsl.w	r2, r1, r2
 8005334:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2201      	movs	r2, #1
 800533a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005350:	2b00      	cmp	r3, #0
 8005352:	d004      	beq.n	800535e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800535c:	bf00      	nop
 800535e:	bf00      	nop
}
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}

08005366 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005366:	b480      	push	{r7}
 8005368:	b083      	sub	sp, #12
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005374:	b2db      	uxtb	r3, r3
}
 8005376:	4618      	mov	r0, r3
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005382:	b480      	push	{r7}
 8005384:	b085      	sub	sp, #20
 8005386:	af00      	add	r7, sp, #0
 8005388:	60f8      	str	r0, [r7, #12]
 800538a:	60b9      	str	r1, [r7, #8]
 800538c:	607a      	str	r2, [r7, #4]
 800538e:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005398:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d004      	beq.n	80053ac <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80053aa:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053b0:	f003 021f 	and.w	r2, r3, #31
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b8:	2101      	movs	r1, #1
 80053ba:	fa01 f202 	lsl.w	r2, r1, r2
 80053be:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	683a      	ldr	r2, [r7, #0]
 80053c6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	2b10      	cmp	r3, #16
 80053ce:	d108      	bne.n	80053e2 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80053e0:	e007      	b.n	80053f2 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	68ba      	ldr	r2, [r7, #8]
 80053e8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	60da      	str	r2, [r3, #12]
}
 80053f2:	bf00      	nop
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
	...

08005400 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005400:	b480      	push	{r7}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	461a      	mov	r2, r3
 800540e:	4b16      	ldr	r3, [pc, #88]	@ (8005468 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005410:	429a      	cmp	r2, r3
 8005412:	d802      	bhi.n	800541a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005414:	4b15      	ldr	r3, [pc, #84]	@ (800546c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005416:	617b      	str	r3, [r7, #20]
 8005418:	e001      	b.n	800541e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800541a:	4b15      	ldr	r3, [pc, #84]	@ (8005470 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800541c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	b2db      	uxtb	r3, r3
 8005428:	3b08      	subs	r3, #8
 800542a:	4a12      	ldr	r2, [pc, #72]	@ (8005474 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800542c:	fba2 2303 	umull	r2, r3, r2, r3
 8005430:	091b      	lsrs	r3, r3, #4
 8005432:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005438:	089b      	lsrs	r3, r3, #2
 800543a:	009a      	lsls	r2, r3, #2
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	4413      	add	r3, r2
 8005440:	461a      	mov	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a0b      	ldr	r2, [pc, #44]	@ (8005478 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800544a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f003 031f 	and.w	r3, r3, #31
 8005452:	2201      	movs	r2, #1
 8005454:	409a      	lsls	r2, r3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800545a:	bf00      	nop
 800545c:	371c      	adds	r7, #28
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	40020407 	.word	0x40020407
 800546c:	40020800 	.word	0x40020800
 8005470:	40020820 	.word	0x40020820
 8005474:	cccccccd 	.word	0xcccccccd
 8005478:	40020880 	.word	0x40020880

0800547c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	b2db      	uxtb	r3, r3
 800548a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	4b0b      	ldr	r3, [pc, #44]	@ (80054bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005490:	4413      	add	r3, r2
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	461a      	mov	r2, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a08      	ldr	r2, [pc, #32]	@ (80054c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800549e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	3b01      	subs	r3, #1
 80054a4:	f003 031f 	and.w	r3, r3, #31
 80054a8:	2201      	movs	r2, #1
 80054aa:	409a      	lsls	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80054b0:	bf00      	nop
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr
 80054bc:	1000823f 	.word	0x1000823f
 80054c0:	40020940 	.word	0x40020940

080054c4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d101      	bne.n	80054d6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e147      	b.n	8005766 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d106      	bne.n	80054f0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f7fb fe42 	bl	8001174 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	699a      	ldr	r2, [r3, #24]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f022 0210 	bic.w	r2, r2, #16
 80054fe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005500:	f7fd fcde 	bl	8002ec0 <HAL_GetTick>
 8005504:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005506:	e012      	b.n	800552e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005508:	f7fd fcda 	bl	8002ec0 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	2b0a      	cmp	r3, #10
 8005514:	d90b      	bls.n	800552e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800551a:	f043 0201 	orr.w	r2, r3, #1
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2203      	movs	r2, #3
 8005526:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e11b      	b.n	8005766 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	699b      	ldr	r3, [r3, #24]
 8005534:	f003 0308 	and.w	r3, r3, #8
 8005538:	2b08      	cmp	r3, #8
 800553a:	d0e5      	beq.n	8005508 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	699a      	ldr	r2, [r3, #24]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f042 0201 	orr.w	r2, r2, #1
 800554a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800554c:	f7fd fcb8 	bl	8002ec0 <HAL_GetTick>
 8005550:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005552:	e012      	b.n	800557a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005554:	f7fd fcb4 	bl	8002ec0 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	2b0a      	cmp	r3, #10
 8005560:	d90b      	bls.n	800557a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005566:	f043 0201 	orr.w	r2, r3, #1
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2203      	movs	r2, #3
 8005572:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e0f5      	b.n	8005766 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b00      	cmp	r3, #0
 8005586:	d0e5      	beq.n	8005554 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	699a      	ldr	r2, [r3, #24]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f042 0202 	orr.w	r2, r2, #2
 8005596:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a74      	ldr	r2, [pc, #464]	@ (8005770 <HAL_FDCAN_Init+0x2ac>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d103      	bne.n	80055aa <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80055a2:	4a74      	ldr	r2, [pc, #464]	@ (8005774 <HAL_FDCAN_Init+0x2b0>)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	7c1b      	ldrb	r3, [r3, #16]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d108      	bne.n	80055c4 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	699a      	ldr	r2, [r3, #24]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055c0:	619a      	str	r2, [r3, #24]
 80055c2:	e007      	b.n	80055d4 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	699a      	ldr	r2, [r3, #24]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055d2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	7c5b      	ldrb	r3, [r3, #17]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d108      	bne.n	80055ee <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	699a      	ldr	r2, [r3, #24]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055ea:	619a      	str	r2, [r3, #24]
 80055ec:	e007      	b.n	80055fe <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	699a      	ldr	r2, [r3, #24]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80055fc:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	7c9b      	ldrb	r3, [r3, #18]
 8005602:	2b01      	cmp	r3, #1
 8005604:	d108      	bne.n	8005618 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	699a      	ldr	r2, [r3, #24]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005614:	619a      	str	r2, [r3, #24]
 8005616:	e007      	b.n	8005628 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	699a      	ldr	r2, [r3, #24]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005626:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	689a      	ldr	r2, [r3, #8]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	430a      	orrs	r2, r1
 800563c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699a      	ldr	r2, [r3, #24]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800564c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	691a      	ldr	r2, [r3, #16]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f022 0210 	bic.w	r2, r2, #16
 800565c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d108      	bne.n	8005678 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	699a      	ldr	r2, [r3, #24]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f042 0204 	orr.w	r2, r2, #4
 8005674:	619a      	str	r2, [r3, #24]
 8005676:	e02c      	b.n	80056d2 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d028      	beq.n	80056d2 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	2b02      	cmp	r3, #2
 8005686:	d01c      	beq.n	80056c2 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	699a      	ldr	r2, [r3, #24]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005696:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	691a      	ldr	r2, [r3, #16]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f042 0210 	orr.w	r2, r2, #16
 80056a6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	2b03      	cmp	r3, #3
 80056ae:	d110      	bne.n	80056d2 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	699a      	ldr	r2, [r3, #24]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f042 0220 	orr.w	r2, r2, #32
 80056be:	619a      	str	r2, [r3, #24]
 80056c0:	e007      	b.n	80056d2 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	699a      	ldr	r2, [r3, #24]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f042 0220 	orr.w	r2, r2, #32
 80056d0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	69db      	ldr	r3, [r3, #28]
 80056de:	3b01      	subs	r3, #1
 80056e0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80056e2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80056ea:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	3b01      	subs	r3, #1
 80056f4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80056fa:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80056fc:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005706:	d115      	bne.n	8005734 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800570c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005712:	3b01      	subs	r3, #1
 8005714:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005716:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571c:	3b01      	subs	r3, #1
 800571e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005720:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005728:	3b01      	subs	r3, #1
 800572a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005730:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005732:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	430a      	orrs	r2, r1
 8005746:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 fa1a 	bl	8005b84 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8005764:	2300      	movs	r3, #0
}
 8005766:	4618      	mov	r0, r3
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	40006400 	.word	0x40006400
 8005774:	40006500 	.word	0x40006500

08005778 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005786:	b2db      	uxtb	r3, r3
 8005788:	2b01      	cmp	r3, #1
 800578a:	d110      	bne.n	80057ae <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2202      	movs	r2, #2
 8005790:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	699a      	ldr	r2, [r3, #24]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f022 0201 	bic.w	r2, r2, #1
 80057a2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80057aa:	2300      	movs	r3, #0
 80057ac:	e006      	b.n	80057bc <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057b2:	f043 0204 	orr.w	r2, r3, #4
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
  }
}
 80057bc:	4618      	mov	r0, r3
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b086      	sub	sp, #24
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d12c      	bne.n	800583a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80057e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d007      	beq.n	8005800 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e023      	b.n	8005848 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005808:	0c1b      	lsrs	r3, r3, #16
 800580a:	f003 0303 	and.w	r3, r3, #3
 800580e:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	68b9      	ldr	r1, [r7, #8]
 8005816:	68f8      	ldr	r0, [r7, #12]
 8005818:	f000 fa20 	bl	8005c5c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2101      	movs	r1, #1
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	fa01 f202 	lsl.w	r2, r1, r2
 8005828:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800582c:	2201      	movs	r2, #1
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	409a      	lsls	r2, r3
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8005836:	2300      	movs	r3, #0
 8005838:	e006      	b.n	8005848 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800583e:	f043 0208 	orr.w	r2, r3, #8
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
  }
}
 8005848:	4618      	mov	r0, r3
 800584a:	3718      	adds	r7, #24
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b08c      	sub	sp, #48	@ 0x30
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800585e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005862:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800586a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800586c:	4013      	ands	r3, r2
 800586e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005876:	f003 0307 	and.w	r3, r3, #7
 800587a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005882:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005884:	4013      	ands	r3, r2
 8005886:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800588e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005892:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800589a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800589c:	4013      	ands	r3, r2
 800589e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058a6:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 80058aa:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b2:	6a3a      	ldr	r2, [r7, #32]
 80058b4:	4013      	ands	r3, r2
 80058b6:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058be:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80058c2:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ca:	69fa      	ldr	r2, [r7, #28]
 80058cc:	4013      	ands	r3, r2
 80058ce:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058d6:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058de:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00b      	beq.n	8005902 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d006      	beq.n	8005902 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2240      	movs	r2, #64	@ 0x40
 80058fa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 f921 	bl	8005b44 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005908:	2b00      	cmp	r3, #0
 800590a:	d019      	beq.n	8005940 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005912:	2b00      	cmp	r3, #0
 8005914:	d014      	beq.n	8005940 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800591e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005928:	693a      	ldr	r2, [r7, #16]
 800592a:	4013      	ands	r3, r2
 800592c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005936:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005938:	6939      	ldr	r1, [r7, #16]
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f8e3 	bl	8005b06 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005942:	2b00      	cmp	r3, #0
 8005944:	d007      	beq.n	8005956 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800594c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800594e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 f8a2 	bl	8005a9a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005958:	2b00      	cmp	r3, #0
 800595a:	d007      	beq.n	800596c <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005962:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005964:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 f8a2 	bl	8005ab0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800596c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596e:	2b00      	cmp	r3, #0
 8005970:	d007      	beq.n	8005982 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005978:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800597a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f8a2 	bl	8005ac6 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00c      	beq.n	80059a6 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005992:	2b00      	cmp	r3, #0
 8005994:	d007      	beq.n	80059a6 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800599e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 f89b 	bl	8005adc <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d018      	beq.n	80059e2 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d013      	beq.n	80059e2 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80059c2:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80059cc:	68fa      	ldr	r2, [r7, #12]
 80059ce:	4013      	ands	r3, r2
 80059d0:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2280      	movs	r2, #128	@ 0x80
 80059d8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80059da:	68f9      	ldr	r1, [r7, #12]
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f000 f887 	bl	8005af0 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00c      	beq.n	8005a06 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d007      	beq.n	8005a06 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80059fe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f000 f88b 	bl	8005b1c <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d00c      	beq.n	8005a2a <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d007      	beq.n	8005a2a <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005a22:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f000 f883 	bl	8005b30 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00f      	beq.n	8005a54 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d00a      	beq.n	8005a54 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005a46:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a4c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d007      	beq.n	8005a6a <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	69fa      	ldr	r2, [r7, #28]
 8005a60:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005a62:	69f9      	ldr	r1, [r7, #28]
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f000 f881 	bl	8005b6c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005a6a:	6a3b      	ldr	r3, [r7, #32]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d009      	beq.n	8005a84 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6a3a      	ldr	r2, [r7, #32]
 8005a76:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	431a      	orrs	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d002      	beq.n	8005a92 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 f863 	bl	8005b58 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005a92:	bf00      	nop
 8005a94:	3730      	adds	r7, #48	@ 0x30
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005a9a:	b480      	push	{r7}
 8005a9c:	b083      	sub	sp, #12
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
 8005aa2:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8005aba:	bf00      	nop
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr

08005ac6 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	b083      	sub	sp, #12
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
 8005ace:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005afa:	bf00      	nop
 8005afc:	370c      	adds	r7, #12
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr

08005b06 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005b06:	b480      	push	{r7}
 8005b08:	b083      	sub	sp, #12
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
 8005b0e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005b24:	bf00      	nop
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005b38:	bf00      	nop
 8005b3a:	370c      	adds	r7, #12
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005b76:	bf00      	nop
 8005b78:	370c      	adds	r7, #12
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr
	...

08005b84 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b085      	sub	sp, #20
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005b8c:	4b30      	ldr	r3, [pc, #192]	@ (8005c50 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8005b8e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a2f      	ldr	r2, [pc, #188]	@ (8005c54 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d103      	bne.n	8005ba2 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005ba0:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a2c      	ldr	r2, [pc, #176]	@ (8005c58 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d103      	bne.n	8005bb4 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8005bb2:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	68ba      	ldr	r2, [r7, #8]
 8005bb8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bc2:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bca:	041a      	lsls	r2, r3, #16
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005be8:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bf0:	061a      	lsls	r2, r3, #24
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	e005      	b.n	8005c36 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	3304      	adds	r3, #4
 8005c34:	60fb      	str	r3, [r7, #12]
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005c3c:	68fa      	ldr	r2, [r7, #12]
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d3f3      	bcc.n	8005c2a <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8005c42:	bf00      	nop
 8005c44:	bf00      	nop
 8005c46:	3714      	adds	r7, #20
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr
 8005c50:	4000a400 	.word	0x4000a400
 8005c54:	40006800 	.word	0x40006800
 8005c58:	40006c00 	.word	0x40006c00

08005c5c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b089      	sub	sp, #36	@ 0x24
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	607a      	str	r2, [r7, #4]
 8005c68:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d10a      	bne.n	8005c88 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005c7a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c82:	4313      	orrs	r3, r2
 8005c84:	61fb      	str	r3, [r7, #28]
 8005c86:	e00a      	b.n	8005c9e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005c90:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005c96:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005c9c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005ca8:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005cae:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005cb4:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005cc4:	683a      	ldr	r2, [r7, #0]
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	00db      	lsls	r3, r3, #3
 8005cca:	4413      	add	r3, r2
 8005ccc:	00db      	lsls	r3, r3, #3
 8005cce:	440b      	add	r3, r1
 8005cd0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	69fa      	ldr	r2, [r7, #28]
 8005cd6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	3304      	adds	r3, #4
 8005cdc:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	3304      	adds	r3, #4
 8005ce8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005cea:	2300      	movs	r3, #0
 8005cec:	617b      	str	r3, [r7, #20]
 8005cee:	e020      	b.n	8005d32 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	3303      	adds	r3, #3
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	4413      	add	r3, r2
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	3302      	adds	r3, #2
 8005d00:	6879      	ldr	r1, [r7, #4]
 8005d02:	440b      	add	r3, r1
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005d08:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	6879      	ldr	r1, [r7, #4]
 8005d10:	440b      	add	r3, r1
 8005d12:	781b      	ldrb	r3, [r3, #0]
 8005d14:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005d16:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005d18:	6879      	ldr	r1, [r7, #4]
 8005d1a:	697a      	ldr	r2, [r7, #20]
 8005d1c:	440a      	add	r2, r1
 8005d1e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005d20:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	3304      	adds	r3, #4
 8005d2a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	3304      	adds	r3, #4
 8005d30:	617b      	str	r3, [r7, #20]
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	4a06      	ldr	r2, [pc, #24]	@ (8005d50 <FDCAN_CopyMessageToRAM+0xf4>)
 8005d38:	5cd3      	ldrb	r3, [r2, r3]
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d3d6      	bcc.n	8005cf0 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8005d42:	bf00      	nop
 8005d44:	bf00      	nop
 8005d46:	3724      	adds	r7, #36	@ 0x24
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr
 8005d50:	0800cba8 	.word	0x0800cba8

08005d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b087      	sub	sp, #28
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005d62:	e15a      	b.n	800601a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	2101      	movs	r1, #1
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d70:	4013      	ands	r3, r2
 8005d72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	f000 814c 	beq.w	8006014 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f003 0303 	and.w	r3, r3, #3
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d005      	beq.n	8005d94 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d130      	bne.n	8005df6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	005b      	lsls	r3, r3, #1
 8005d9e:	2203      	movs	r2, #3
 8005da0:	fa02 f303 	lsl.w	r3, r2, r3
 8005da4:	43db      	mvns	r3, r3
 8005da6:	693a      	ldr	r2, [r7, #16]
 8005da8:	4013      	ands	r3, r2
 8005daa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	68da      	ldr	r2, [r3, #12]
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	fa02 f303 	lsl.w	r3, r2, r3
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	693a      	ldr	r2, [r7, #16]
 8005dc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005dca:	2201      	movs	r2, #1
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd2:	43db      	mvns	r3, r3
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	091b      	lsrs	r3, r3, #4
 8005de0:	f003 0201 	and.w	r2, r3, #1
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dea:	693a      	ldr	r2, [r7, #16]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	693a      	ldr	r2, [r7, #16]
 8005df4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	f003 0303 	and.w	r3, r3, #3
 8005dfe:	2b03      	cmp	r3, #3
 8005e00:	d017      	beq.n	8005e32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	005b      	lsls	r3, r3, #1
 8005e0c:	2203      	movs	r2, #3
 8005e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e12:	43db      	mvns	r3, r3
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	4013      	ands	r3, r2
 8005e18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	005b      	lsls	r3, r3, #1
 8005e22:	fa02 f303 	lsl.w	r3, r2, r3
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	f003 0303 	and.w	r3, r3, #3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d123      	bne.n	8005e86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	08da      	lsrs	r2, r3, #3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	3208      	adds	r2, #8
 8005e46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	f003 0307 	and.w	r3, r3, #7
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	220f      	movs	r2, #15
 8005e56:	fa02 f303 	lsl.w	r3, r2, r3
 8005e5a:	43db      	mvns	r3, r3
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	4013      	ands	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	691a      	ldr	r2, [r3, #16]
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	f003 0307 	and.w	r3, r3, #7
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e72:	693a      	ldr	r2, [r7, #16]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	08da      	lsrs	r2, r3, #3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	3208      	adds	r2, #8
 8005e80:	6939      	ldr	r1, [r7, #16]
 8005e82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	005b      	lsls	r3, r3, #1
 8005e90:	2203      	movs	r2, #3
 8005e92:	fa02 f303 	lsl.w	r3, r2, r3
 8005e96:	43db      	mvns	r3, r3
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f003 0203 	and.w	r2, r3, #3
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	005b      	lsls	r3, r3, #1
 8005eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8005eae:	693a      	ldr	r2, [r7, #16]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	693a      	ldr	r2, [r7, #16]
 8005eb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f000 80a6 	beq.w	8006014 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ec8:	4b5b      	ldr	r3, [pc, #364]	@ (8006038 <HAL_GPIO_Init+0x2e4>)
 8005eca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ecc:	4a5a      	ldr	r2, [pc, #360]	@ (8006038 <HAL_GPIO_Init+0x2e4>)
 8005ece:	f043 0301 	orr.w	r3, r3, #1
 8005ed2:	6613      	str	r3, [r2, #96]	@ 0x60
 8005ed4:	4b58      	ldr	r3, [pc, #352]	@ (8006038 <HAL_GPIO_Init+0x2e4>)
 8005ed6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ed8:	f003 0301 	and.w	r3, r3, #1
 8005edc:	60bb      	str	r3, [r7, #8]
 8005ede:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ee0:	4a56      	ldr	r2, [pc, #344]	@ (800603c <HAL_GPIO_Init+0x2e8>)
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	089b      	lsrs	r3, r3, #2
 8005ee6:	3302      	adds	r3, #2
 8005ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005eec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	f003 0303 	and.w	r3, r3, #3
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	220f      	movs	r2, #15
 8005ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8005efc:	43db      	mvns	r3, r3
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	4013      	ands	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005f0a:	d01f      	beq.n	8005f4c <HAL_GPIO_Init+0x1f8>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a4c      	ldr	r2, [pc, #304]	@ (8006040 <HAL_GPIO_Init+0x2ec>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d019      	beq.n	8005f48 <HAL_GPIO_Init+0x1f4>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	4a4b      	ldr	r2, [pc, #300]	@ (8006044 <HAL_GPIO_Init+0x2f0>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d013      	beq.n	8005f44 <HAL_GPIO_Init+0x1f0>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a4a      	ldr	r2, [pc, #296]	@ (8006048 <HAL_GPIO_Init+0x2f4>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00d      	beq.n	8005f40 <HAL_GPIO_Init+0x1ec>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a49      	ldr	r2, [pc, #292]	@ (800604c <HAL_GPIO_Init+0x2f8>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d007      	beq.n	8005f3c <HAL_GPIO_Init+0x1e8>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a48      	ldr	r2, [pc, #288]	@ (8006050 <HAL_GPIO_Init+0x2fc>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d101      	bne.n	8005f38 <HAL_GPIO_Init+0x1e4>
 8005f34:	2305      	movs	r3, #5
 8005f36:	e00a      	b.n	8005f4e <HAL_GPIO_Init+0x1fa>
 8005f38:	2306      	movs	r3, #6
 8005f3a:	e008      	b.n	8005f4e <HAL_GPIO_Init+0x1fa>
 8005f3c:	2304      	movs	r3, #4
 8005f3e:	e006      	b.n	8005f4e <HAL_GPIO_Init+0x1fa>
 8005f40:	2303      	movs	r3, #3
 8005f42:	e004      	b.n	8005f4e <HAL_GPIO_Init+0x1fa>
 8005f44:	2302      	movs	r3, #2
 8005f46:	e002      	b.n	8005f4e <HAL_GPIO_Init+0x1fa>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e000      	b.n	8005f4e <HAL_GPIO_Init+0x1fa>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	697a      	ldr	r2, [r7, #20]
 8005f50:	f002 0203 	and.w	r2, r2, #3
 8005f54:	0092      	lsls	r2, r2, #2
 8005f56:	4093      	lsls	r3, r2
 8005f58:	693a      	ldr	r2, [r7, #16]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005f5e:	4937      	ldr	r1, [pc, #220]	@ (800603c <HAL_GPIO_Init+0x2e8>)
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	089b      	lsrs	r3, r3, #2
 8005f64:	3302      	adds	r3, #2
 8005f66:	693a      	ldr	r2, [r7, #16]
 8005f68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005f6c:	4b39      	ldr	r3, [pc, #228]	@ (8006054 <HAL_GPIO_Init+0x300>)
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	43db      	mvns	r3, r3
 8005f76:	693a      	ldr	r2, [r7, #16]
 8005f78:	4013      	ands	r3, r2
 8005f7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d003      	beq.n	8005f90 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005f88:	693a      	ldr	r2, [r7, #16]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005f90:	4a30      	ldr	r2, [pc, #192]	@ (8006054 <HAL_GPIO_Init+0x300>)
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005f96:	4b2f      	ldr	r3, [pc, #188]	@ (8006054 <HAL_GPIO_Init+0x300>)
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	43db      	mvns	r3, r3
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d003      	beq.n	8005fba <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005fba:	4a26      	ldr	r2, [pc, #152]	@ (8006054 <HAL_GPIO_Init+0x300>)
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005fc0:	4b24      	ldr	r3, [pc, #144]	@ (8006054 <HAL_GPIO_Init+0x300>)
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	43db      	mvns	r3, r3
 8005fca:	693a      	ldr	r2, [r7, #16]
 8005fcc:	4013      	ands	r3, r2
 8005fce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d003      	beq.n	8005fe4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8006054 <HAL_GPIO_Init+0x300>)
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005fea:	4b1a      	ldr	r3, [pc, #104]	@ (8006054 <HAL_GPIO_Init+0x300>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	43db      	mvns	r3, r3
 8005ff4:	693a      	ldr	r2, [r7, #16]
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006002:	2b00      	cmp	r3, #0
 8006004:	d003      	beq.n	800600e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006006:	693a      	ldr	r2, [r7, #16]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	4313      	orrs	r3, r2
 800600c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800600e:	4a11      	ldr	r2, [pc, #68]	@ (8006054 <HAL_GPIO_Init+0x300>)
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	3301      	adds	r3, #1
 8006018:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	fa22 f303 	lsr.w	r3, r2, r3
 8006024:	2b00      	cmp	r3, #0
 8006026:	f47f ae9d 	bne.w	8005d64 <HAL_GPIO_Init+0x10>
  }
}
 800602a:	bf00      	nop
 800602c:	bf00      	nop
 800602e:	371c      	adds	r7, #28
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr
 8006038:	40021000 	.word	0x40021000
 800603c:	40010000 	.word	0x40010000
 8006040:	48000400 	.word	0x48000400
 8006044:	48000800 	.word	0x48000800
 8006048:	48000c00 	.word	0x48000c00
 800604c:	48001000 	.word	0x48001000
 8006050:	48001400 	.word	0x48001400
 8006054:	40010400 	.word	0x40010400

08006058 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	460b      	mov	r3, r1
 8006062:	807b      	strh	r3, [r7, #2]
 8006064:	4613      	mov	r3, r2
 8006066:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006068:	787b      	ldrb	r3, [r7, #1]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d003      	beq.n	8006076 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800606e:	887a      	ldrh	r2, [r7, #2]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006074:	e002      	b.n	800607c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006076:	887a      	ldrh	r2, [r7, #2]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800607c:	bf00      	nop
 800607e:	370c      	adds	r7, #12
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006088:	b480      	push	{r7}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	460b      	mov	r3, r1
 8006092:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800609a:	887a      	ldrh	r2, [r7, #2]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	4013      	ands	r3, r2
 80060a0:	041a      	lsls	r2, r3, #16
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	43d9      	mvns	r1, r3
 80060a6:	887b      	ldrh	r3, [r7, #2]
 80060a8:	400b      	ands	r3, r1
 80060aa:	431a      	orrs	r2, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	619a      	str	r2, [r3, #24]
}
 80060b0:	bf00      	nop
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b082      	sub	sp, #8
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d101      	bne.n	80060ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e08d      	b.n	80061ea <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d106      	bne.n	80060e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f7fb f9fc 	bl	80014e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2224      	movs	r2, #36	@ 0x24
 80060ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f022 0201 	bic.w	r2, r2, #1
 80060fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685a      	ldr	r2, [r3, #4]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800610c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	689a      	ldr	r2, [r3, #8]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800611c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	2b01      	cmp	r3, #1
 8006124:	d107      	bne.n	8006136 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	689a      	ldr	r2, [r3, #8]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006132:	609a      	str	r2, [r3, #8]
 8006134:	e006      	b.n	8006144 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	689a      	ldr	r2, [r3, #8]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006142:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	2b02      	cmp	r3, #2
 800614a:	d108      	bne.n	800615e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	685a      	ldr	r2, [r3, #4]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800615a:	605a      	str	r2, [r3, #4]
 800615c:	e007      	b.n	800616e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800616c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	6812      	ldr	r2, [r2, #0]
 8006178:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800617c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006180:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68da      	ldr	r2, [r3, #12]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006190:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	691a      	ldr	r2, [r3, #16]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	69d9      	ldr	r1, [r3, #28]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a1a      	ldr	r2, [r3, #32]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	430a      	orrs	r2, r1
 80061ba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f042 0201 	orr.w	r2, r2, #1
 80061ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2220      	movs	r2, #32
 80061d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3708      	adds	r7, #8
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}
	...

080061f4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b088      	sub	sp, #32
 80061f8:	af02      	add	r7, sp, #8
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	607a      	str	r2, [r7, #4]
 80061fe:	461a      	mov	r2, r3
 8006200:	460b      	mov	r3, r1
 8006202:	817b      	strh	r3, [r7, #10]
 8006204:	4613      	mov	r3, r2
 8006206:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800620e:	b2db      	uxtb	r3, r3
 8006210:	2b20      	cmp	r3, #32
 8006212:	f040 80fd 	bne.w	8006410 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800621c:	2b01      	cmp	r3, #1
 800621e:	d101      	bne.n	8006224 <HAL_I2C_Master_Transmit+0x30>
 8006220:	2302      	movs	r3, #2
 8006222:	e0f6      	b.n	8006412 <HAL_I2C_Master_Transmit+0x21e>
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800622c:	f7fc fe48 	bl	8002ec0 <HAL_GetTick>
 8006230:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	9300      	str	r3, [sp, #0]
 8006236:	2319      	movs	r3, #25
 8006238:	2201      	movs	r2, #1
 800623a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f000 fe8f 	bl	8006f62 <I2C_WaitOnFlagUntilTimeout>
 8006244:	4603      	mov	r3, r0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d001      	beq.n	800624e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e0e1      	b.n	8006412 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2221      	movs	r2, #33	@ 0x21
 8006252:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2210      	movs	r2, #16
 800625a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	893a      	ldrh	r2, [r7, #8]
 800626e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800627a:	b29b      	uxth	r3, r3
 800627c:	2bff      	cmp	r3, #255	@ 0xff
 800627e:	d906      	bls.n	800628e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	22ff      	movs	r2, #255	@ 0xff
 8006284:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006286:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800628a:	617b      	str	r3, [r7, #20]
 800628c:	e007      	b.n	800629e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006292:	b29a      	uxth	r2, r3
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006298:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800629c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d024      	beq.n	80062f0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062aa:	781a      	ldrb	r2, [r3, #0]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b6:	1c5a      	adds	r2, r3, #1
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	3b01      	subs	r3, #1
 80062c4:	b29a      	uxth	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062ce:	3b01      	subs	r3, #1
 80062d0:	b29a      	uxth	r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	3301      	adds	r3, #1
 80062de:	b2da      	uxtb	r2, r3
 80062e0:	8979      	ldrh	r1, [r7, #10]
 80062e2:	4b4e      	ldr	r3, [pc, #312]	@ (800641c <HAL_I2C_Master_Transmit+0x228>)
 80062e4:	9300      	str	r3, [sp, #0]
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f000 fffd 	bl	80072e8 <I2C_TransferConfig>
 80062ee:	e066      	b.n	80063be <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	8979      	ldrh	r1, [r7, #10]
 80062f8:	4b48      	ldr	r3, [pc, #288]	@ (800641c <HAL_I2C_Master_Transmit+0x228>)
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f000 fff2 	bl	80072e8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006304:	e05b      	b.n	80063be <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	6a39      	ldr	r1, [r7, #32]
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f000 fe82 	bl	8007014 <I2C_WaitOnTXISFlagUntilTimeout>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e07b      	b.n	8006412 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800631e:	781a      	ldrb	r2, [r3, #0]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632a:	1c5a      	adds	r2, r3, #1
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006334:	b29b      	uxth	r3, r3
 8006336:	3b01      	subs	r3, #1
 8006338:	b29a      	uxth	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006342:	3b01      	subs	r3, #1
 8006344:	b29a      	uxth	r2, r3
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800634e:	b29b      	uxth	r3, r3
 8006350:	2b00      	cmp	r3, #0
 8006352:	d034      	beq.n	80063be <HAL_I2C_Master_Transmit+0x1ca>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006358:	2b00      	cmp	r3, #0
 800635a:	d130      	bne.n	80063be <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	9300      	str	r3, [sp, #0]
 8006360:	6a3b      	ldr	r3, [r7, #32]
 8006362:	2200      	movs	r2, #0
 8006364:	2180      	movs	r1, #128	@ 0x80
 8006366:	68f8      	ldr	r0, [r7, #12]
 8006368:	f000 fdfb 	bl	8006f62 <I2C_WaitOnFlagUntilTimeout>
 800636c:	4603      	mov	r3, r0
 800636e:	2b00      	cmp	r3, #0
 8006370:	d001      	beq.n	8006376 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e04d      	b.n	8006412 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800637a:	b29b      	uxth	r3, r3
 800637c:	2bff      	cmp	r3, #255	@ 0xff
 800637e:	d90e      	bls.n	800639e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	22ff      	movs	r2, #255	@ 0xff
 8006384:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800638a:	b2da      	uxtb	r2, r3
 800638c:	8979      	ldrh	r1, [r7, #10]
 800638e:	2300      	movs	r3, #0
 8006390:	9300      	str	r3, [sp, #0]
 8006392:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006396:	68f8      	ldr	r0, [r7, #12]
 8006398:	f000 ffa6 	bl	80072e8 <I2C_TransferConfig>
 800639c:	e00f      	b.n	80063be <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063a2:	b29a      	uxth	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063ac:	b2da      	uxtb	r2, r3
 80063ae:	8979      	ldrh	r1, [r7, #10]
 80063b0:	2300      	movs	r3, #0
 80063b2:	9300      	str	r3, [sp, #0]
 80063b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80063b8:	68f8      	ldr	r0, [r7, #12]
 80063ba:	f000 ff95 	bl	80072e8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d19e      	bne.n	8006306 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063c8:	693a      	ldr	r2, [r7, #16]
 80063ca:	6a39      	ldr	r1, [r7, #32]
 80063cc:	68f8      	ldr	r0, [r7, #12]
 80063ce:	f000 fe68 	bl	80070a2 <I2C_WaitOnSTOPFlagUntilTimeout>
 80063d2:	4603      	mov	r3, r0
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d001      	beq.n	80063dc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	e01a      	b.n	8006412 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2220      	movs	r2, #32
 80063e2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	6859      	ldr	r1, [r3, #4]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006420 <HAL_I2C_Master_Transmit+0x22c>)
 80063f0:	400b      	ands	r3, r1
 80063f2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2220      	movs	r2, #32
 80063f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800640c:	2300      	movs	r3, #0
 800640e:	e000      	b.n	8006412 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8006410:	2302      	movs	r3, #2
  }
}
 8006412:	4618      	mov	r0, r3
 8006414:	3718      	adds	r7, #24
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}
 800641a:	bf00      	nop
 800641c:	80002000 	.word	0x80002000
 8006420:	fe00e800 	.word	0xfe00e800

08006424 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006440:	2b00      	cmp	r3, #0
 8006442:	d005      	beq.n	8006450 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	68f9      	ldr	r1, [r7, #12]
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	4798      	blx	r3
  }
}
 8006450:	bf00      	nop
 8006452:	3710      	adds	r7, #16
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}

08006458 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b086      	sub	sp, #24
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	699b      	ldr	r3, [r3, #24]
 8006466:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006476:	2b00      	cmp	r3, #0
 8006478:	d00f      	beq.n	800649a <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006480:	2b00      	cmp	r3, #0
 8006482:	d00a      	beq.n	800649a <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006488:	f043 0201 	orr.w	r2, r3, #1
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006498:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00f      	beq.n	80064c4 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d00a      	beq.n	80064c4 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064b2:	f043 0208 	orr.w	r2, r3, #8
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80064c2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00f      	beq.n	80064ee <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d00a      	beq.n	80064ee <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064dc:	f043 0202 	orr.w	r2, r3, #2
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064ec:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064f2:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f003 030b 	and.w	r3, r3, #11
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d003      	beq.n	8006506 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80064fe:	68f9      	ldr	r1, [r7, #12]
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 fbd5 	bl	8006cb0 <I2C_ITError>
  }
}
 8006506:	bf00      	nop
 8006508:	3718      	adds	r7, #24
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800650e:	b480      	push	{r7}
 8006510:	b083      	sub	sp, #12
 8006512:	af00      	add	r7, sp, #0
 8006514:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006516:	bf00      	nop
 8006518:	370c      	adds	r7, #12
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr

08006522 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006522:	b480      	push	{r7}
 8006524:	b083      	sub	sp, #12
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800652a:	bf00      	nop
 800652c:	370c      	adds	r7, #12
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr

08006536 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006536:	b480      	push	{r7}
 8006538:	b083      	sub	sp, #12
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
 800653e:	460b      	mov	r3, r1
 8006540:	70fb      	strb	r3, [r7, #3]
 8006542:	4613      	mov	r3, r2
 8006544:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006546:	bf00      	nop
 8006548:	370c      	adds	r7, #12
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr

08006552 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006552:	b480      	push	{r7}
 8006554:	b083      	sub	sp, #12
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800655a:	bf00      	nop
 800655c:	370c      	adds	r7, #12
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr

08006566 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006566:	b480      	push	{r7}
 8006568:	b083      	sub	sp, #12
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800656e:	bf00      	nop
 8006570:	370c      	adds	r7, #12
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr

0800657a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800657a:	b480      	push	{r7}
 800657c:	b083      	sub	sp, #12
 800657e:	af00      	add	r7, sp, #0
 8006580:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006582:	bf00      	nop
 8006584:	370c      	adds	r7, #12
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr

0800658e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b086      	sub	sp, #24
 8006592:	af00      	add	r7, sp, #0
 8006594:	60f8      	str	r0, [r7, #12]
 8006596:	60b9      	str	r1, [r7, #8]
 8006598:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800659e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d101      	bne.n	80065b2 <I2C_Slave_ISR_IT+0x24>
 80065ae:	2302      	movs	r3, #2
 80065b0:	e0e2      	b.n	8006778 <I2C_Slave_ISR_IT+0x1ea>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2201      	movs	r2, #1
 80065b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	f003 0320 	and.w	r3, r3, #32
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d009      	beq.n	80065d8 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d004      	beq.n	80065d8 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80065ce:	6939      	ldr	r1, [r7, #16]
 80065d0:	68f8      	ldr	r0, [r7, #12]
 80065d2:	f000 f9b5 	bl	8006940 <I2C_ITSlaveCplt>
 80065d6:	e0ca      	b.n	800676e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	f003 0310 	and.w	r3, r3, #16
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d04b      	beq.n	800667a <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d046      	beq.n	800667a <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d128      	bne.n	8006648 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	2b28      	cmp	r3, #40	@ 0x28
 8006600:	d108      	bne.n	8006614 <I2C_Slave_ISR_IT+0x86>
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006608:	d104      	bne.n	8006614 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800660a:	6939      	ldr	r1, [r7, #16]
 800660c:	68f8      	ldr	r0, [r7, #12]
 800660e:	f000 fafb 	bl	8006c08 <I2C_ITListenCplt>
 8006612:	e031      	b.n	8006678 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800661a:	b2db      	uxtb	r3, r3
 800661c:	2b29      	cmp	r3, #41	@ 0x29
 800661e:	d10e      	bne.n	800663e <I2C_Slave_ISR_IT+0xb0>
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006626:	d00a      	beq.n	800663e <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	2210      	movs	r2, #16
 800662e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006630:	68f8      	ldr	r0, [r7, #12]
 8006632:	f000 fc54 	bl	8006ede <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006636:	68f8      	ldr	r0, [r7, #12]
 8006638:	f000 f926 	bl	8006888 <I2C_ITSlaveSeqCplt>
 800663c:	e01c      	b.n	8006678 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	2210      	movs	r2, #16
 8006644:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006646:	e08f      	b.n	8006768 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2210      	movs	r2, #16
 800664e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006654:	f043 0204 	orr.w	r2, r3, #4
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d003      	beq.n	800666a <I2C_Slave_ISR_IT+0xdc>
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006668:	d17e      	bne.n	8006768 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800666e:	4619      	mov	r1, r3
 8006670:	68f8      	ldr	r0, [r7, #12]
 8006672:	f000 fb1d 	bl	8006cb0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006676:	e077      	b.n	8006768 <I2C_Slave_ISR_IT+0x1da>
 8006678:	e076      	b.n	8006768 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	f003 0304 	and.w	r3, r3, #4
 8006680:	2b00      	cmp	r3, #0
 8006682:	d02f      	beq.n	80066e4 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800668a:	2b00      	cmp	r3, #0
 800668c:	d02a      	beq.n	80066e4 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006692:	b29b      	uxth	r3, r3
 8006694:	2b00      	cmp	r3, #0
 8006696:	d018      	beq.n	80066ca <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a2:	b2d2      	uxtb	r2, r2
 80066a4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066aa:	1c5a      	adds	r2, r3, #1
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066b4:	3b01      	subs	r3, #1
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	3b01      	subs	r3, #1
 80066c4:	b29a      	uxth	r2, r3
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d14b      	bne.n	800676c <I2C_Slave_ISR_IT+0x1de>
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80066da:	d047      	beq.n	800676c <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f000 f8d3 	bl	8006888 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80066e2:	e043      	b.n	800676c <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	f003 0308 	and.w	r3, r3, #8
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d009      	beq.n	8006702 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d004      	beq.n	8006702 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80066f8:	6939      	ldr	r1, [r7, #16]
 80066fa:	68f8      	ldr	r0, [r7, #12]
 80066fc:	f000 f840 	bl	8006780 <I2C_ITAddrCplt>
 8006700:	e035      	b.n	800676e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	f003 0302 	and.w	r3, r3, #2
 8006708:	2b00      	cmp	r3, #0
 800670a:	d030      	beq.n	800676e <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006712:	2b00      	cmp	r3, #0
 8006714:	d02b      	beq.n	800676e <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800671a:	b29b      	uxth	r3, r3
 800671c:	2b00      	cmp	r3, #0
 800671e:	d018      	beq.n	8006752 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006724:	781a      	ldrb	r2, [r3, #0]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006730:	1c5a      	adds	r2, r3, #1
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800673a:	b29b      	uxth	r3, r3
 800673c:	3b01      	subs	r3, #1
 800673e:	b29a      	uxth	r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006748:	3b01      	subs	r3, #1
 800674a:	b29a      	uxth	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006750:	e00d      	b.n	800676e <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006758:	d002      	beq.n	8006760 <I2C_Slave_ISR_IT+0x1d2>
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d106      	bne.n	800676e <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006760:	68f8      	ldr	r0, [r7, #12]
 8006762:	f000 f891 	bl	8006888 <I2C_ITSlaveSeqCplt>
 8006766:	e002      	b.n	800676e <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8006768:	bf00      	nop
 800676a:	e000      	b.n	800676e <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 800676c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3718      	adds	r7, #24
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006790:	b2db      	uxtb	r3, r3
 8006792:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006796:	2b28      	cmp	r3, #40	@ 0x28
 8006798:	d16a      	bne.n	8006870 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	699b      	ldr	r3, [r3, #24]
 80067a0:	0c1b      	lsrs	r3, r3, #16
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	f003 0301 	and.w	r3, r3, #1
 80067a8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	699b      	ldr	r3, [r3, #24]
 80067b0:	0c1b      	lsrs	r3, r3, #16
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80067b8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067c6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80067d4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d138      	bne.n	8006850 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80067de:	897b      	ldrh	r3, [r7, #10]
 80067e0:	09db      	lsrs	r3, r3, #7
 80067e2:	b29a      	uxth	r2, r3
 80067e4:	89bb      	ldrh	r3, [r7, #12]
 80067e6:	4053      	eors	r3, r2
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	f003 0306 	and.w	r3, r3, #6
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d11c      	bne.n	800682c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80067f2:	897b      	ldrh	r3, [r7, #10]
 80067f4:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067fa:	1c5a      	adds	r2, r3, #1
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006804:	2b02      	cmp	r3, #2
 8006806:	d13b      	bne.n	8006880 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	2208      	movs	r2, #8
 8006814:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800681e:	89ba      	ldrh	r2, [r7, #12]
 8006820:	7bfb      	ldrb	r3, [r7, #15]
 8006822:	4619      	mov	r1, r3
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f7ff fe86 	bl	8006536 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800682a:	e029      	b.n	8006880 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800682c:	893b      	ldrh	r3, [r7, #8]
 800682e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006830:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 fd89 	bl	800734c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2200      	movs	r2, #0
 800683e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006842:	89ba      	ldrh	r2, [r7, #12]
 8006844:	7bfb      	ldrb	r3, [r7, #15]
 8006846:	4619      	mov	r1, r3
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f7ff fe74 	bl	8006536 <HAL_I2C_AddrCallback>
}
 800684e:	e017      	b.n	8006880 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006850:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 fd79 	bl	800734c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006862:	89ba      	ldrh	r2, [r7, #12]
 8006864:	7bfb      	ldrb	r3, [r7, #15]
 8006866:	4619      	mov	r1, r3
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f7ff fe64 	bl	8006536 <HAL_I2C_AddrCallback>
}
 800686e:	e007      	b.n	8006880 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2208      	movs	r2, #8
 8006876:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8006880:	bf00      	nop
 8006882:	3710      	adds	r7, #16
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}

08006888 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d008      	beq.n	80068bc <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80068b8:	601a      	str	r2, [r3, #0]
 80068ba:	e00c      	b.n	80068d6 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d007      	beq.n	80068d6 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80068d4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	2b29      	cmp	r3, #41	@ 0x29
 80068e0:	d112      	bne.n	8006908 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2228      	movs	r2, #40	@ 0x28
 80068e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2221      	movs	r2, #33	@ 0x21
 80068ee:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80068f0:	2101      	movs	r1, #1
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 fd2a 	bl	800734c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f7ff fe04 	bl	800650e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006906:	e017      	b.n	8006938 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800690e:	b2db      	uxtb	r3, r3
 8006910:	2b2a      	cmp	r3, #42	@ 0x2a
 8006912:	d111      	bne.n	8006938 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2228      	movs	r2, #40	@ 0x28
 8006918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2222      	movs	r2, #34	@ 0x22
 8006920:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006922:	2102      	movs	r1, #2
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f000 fd11 	bl	800734c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f7ff fdf5 	bl	8006522 <HAL_I2C_SlaveRxCpltCallback>
}
 8006938:	bf00      	nop
 800693a:	3710      	adds	r7, #16
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b086      	sub	sp, #24
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006962:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	2220      	movs	r2, #32
 800696a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800696c:	7afb      	ldrb	r3, [r7, #11]
 800696e:	2b21      	cmp	r3, #33	@ 0x21
 8006970:	d002      	beq.n	8006978 <I2C_ITSlaveCplt+0x38>
 8006972:	7afb      	ldrb	r3, [r7, #11]
 8006974:	2b29      	cmp	r3, #41	@ 0x29
 8006976:	d108      	bne.n	800698a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006978:	f248 0101 	movw	r1, #32769	@ 0x8001
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f000 fce5 	bl	800734c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2221      	movs	r2, #33	@ 0x21
 8006986:	631a      	str	r2, [r3, #48]	@ 0x30
 8006988:	e019      	b.n	80069be <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800698a:	7afb      	ldrb	r3, [r7, #11]
 800698c:	2b22      	cmp	r3, #34	@ 0x22
 800698e:	d002      	beq.n	8006996 <I2C_ITSlaveCplt+0x56>
 8006990:	7afb      	ldrb	r3, [r7, #11]
 8006992:	2b2a      	cmp	r3, #42	@ 0x2a
 8006994:	d108      	bne.n	80069a8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006996:	f248 0102 	movw	r1, #32770	@ 0x8002
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fcd6 	bl	800734c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2222      	movs	r2, #34	@ 0x22
 80069a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80069a6:	e00a      	b.n	80069be <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80069a8:	7afb      	ldrb	r3, [r7, #11]
 80069aa:	2b28      	cmp	r3, #40	@ 0x28
 80069ac:	d107      	bne.n	80069be <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80069ae:	f248 0103 	movw	r1, #32771	@ 0x8003
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 fcca 	bl	800734c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	685a      	ldr	r2, [r3, #4]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80069cc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	6859      	ldr	r1, [r3, #4]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	4b89      	ldr	r3, [pc, #548]	@ (8006c00 <I2C_ITSlaveCplt+0x2c0>)
 80069da:	400b      	ands	r3, r1
 80069dc:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 fa7d 	bl	8006ede <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d013      	beq.n	8006a16 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80069fc:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d01f      	beq.n	8006a46 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	b29a      	uxth	r2, r3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006a14:	e017      	b.n	8006a46 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d012      	beq.n	8006a46 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006a2e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d006      	beq.n	8006a46 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	b29a      	uxth	r2, r3
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	f003 0304 	and.w	r3, r3, #4
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d020      	beq.n	8006a92 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	f023 0304 	bic.w	r3, r3, #4
 8006a56:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a62:	b2d2      	uxtb	r2, r2
 8006a64:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a6a:	1c5a      	adds	r2, r3, #1
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00c      	beq.n	8006a92 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a7c:	3b01      	subs	r3, #1
 8006a7e:	b29a      	uxth	r2, r3
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	b29a      	uxth	r2, r3
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d005      	beq.n	8006aa8 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aa0:	f043 0204 	orr.w	r2, r3, #4
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	f003 0310 	and.w	r3, r3, #16
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d049      	beq.n	8006b46 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d044      	beq.n	8006b46 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d128      	bne.n	8006b18 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	2b28      	cmp	r3, #40	@ 0x28
 8006ad0:	d108      	bne.n	8006ae4 <I2C_ITSlaveCplt+0x1a4>
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ad8:	d104      	bne.n	8006ae4 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006ada:	6979      	ldr	r1, [r7, #20]
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f000 f893 	bl	8006c08 <I2C_ITListenCplt>
 8006ae2:	e030      	b.n	8006b46 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	2b29      	cmp	r3, #41	@ 0x29
 8006aee:	d10e      	bne.n	8006b0e <I2C_ITSlaveCplt+0x1ce>
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006af6:	d00a      	beq.n	8006b0e <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2210      	movs	r2, #16
 8006afe:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f000 f9ec 	bl	8006ede <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7ff febe 	bl	8006888 <I2C_ITSlaveSeqCplt>
 8006b0c:	e01b      	b.n	8006b46 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2210      	movs	r2, #16
 8006b14:	61da      	str	r2, [r3, #28]
 8006b16:	e016      	b.n	8006b46 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2210      	movs	r2, #16
 8006b1e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b24:	f043 0204 	orr.w	r2, r3, #4
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d003      	beq.n	8006b3a <I2C_ITSlaveCplt+0x1fa>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b38:	d105      	bne.n	8006b46 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b3e:	4619      	mov	r1, r3
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 f8b5 	bl	8006cb0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d010      	beq.n	8006b7e <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b60:	4619      	mov	r1, r3
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 f8a4 	bl	8006cb0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	2b28      	cmp	r3, #40	@ 0x28
 8006b72:	d141      	bne.n	8006bf8 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006b74:	6979      	ldr	r1, [r7, #20]
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 f846 	bl	8006c08 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006b7c:	e03c      	b.n	8006bf8 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b82:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006b86:	d014      	beq.n	8006bb2 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f7ff fe7d 	bl	8006888 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a1c      	ldr	r2, [pc, #112]	@ (8006c04 <I2C_ITSlaveCplt+0x2c4>)
 8006b92:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2220      	movs	r2, #32
 8006b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f7ff fcd1 	bl	8006552 <HAL_I2C_ListenCpltCallback>
}
 8006bb0:	e022      	b.n	8006bf8 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b22      	cmp	r3, #34	@ 0x22
 8006bbc:	d10e      	bne.n	8006bdc <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2220      	movs	r2, #32
 8006bc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f7ff fca4 	bl	8006522 <HAL_I2C_SlaveRxCpltCallback>
}
 8006bda:	e00d      	b.n	8006bf8 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2220      	movs	r2, #32
 8006be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f7ff fc8b 	bl	800650e <HAL_I2C_SlaveTxCpltCallback>
}
 8006bf8:	bf00      	nop
 8006bfa:	3718      	adds	r7, #24
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	fe00e800 	.word	0xfe00e800
 8006c04:	ffff0000 	.word	0xffff0000

08006c08 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b082      	sub	sp, #8
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a25      	ldr	r2, [pc, #148]	@ (8006cac <I2C_ITListenCplt+0xa4>)
 8006c16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2220      	movs	r2, #32
 8006c22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	f003 0304 	and.w	r3, r3, #4
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d022      	beq.n	8006c84 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c48:	b2d2      	uxtb	r2, r2
 8006c4a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c50:	1c5a      	adds	r2, r3, #1
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d012      	beq.n	8006c84 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c62:	3b01      	subs	r3, #1
 8006c64:	b29a      	uxth	r2, r3
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c6e:	b29b      	uxth	r3, r3
 8006c70:	3b01      	subs	r3, #1
 8006c72:	b29a      	uxth	r2, r3
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c7c:	f043 0204 	orr.w	r2, r3, #4
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006c84:	f248 0103 	movw	r1, #32771	@ 0x8003
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 fb5f 	bl	800734c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2210      	movs	r2, #16
 8006c94:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f7ff fc57 	bl	8006552 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006ca4:	bf00      	nop
 8006ca6:	3708      	adds	r7, #8
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	ffff0000 	.word	0xffff0000

08006cb0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cc0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a6d      	ldr	r2, [pc, #436]	@ (8006e84 <I2C_ITError+0x1d4>)
 8006cce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	431a      	orrs	r2, r3
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006ce2:	7bfb      	ldrb	r3, [r7, #15]
 8006ce4:	2b28      	cmp	r3, #40	@ 0x28
 8006ce6:	d005      	beq.n	8006cf4 <I2C_ITError+0x44>
 8006ce8:	7bfb      	ldrb	r3, [r7, #15]
 8006cea:	2b29      	cmp	r3, #41	@ 0x29
 8006cec:	d002      	beq.n	8006cf4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006cee:	7bfb      	ldrb	r3, [r7, #15]
 8006cf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cf2:	d10b      	bne.n	8006d0c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006cf4:	2103      	movs	r1, #3
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 fb28 	bl	800734c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2228      	movs	r2, #40	@ 0x28
 8006d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a60      	ldr	r2, [pc, #384]	@ (8006e88 <I2C_ITError+0x1d8>)
 8006d08:	635a      	str	r2, [r3, #52]	@ 0x34
 8006d0a:	e030      	b.n	8006d6e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006d0c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 fb1b 	bl	800734c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 f8e1 	bl	8006ede <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	2b60      	cmp	r3, #96	@ 0x60
 8006d26:	d01f      	beq.n	8006d68 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2220      	movs	r2, #32
 8006d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	699b      	ldr	r3, [r3, #24]
 8006d36:	f003 0320 	and.w	r3, r3, #32
 8006d3a:	2b20      	cmp	r3, #32
 8006d3c:	d114      	bne.n	8006d68 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	699b      	ldr	r3, [r3, #24]
 8006d44:	f003 0310 	and.w	r3, r3, #16
 8006d48:	2b10      	cmp	r3, #16
 8006d4a:	d109      	bne.n	8006d60 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2210      	movs	r2, #16
 8006d52:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d58:	f043 0204 	orr.w	r2, r3, #4
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2220      	movs	r2, #32
 8006d66:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d72:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d039      	beq.n	8006df0 <I2C_ITError+0x140>
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	2b11      	cmp	r3, #17
 8006d80:	d002      	beq.n	8006d88 <I2C_ITError+0xd8>
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	2b21      	cmp	r3, #33	@ 0x21
 8006d86:	d133      	bne.n	8006df0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d96:	d107      	bne.n	8006da8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006da6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7fe fada 	bl	8005366 <HAL_DMA_GetState>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d017      	beq.n	8006de8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dbc:	4a33      	ldr	r2, [pc, #204]	@ (8006e8c <I2C_ITError+0x1dc>)
 8006dbe:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f7fe f9b4 	bl	800513a <HAL_DMA_Abort_IT>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d04d      	beq.n	8006e74 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006de2:	4610      	mov	r0, r2
 8006de4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006de6:	e045      	b.n	8006e74 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f851 	bl	8006e90 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006dee:	e041      	b.n	8006e74 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d039      	beq.n	8006e6c <I2C_ITError+0x1bc>
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	2b12      	cmp	r3, #18
 8006dfc:	d002      	beq.n	8006e04 <I2C_ITError+0x154>
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	2b22      	cmp	r3, #34	@ 0x22
 8006e02:	d133      	bne.n	8006e6c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e12:	d107      	bne.n	8006e24 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e22:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f7fe fa9c 	bl	8005366 <HAL_DMA_GetState>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d017      	beq.n	8006e64 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e38:	4a14      	ldr	r2, [pc, #80]	@ (8006e8c <I2C_ITError+0x1dc>)
 8006e3a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f7fe f976 	bl	800513a <HAL_DMA_Abort_IT>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d011      	beq.n	8006e78 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006e5e:	4610      	mov	r0, r2
 8006e60:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006e62:	e009      	b.n	8006e78 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 f813 	bl	8006e90 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006e6a:	e005      	b.n	8006e78 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 f80f 	bl	8006e90 <I2C_TreatErrorCallback>
  }
}
 8006e72:	e002      	b.n	8006e7a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006e74:	bf00      	nop
 8006e76:	e000      	b.n	8006e7a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006e78:	bf00      	nop
}
 8006e7a:	bf00      	nop
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	bf00      	nop
 8006e84:	ffff0000 	.word	0xffff0000
 8006e88:	0800658f 	.word	0x0800658f
 8006e8c:	08006f27 	.word	0x08006f27

08006e90 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b082      	sub	sp, #8
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	2b60      	cmp	r3, #96	@ 0x60
 8006ea2:	d10e      	bne.n	8006ec2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f7ff fb5d 	bl	800657a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006ec0:	e009      	b.n	8006ed6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7ff fb48 	bl	8006566 <HAL_I2C_ErrorCallback>
}
 8006ed6:	bf00      	nop
 8006ed8:	3708      	adds	r7, #8
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006ede:	b480      	push	{r7}
 8006ee0:	b083      	sub	sp, #12
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	699b      	ldr	r3, [r3, #24]
 8006eec:	f003 0302 	and.w	r3, r3, #2
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	d103      	bne.n	8006efc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	699b      	ldr	r3, [r3, #24]
 8006f02:	f003 0301 	and.w	r3, r3, #1
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d007      	beq.n	8006f1a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	699a      	ldr	r2, [r3, #24]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f042 0201 	orr.w	r2, r2, #1
 8006f18:	619a      	str	r2, [r3, #24]
  }
}
 8006f1a:	bf00      	nop
 8006f1c:	370c      	adds	r7, #12
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr

08006f26 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006f26:	b580      	push	{r7, lr}
 8006f28:	b084      	sub	sp, #16
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f32:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d003      	beq.n	8006f44 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f40:	2200      	movs	r2, #0
 8006f42:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d003      	beq.n	8006f54 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f50:	2200      	movs	r2, #0
 8006f52:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8006f54:	68f8      	ldr	r0, [r7, #12]
 8006f56:	f7ff ff9b 	bl	8006e90 <I2C_TreatErrorCallback>
}
 8006f5a:	bf00      	nop
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006f62:	b580      	push	{r7, lr}
 8006f64:	b084      	sub	sp, #16
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	60f8      	str	r0, [r7, #12]
 8006f6a:	60b9      	str	r1, [r7, #8]
 8006f6c:	603b      	str	r3, [r7, #0]
 8006f6e:	4613      	mov	r3, r2
 8006f70:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f72:	e03b      	b.n	8006fec <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f74:	69ba      	ldr	r2, [r7, #24]
 8006f76:	6839      	ldr	r1, [r7, #0]
 8006f78:	68f8      	ldr	r0, [r7, #12]
 8006f7a:	f000 f8d5 	bl	8007128 <I2C_IsErrorOccurred>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d001      	beq.n	8006f88 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e041      	b.n	800700c <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f8e:	d02d      	beq.n	8006fec <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f90:	f7fb ff96 	bl	8002ec0 <HAL_GetTick>
 8006f94:	4602      	mov	r2, r0
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	683a      	ldr	r2, [r7, #0]
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d302      	bcc.n	8006fa6 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d122      	bne.n	8006fec <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	699a      	ldr	r2, [r3, #24]
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	4013      	ands	r3, r2
 8006fb0:	68ba      	ldr	r2, [r7, #8]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	bf0c      	ite	eq
 8006fb6:	2301      	moveq	r3, #1
 8006fb8:	2300      	movne	r3, #0
 8006fba:	b2db      	uxtb	r3, r3
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	79fb      	ldrb	r3, [r7, #7]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d113      	bne.n	8006fec <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fc8:	f043 0220 	orr.w	r2, r3, #32
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2220      	movs	r2, #32
 8006fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	e00f      	b.n	800700c <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	699a      	ldr	r2, [r3, #24]
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	4013      	ands	r3, r2
 8006ff6:	68ba      	ldr	r2, [r7, #8]
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	bf0c      	ite	eq
 8006ffc:	2301      	moveq	r3, #1
 8006ffe:	2300      	movne	r3, #0
 8007000:	b2db      	uxtb	r3, r3
 8007002:	461a      	mov	r2, r3
 8007004:	79fb      	ldrb	r3, [r7, #7]
 8007006:	429a      	cmp	r2, r3
 8007008:	d0b4      	beq.n	8006f74 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	3710      	adds	r7, #16
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007020:	e033      	b.n	800708a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	68b9      	ldr	r1, [r7, #8]
 8007026:	68f8      	ldr	r0, [r7, #12]
 8007028:	f000 f87e 	bl	8007128 <I2C_IsErrorOccurred>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d001      	beq.n	8007036 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e031      	b.n	800709a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800703c:	d025      	beq.n	800708a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800703e:	f7fb ff3f 	bl	8002ec0 <HAL_GetTick>
 8007042:	4602      	mov	r2, r0
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	1ad3      	subs	r3, r2, r3
 8007048:	68ba      	ldr	r2, [r7, #8]
 800704a:	429a      	cmp	r2, r3
 800704c:	d302      	bcc.n	8007054 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d11a      	bne.n	800708a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	699b      	ldr	r3, [r3, #24]
 800705a:	f003 0302 	and.w	r3, r3, #2
 800705e:	2b02      	cmp	r3, #2
 8007060:	d013      	beq.n	800708a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007066:	f043 0220 	orr.w	r2, r3, #32
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2220      	movs	r2, #32
 8007072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2200      	movs	r2, #0
 800707a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2200      	movs	r2, #0
 8007082:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	e007      	b.n	800709a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	f003 0302 	and.w	r3, r3, #2
 8007094:	2b02      	cmp	r3, #2
 8007096:	d1c4      	bne.n	8007022 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007098:	2300      	movs	r3, #0
}
 800709a:	4618      	mov	r0, r3
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}

080070a2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80070a2:	b580      	push	{r7, lr}
 80070a4:	b084      	sub	sp, #16
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	60f8      	str	r0, [r7, #12]
 80070aa:	60b9      	str	r1, [r7, #8]
 80070ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80070ae:	e02f      	b.n	8007110 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	68b9      	ldr	r1, [r7, #8]
 80070b4:	68f8      	ldr	r0, [r7, #12]
 80070b6:	f000 f837 	bl	8007128 <I2C_IsErrorOccurred>
 80070ba:	4603      	mov	r3, r0
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d001      	beq.n	80070c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e02d      	b.n	8007120 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070c4:	f7fb fefc 	bl	8002ec0 <HAL_GetTick>
 80070c8:	4602      	mov	r2, r0
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	68ba      	ldr	r2, [r7, #8]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d302      	bcc.n	80070da <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d11a      	bne.n	8007110 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	699b      	ldr	r3, [r3, #24]
 80070e0:	f003 0320 	and.w	r3, r3, #32
 80070e4:	2b20      	cmp	r3, #32
 80070e6:	d013      	beq.n	8007110 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ec:	f043 0220 	orr.w	r2, r3, #32
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2220      	movs	r2, #32
 80070f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2200      	movs	r2, #0
 8007108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	e007      	b.n	8007120 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	f003 0320 	and.w	r3, r3, #32
 800711a:	2b20      	cmp	r3, #32
 800711c:	d1c8      	bne.n	80070b0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	3710      	adds	r7, #16
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b08a      	sub	sp, #40	@ 0x28
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007134:	2300      	movs	r3, #0
 8007136:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007142:	2300      	movs	r3, #0
 8007144:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	f003 0310 	and.w	r3, r3, #16
 8007150:	2b00      	cmp	r3, #0
 8007152:	d068      	beq.n	8007226 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	2210      	movs	r2, #16
 800715a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800715c:	e049      	b.n	80071f2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007164:	d045      	beq.n	80071f2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007166:	f7fb feab 	bl	8002ec0 <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	68ba      	ldr	r2, [r7, #8]
 8007172:	429a      	cmp	r2, r3
 8007174:	d302      	bcc.n	800717c <I2C_IsErrorOccurred+0x54>
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d13a      	bne.n	80071f2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007186:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800718e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	699b      	ldr	r3, [r3, #24]
 8007196:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800719a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800719e:	d121      	bne.n	80071e4 <I2C_IsErrorOccurred+0xbc>
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071a6:	d01d      	beq.n	80071e4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80071a8:	7cfb      	ldrb	r3, [r7, #19]
 80071aa:	2b20      	cmp	r3, #32
 80071ac:	d01a      	beq.n	80071e4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	685a      	ldr	r2, [r3, #4]
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80071bc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80071be:	f7fb fe7f 	bl	8002ec0 <HAL_GetTick>
 80071c2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80071c4:	e00e      	b.n	80071e4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80071c6:	f7fb fe7b 	bl	8002ec0 <HAL_GetTick>
 80071ca:	4602      	mov	r2, r0
 80071cc:	69fb      	ldr	r3, [r7, #28]
 80071ce:	1ad3      	subs	r3, r2, r3
 80071d0:	2b19      	cmp	r3, #25
 80071d2:	d907      	bls.n	80071e4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80071d4:	6a3b      	ldr	r3, [r7, #32]
 80071d6:	f043 0320 	orr.w	r3, r3, #32
 80071da:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80071e2:	e006      	b.n	80071f2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	699b      	ldr	r3, [r3, #24]
 80071ea:	f003 0320 	and.w	r3, r3, #32
 80071ee:	2b20      	cmp	r3, #32
 80071f0:	d1e9      	bne.n	80071c6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	699b      	ldr	r3, [r3, #24]
 80071f8:	f003 0320 	and.w	r3, r3, #32
 80071fc:	2b20      	cmp	r3, #32
 80071fe:	d003      	beq.n	8007208 <I2C_IsErrorOccurred+0xe0>
 8007200:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007204:	2b00      	cmp	r3, #0
 8007206:	d0aa      	beq.n	800715e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007208:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800720c:	2b00      	cmp	r3, #0
 800720e:	d103      	bne.n	8007218 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	2220      	movs	r2, #32
 8007216:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007218:	6a3b      	ldr	r3, [r7, #32]
 800721a:	f043 0304 	orr.w	r3, r3, #4
 800721e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	699b      	ldr	r3, [r3, #24]
 800722c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00b      	beq.n	8007250 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007238:	6a3b      	ldr	r3, [r7, #32]
 800723a:	f043 0301 	orr.w	r3, r3, #1
 800723e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007248:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007256:	2b00      	cmp	r3, #0
 8007258:	d00b      	beq.n	8007272 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800725a:	6a3b      	ldr	r3, [r7, #32]
 800725c:	f043 0308 	orr.w	r3, r3, #8
 8007260:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800726a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007278:	2b00      	cmp	r3, #0
 800727a:	d00b      	beq.n	8007294 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800727c:	6a3b      	ldr	r3, [r7, #32]
 800727e:	f043 0302 	orr.w	r3, r3, #2
 8007282:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800728c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007294:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007298:	2b00      	cmp	r3, #0
 800729a:	d01c      	beq.n	80072d6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800729c:	68f8      	ldr	r0, [r7, #12]
 800729e:	f7ff fe1e 	bl	8006ede <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	6859      	ldr	r1, [r3, #4]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	4b0d      	ldr	r3, [pc, #52]	@ (80072e4 <I2C_IsErrorOccurred+0x1bc>)
 80072ae:	400b      	ands	r3, r1
 80072b0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80072b6:	6a3b      	ldr	r3, [r7, #32]
 80072b8:	431a      	orrs	r2, r3
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2220      	movs	r2, #32
 80072c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80072d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3728      	adds	r7, #40	@ 0x28
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop
 80072e4:	fe00e800 	.word	0xfe00e800

080072e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b087      	sub	sp, #28
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	607b      	str	r3, [r7, #4]
 80072f2:	460b      	mov	r3, r1
 80072f4:	817b      	strh	r3, [r7, #10]
 80072f6:	4613      	mov	r3, r2
 80072f8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80072fa:	897b      	ldrh	r3, [r7, #10]
 80072fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007300:	7a7b      	ldrb	r3, [r7, #9]
 8007302:	041b      	lsls	r3, r3, #16
 8007304:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007308:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800730e:	6a3b      	ldr	r3, [r7, #32]
 8007310:	4313      	orrs	r3, r2
 8007312:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007316:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685a      	ldr	r2, [r3, #4]
 800731e:	6a3b      	ldr	r3, [r7, #32]
 8007320:	0d5b      	lsrs	r3, r3, #21
 8007322:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007326:	4b08      	ldr	r3, [pc, #32]	@ (8007348 <I2C_TransferConfig+0x60>)
 8007328:	430b      	orrs	r3, r1
 800732a:	43db      	mvns	r3, r3
 800732c:	ea02 0103 	and.w	r1, r2, r3
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	697a      	ldr	r2, [r7, #20]
 8007336:	430a      	orrs	r2, r1
 8007338:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800733a:	bf00      	nop
 800733c:	371c      	adds	r7, #28
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	03ff63ff 	.word	0x03ff63ff

0800734c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800734c:	b480      	push	{r7}
 800734e:	b085      	sub	sp, #20
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	460b      	mov	r3, r1
 8007356:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007358:	2300      	movs	r3, #0
 800735a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800735c:	887b      	ldrh	r3, [r7, #2]
 800735e:	f003 0301 	and.w	r3, r3, #1
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00f      	beq.n	8007386 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800736c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007374:	b2db      	uxtb	r3, r3
 8007376:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800737a:	2b28      	cmp	r3, #40	@ 0x28
 800737c:	d003      	beq.n	8007386 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007384:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007386:	887b      	ldrh	r3, [r7, #2]
 8007388:	f003 0302 	and.w	r3, r3, #2
 800738c:	2b00      	cmp	r3, #0
 800738e:	d00f      	beq.n	80073b0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8007396:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80073a4:	2b28      	cmp	r3, #40	@ 0x28
 80073a6:	d003      	beq.n	80073b0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80073ae:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80073b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	da03      	bge.n	80073c0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80073be:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80073c0:	887b      	ldrh	r3, [r7, #2]
 80073c2:	2b10      	cmp	r3, #16
 80073c4:	d103      	bne.n	80073ce <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80073cc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80073ce:	887b      	ldrh	r3, [r7, #2]
 80073d0:	2b20      	cmp	r3, #32
 80073d2:	d103      	bne.n	80073dc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f043 0320 	orr.w	r3, r3, #32
 80073da:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80073dc:	887b      	ldrh	r3, [r7, #2]
 80073de:	2b40      	cmp	r3, #64	@ 0x40
 80073e0:	d103      	bne.n	80073ea <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073e8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	6819      	ldr	r1, [r3, #0]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	43da      	mvns	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	400a      	ands	r2, r1
 80073fa:	601a      	str	r2, [r3, #0]
}
 80073fc:	bf00      	nop
 80073fe:	3714      	adds	r7, #20
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007418:	b2db      	uxtb	r3, r3
 800741a:	2b20      	cmp	r3, #32
 800741c:	d138      	bne.n	8007490 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007424:	2b01      	cmp	r3, #1
 8007426:	d101      	bne.n	800742c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007428:	2302      	movs	r3, #2
 800742a:	e032      	b.n	8007492 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2224      	movs	r2, #36	@ 0x24
 8007438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f022 0201 	bic.w	r2, r2, #1
 800744a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800745a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	6819      	ldr	r1, [r3, #0]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	683a      	ldr	r2, [r7, #0]
 8007468:	430a      	orrs	r2, r1
 800746a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f042 0201 	orr.w	r2, r2, #1
 800747a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2220      	movs	r2, #32
 8007480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800748c:	2300      	movs	r3, #0
 800748e:	e000      	b.n	8007492 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007490:	2302      	movs	r3, #2
  }
}
 8007492:	4618      	mov	r0, r3
 8007494:	370c      	adds	r7, #12
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr

0800749e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800749e:	b480      	push	{r7}
 80074a0:	b085      	sub	sp, #20
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
 80074a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	2b20      	cmp	r3, #32
 80074b2:	d139      	bne.n	8007528 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d101      	bne.n	80074c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80074be:	2302      	movs	r3, #2
 80074c0:	e033      	b.n	800752a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2201      	movs	r2, #1
 80074c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2224      	movs	r2, #36	@ 0x24
 80074ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f022 0201 	bic.w	r2, r2, #1
 80074e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80074f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	021b      	lsls	r3, r3, #8
 80074f6:	68fa      	ldr	r2, [r7, #12]
 80074f8:	4313      	orrs	r3, r2
 80074fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f042 0201 	orr.w	r2, r2, #1
 8007512:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2220      	movs	r2, #32
 8007518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007524:	2300      	movs	r3, #0
 8007526:	e000      	b.n	800752a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007528:	2302      	movs	r3, #2
  }
}
 800752a:	4618      	mov	r0, r3
 800752c:	3714      	adds	r7, #20
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr
	...

08007538 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007538:	b480      	push	{r7}
 800753a:	b085      	sub	sp, #20
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d141      	bne.n	80075ca <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007546:	4b4b      	ldr	r3, [pc, #300]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800754e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007552:	d131      	bne.n	80075b8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007554:	4b47      	ldr	r3, [pc, #284]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800755a:	4a46      	ldr	r2, [pc, #280]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800755c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007560:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007564:	4b43      	ldr	r3, [pc, #268]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800756c:	4a41      	ldr	r2, [pc, #260]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800756e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007572:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007574:	4b40      	ldr	r3, [pc, #256]	@ (8007678 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2232      	movs	r2, #50	@ 0x32
 800757a:	fb02 f303 	mul.w	r3, r2, r3
 800757e:	4a3f      	ldr	r2, [pc, #252]	@ (800767c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007580:	fba2 2303 	umull	r2, r3, r2, r3
 8007584:	0c9b      	lsrs	r3, r3, #18
 8007586:	3301      	adds	r3, #1
 8007588:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800758a:	e002      	b.n	8007592 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	3b01      	subs	r3, #1
 8007590:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007592:	4b38      	ldr	r3, [pc, #224]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007594:	695b      	ldr	r3, [r3, #20]
 8007596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800759a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800759e:	d102      	bne.n	80075a6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1f2      	bne.n	800758c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80075a6:	4b33      	ldr	r3, [pc, #204]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075a8:	695b      	ldr	r3, [r3, #20]
 80075aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075b2:	d158      	bne.n	8007666 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80075b4:	2303      	movs	r3, #3
 80075b6:	e057      	b.n	8007668 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80075b8:	4b2e      	ldr	r3, [pc, #184]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075be:	4a2d      	ldr	r2, [pc, #180]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80075c8:	e04d      	b.n	8007666 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075d0:	d141      	bne.n	8007656 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80075d2:	4b28      	ldr	r3, [pc, #160]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80075da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075de:	d131      	bne.n	8007644 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80075e0:	4b24      	ldr	r3, [pc, #144]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075e6:	4a23      	ldr	r2, [pc, #140]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80075f0:	4b20      	ldr	r3, [pc, #128]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80075f8:	4a1e      	ldr	r2, [pc, #120]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80075fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007600:	4b1d      	ldr	r3, [pc, #116]	@ (8007678 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	2232      	movs	r2, #50	@ 0x32
 8007606:	fb02 f303 	mul.w	r3, r2, r3
 800760a:	4a1c      	ldr	r2, [pc, #112]	@ (800767c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800760c:	fba2 2303 	umull	r2, r3, r2, r3
 8007610:	0c9b      	lsrs	r3, r3, #18
 8007612:	3301      	adds	r3, #1
 8007614:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007616:	e002      	b.n	800761e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	3b01      	subs	r3, #1
 800761c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800761e:	4b15      	ldr	r3, [pc, #84]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007620:	695b      	ldr	r3, [r3, #20]
 8007622:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007626:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800762a:	d102      	bne.n	8007632 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d1f2      	bne.n	8007618 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007632:	4b10      	ldr	r3, [pc, #64]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007634:	695b      	ldr	r3, [r3, #20]
 8007636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800763a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800763e:	d112      	bne.n	8007666 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007640:	2303      	movs	r3, #3
 8007642:	e011      	b.n	8007668 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007644:	4b0b      	ldr	r3, [pc, #44]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800764a:	4a0a      	ldr	r2, [pc, #40]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800764c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007650:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007654:	e007      	b.n	8007666 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007656:	4b07      	ldr	r3, [pc, #28]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800765e:	4a05      	ldr	r2, [pc, #20]	@ (8007674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007660:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007664:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3714      	adds	r7, #20
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	40007000 	.word	0x40007000
 8007678:	20000000 	.word	0x20000000
 800767c:	431bde83 	.word	0x431bde83

08007680 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007680:	b480      	push	{r7}
 8007682:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007684:	4b05      	ldr	r3, [pc, #20]	@ (800769c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	4a04      	ldr	r2, [pc, #16]	@ (800769c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800768a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800768e:	6093      	str	r3, [r2, #8]
}
 8007690:	bf00      	nop
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	40007000 	.word	0x40007000

080076a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b088      	sub	sp, #32
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d101      	bne.n	80076b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80076ae:	2301      	movs	r3, #1
 80076b0:	e2fe      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f003 0301 	and.w	r3, r3, #1
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d075      	beq.n	80077aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80076be:	4b97      	ldr	r3, [pc, #604]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	f003 030c 	and.w	r3, r3, #12
 80076c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80076c8:	4b94      	ldr	r3, [pc, #592]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	f003 0303 	and.w	r3, r3, #3
 80076d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80076d2:	69bb      	ldr	r3, [r7, #24]
 80076d4:	2b0c      	cmp	r3, #12
 80076d6:	d102      	bne.n	80076de <HAL_RCC_OscConfig+0x3e>
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	2b03      	cmp	r3, #3
 80076dc:	d002      	beq.n	80076e4 <HAL_RCC_OscConfig+0x44>
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	2b08      	cmp	r3, #8
 80076e2:	d10b      	bne.n	80076fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076e4:	4b8d      	ldr	r3, [pc, #564]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d05b      	beq.n	80077a8 <HAL_RCC_OscConfig+0x108>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d157      	bne.n	80077a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80076f8:	2301      	movs	r3, #1
 80076fa:	e2d9      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007704:	d106      	bne.n	8007714 <HAL_RCC_OscConfig+0x74>
 8007706:	4b85      	ldr	r3, [pc, #532]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a84      	ldr	r2, [pc, #528]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 800770c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007710:	6013      	str	r3, [r2, #0]
 8007712:	e01d      	b.n	8007750 <HAL_RCC_OscConfig+0xb0>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800771c:	d10c      	bne.n	8007738 <HAL_RCC_OscConfig+0x98>
 800771e:	4b7f      	ldr	r3, [pc, #508]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a7e      	ldr	r2, [pc, #504]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007724:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007728:	6013      	str	r3, [r2, #0]
 800772a:	4b7c      	ldr	r3, [pc, #496]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a7b      	ldr	r2, [pc, #492]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007730:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007734:	6013      	str	r3, [r2, #0]
 8007736:	e00b      	b.n	8007750 <HAL_RCC_OscConfig+0xb0>
 8007738:	4b78      	ldr	r3, [pc, #480]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a77      	ldr	r2, [pc, #476]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 800773e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007742:	6013      	str	r3, [r2, #0]
 8007744:	4b75      	ldr	r3, [pc, #468]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a74      	ldr	r2, [pc, #464]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 800774a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800774e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d013      	beq.n	8007780 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007758:	f7fb fbb2 	bl	8002ec0 <HAL_GetTick>
 800775c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800775e:	e008      	b.n	8007772 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007760:	f7fb fbae 	bl	8002ec0 <HAL_GetTick>
 8007764:	4602      	mov	r2, r0
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	1ad3      	subs	r3, r2, r3
 800776a:	2b64      	cmp	r3, #100	@ 0x64
 800776c:	d901      	bls.n	8007772 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800776e:	2303      	movs	r3, #3
 8007770:	e29e      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007772:	4b6a      	ldr	r3, [pc, #424]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800777a:	2b00      	cmp	r3, #0
 800777c:	d0f0      	beq.n	8007760 <HAL_RCC_OscConfig+0xc0>
 800777e:	e014      	b.n	80077aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007780:	f7fb fb9e 	bl	8002ec0 <HAL_GetTick>
 8007784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007786:	e008      	b.n	800779a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007788:	f7fb fb9a 	bl	8002ec0 <HAL_GetTick>
 800778c:	4602      	mov	r2, r0
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	1ad3      	subs	r3, r2, r3
 8007792:	2b64      	cmp	r3, #100	@ 0x64
 8007794:	d901      	bls.n	800779a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007796:	2303      	movs	r3, #3
 8007798:	e28a      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800779a:	4b60      	ldr	r3, [pc, #384]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d1f0      	bne.n	8007788 <HAL_RCC_OscConfig+0xe8>
 80077a6:	e000      	b.n	80077aa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f003 0302 	and.w	r3, r3, #2
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d075      	beq.n	80078a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80077b6:	4b59      	ldr	r3, [pc, #356]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	f003 030c 	and.w	r3, r3, #12
 80077be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80077c0:	4b56      	ldr	r3, [pc, #344]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	f003 0303 	and.w	r3, r3, #3
 80077c8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80077ca:	69bb      	ldr	r3, [r7, #24]
 80077cc:	2b0c      	cmp	r3, #12
 80077ce:	d102      	bne.n	80077d6 <HAL_RCC_OscConfig+0x136>
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	2b02      	cmp	r3, #2
 80077d4:	d002      	beq.n	80077dc <HAL_RCC_OscConfig+0x13c>
 80077d6:	69bb      	ldr	r3, [r7, #24]
 80077d8:	2b04      	cmp	r3, #4
 80077da:	d11f      	bne.n	800781c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80077dc:	4b4f      	ldr	r3, [pc, #316]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d005      	beq.n	80077f4 <HAL_RCC_OscConfig+0x154>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	68db      	ldr	r3, [r3, #12]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d101      	bne.n	80077f4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e25d      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077f4:	4b49      	ldr	r3, [pc, #292]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80077f6:	685b      	ldr	r3, [r3, #4]
 80077f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	691b      	ldr	r3, [r3, #16]
 8007800:	061b      	lsls	r3, r3, #24
 8007802:	4946      	ldr	r1, [pc, #280]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007804:	4313      	orrs	r3, r2
 8007806:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007808:	4b45      	ldr	r3, [pc, #276]	@ (8007920 <HAL_RCC_OscConfig+0x280>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4618      	mov	r0, r3
 800780e:	f7fa f8c3 	bl	8001998 <HAL_InitTick>
 8007812:	4603      	mov	r3, r0
 8007814:	2b00      	cmp	r3, #0
 8007816:	d043      	beq.n	80078a0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	e249      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d023      	beq.n	800786c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007824:	4b3d      	ldr	r3, [pc, #244]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a3c      	ldr	r2, [pc, #240]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 800782a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800782e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007830:	f7fb fb46 	bl	8002ec0 <HAL_GetTick>
 8007834:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007836:	e008      	b.n	800784a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007838:	f7fb fb42 	bl	8002ec0 <HAL_GetTick>
 800783c:	4602      	mov	r2, r0
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	2b02      	cmp	r3, #2
 8007844:	d901      	bls.n	800784a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007846:	2303      	movs	r3, #3
 8007848:	e232      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800784a:	4b34      	ldr	r3, [pc, #208]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007852:	2b00      	cmp	r3, #0
 8007854:	d0f0      	beq.n	8007838 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007856:	4b31      	ldr	r3, [pc, #196]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	061b      	lsls	r3, r3, #24
 8007864:	492d      	ldr	r1, [pc, #180]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007866:	4313      	orrs	r3, r2
 8007868:	604b      	str	r3, [r1, #4]
 800786a:	e01a      	b.n	80078a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800786c:	4b2b      	ldr	r3, [pc, #172]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a2a      	ldr	r2, [pc, #168]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007872:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007878:	f7fb fb22 	bl	8002ec0 <HAL_GetTick>
 800787c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800787e:	e008      	b.n	8007892 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007880:	f7fb fb1e 	bl	8002ec0 <HAL_GetTick>
 8007884:	4602      	mov	r2, r0
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	1ad3      	subs	r3, r2, r3
 800788a:	2b02      	cmp	r3, #2
 800788c:	d901      	bls.n	8007892 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800788e:	2303      	movs	r3, #3
 8007890:	e20e      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007892:	4b22      	ldr	r3, [pc, #136]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800789a:	2b00      	cmp	r3, #0
 800789c:	d1f0      	bne.n	8007880 <HAL_RCC_OscConfig+0x1e0>
 800789e:	e000      	b.n	80078a2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80078a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f003 0308 	and.w	r3, r3, #8
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d041      	beq.n	8007932 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	695b      	ldr	r3, [r3, #20]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d01c      	beq.n	80078f0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80078b6:	4b19      	ldr	r3, [pc, #100]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80078b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078bc:	4a17      	ldr	r2, [pc, #92]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80078be:	f043 0301 	orr.w	r3, r3, #1
 80078c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078c6:	f7fb fafb 	bl	8002ec0 <HAL_GetTick>
 80078ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80078cc:	e008      	b.n	80078e0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80078ce:	f7fb faf7 	bl	8002ec0 <HAL_GetTick>
 80078d2:	4602      	mov	r2, r0
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	1ad3      	subs	r3, r2, r3
 80078d8:	2b02      	cmp	r3, #2
 80078da:	d901      	bls.n	80078e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80078dc:	2303      	movs	r3, #3
 80078de:	e1e7      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80078e0:	4b0e      	ldr	r3, [pc, #56]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80078e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078e6:	f003 0302 	and.w	r3, r3, #2
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d0ef      	beq.n	80078ce <HAL_RCC_OscConfig+0x22e>
 80078ee:	e020      	b.n	8007932 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80078f0:	4b0a      	ldr	r3, [pc, #40]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80078f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078f6:	4a09      	ldr	r2, [pc, #36]	@ (800791c <HAL_RCC_OscConfig+0x27c>)
 80078f8:	f023 0301 	bic.w	r3, r3, #1
 80078fc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007900:	f7fb fade 	bl	8002ec0 <HAL_GetTick>
 8007904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007906:	e00d      	b.n	8007924 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007908:	f7fb fada 	bl	8002ec0 <HAL_GetTick>
 800790c:	4602      	mov	r2, r0
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	1ad3      	subs	r3, r2, r3
 8007912:	2b02      	cmp	r3, #2
 8007914:	d906      	bls.n	8007924 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007916:	2303      	movs	r3, #3
 8007918:	e1ca      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
 800791a:	bf00      	nop
 800791c:	40021000 	.word	0x40021000
 8007920:	20000184 	.word	0x20000184
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007924:	4b8c      	ldr	r3, [pc, #560]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007926:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800792a:	f003 0302 	and.w	r3, r3, #2
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1ea      	bne.n	8007908 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f003 0304 	and.w	r3, r3, #4
 800793a:	2b00      	cmp	r3, #0
 800793c:	f000 80a6 	beq.w	8007a8c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007940:	2300      	movs	r3, #0
 8007942:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007944:	4b84      	ldr	r3, [pc, #528]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007948:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800794c:	2b00      	cmp	r3, #0
 800794e:	d101      	bne.n	8007954 <HAL_RCC_OscConfig+0x2b4>
 8007950:	2301      	movs	r3, #1
 8007952:	e000      	b.n	8007956 <HAL_RCC_OscConfig+0x2b6>
 8007954:	2300      	movs	r3, #0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d00d      	beq.n	8007976 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800795a:	4b7f      	ldr	r3, [pc, #508]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 800795c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800795e:	4a7e      	ldr	r2, [pc, #504]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007960:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007964:	6593      	str	r3, [r2, #88]	@ 0x58
 8007966:	4b7c      	ldr	r3, [pc, #496]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800796a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800796e:	60fb      	str	r3, [r7, #12]
 8007970:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007972:	2301      	movs	r3, #1
 8007974:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007976:	4b79      	ldr	r3, [pc, #484]	@ (8007b5c <HAL_RCC_OscConfig+0x4bc>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800797e:	2b00      	cmp	r3, #0
 8007980:	d118      	bne.n	80079b4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007982:	4b76      	ldr	r3, [pc, #472]	@ (8007b5c <HAL_RCC_OscConfig+0x4bc>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a75      	ldr	r2, [pc, #468]	@ (8007b5c <HAL_RCC_OscConfig+0x4bc>)
 8007988:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800798c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800798e:	f7fb fa97 	bl	8002ec0 <HAL_GetTick>
 8007992:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007994:	e008      	b.n	80079a8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007996:	f7fb fa93 	bl	8002ec0 <HAL_GetTick>
 800799a:	4602      	mov	r2, r0
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	1ad3      	subs	r3, r2, r3
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	d901      	bls.n	80079a8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80079a4:	2303      	movs	r3, #3
 80079a6:	e183      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079a8:	4b6c      	ldr	r3, [pc, #432]	@ (8007b5c <HAL_RCC_OscConfig+0x4bc>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d0f0      	beq.n	8007996 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d108      	bne.n	80079ce <HAL_RCC_OscConfig+0x32e>
 80079bc:	4b66      	ldr	r3, [pc, #408]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 80079be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079c2:	4a65      	ldr	r2, [pc, #404]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 80079c4:	f043 0301 	orr.w	r3, r3, #1
 80079c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80079cc:	e024      	b.n	8007a18 <HAL_RCC_OscConfig+0x378>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	2b05      	cmp	r3, #5
 80079d4:	d110      	bne.n	80079f8 <HAL_RCC_OscConfig+0x358>
 80079d6:	4b60      	ldr	r3, [pc, #384]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 80079d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079dc:	4a5e      	ldr	r2, [pc, #376]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 80079de:	f043 0304 	orr.w	r3, r3, #4
 80079e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80079e6:	4b5c      	ldr	r3, [pc, #368]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 80079e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ec:	4a5a      	ldr	r2, [pc, #360]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 80079ee:	f043 0301 	orr.w	r3, r3, #1
 80079f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80079f6:	e00f      	b.n	8007a18 <HAL_RCC_OscConfig+0x378>
 80079f8:	4b57      	ldr	r3, [pc, #348]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 80079fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079fe:	4a56      	ldr	r2, [pc, #344]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007a00:	f023 0301 	bic.w	r3, r3, #1
 8007a04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a08:	4b53      	ldr	r3, [pc, #332]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a0e:	4a52      	ldr	r2, [pc, #328]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007a10:	f023 0304 	bic.w	r3, r3, #4
 8007a14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d016      	beq.n	8007a4e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a20:	f7fb fa4e 	bl	8002ec0 <HAL_GetTick>
 8007a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a26:	e00a      	b.n	8007a3e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a28:	f7fb fa4a 	bl	8002ec0 <HAL_GetTick>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	1ad3      	subs	r3, r2, r3
 8007a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d901      	bls.n	8007a3e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007a3a:	2303      	movs	r3, #3
 8007a3c:	e138      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a3e:	4b46      	ldr	r3, [pc, #280]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a44:	f003 0302 	and.w	r3, r3, #2
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d0ed      	beq.n	8007a28 <HAL_RCC_OscConfig+0x388>
 8007a4c:	e015      	b.n	8007a7a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a4e:	f7fb fa37 	bl	8002ec0 <HAL_GetTick>
 8007a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007a54:	e00a      	b.n	8007a6c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a56:	f7fb fa33 	bl	8002ec0 <HAL_GetTick>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d901      	bls.n	8007a6c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007a68:	2303      	movs	r3, #3
 8007a6a:	e121      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007a6c:	4b3a      	ldr	r3, [pc, #232]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a72:	f003 0302 	and.w	r3, r3, #2
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d1ed      	bne.n	8007a56 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007a7a:	7ffb      	ldrb	r3, [r7, #31]
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d105      	bne.n	8007a8c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a80:	4b35      	ldr	r3, [pc, #212]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a84:	4a34      	ldr	r2, [pc, #208]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007a86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a8a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f003 0320 	and.w	r3, r3, #32
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d03c      	beq.n	8007b12 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	699b      	ldr	r3, [r3, #24]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d01c      	beq.n	8007ada <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007aa0:	4b2d      	ldr	r3, [pc, #180]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007aa2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007aa6:	4a2c      	ldr	r2, [pc, #176]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007aa8:	f043 0301 	orr.w	r3, r3, #1
 8007aac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ab0:	f7fb fa06 	bl	8002ec0 <HAL_GetTick>
 8007ab4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007ab6:	e008      	b.n	8007aca <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007ab8:	f7fb fa02 	bl	8002ec0 <HAL_GetTick>
 8007abc:	4602      	mov	r2, r0
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	1ad3      	subs	r3, r2, r3
 8007ac2:	2b02      	cmp	r3, #2
 8007ac4:	d901      	bls.n	8007aca <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007ac6:	2303      	movs	r3, #3
 8007ac8:	e0f2      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007aca:	4b23      	ldr	r3, [pc, #140]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007acc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ad0:	f003 0302 	and.w	r3, r3, #2
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d0ef      	beq.n	8007ab8 <HAL_RCC_OscConfig+0x418>
 8007ad8:	e01b      	b.n	8007b12 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007ada:	4b1f      	ldr	r3, [pc, #124]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007adc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ae0:	4a1d      	ldr	r2, [pc, #116]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007ae2:	f023 0301 	bic.w	r3, r3, #1
 8007ae6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007aea:	f7fb f9e9 	bl	8002ec0 <HAL_GetTick>
 8007aee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007af0:	e008      	b.n	8007b04 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007af2:	f7fb f9e5 	bl	8002ec0 <HAL_GetTick>
 8007af6:	4602      	mov	r2, r0
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	1ad3      	subs	r3, r2, r3
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	d901      	bls.n	8007b04 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007b00:	2303      	movs	r3, #3
 8007b02:	e0d5      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007b04:	4b14      	ldr	r3, [pc, #80]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007b06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b0a:	f003 0302 	and.w	r3, r3, #2
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d1ef      	bne.n	8007af2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	69db      	ldr	r3, [r3, #28]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f000 80c9 	beq.w	8007cae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	f003 030c 	and.w	r3, r3, #12
 8007b24:	2b0c      	cmp	r3, #12
 8007b26:	f000 8083 	beq.w	8007c30 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	69db      	ldr	r3, [r3, #28]
 8007b2e:	2b02      	cmp	r3, #2
 8007b30:	d15e      	bne.n	8007bf0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b32:	4b09      	ldr	r3, [pc, #36]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a08      	ldr	r2, [pc, #32]	@ (8007b58 <HAL_RCC_OscConfig+0x4b8>)
 8007b38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007b3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b3e:	f7fb f9bf 	bl	8002ec0 <HAL_GetTick>
 8007b42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b44:	e00c      	b.n	8007b60 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b46:	f7fb f9bb 	bl	8002ec0 <HAL_GetTick>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	1ad3      	subs	r3, r2, r3
 8007b50:	2b02      	cmp	r3, #2
 8007b52:	d905      	bls.n	8007b60 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007b54:	2303      	movs	r3, #3
 8007b56:	e0ab      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
 8007b58:	40021000 	.word	0x40021000
 8007b5c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b60:	4b55      	ldr	r3, [pc, #340]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d1ec      	bne.n	8007b46 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007b6c:	4b52      	ldr	r3, [pc, #328]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007b6e:	68da      	ldr	r2, [r3, #12]
 8007b70:	4b52      	ldr	r3, [pc, #328]	@ (8007cbc <HAL_RCC_OscConfig+0x61c>)
 8007b72:	4013      	ands	r3, r2
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	6a11      	ldr	r1, [r2, #32]
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007b7c:	3a01      	subs	r2, #1
 8007b7e:	0112      	lsls	r2, r2, #4
 8007b80:	4311      	orrs	r1, r2
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007b86:	0212      	lsls	r2, r2, #8
 8007b88:	4311      	orrs	r1, r2
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007b8e:	0852      	lsrs	r2, r2, #1
 8007b90:	3a01      	subs	r2, #1
 8007b92:	0552      	lsls	r2, r2, #21
 8007b94:	4311      	orrs	r1, r2
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007b9a:	0852      	lsrs	r2, r2, #1
 8007b9c:	3a01      	subs	r2, #1
 8007b9e:	0652      	lsls	r2, r2, #25
 8007ba0:	4311      	orrs	r1, r2
 8007ba2:	687a      	ldr	r2, [r7, #4]
 8007ba4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007ba6:	06d2      	lsls	r2, r2, #27
 8007ba8:	430a      	orrs	r2, r1
 8007baa:	4943      	ldr	r1, [pc, #268]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007bac:	4313      	orrs	r3, r2
 8007bae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007bb0:	4b41      	ldr	r3, [pc, #260]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a40      	ldr	r2, [pc, #256]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007bb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007bba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007bbc:	4b3e      	ldr	r3, [pc, #248]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	4a3d      	ldr	r2, [pc, #244]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007bc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007bc6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bc8:	f7fb f97a 	bl	8002ec0 <HAL_GetTick>
 8007bcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007bce:	e008      	b.n	8007be2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bd0:	f7fb f976 	bl	8002ec0 <HAL_GetTick>
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	1ad3      	subs	r3, r2, r3
 8007bda:	2b02      	cmp	r3, #2
 8007bdc:	d901      	bls.n	8007be2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007bde:	2303      	movs	r3, #3
 8007be0:	e066      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007be2:	4b35      	ldr	r3, [pc, #212]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d0f0      	beq.n	8007bd0 <HAL_RCC_OscConfig+0x530>
 8007bee:	e05e      	b.n	8007cae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bf0:	4b31      	ldr	r3, [pc, #196]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a30      	ldr	r2, [pc, #192]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007bf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007bfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bfc:	f7fb f960 	bl	8002ec0 <HAL_GetTick>
 8007c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c02:	e008      	b.n	8007c16 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c04:	f7fb f95c 	bl	8002ec0 <HAL_GetTick>
 8007c08:	4602      	mov	r2, r0
 8007c0a:	693b      	ldr	r3, [r7, #16]
 8007c0c:	1ad3      	subs	r3, r2, r3
 8007c0e:	2b02      	cmp	r3, #2
 8007c10:	d901      	bls.n	8007c16 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007c12:	2303      	movs	r3, #3
 8007c14:	e04c      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c16:	4b28      	ldr	r3, [pc, #160]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1f0      	bne.n	8007c04 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007c22:	4b25      	ldr	r3, [pc, #148]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007c24:	68da      	ldr	r2, [r3, #12]
 8007c26:	4924      	ldr	r1, [pc, #144]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007c28:	4b25      	ldr	r3, [pc, #148]	@ (8007cc0 <HAL_RCC_OscConfig+0x620>)
 8007c2a:	4013      	ands	r3, r2
 8007c2c:	60cb      	str	r3, [r1, #12]
 8007c2e:	e03e      	b.n	8007cae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	69db      	ldr	r3, [r3, #28]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d101      	bne.n	8007c3c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007c38:	2301      	movs	r3, #1
 8007c3a:	e039      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007c3c:	4b1e      	ldr	r3, [pc, #120]	@ (8007cb8 <HAL_RCC_OscConfig+0x618>)
 8007c3e:	68db      	ldr	r3, [r3, #12]
 8007c40:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	f003 0203 	and.w	r2, r3, #3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a1b      	ldr	r3, [r3, #32]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d12c      	bne.n	8007caa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5a:	3b01      	subs	r3, #1
 8007c5c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d123      	bne.n	8007caa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c6c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d11b      	bne.n	8007caa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c7c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d113      	bne.n	8007caa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c8c:	085b      	lsrs	r3, r3, #1
 8007c8e:	3b01      	subs	r3, #1
 8007c90:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d109      	bne.n	8007caa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ca0:	085b      	lsrs	r3, r3, #1
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d001      	beq.n	8007cae <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007caa:	2301      	movs	r3, #1
 8007cac:	e000      	b.n	8007cb0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007cae:	2300      	movs	r3, #0
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3720      	adds	r7, #32
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}
 8007cb8:	40021000 	.word	0x40021000
 8007cbc:	019f800c 	.word	0x019f800c
 8007cc0:	feeefffc 	.word	0xfeeefffc

08007cc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b086      	sub	sp, #24
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d101      	bne.n	8007cdc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	e11e      	b.n	8007f1a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007cdc:	4b91      	ldr	r3, [pc, #580]	@ (8007f24 <HAL_RCC_ClockConfig+0x260>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 030f 	and.w	r3, r3, #15
 8007ce4:	683a      	ldr	r2, [r7, #0]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d910      	bls.n	8007d0c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cea:	4b8e      	ldr	r3, [pc, #568]	@ (8007f24 <HAL_RCC_ClockConfig+0x260>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f023 020f 	bic.w	r2, r3, #15
 8007cf2:	498c      	ldr	r1, [pc, #560]	@ (8007f24 <HAL_RCC_ClockConfig+0x260>)
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cfa:	4b8a      	ldr	r3, [pc, #552]	@ (8007f24 <HAL_RCC_ClockConfig+0x260>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 030f 	and.w	r3, r3, #15
 8007d02:	683a      	ldr	r2, [r7, #0]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d001      	beq.n	8007d0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e106      	b.n	8007f1a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f003 0301 	and.w	r3, r3, #1
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d073      	beq.n	8007e00 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	2b03      	cmp	r3, #3
 8007d1e:	d129      	bne.n	8007d74 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d20:	4b81      	ldr	r3, [pc, #516]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d101      	bne.n	8007d30 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	e0f4      	b.n	8007f1a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007d30:	f000 f9d0 	bl	80080d4 <RCC_GetSysClockFreqFromPLLSource>
 8007d34:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	4a7c      	ldr	r2, [pc, #496]	@ (8007f2c <HAL_RCC_ClockConfig+0x268>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d93f      	bls.n	8007dbe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007d3e:	4b7a      	ldr	r3, [pc, #488]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d009      	beq.n	8007d5e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d033      	beq.n	8007dbe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d12f      	bne.n	8007dbe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007d5e:	4b72      	ldr	r3, [pc, #456]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d66:	4a70      	ldr	r2, [pc, #448]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007d68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d6c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007d6e:	2380      	movs	r3, #128	@ 0x80
 8007d70:	617b      	str	r3, [r7, #20]
 8007d72:	e024      	b.n	8007dbe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	2b02      	cmp	r3, #2
 8007d7a:	d107      	bne.n	8007d8c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007d7c:	4b6a      	ldr	r3, [pc, #424]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d109      	bne.n	8007d9c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e0c6      	b.n	8007f1a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d8c:	4b66      	ldr	r3, [pc, #408]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d101      	bne.n	8007d9c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e0be      	b.n	8007f1a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007d9c:	f000 f8ce 	bl	8007f3c <HAL_RCC_GetSysClockFreq>
 8007da0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	4a61      	ldr	r2, [pc, #388]	@ (8007f2c <HAL_RCC_ClockConfig+0x268>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d909      	bls.n	8007dbe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007daa:	4b5f      	ldr	r3, [pc, #380]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007db2:	4a5d      	ldr	r2, [pc, #372]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007db4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007db8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007dba:	2380      	movs	r3, #128	@ 0x80
 8007dbc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007dbe:	4b5a      	ldr	r3, [pc, #360]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	f023 0203 	bic.w	r2, r3, #3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	4957      	ldr	r1, [pc, #348]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007dd0:	f7fb f876 	bl	8002ec0 <HAL_GetTick>
 8007dd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007dd6:	e00a      	b.n	8007dee <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007dd8:	f7fb f872 	bl	8002ec0 <HAL_GetTick>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	1ad3      	subs	r3, r2, r3
 8007de2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d901      	bls.n	8007dee <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007dea:	2303      	movs	r3, #3
 8007dec:	e095      	b.n	8007f1a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007dee:	4b4e      	ldr	r3, [pc, #312]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007df0:	689b      	ldr	r3, [r3, #8]
 8007df2:	f003 020c 	and.w	r2, r3, #12
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	009b      	lsls	r3, r3, #2
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d1eb      	bne.n	8007dd8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 0302 	and.w	r3, r3, #2
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d023      	beq.n	8007e54 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f003 0304 	and.w	r3, r3, #4
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d005      	beq.n	8007e24 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007e18:	4b43      	ldr	r3, [pc, #268]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	4a42      	ldr	r2, [pc, #264]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007e1e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007e22:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f003 0308 	and.w	r3, r3, #8
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d007      	beq.n	8007e40 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007e30:	4b3d      	ldr	r3, [pc, #244]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007e38:	4a3b      	ldr	r2, [pc, #236]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007e3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007e3e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e40:	4b39      	ldr	r3, [pc, #228]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	4936      	ldr	r1, [pc, #216]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	608b      	str	r3, [r1, #8]
 8007e52:	e008      	b.n	8007e66 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	2b80      	cmp	r3, #128	@ 0x80
 8007e58:	d105      	bne.n	8007e66 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007e5a:	4b33      	ldr	r3, [pc, #204]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	4a32      	ldr	r2, [pc, #200]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007e60:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e64:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007e66:	4b2f      	ldr	r3, [pc, #188]	@ (8007f24 <HAL_RCC_ClockConfig+0x260>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f003 030f 	and.w	r3, r3, #15
 8007e6e:	683a      	ldr	r2, [r7, #0]
 8007e70:	429a      	cmp	r2, r3
 8007e72:	d21d      	bcs.n	8007eb0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e74:	4b2b      	ldr	r3, [pc, #172]	@ (8007f24 <HAL_RCC_ClockConfig+0x260>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f023 020f 	bic.w	r2, r3, #15
 8007e7c:	4929      	ldr	r1, [pc, #164]	@ (8007f24 <HAL_RCC_ClockConfig+0x260>)
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	4313      	orrs	r3, r2
 8007e82:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007e84:	f7fb f81c 	bl	8002ec0 <HAL_GetTick>
 8007e88:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e8a:	e00a      	b.n	8007ea2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e8c:	f7fb f818 	bl	8002ec0 <HAL_GetTick>
 8007e90:	4602      	mov	r2, r0
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	1ad3      	subs	r3, r2, r3
 8007e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d901      	bls.n	8007ea2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e03b      	b.n	8007f1a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ea2:	4b20      	ldr	r3, [pc, #128]	@ (8007f24 <HAL_RCC_ClockConfig+0x260>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 030f 	and.w	r3, r3, #15
 8007eaa:	683a      	ldr	r2, [r7, #0]
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d1ed      	bne.n	8007e8c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f003 0304 	and.w	r3, r3, #4
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d008      	beq.n	8007ece <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	4917      	ldr	r1, [pc, #92]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f003 0308 	and.w	r3, r3, #8
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d009      	beq.n	8007eee <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007eda:	4b13      	ldr	r3, [pc, #76]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	00db      	lsls	r3, r3, #3
 8007ee8:	490f      	ldr	r1, [pc, #60]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007eea:	4313      	orrs	r3, r2
 8007eec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007eee:	f000 f825 	bl	8007f3c <HAL_RCC_GetSysClockFreq>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8007f28 <HAL_RCC_ClockConfig+0x264>)
 8007ef6:	689b      	ldr	r3, [r3, #8]
 8007ef8:	091b      	lsrs	r3, r3, #4
 8007efa:	f003 030f 	and.w	r3, r3, #15
 8007efe:	490c      	ldr	r1, [pc, #48]	@ (8007f30 <HAL_RCC_ClockConfig+0x26c>)
 8007f00:	5ccb      	ldrb	r3, [r1, r3]
 8007f02:	f003 031f 	and.w	r3, r3, #31
 8007f06:	fa22 f303 	lsr.w	r3, r2, r3
 8007f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8007f34 <HAL_RCC_ClockConfig+0x270>)
 8007f0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8007f38 <HAL_RCC_ClockConfig+0x274>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7f9 fd40 	bl	8001998 <HAL_InitTick>
 8007f18:	4603      	mov	r3, r0
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3718      	adds	r7, #24
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
 8007f22:	bf00      	nop
 8007f24:	40022000 	.word	0x40022000
 8007f28:	40021000 	.word	0x40021000
 8007f2c:	04c4b400 	.word	0x04c4b400
 8007f30:	0800cb88 	.word	0x0800cb88
 8007f34:	20000000 	.word	0x20000000
 8007f38:	20000184 	.word	0x20000184

08007f3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b087      	sub	sp, #28
 8007f40:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007f42:	4b2c      	ldr	r3, [pc, #176]	@ (8007ff4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f44:	689b      	ldr	r3, [r3, #8]
 8007f46:	f003 030c 	and.w	r3, r3, #12
 8007f4a:	2b04      	cmp	r3, #4
 8007f4c:	d102      	bne.n	8007f54 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007f4e:	4b2a      	ldr	r3, [pc, #168]	@ (8007ff8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007f50:	613b      	str	r3, [r7, #16]
 8007f52:	e047      	b.n	8007fe4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007f54:	4b27      	ldr	r3, [pc, #156]	@ (8007ff4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	f003 030c 	and.w	r3, r3, #12
 8007f5c:	2b08      	cmp	r3, #8
 8007f5e:	d102      	bne.n	8007f66 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007f60:	4b26      	ldr	r3, [pc, #152]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0xc0>)
 8007f62:	613b      	str	r3, [r7, #16]
 8007f64:	e03e      	b.n	8007fe4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007f66:	4b23      	ldr	r3, [pc, #140]	@ (8007ff4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f68:	689b      	ldr	r3, [r3, #8]
 8007f6a:	f003 030c 	and.w	r3, r3, #12
 8007f6e:	2b0c      	cmp	r3, #12
 8007f70:	d136      	bne.n	8007fe0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007f72:	4b20      	ldr	r3, [pc, #128]	@ (8007ff4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f74:	68db      	ldr	r3, [r3, #12]
 8007f76:	f003 0303 	and.w	r3, r3, #3
 8007f7a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ff4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f7e:	68db      	ldr	r3, [r3, #12]
 8007f80:	091b      	lsrs	r3, r3, #4
 8007f82:	f003 030f 	and.w	r3, r3, #15
 8007f86:	3301      	adds	r3, #1
 8007f88:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2b03      	cmp	r3, #3
 8007f8e:	d10c      	bne.n	8007faa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f90:	4a1a      	ldr	r2, [pc, #104]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0xc0>)
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f98:	4a16      	ldr	r2, [pc, #88]	@ (8007ff4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f9a:	68d2      	ldr	r2, [r2, #12]
 8007f9c:	0a12      	lsrs	r2, r2, #8
 8007f9e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007fa2:	fb02 f303 	mul.w	r3, r2, r3
 8007fa6:	617b      	str	r3, [r7, #20]
      break;
 8007fa8:	e00c      	b.n	8007fc4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007faa:	4a13      	ldr	r2, [pc, #76]	@ (8007ff8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fb2:	4a10      	ldr	r2, [pc, #64]	@ (8007ff4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fb4:	68d2      	ldr	r2, [r2, #12]
 8007fb6:	0a12      	lsrs	r2, r2, #8
 8007fb8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007fbc:	fb02 f303 	mul.w	r3, r2, r3
 8007fc0:	617b      	str	r3, [r7, #20]
      break;
 8007fc2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ff4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fc6:	68db      	ldr	r3, [r3, #12]
 8007fc8:	0e5b      	lsrs	r3, r3, #25
 8007fca:	f003 0303 	and.w	r3, r3, #3
 8007fce:	3301      	adds	r3, #1
 8007fd0:	005b      	lsls	r3, r3, #1
 8007fd2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007fd4:	697a      	ldr	r2, [r7, #20]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fdc:	613b      	str	r3, [r7, #16]
 8007fde:	e001      	b.n	8007fe4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007fe4:	693b      	ldr	r3, [r7, #16]
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	371c      	adds	r7, #28
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	40021000 	.word	0x40021000
 8007ff8:	00f42400 	.word	0x00f42400
 8007ffc:	016e3600 	.word	0x016e3600

08008000 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008000:	b480      	push	{r7}
 8008002:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008004:	4b03      	ldr	r3, [pc, #12]	@ (8008014 <HAL_RCC_GetHCLKFreq+0x14>)
 8008006:	681b      	ldr	r3, [r3, #0]
}
 8008008:	4618      	mov	r0, r3
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
 8008012:	bf00      	nop
 8008014:	20000000 	.word	0x20000000

08008018 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800801c:	f7ff fff0 	bl	8008000 <HAL_RCC_GetHCLKFreq>
 8008020:	4602      	mov	r2, r0
 8008022:	4b06      	ldr	r3, [pc, #24]	@ (800803c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	0a1b      	lsrs	r3, r3, #8
 8008028:	f003 0307 	and.w	r3, r3, #7
 800802c:	4904      	ldr	r1, [pc, #16]	@ (8008040 <HAL_RCC_GetPCLK1Freq+0x28>)
 800802e:	5ccb      	ldrb	r3, [r1, r3]
 8008030:	f003 031f 	and.w	r3, r3, #31
 8008034:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008038:	4618      	mov	r0, r3
 800803a:	bd80      	pop	{r7, pc}
 800803c:	40021000 	.word	0x40021000
 8008040:	0800cb98 	.word	0x0800cb98

08008044 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008048:	f7ff ffda 	bl	8008000 <HAL_RCC_GetHCLKFreq>
 800804c:	4602      	mov	r2, r0
 800804e:	4b06      	ldr	r3, [pc, #24]	@ (8008068 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008050:	689b      	ldr	r3, [r3, #8]
 8008052:	0adb      	lsrs	r3, r3, #11
 8008054:	f003 0307 	and.w	r3, r3, #7
 8008058:	4904      	ldr	r1, [pc, #16]	@ (800806c <HAL_RCC_GetPCLK2Freq+0x28>)
 800805a:	5ccb      	ldrb	r3, [r1, r3]
 800805c:	f003 031f 	and.w	r3, r3, #31
 8008060:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008064:	4618      	mov	r0, r3
 8008066:	bd80      	pop	{r7, pc}
 8008068:	40021000 	.word	0x40021000
 800806c:	0800cb98 	.word	0x0800cb98

08008070 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008070:	b480      	push	{r7}
 8008072:	b083      	sub	sp, #12
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	220f      	movs	r2, #15
 800807e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8008080:	4b12      	ldr	r3, [pc, #72]	@ (80080cc <HAL_RCC_GetClockConfig+0x5c>)
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	f003 0203 	and.w	r2, r3, #3
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800808c:	4b0f      	ldr	r3, [pc, #60]	@ (80080cc <HAL_RCC_GetClockConfig+0x5c>)
 800808e:	689b      	ldr	r3, [r3, #8]
 8008090:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8008098:	4b0c      	ldr	r3, [pc, #48]	@ (80080cc <HAL_RCC_GetClockConfig+0x5c>)
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80080a4:	4b09      	ldr	r3, [pc, #36]	@ (80080cc <HAL_RCC_GetClockConfig+0x5c>)
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	08db      	lsrs	r3, r3, #3
 80080aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80080b2:	4b07      	ldr	r3, [pc, #28]	@ (80080d0 <HAL_RCC_GetClockConfig+0x60>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f003 020f 	and.w	r2, r3, #15
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	601a      	str	r2, [r3, #0]
}
 80080be:	bf00      	nop
 80080c0:	370c      	adds	r7, #12
 80080c2:	46bd      	mov	sp, r7
 80080c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c8:	4770      	bx	lr
 80080ca:	bf00      	nop
 80080cc:	40021000 	.word	0x40021000
 80080d0:	40022000 	.word	0x40022000

080080d4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b087      	sub	sp, #28
 80080d8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80080da:	4b1e      	ldr	r3, [pc, #120]	@ (8008154 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80080dc:	68db      	ldr	r3, [r3, #12]
 80080de:	f003 0303 	and.w	r3, r3, #3
 80080e2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80080e4:	4b1b      	ldr	r3, [pc, #108]	@ (8008154 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80080e6:	68db      	ldr	r3, [r3, #12]
 80080e8:	091b      	lsrs	r3, r3, #4
 80080ea:	f003 030f 	and.w	r3, r3, #15
 80080ee:	3301      	adds	r3, #1
 80080f0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	2b03      	cmp	r3, #3
 80080f6:	d10c      	bne.n	8008112 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80080f8:	4a17      	ldr	r2, [pc, #92]	@ (8008158 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008100:	4a14      	ldr	r2, [pc, #80]	@ (8008154 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008102:	68d2      	ldr	r2, [r2, #12]
 8008104:	0a12      	lsrs	r2, r2, #8
 8008106:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800810a:	fb02 f303 	mul.w	r3, r2, r3
 800810e:	617b      	str	r3, [r7, #20]
    break;
 8008110:	e00c      	b.n	800812c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008112:	4a12      	ldr	r2, [pc, #72]	@ (800815c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	fbb2 f3f3 	udiv	r3, r2, r3
 800811a:	4a0e      	ldr	r2, [pc, #56]	@ (8008154 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800811c:	68d2      	ldr	r2, [r2, #12]
 800811e:	0a12      	lsrs	r2, r2, #8
 8008120:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008124:	fb02 f303 	mul.w	r3, r2, r3
 8008128:	617b      	str	r3, [r7, #20]
    break;
 800812a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800812c:	4b09      	ldr	r3, [pc, #36]	@ (8008154 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800812e:	68db      	ldr	r3, [r3, #12]
 8008130:	0e5b      	lsrs	r3, r3, #25
 8008132:	f003 0303 	and.w	r3, r3, #3
 8008136:	3301      	adds	r3, #1
 8008138:	005b      	lsls	r3, r3, #1
 800813a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800813c:	697a      	ldr	r2, [r7, #20]
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	fbb2 f3f3 	udiv	r3, r2, r3
 8008144:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008146:	687b      	ldr	r3, [r7, #4]
}
 8008148:	4618      	mov	r0, r3
 800814a:	371c      	adds	r7, #28
 800814c:	46bd      	mov	sp, r7
 800814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008152:	4770      	bx	lr
 8008154:	40021000 	.word	0x40021000
 8008158:	016e3600 	.word	0x016e3600
 800815c:	00f42400 	.word	0x00f42400

08008160 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b086      	sub	sp, #24
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008168:	2300      	movs	r3, #0
 800816a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800816c:	2300      	movs	r3, #0
 800816e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008178:	2b00      	cmp	r3, #0
 800817a:	f000 8098 	beq.w	80082ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800817e:	2300      	movs	r3, #0
 8008180:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008182:	4b43      	ldr	r3, [pc, #268]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008186:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800818a:	2b00      	cmp	r3, #0
 800818c:	d10d      	bne.n	80081aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800818e:	4b40      	ldr	r3, [pc, #256]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008192:	4a3f      	ldr	r2, [pc, #252]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008194:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008198:	6593      	str	r3, [r2, #88]	@ 0x58
 800819a:	4b3d      	ldr	r3, [pc, #244]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800819c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800819e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081a2:	60bb      	str	r3, [r7, #8]
 80081a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80081a6:	2301      	movs	r3, #1
 80081a8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081aa:	4b3a      	ldr	r3, [pc, #232]	@ (8008294 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a39      	ldr	r2, [pc, #228]	@ (8008294 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80081b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80081b6:	f7fa fe83 	bl	8002ec0 <HAL_GetTick>
 80081ba:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081bc:	e009      	b.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081be:	f7fa fe7f 	bl	8002ec0 <HAL_GetTick>
 80081c2:	4602      	mov	r2, r0
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	1ad3      	subs	r3, r2, r3
 80081c8:	2b02      	cmp	r3, #2
 80081ca:	d902      	bls.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80081cc:	2303      	movs	r3, #3
 80081ce:	74fb      	strb	r3, [r7, #19]
        break;
 80081d0:	e005      	b.n	80081de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081d2:	4b30      	ldr	r3, [pc, #192]	@ (8008294 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d0ef      	beq.n	80081be <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80081de:	7cfb      	ldrb	r3, [r7, #19]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d159      	bne.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80081e4:	4b2a      	ldr	r3, [pc, #168]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081ee:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d01e      	beq.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081fa:	697a      	ldr	r2, [r7, #20]
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d019      	beq.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008200:	4b23      	ldr	r3, [pc, #140]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800820a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800820c:	4b20      	ldr	r3, [pc, #128]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800820e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008212:	4a1f      	ldr	r2, [pc, #124]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008214:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008218:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800821c:	4b1c      	ldr	r3, [pc, #112]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800821e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008222:	4a1b      	ldr	r2, [pc, #108]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008224:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008228:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800822c:	4a18      	ldr	r2, [pc, #96]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	f003 0301 	and.w	r3, r3, #1
 800823a:	2b00      	cmp	r3, #0
 800823c:	d016      	beq.n	800826c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800823e:	f7fa fe3f 	bl	8002ec0 <HAL_GetTick>
 8008242:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008244:	e00b      	b.n	800825e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008246:	f7fa fe3b 	bl	8002ec0 <HAL_GetTick>
 800824a:	4602      	mov	r2, r0
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	1ad3      	subs	r3, r2, r3
 8008250:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008254:	4293      	cmp	r3, r2
 8008256:	d902      	bls.n	800825e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008258:	2303      	movs	r3, #3
 800825a:	74fb      	strb	r3, [r7, #19]
            break;
 800825c:	e006      	b.n	800826c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800825e:	4b0c      	ldr	r3, [pc, #48]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008264:	f003 0302 	and.w	r3, r3, #2
 8008268:	2b00      	cmp	r3, #0
 800826a:	d0ec      	beq.n	8008246 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800826c:	7cfb      	ldrb	r3, [r7, #19]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d10b      	bne.n	800828a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008272:	4b07      	ldr	r3, [pc, #28]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008274:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008278:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008280:	4903      	ldr	r1, [pc, #12]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008282:	4313      	orrs	r3, r2
 8008284:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008288:	e008      	b.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800828a:	7cfb      	ldrb	r3, [r7, #19]
 800828c:	74bb      	strb	r3, [r7, #18]
 800828e:	e005      	b.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008290:	40021000 	.word	0x40021000
 8008294:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008298:	7cfb      	ldrb	r3, [r7, #19]
 800829a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800829c:	7c7b      	ldrb	r3, [r7, #17]
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d105      	bne.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082a2:	4ba7      	ldr	r3, [pc, #668]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082a6:	4aa6      	ldr	r2, [pc, #664]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80082ac:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f003 0301 	and.w	r3, r3, #1
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d00a      	beq.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80082ba:	4ba1      	ldr	r3, [pc, #644]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082c0:	f023 0203 	bic.w	r2, r3, #3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	499d      	ldr	r1, [pc, #628]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082ca:	4313      	orrs	r3, r2
 80082cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f003 0302 	and.w	r3, r3, #2
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00a      	beq.n	80082f2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80082dc:	4b98      	ldr	r3, [pc, #608]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082e2:	f023 020c 	bic.w	r2, r3, #12
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	689b      	ldr	r3, [r3, #8]
 80082ea:	4995      	ldr	r1, [pc, #596]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082ec:	4313      	orrs	r3, r2
 80082ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f003 0304 	and.w	r3, r3, #4
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00a      	beq.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80082fe:	4b90      	ldr	r3, [pc, #576]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008304:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	498c      	ldr	r1, [pc, #560]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800830e:	4313      	orrs	r3, r2
 8008310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f003 0308 	and.w	r3, r3, #8
 800831c:	2b00      	cmp	r3, #0
 800831e:	d00a      	beq.n	8008336 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008320:	4b87      	ldr	r3, [pc, #540]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008326:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	691b      	ldr	r3, [r3, #16]
 800832e:	4984      	ldr	r1, [pc, #528]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008330:	4313      	orrs	r3, r2
 8008332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f003 0310 	and.w	r3, r3, #16
 800833e:	2b00      	cmp	r3, #0
 8008340:	d00a      	beq.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008342:	4b7f      	ldr	r3, [pc, #508]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008348:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	695b      	ldr	r3, [r3, #20]
 8008350:	497b      	ldr	r1, [pc, #492]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008352:	4313      	orrs	r3, r2
 8008354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f003 0320 	and.w	r3, r3, #32
 8008360:	2b00      	cmp	r3, #0
 8008362:	d00a      	beq.n	800837a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008364:	4b76      	ldr	r3, [pc, #472]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800836a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	699b      	ldr	r3, [r3, #24]
 8008372:	4973      	ldr	r1, [pc, #460]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008374:	4313      	orrs	r3, r2
 8008376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008382:	2b00      	cmp	r3, #0
 8008384:	d00a      	beq.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008386:	4b6e      	ldr	r3, [pc, #440]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800838c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	69db      	ldr	r3, [r3, #28]
 8008394:	496a      	ldr	r1, [pc, #424]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008396:	4313      	orrs	r3, r2
 8008398:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d00a      	beq.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80083a8:	4b65      	ldr	r3, [pc, #404]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ae:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6a1b      	ldr	r3, [r3, #32]
 80083b6:	4962      	ldr	r1, [pc, #392]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083b8:	4313      	orrs	r3, r2
 80083ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d00a      	beq.n	80083e0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80083ca:	4b5d      	ldr	r3, [pc, #372]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083d8:	4959      	ldr	r1, [pc, #356]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083da:	4313      	orrs	r3, r2
 80083dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d00a      	beq.n	8008402 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80083ec:	4b54      	ldr	r3, [pc, #336]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80083f2:	f023 0203 	bic.w	r2, r3, #3
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083fa:	4951      	ldr	r1, [pc, #324]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083fc:	4313      	orrs	r3, r2
 80083fe:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00a      	beq.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800840e:	4b4c      	ldr	r3, [pc, #304]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008414:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800841c:	4948      	ldr	r1, [pc, #288]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800841e:	4313      	orrs	r3, r2
 8008420:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800842c:	2b00      	cmp	r3, #0
 800842e:	d015      	beq.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008430:	4b43      	ldr	r3, [pc, #268]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008436:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800843e:	4940      	ldr	r1, [pc, #256]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008440:	4313      	orrs	r3, r2
 8008442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800844a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800844e:	d105      	bne.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008450:	4b3b      	ldr	r3, [pc, #236]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008452:	68db      	ldr	r3, [r3, #12]
 8008454:	4a3a      	ldr	r2, [pc, #232]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008456:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800845a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008464:	2b00      	cmp	r3, #0
 8008466:	d015      	beq.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008468:	4b35      	ldr	r3, [pc, #212]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800846a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800846e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008476:	4932      	ldr	r1, [pc, #200]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008478:	4313      	orrs	r3, r2
 800847a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008482:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008486:	d105      	bne.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008488:	4b2d      	ldr	r3, [pc, #180]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800848a:	68db      	ldr	r3, [r3, #12]
 800848c:	4a2c      	ldr	r2, [pc, #176]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800848e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008492:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800849c:	2b00      	cmp	r3, #0
 800849e:	d015      	beq.n	80084cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80084a0:	4b27      	ldr	r3, [pc, #156]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084a6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ae:	4924      	ldr	r1, [pc, #144]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084b0:	4313      	orrs	r3, r2
 80084b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80084be:	d105      	bne.n	80084cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084c0:	4b1f      	ldr	r3, [pc, #124]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	4a1e      	ldr	r2, [pc, #120]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084ca:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d015      	beq.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80084d8:	4b19      	ldr	r3, [pc, #100]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084e6:	4916      	ldr	r1, [pc, #88]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084e8:	4313      	orrs	r3, r2
 80084ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084f6:	d105      	bne.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084f8:	4b11      	ldr	r3, [pc, #68]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084fa:	68db      	ldr	r3, [r3, #12]
 80084fc:	4a10      	ldr	r2, [pc, #64]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008502:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800850c:	2b00      	cmp	r3, #0
 800850e:	d019      	beq.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008510:	4b0b      	ldr	r3, [pc, #44]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008516:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800851e:	4908      	ldr	r1, [pc, #32]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008520:	4313      	orrs	r3, r2
 8008522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800852a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800852e:	d109      	bne.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008530:	4b03      	ldr	r3, [pc, #12]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008532:	68db      	ldr	r3, [r3, #12]
 8008534:	4a02      	ldr	r2, [pc, #8]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008536:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800853a:	60d3      	str	r3, [r2, #12]
 800853c:	e002      	b.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800853e:	bf00      	nop
 8008540:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800854c:	2b00      	cmp	r3, #0
 800854e:	d015      	beq.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008550:	4b29      	ldr	r3, [pc, #164]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008556:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800855e:	4926      	ldr	r1, [pc, #152]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008560:	4313      	orrs	r3, r2
 8008562:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800856a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800856e:	d105      	bne.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008570:	4b21      	ldr	r3, [pc, #132]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	4a20      	ldr	r2, [pc, #128]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008576:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800857a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008584:	2b00      	cmp	r3, #0
 8008586:	d015      	beq.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008588:	4b1b      	ldr	r3, [pc, #108]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800858a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800858e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008596:	4918      	ldr	r1, [pc, #96]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008598:	4313      	orrs	r3, r2
 800859a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085a6:	d105      	bne.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80085a8:	4b13      	ldr	r3, [pc, #76]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085aa:	68db      	ldr	r3, [r3, #12]
 80085ac:	4a12      	ldr	r2, [pc, #72]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085b2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d015      	beq.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80085c0:	4b0d      	ldr	r3, [pc, #52]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80085c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085ce:	490a      	ldr	r1, [pc, #40]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085d0:	4313      	orrs	r3, r2
 80085d2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085de:	d105      	bne.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80085e0:	4b05      	ldr	r3, [pc, #20]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	4a04      	ldr	r2, [pc, #16]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085ea:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80085ec:	7cbb      	ldrb	r3, [r7, #18]
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3718      	adds	r7, #24
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}
 80085f6:	bf00      	nop
 80085f8:	40021000 	.word	0x40021000

080085fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d101      	bne.n	800860e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e09d      	b.n	800874a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008612:	2b00      	cmp	r3, #0
 8008614:	d108      	bne.n	8008628 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800861e:	d009      	beq.n	8008634 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2200      	movs	r2, #0
 8008624:	61da      	str	r2, [r3, #28]
 8008626:	e005      	b.n	8008634 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2200      	movs	r2, #0
 800862c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2200      	movs	r2, #0
 8008638:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008640:	b2db      	uxtb	r3, r3
 8008642:	2b00      	cmp	r3, #0
 8008644:	d106      	bne.n	8008654 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f7f9 f936 	bl	80018c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2202      	movs	r2, #2
 8008658:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800866a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	68db      	ldr	r3, [r3, #12]
 8008670:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008674:	d902      	bls.n	800867c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008676:	2300      	movs	r3, #0
 8008678:	60fb      	str	r3, [r7, #12]
 800867a:	e002      	b.n	8008682 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800867c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008680:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	68db      	ldr	r3, [r3, #12]
 8008686:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800868a:	d007      	beq.n	800869c <HAL_SPI_Init+0xa0>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008694:	d002      	beq.n	800869c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80086ac:	431a      	orrs	r2, r3
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	f003 0302 	and.w	r3, r3, #2
 80086b6:	431a      	orrs	r2, r3
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	695b      	ldr	r3, [r3, #20]
 80086bc:	f003 0301 	and.w	r3, r3, #1
 80086c0:	431a      	orrs	r2, r3
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	699b      	ldr	r3, [r3, #24]
 80086c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80086ca:	431a      	orrs	r2, r3
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	69db      	ldr	r3, [r3, #28]
 80086d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80086d4:	431a      	orrs	r2, r3
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6a1b      	ldr	r3, [r3, #32]
 80086da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086de:	ea42 0103 	orr.w	r1, r2, r3
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086e6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	430a      	orrs	r2, r1
 80086f0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	699b      	ldr	r3, [r3, #24]
 80086f6:	0c1b      	lsrs	r3, r3, #16
 80086f8:	f003 0204 	and.w	r2, r3, #4
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008700:	f003 0310 	and.w	r3, r3, #16
 8008704:	431a      	orrs	r2, r3
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800870a:	f003 0308 	and.w	r3, r3, #8
 800870e:	431a      	orrs	r2, r3
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	68db      	ldr	r3, [r3, #12]
 8008714:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008718:	ea42 0103 	orr.w	r1, r2, r3
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	430a      	orrs	r2, r1
 8008728:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	69da      	ldr	r2, [r3, #28]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008738:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2200      	movs	r2, #0
 800873e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2201      	movs	r2, #1
 8008744:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008748:	2300      	movs	r3, #0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3710      	adds	r7, #16
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}

08008752 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008752:	b580      	push	{r7, lr}
 8008754:	b082      	sub	sp, #8
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d101      	bne.n	8008764 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008760:	2301      	movs	r3, #1
 8008762:	e049      	b.n	80087f8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800876a:	b2db      	uxtb	r3, r3
 800876c:	2b00      	cmp	r3, #0
 800876e:	d106      	bne.n	800877e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2200      	movs	r2, #0
 8008774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f7f9 fbcb 	bl	8001f14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2202      	movs	r2, #2
 8008782:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681a      	ldr	r2, [r3, #0]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	3304      	adds	r3, #4
 800878e:	4619      	mov	r1, r3
 8008790:	4610      	mov	r0, r2
 8008792:	f000 fdb9 	bl	8009308 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2201      	movs	r2, #1
 800879a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2201      	movs	r2, #1
 80087a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2201      	movs	r2, #1
 80087aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2201      	movs	r2, #1
 80087b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2201      	movs	r2, #1
 80087ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2201      	movs	r2, #1
 80087c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2201      	movs	r2, #1
 80087ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2201      	movs	r2, #1
 80087d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2201      	movs	r2, #1
 80087da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2201      	movs	r2, #1
 80087e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2201      	movs	r2, #1
 80087ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2201      	movs	r2, #1
 80087f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3708      	adds	r7, #8
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008800:	b480      	push	{r7}
 8008802:	b085      	sub	sp, #20
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800880e:	b2db      	uxtb	r3, r3
 8008810:	2b01      	cmp	r3, #1
 8008812:	d001      	beq.n	8008818 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008814:	2301      	movs	r3, #1
 8008816:	e054      	b.n	80088c2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2202      	movs	r2, #2
 800881c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	68da      	ldr	r2, [r3, #12]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f042 0201 	orr.w	r2, r2, #1
 800882e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a26      	ldr	r2, [pc, #152]	@ (80088d0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d022      	beq.n	8008880 <HAL_TIM_Base_Start_IT+0x80>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008842:	d01d      	beq.n	8008880 <HAL_TIM_Base_Start_IT+0x80>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4a22      	ldr	r2, [pc, #136]	@ (80088d4 <HAL_TIM_Base_Start_IT+0xd4>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d018      	beq.n	8008880 <HAL_TIM_Base_Start_IT+0x80>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a21      	ldr	r2, [pc, #132]	@ (80088d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d013      	beq.n	8008880 <HAL_TIM_Base_Start_IT+0x80>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a1f      	ldr	r2, [pc, #124]	@ (80088dc <HAL_TIM_Base_Start_IT+0xdc>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d00e      	beq.n	8008880 <HAL_TIM_Base_Start_IT+0x80>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	4a1e      	ldr	r2, [pc, #120]	@ (80088e0 <HAL_TIM_Base_Start_IT+0xe0>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d009      	beq.n	8008880 <HAL_TIM_Base_Start_IT+0x80>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a1c      	ldr	r2, [pc, #112]	@ (80088e4 <HAL_TIM_Base_Start_IT+0xe4>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d004      	beq.n	8008880 <HAL_TIM_Base_Start_IT+0x80>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a1b      	ldr	r2, [pc, #108]	@ (80088e8 <HAL_TIM_Base_Start_IT+0xe8>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d115      	bne.n	80088ac <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	689a      	ldr	r2, [r3, #8]
 8008886:	4b19      	ldr	r3, [pc, #100]	@ (80088ec <HAL_TIM_Base_Start_IT+0xec>)
 8008888:	4013      	ands	r3, r2
 800888a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2b06      	cmp	r3, #6
 8008890:	d015      	beq.n	80088be <HAL_TIM_Base_Start_IT+0xbe>
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008898:	d011      	beq.n	80088be <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	681a      	ldr	r2, [r3, #0]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f042 0201 	orr.w	r2, r2, #1
 80088a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088aa:	e008      	b.n	80088be <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	681a      	ldr	r2, [r3, #0]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f042 0201 	orr.w	r2, r2, #1
 80088ba:	601a      	str	r2, [r3, #0]
 80088bc:	e000      	b.n	80088c0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80088c0:	2300      	movs	r3, #0
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3714      	adds	r7, #20
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr
 80088ce:	bf00      	nop
 80088d0:	40012c00 	.word	0x40012c00
 80088d4:	40000400 	.word	0x40000400
 80088d8:	40000800 	.word	0x40000800
 80088dc:	40000c00 	.word	0x40000c00
 80088e0:	40013400 	.word	0x40013400
 80088e4:	40014000 	.word	0x40014000
 80088e8:	40015000 	.word	0x40015000
 80088ec:	00010007 	.word	0x00010007

080088f0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b082      	sub	sp, #8
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d101      	bne.n	8008902 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80088fe:	2301      	movs	r3, #1
 8008900:	e049      	b.n	8008996 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008908:	b2db      	uxtb	r3, r3
 800890a:	2b00      	cmp	r3, #0
 800890c:	d106      	bne.n	800891c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2200      	movs	r2, #0
 8008912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f7f9 fab2 	bl	8001e80 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2202      	movs	r2, #2
 8008920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681a      	ldr	r2, [r3, #0]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	3304      	adds	r3, #4
 800892c:	4619      	mov	r1, r3
 800892e:	4610      	mov	r0, r2
 8008930:	f000 fcea 	bl	8009308 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2201      	movs	r2, #1
 8008938:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2201      	movs	r2, #1
 8008940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2201      	movs	r2, #1
 8008948:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2201      	movs	r2, #1
 8008950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2201      	movs	r2, #1
 8008958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2201      	movs	r2, #1
 8008968:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2201      	movs	r2, #1
 8008978:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2201      	movs	r2, #1
 8008980:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2201      	movs	r2, #1
 8008988:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008994:	2300      	movs	r3, #0
}
 8008996:	4618      	mov	r0, r3
 8008998:	3708      	adds	r7, #8
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}
	...

080089a0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b084      	sub	sp, #16
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089aa:	2300      	movs	r3, #0
 80089ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d104      	bne.n	80089be <HAL_TIM_IC_Start_IT+0x1e>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	e023      	b.n	8008a06 <HAL_TIM_IC_Start_IT+0x66>
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	2b04      	cmp	r3, #4
 80089c2:	d104      	bne.n	80089ce <HAL_TIM_IC_Start_IT+0x2e>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	e01b      	b.n	8008a06 <HAL_TIM_IC_Start_IT+0x66>
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	2b08      	cmp	r3, #8
 80089d2:	d104      	bne.n	80089de <HAL_TIM_IC_Start_IT+0x3e>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	e013      	b.n	8008a06 <HAL_TIM_IC_Start_IT+0x66>
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	2b0c      	cmp	r3, #12
 80089e2:	d104      	bne.n	80089ee <HAL_TIM_IC_Start_IT+0x4e>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	e00b      	b.n	8008a06 <HAL_TIM_IC_Start_IT+0x66>
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	2b10      	cmp	r3, #16
 80089f2:	d104      	bne.n	80089fe <HAL_TIM_IC_Start_IT+0x5e>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80089fa:	b2db      	uxtb	r3, r3
 80089fc:	e003      	b.n	8008a06 <HAL_TIM_IC_Start_IT+0x66>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008a04:	b2db      	uxtb	r3, r3
 8008a06:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d104      	bne.n	8008a18 <HAL_TIM_IC_Start_IT+0x78>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	e013      	b.n	8008a40 <HAL_TIM_IC_Start_IT+0xa0>
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	2b04      	cmp	r3, #4
 8008a1c:	d104      	bne.n	8008a28 <HAL_TIM_IC_Start_IT+0x88>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a24:	b2db      	uxtb	r3, r3
 8008a26:	e00b      	b.n	8008a40 <HAL_TIM_IC_Start_IT+0xa0>
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	2b08      	cmp	r3, #8
 8008a2c:	d104      	bne.n	8008a38 <HAL_TIM_IC_Start_IT+0x98>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	e003      	b.n	8008a40 <HAL_TIM_IC_Start_IT+0xa0>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008a3e:	b2db      	uxtb	r3, r3
 8008a40:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a42:	7bbb      	ldrb	r3, [r7, #14]
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d102      	bne.n	8008a4e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008a48:	7b7b      	ldrb	r3, [r7, #13]
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	d001      	beq.n	8008a52 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	e0e2      	b.n	8008c18 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d104      	bne.n	8008a62 <HAL_TIM_IC_Start_IT+0xc2>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2202      	movs	r2, #2
 8008a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a60:	e023      	b.n	8008aaa <HAL_TIM_IC_Start_IT+0x10a>
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	2b04      	cmp	r3, #4
 8008a66:	d104      	bne.n	8008a72 <HAL_TIM_IC_Start_IT+0xd2>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2202      	movs	r2, #2
 8008a6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a70:	e01b      	b.n	8008aaa <HAL_TIM_IC_Start_IT+0x10a>
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	2b08      	cmp	r3, #8
 8008a76:	d104      	bne.n	8008a82 <HAL_TIM_IC_Start_IT+0xe2>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2202      	movs	r2, #2
 8008a7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a80:	e013      	b.n	8008aaa <HAL_TIM_IC_Start_IT+0x10a>
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	2b0c      	cmp	r3, #12
 8008a86:	d104      	bne.n	8008a92 <HAL_TIM_IC_Start_IT+0xf2>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2202      	movs	r2, #2
 8008a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008a90:	e00b      	b.n	8008aaa <HAL_TIM_IC_Start_IT+0x10a>
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	2b10      	cmp	r3, #16
 8008a96:	d104      	bne.n	8008aa2 <HAL_TIM_IC_Start_IT+0x102>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2202      	movs	r2, #2
 8008a9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008aa0:	e003      	b.n	8008aaa <HAL_TIM_IC_Start_IT+0x10a>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2202      	movs	r2, #2
 8008aa6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d104      	bne.n	8008aba <HAL_TIM_IC_Start_IT+0x11a>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2202      	movs	r2, #2
 8008ab4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ab8:	e013      	b.n	8008ae2 <HAL_TIM_IC_Start_IT+0x142>
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	2b04      	cmp	r3, #4
 8008abe:	d104      	bne.n	8008aca <HAL_TIM_IC_Start_IT+0x12a>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2202      	movs	r2, #2
 8008ac4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ac8:	e00b      	b.n	8008ae2 <HAL_TIM_IC_Start_IT+0x142>
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	2b08      	cmp	r3, #8
 8008ace:	d104      	bne.n	8008ada <HAL_TIM_IC_Start_IT+0x13a>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2202      	movs	r2, #2
 8008ad4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008ad8:	e003      	b.n	8008ae2 <HAL_TIM_IC_Start_IT+0x142>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2202      	movs	r2, #2
 8008ade:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	2b0c      	cmp	r3, #12
 8008ae6:	d841      	bhi.n	8008b6c <HAL_TIM_IC_Start_IT+0x1cc>
 8008ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8008af0 <HAL_TIM_IC_Start_IT+0x150>)
 8008aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aee:	bf00      	nop
 8008af0:	08008b25 	.word	0x08008b25
 8008af4:	08008b6d 	.word	0x08008b6d
 8008af8:	08008b6d 	.word	0x08008b6d
 8008afc:	08008b6d 	.word	0x08008b6d
 8008b00:	08008b37 	.word	0x08008b37
 8008b04:	08008b6d 	.word	0x08008b6d
 8008b08:	08008b6d 	.word	0x08008b6d
 8008b0c:	08008b6d 	.word	0x08008b6d
 8008b10:	08008b49 	.word	0x08008b49
 8008b14:	08008b6d 	.word	0x08008b6d
 8008b18:	08008b6d 	.word	0x08008b6d
 8008b1c:	08008b6d 	.word	0x08008b6d
 8008b20:	08008b5b 	.word	0x08008b5b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68da      	ldr	r2, [r3, #12]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f042 0202 	orr.w	r2, r2, #2
 8008b32:	60da      	str	r2, [r3, #12]
      break;
 8008b34:	e01d      	b.n	8008b72 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68da      	ldr	r2, [r3, #12]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f042 0204 	orr.w	r2, r2, #4
 8008b44:	60da      	str	r2, [r3, #12]
      break;
 8008b46:	e014      	b.n	8008b72 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68da      	ldr	r2, [r3, #12]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f042 0208 	orr.w	r2, r2, #8
 8008b56:	60da      	str	r2, [r3, #12]
      break;
 8008b58:	e00b      	b.n	8008b72 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68da      	ldr	r2, [r3, #12]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f042 0210 	orr.w	r2, r2, #16
 8008b68:	60da      	str	r2, [r3, #12]
      break;
 8008b6a:	e002      	b.n	8008b72 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	73fb      	strb	r3, [r7, #15]
      break;
 8008b70:	bf00      	nop
  }

  if (status == HAL_OK)
 8008b72:	7bfb      	ldrb	r3, [r7, #15]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d14e      	bne.n	8008c16 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2201      	movs	r2, #1
 8008b7e:	6839      	ldr	r1, [r7, #0]
 8008b80:	4618      	mov	r0, r3
 8008b82:	f000 fe3b 	bl	80097fc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a25      	ldr	r2, [pc, #148]	@ (8008c20 <HAL_TIM_IC_Start_IT+0x280>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d022      	beq.n	8008bd6 <HAL_TIM_IC_Start_IT+0x236>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b98:	d01d      	beq.n	8008bd6 <HAL_TIM_IC_Start_IT+0x236>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a21      	ldr	r2, [pc, #132]	@ (8008c24 <HAL_TIM_IC_Start_IT+0x284>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d018      	beq.n	8008bd6 <HAL_TIM_IC_Start_IT+0x236>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a1f      	ldr	r2, [pc, #124]	@ (8008c28 <HAL_TIM_IC_Start_IT+0x288>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d013      	beq.n	8008bd6 <HAL_TIM_IC_Start_IT+0x236>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4a1e      	ldr	r2, [pc, #120]	@ (8008c2c <HAL_TIM_IC_Start_IT+0x28c>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d00e      	beq.n	8008bd6 <HAL_TIM_IC_Start_IT+0x236>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a1c      	ldr	r2, [pc, #112]	@ (8008c30 <HAL_TIM_IC_Start_IT+0x290>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d009      	beq.n	8008bd6 <HAL_TIM_IC_Start_IT+0x236>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	4a1b      	ldr	r2, [pc, #108]	@ (8008c34 <HAL_TIM_IC_Start_IT+0x294>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d004      	beq.n	8008bd6 <HAL_TIM_IC_Start_IT+0x236>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a19      	ldr	r2, [pc, #100]	@ (8008c38 <HAL_TIM_IC_Start_IT+0x298>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d115      	bne.n	8008c02 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	689a      	ldr	r2, [r3, #8]
 8008bdc:	4b17      	ldr	r3, [pc, #92]	@ (8008c3c <HAL_TIM_IC_Start_IT+0x29c>)
 8008bde:	4013      	ands	r3, r2
 8008be0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	2b06      	cmp	r3, #6
 8008be6:	d015      	beq.n	8008c14 <HAL_TIM_IC_Start_IT+0x274>
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bee:	d011      	beq.n	8008c14 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	681a      	ldr	r2, [r3, #0]
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f042 0201 	orr.w	r2, r2, #1
 8008bfe:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c00:	e008      	b.n	8008c14 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	681a      	ldr	r2, [r3, #0]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f042 0201 	orr.w	r2, r2, #1
 8008c10:	601a      	str	r2, [r3, #0]
 8008c12:	e000      	b.n	8008c16 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c14:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3710      	adds	r7, #16
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}
 8008c20:	40012c00 	.word	0x40012c00
 8008c24:	40000400 	.word	0x40000400
 8008c28:	40000800 	.word	0x40000800
 8008c2c:	40000c00 	.word	0x40000c00
 8008c30:	40013400 	.word	0x40013400
 8008c34:	40014000 	.word	0x40014000
 8008c38:	40015000 	.word	0x40015000
 8008c3c:	00010007 	.word	0x00010007

08008c40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b084      	sub	sp, #16
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	68db      	ldr	r3, [r3, #12]
 8008c4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	691b      	ldr	r3, [r3, #16]
 8008c56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	f003 0302 	and.w	r3, r3, #2
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d020      	beq.n	8008ca4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	f003 0302 	and.w	r3, r3, #2
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d01b      	beq.n	8008ca4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f06f 0202 	mvn.w	r2, #2
 8008c74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2201      	movs	r2, #1
 8008c7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	699b      	ldr	r3, [r3, #24]
 8008c82:	f003 0303 	and.w	r3, r3, #3
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d003      	beq.n	8008c92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f7fa f800 	bl	8002c90 <HAL_TIM_IC_CaptureCallback>
 8008c90:	e005      	b.n	8008c9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 fb1a 	bl	80092cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f000 fb21 	bl	80092e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	f003 0304 	and.w	r3, r3, #4
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d020      	beq.n	8008cf0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f003 0304 	and.w	r3, r3, #4
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d01b      	beq.n	8008cf0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f06f 0204 	mvn.w	r2, #4
 8008cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2202      	movs	r2, #2
 8008cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	699b      	ldr	r3, [r3, #24]
 8008cce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d003      	beq.n	8008cde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f7f9 ffda 	bl	8002c90 <HAL_TIM_IC_CaptureCallback>
 8008cdc:	e005      	b.n	8008cea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 faf4 	bl	80092cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 fafb 	bl	80092e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	f003 0308 	and.w	r3, r3, #8
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d020      	beq.n	8008d3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	f003 0308 	and.w	r3, r3, #8
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d01b      	beq.n	8008d3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f06f 0208 	mvn.w	r2, #8
 8008d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2204      	movs	r2, #4
 8008d12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	69db      	ldr	r3, [r3, #28]
 8008d1a:	f003 0303 	and.w	r3, r3, #3
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d003      	beq.n	8008d2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f7f9 ffb4 	bl	8002c90 <HAL_TIM_IC_CaptureCallback>
 8008d28:	e005      	b.n	8008d36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 face 	bl	80092cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f000 fad5 	bl	80092e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	f003 0310 	and.w	r3, r3, #16
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d020      	beq.n	8008d88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	f003 0310 	and.w	r3, r3, #16
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d01b      	beq.n	8008d88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f06f 0210 	mvn.w	r2, #16
 8008d58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2208      	movs	r2, #8
 8008d5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	69db      	ldr	r3, [r3, #28]
 8008d66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d003      	beq.n	8008d76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f7f9 ff8e 	bl	8002c90 <HAL_TIM_IC_CaptureCallback>
 8008d74:	e005      	b.n	8008d82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 faa8 	bl	80092cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 faaf 	bl	80092e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2200      	movs	r2, #0
 8008d86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	f003 0301 	and.w	r3, r3, #1
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d00c      	beq.n	8008dac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f003 0301 	and.w	r3, r3, #1
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d007      	beq.n	8008dac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f06f 0201 	mvn.w	r2, #1
 8008da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f7f8 fd34 	bl	8001814 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d104      	bne.n	8008dc0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d00c      	beq.n	8008dda <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d007      	beq.n	8008dda <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008dd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f000 fdd7 	bl	8009988 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d00c      	beq.n	8008dfe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d007      	beq.n	8008dfe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008df6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 fdcf 	bl	800999c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d00c      	beq.n	8008e22 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d007      	beq.n	8008e22 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008e1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f000 fa69 	bl	80092f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	f003 0320 	and.w	r3, r3, #32
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d00c      	beq.n	8008e46 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f003 0320 	and.w	r3, r3, #32
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d007      	beq.n	8008e46 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f06f 0220 	mvn.w	r2, #32
 8008e3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 fd97 	bl	8009974 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d00c      	beq.n	8008e6a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d007      	beq.n	8008e6a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008e62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f000 fda3 	bl	80099b0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d00c      	beq.n	8008e8e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d007      	beq.n	8008e8e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008e86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 fd9b 	bl	80099c4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d00c      	beq.n	8008eb2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d007      	beq.n	8008eb2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008eaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f000 fd93 	bl	80099d8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d00c      	beq.n	8008ed6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d007      	beq.n	8008ed6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 fd8b 	bl	80099ec <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ed6:	bf00      	nop
 8008ed8:	3710      	adds	r7, #16
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}

08008ede <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008ede:	b580      	push	{r7, lr}
 8008ee0:	b086      	sub	sp, #24
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	60f8      	str	r0, [r7, #12]
 8008ee6:	60b9      	str	r1, [r7, #8]
 8008ee8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008eea:	2300      	movs	r3, #0
 8008eec:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d101      	bne.n	8008efc <HAL_TIM_IC_ConfigChannel+0x1e>
 8008ef8:	2302      	movs	r3, #2
 8008efa:	e088      	b.n	800900e <HAL_TIM_IC_ConfigChannel+0x130>
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	2201      	movs	r2, #1
 8008f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d11b      	bne.n	8008f42 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008f1a:	f000 faa9 	bl	8009470 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	699a      	ldr	r2, [r3, #24]
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f022 020c 	bic.w	r2, r2, #12
 8008f2c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	6999      	ldr	r1, [r3, #24]
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	689a      	ldr	r2, [r3, #8]
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	430a      	orrs	r2, r1
 8008f3e:	619a      	str	r2, [r3, #24]
 8008f40:	e060      	b.n	8009004 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2b04      	cmp	r3, #4
 8008f46:	d11c      	bne.n	8008f82 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008f58:	f000 fb2d 	bl	80095b6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	699a      	ldr	r2, [r3, #24]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008f6a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	6999      	ldr	r1, [r3, #24]
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	689b      	ldr	r3, [r3, #8]
 8008f76:	021a      	lsls	r2, r3, #8
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	430a      	orrs	r2, r1
 8008f7e:	619a      	str	r2, [r3, #24]
 8008f80:	e040      	b.n	8009004 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2b08      	cmp	r3, #8
 8008f86:	d11b      	bne.n	8008fc0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008f98:	f000 fb7a 	bl	8009690 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	69da      	ldr	r2, [r3, #28]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f022 020c 	bic.w	r2, r2, #12
 8008faa:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	69d9      	ldr	r1, [r3, #28]
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	689a      	ldr	r2, [r3, #8]
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	430a      	orrs	r2, r1
 8008fbc:	61da      	str	r2, [r3, #28]
 8008fbe:	e021      	b.n	8009004 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2b0c      	cmp	r3, #12
 8008fc4:	d11c      	bne.n	8009000 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008fd6:	f000 fb97 	bl	8009708 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	69da      	ldr	r2, [r3, #28]
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008fe8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	69d9      	ldr	r1, [r3, #28]
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	689b      	ldr	r3, [r3, #8]
 8008ff4:	021a      	lsls	r2, r3, #8
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	430a      	orrs	r2, r1
 8008ffc:	61da      	str	r2, [r3, #28]
 8008ffe:	e001      	b.n	8009004 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009000:	2301      	movs	r3, #1
 8009002:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800900c:	7dfb      	ldrb	r3, [r7, #23]
}
 800900e:	4618      	mov	r0, r3
 8009010:	3718      	adds	r7, #24
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
	...

08009018 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009022:	2300      	movs	r3, #0
 8009024:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800902c:	2b01      	cmp	r3, #1
 800902e:	d101      	bne.n	8009034 <HAL_TIM_ConfigClockSource+0x1c>
 8009030:	2302      	movs	r3, #2
 8009032:	e0f6      	b.n	8009222 <HAL_TIM_ConfigClockSource+0x20a>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2201      	movs	r2, #1
 8009038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2202      	movs	r2, #2
 8009040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8009052:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009056:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800905e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	68ba      	ldr	r2, [r7, #8]
 8009066:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a6f      	ldr	r2, [pc, #444]	@ (800922c <HAL_TIM_ConfigClockSource+0x214>)
 800906e:	4293      	cmp	r3, r2
 8009070:	f000 80c1 	beq.w	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 8009074:	4a6d      	ldr	r2, [pc, #436]	@ (800922c <HAL_TIM_ConfigClockSource+0x214>)
 8009076:	4293      	cmp	r3, r2
 8009078:	f200 80c6 	bhi.w	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 800907c:	4a6c      	ldr	r2, [pc, #432]	@ (8009230 <HAL_TIM_ConfigClockSource+0x218>)
 800907e:	4293      	cmp	r3, r2
 8009080:	f000 80b9 	beq.w	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 8009084:	4a6a      	ldr	r2, [pc, #424]	@ (8009230 <HAL_TIM_ConfigClockSource+0x218>)
 8009086:	4293      	cmp	r3, r2
 8009088:	f200 80be 	bhi.w	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 800908c:	4a69      	ldr	r2, [pc, #420]	@ (8009234 <HAL_TIM_ConfigClockSource+0x21c>)
 800908e:	4293      	cmp	r3, r2
 8009090:	f000 80b1 	beq.w	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 8009094:	4a67      	ldr	r2, [pc, #412]	@ (8009234 <HAL_TIM_ConfigClockSource+0x21c>)
 8009096:	4293      	cmp	r3, r2
 8009098:	f200 80b6 	bhi.w	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 800909c:	4a66      	ldr	r2, [pc, #408]	@ (8009238 <HAL_TIM_ConfigClockSource+0x220>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	f000 80a9 	beq.w	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 80090a4:	4a64      	ldr	r2, [pc, #400]	@ (8009238 <HAL_TIM_ConfigClockSource+0x220>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	f200 80ae 	bhi.w	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 80090ac:	4a63      	ldr	r2, [pc, #396]	@ (800923c <HAL_TIM_ConfigClockSource+0x224>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	f000 80a1 	beq.w	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 80090b4:	4a61      	ldr	r2, [pc, #388]	@ (800923c <HAL_TIM_ConfigClockSource+0x224>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	f200 80a6 	bhi.w	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 80090bc:	4a60      	ldr	r2, [pc, #384]	@ (8009240 <HAL_TIM_ConfigClockSource+0x228>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	f000 8099 	beq.w	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 80090c4:	4a5e      	ldr	r2, [pc, #376]	@ (8009240 <HAL_TIM_ConfigClockSource+0x228>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	f200 809e 	bhi.w	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 80090cc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80090d0:	f000 8091 	beq.w	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 80090d4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80090d8:	f200 8096 	bhi.w	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 80090dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80090e0:	f000 8089 	beq.w	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 80090e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80090e8:	f200 808e 	bhi.w	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 80090ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090f0:	d03e      	beq.n	8009170 <HAL_TIM_ConfigClockSource+0x158>
 80090f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090f6:	f200 8087 	bhi.w	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 80090fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090fe:	f000 8086 	beq.w	800920e <HAL_TIM_ConfigClockSource+0x1f6>
 8009102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009106:	d87f      	bhi.n	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 8009108:	2b70      	cmp	r3, #112	@ 0x70
 800910a:	d01a      	beq.n	8009142 <HAL_TIM_ConfigClockSource+0x12a>
 800910c:	2b70      	cmp	r3, #112	@ 0x70
 800910e:	d87b      	bhi.n	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 8009110:	2b60      	cmp	r3, #96	@ 0x60
 8009112:	d050      	beq.n	80091b6 <HAL_TIM_ConfigClockSource+0x19e>
 8009114:	2b60      	cmp	r3, #96	@ 0x60
 8009116:	d877      	bhi.n	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 8009118:	2b50      	cmp	r3, #80	@ 0x50
 800911a:	d03c      	beq.n	8009196 <HAL_TIM_ConfigClockSource+0x17e>
 800911c:	2b50      	cmp	r3, #80	@ 0x50
 800911e:	d873      	bhi.n	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 8009120:	2b40      	cmp	r3, #64	@ 0x40
 8009122:	d058      	beq.n	80091d6 <HAL_TIM_ConfigClockSource+0x1be>
 8009124:	2b40      	cmp	r3, #64	@ 0x40
 8009126:	d86f      	bhi.n	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 8009128:	2b30      	cmp	r3, #48	@ 0x30
 800912a:	d064      	beq.n	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 800912c:	2b30      	cmp	r3, #48	@ 0x30
 800912e:	d86b      	bhi.n	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 8009130:	2b20      	cmp	r3, #32
 8009132:	d060      	beq.n	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 8009134:	2b20      	cmp	r3, #32
 8009136:	d867      	bhi.n	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
 8009138:	2b00      	cmp	r3, #0
 800913a:	d05c      	beq.n	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 800913c:	2b10      	cmp	r3, #16
 800913e:	d05a      	beq.n	80091f6 <HAL_TIM_ConfigClockSource+0x1de>
 8009140:	e062      	b.n	8009208 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009152:	f000 fb33 	bl	80097bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009164:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	68ba      	ldr	r2, [r7, #8]
 800916c:	609a      	str	r2, [r3, #8]
      break;
 800916e:	e04f      	b.n	8009210 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009180:	f000 fb1c 	bl	80097bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	689a      	ldr	r2, [r3, #8]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009192:	609a      	str	r2, [r3, #8]
      break;
 8009194:	e03c      	b.n	8009210 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80091a2:	461a      	mov	r2, r3
 80091a4:	f000 f9d8 	bl	8009558 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	2150      	movs	r1, #80	@ 0x50
 80091ae:	4618      	mov	r0, r3
 80091b0:	f000 fae7 	bl	8009782 <TIM_ITRx_SetConfig>
      break;
 80091b4:	e02c      	b.n	8009210 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80091c2:	461a      	mov	r2, r3
 80091c4:	f000 fa34 	bl	8009630 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	2160      	movs	r1, #96	@ 0x60
 80091ce:	4618      	mov	r0, r3
 80091d0:	f000 fad7 	bl	8009782 <TIM_ITRx_SetConfig>
      break;
 80091d4:	e01c      	b.n	8009210 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80091e2:	461a      	mov	r2, r3
 80091e4:	f000 f9b8 	bl	8009558 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	2140      	movs	r1, #64	@ 0x40
 80091ee:	4618      	mov	r0, r3
 80091f0:	f000 fac7 	bl	8009782 <TIM_ITRx_SetConfig>
      break;
 80091f4:	e00c      	b.n	8009210 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4619      	mov	r1, r3
 8009200:	4610      	mov	r0, r2
 8009202:	f000 fabe 	bl	8009782 <TIM_ITRx_SetConfig>
      break;
 8009206:	e003      	b.n	8009210 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8009208:	2301      	movs	r3, #1
 800920a:	73fb      	strb	r3, [r7, #15]
      break;
 800920c:	e000      	b.n	8009210 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800920e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2201      	movs	r2, #1
 8009214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009220:	7bfb      	ldrb	r3, [r7, #15]
}
 8009222:	4618      	mov	r0, r3
 8009224:	3710      	adds	r7, #16
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}
 800922a:	bf00      	nop
 800922c:	00100070 	.word	0x00100070
 8009230:	00100060 	.word	0x00100060
 8009234:	00100050 	.word	0x00100050
 8009238:	00100040 	.word	0x00100040
 800923c:	00100030 	.word	0x00100030
 8009240:	00100020 	.word	0x00100020

08009244 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009244:	b480      	push	{r7}
 8009246:	b085      	sub	sp, #20
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
 800924c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800924e:	2300      	movs	r3, #0
 8009250:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	2b0c      	cmp	r3, #12
 8009256:	d831      	bhi.n	80092bc <HAL_TIM_ReadCapturedValue+0x78>
 8009258:	a201      	add	r2, pc, #4	@ (adr r2, 8009260 <HAL_TIM_ReadCapturedValue+0x1c>)
 800925a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800925e:	bf00      	nop
 8009260:	08009295 	.word	0x08009295
 8009264:	080092bd 	.word	0x080092bd
 8009268:	080092bd 	.word	0x080092bd
 800926c:	080092bd 	.word	0x080092bd
 8009270:	0800929f 	.word	0x0800929f
 8009274:	080092bd 	.word	0x080092bd
 8009278:	080092bd 	.word	0x080092bd
 800927c:	080092bd 	.word	0x080092bd
 8009280:	080092a9 	.word	0x080092a9
 8009284:	080092bd 	.word	0x080092bd
 8009288:	080092bd 	.word	0x080092bd
 800928c:	080092bd 	.word	0x080092bd
 8009290:	080092b3 	.word	0x080092b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800929a:	60fb      	str	r3, [r7, #12]

      break;
 800929c:	e00f      	b.n	80092be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092a4:	60fb      	str	r3, [r7, #12]

      break;
 80092a6:	e00a      	b.n	80092be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092ae:	60fb      	str	r3, [r7, #12]

      break;
 80092b0:	e005      	b.n	80092be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b8:	60fb      	str	r3, [r7, #12]

      break;
 80092ba:	e000      	b.n	80092be <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80092bc:	bf00      	nop
  }

  return tmpreg;
 80092be:	68fb      	ldr	r3, [r7, #12]
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3714      	adds	r7, #20
 80092c4:	46bd      	mov	sp, r7
 80092c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ca:	4770      	bx	lr

080092cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b083      	sub	sp, #12
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80092d4:	bf00      	nop
 80092d6:	370c      	adds	r7, #12
 80092d8:	46bd      	mov	sp, r7
 80092da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092de:	4770      	bx	lr

080092e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b083      	sub	sp, #12
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80092e8:	bf00      	nop
 80092ea:	370c      	adds	r7, #12
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr

080092f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b083      	sub	sp, #12
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80092fc:	bf00      	nop
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009308:	b480      	push	{r7}
 800930a:	b085      	sub	sp, #20
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	4a4c      	ldr	r2, [pc, #304]	@ (800944c <TIM_Base_SetConfig+0x144>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d017      	beq.n	8009350 <TIM_Base_SetConfig+0x48>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009326:	d013      	beq.n	8009350 <TIM_Base_SetConfig+0x48>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	4a49      	ldr	r2, [pc, #292]	@ (8009450 <TIM_Base_SetConfig+0x148>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d00f      	beq.n	8009350 <TIM_Base_SetConfig+0x48>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	4a48      	ldr	r2, [pc, #288]	@ (8009454 <TIM_Base_SetConfig+0x14c>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d00b      	beq.n	8009350 <TIM_Base_SetConfig+0x48>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	4a47      	ldr	r2, [pc, #284]	@ (8009458 <TIM_Base_SetConfig+0x150>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d007      	beq.n	8009350 <TIM_Base_SetConfig+0x48>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	4a46      	ldr	r2, [pc, #280]	@ (800945c <TIM_Base_SetConfig+0x154>)
 8009344:	4293      	cmp	r3, r2
 8009346:	d003      	beq.n	8009350 <TIM_Base_SetConfig+0x48>
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	4a45      	ldr	r2, [pc, #276]	@ (8009460 <TIM_Base_SetConfig+0x158>)
 800934c:	4293      	cmp	r3, r2
 800934e:	d108      	bne.n	8009362 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009356:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	68fa      	ldr	r2, [r7, #12]
 800935e:	4313      	orrs	r3, r2
 8009360:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	4a39      	ldr	r2, [pc, #228]	@ (800944c <TIM_Base_SetConfig+0x144>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d023      	beq.n	80093b2 <TIM_Base_SetConfig+0xaa>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009370:	d01f      	beq.n	80093b2 <TIM_Base_SetConfig+0xaa>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	4a36      	ldr	r2, [pc, #216]	@ (8009450 <TIM_Base_SetConfig+0x148>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d01b      	beq.n	80093b2 <TIM_Base_SetConfig+0xaa>
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	4a35      	ldr	r2, [pc, #212]	@ (8009454 <TIM_Base_SetConfig+0x14c>)
 800937e:	4293      	cmp	r3, r2
 8009380:	d017      	beq.n	80093b2 <TIM_Base_SetConfig+0xaa>
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	4a34      	ldr	r2, [pc, #208]	@ (8009458 <TIM_Base_SetConfig+0x150>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d013      	beq.n	80093b2 <TIM_Base_SetConfig+0xaa>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	4a33      	ldr	r2, [pc, #204]	@ (800945c <TIM_Base_SetConfig+0x154>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d00f      	beq.n	80093b2 <TIM_Base_SetConfig+0xaa>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	4a33      	ldr	r2, [pc, #204]	@ (8009464 <TIM_Base_SetConfig+0x15c>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d00b      	beq.n	80093b2 <TIM_Base_SetConfig+0xaa>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	4a32      	ldr	r2, [pc, #200]	@ (8009468 <TIM_Base_SetConfig+0x160>)
 800939e:	4293      	cmp	r3, r2
 80093a0:	d007      	beq.n	80093b2 <TIM_Base_SetConfig+0xaa>
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	4a31      	ldr	r2, [pc, #196]	@ (800946c <TIM_Base_SetConfig+0x164>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d003      	beq.n	80093b2 <TIM_Base_SetConfig+0xaa>
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	4a2c      	ldr	r2, [pc, #176]	@ (8009460 <TIM_Base_SetConfig+0x158>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d108      	bne.n	80093c4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80093b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	68db      	ldr	r3, [r3, #12]
 80093be:	68fa      	ldr	r2, [r7, #12]
 80093c0:	4313      	orrs	r3, r2
 80093c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	695b      	ldr	r3, [r3, #20]
 80093ce:	4313      	orrs	r3, r2
 80093d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	689a      	ldr	r2, [r3, #8]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	4a18      	ldr	r2, [pc, #96]	@ (800944c <TIM_Base_SetConfig+0x144>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d013      	beq.n	8009418 <TIM_Base_SetConfig+0x110>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	4a1a      	ldr	r2, [pc, #104]	@ (800945c <TIM_Base_SetConfig+0x154>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d00f      	beq.n	8009418 <TIM_Base_SetConfig+0x110>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	4a1a      	ldr	r2, [pc, #104]	@ (8009464 <TIM_Base_SetConfig+0x15c>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d00b      	beq.n	8009418 <TIM_Base_SetConfig+0x110>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	4a19      	ldr	r2, [pc, #100]	@ (8009468 <TIM_Base_SetConfig+0x160>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d007      	beq.n	8009418 <TIM_Base_SetConfig+0x110>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	4a18      	ldr	r2, [pc, #96]	@ (800946c <TIM_Base_SetConfig+0x164>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d003      	beq.n	8009418 <TIM_Base_SetConfig+0x110>
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	4a13      	ldr	r2, [pc, #76]	@ (8009460 <TIM_Base_SetConfig+0x158>)
 8009414:	4293      	cmp	r3, r2
 8009416:	d103      	bne.n	8009420 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	691a      	ldr	r2, [r3, #16]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2201      	movs	r2, #1
 8009424:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	691b      	ldr	r3, [r3, #16]
 800942a:	f003 0301 	and.w	r3, r3, #1
 800942e:	2b01      	cmp	r3, #1
 8009430:	d105      	bne.n	800943e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	691b      	ldr	r3, [r3, #16]
 8009436:	f023 0201 	bic.w	r2, r3, #1
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	611a      	str	r2, [r3, #16]
  }
}
 800943e:	bf00      	nop
 8009440:	3714      	adds	r7, #20
 8009442:	46bd      	mov	sp, r7
 8009444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009448:	4770      	bx	lr
 800944a:	bf00      	nop
 800944c:	40012c00 	.word	0x40012c00
 8009450:	40000400 	.word	0x40000400
 8009454:	40000800 	.word	0x40000800
 8009458:	40000c00 	.word	0x40000c00
 800945c:	40013400 	.word	0x40013400
 8009460:	40015000 	.word	0x40015000
 8009464:	40014000 	.word	0x40014000
 8009468:	40014400 	.word	0x40014400
 800946c:	40014800 	.word	0x40014800

08009470 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009470:	b480      	push	{r7}
 8009472:	b087      	sub	sp, #28
 8009474:	af00      	add	r7, sp, #0
 8009476:	60f8      	str	r0, [r7, #12]
 8009478:	60b9      	str	r1, [r7, #8]
 800947a:	607a      	str	r2, [r7, #4]
 800947c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	6a1b      	ldr	r3, [r3, #32]
 8009482:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6a1b      	ldr	r3, [r3, #32]
 8009488:	f023 0201 	bic.w	r2, r3, #1
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	699b      	ldr	r3, [r3, #24]
 8009494:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	4a28      	ldr	r2, [pc, #160]	@ (800953c <TIM_TI1_SetConfig+0xcc>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d01b      	beq.n	80094d6 <TIM_TI1_SetConfig+0x66>
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094a4:	d017      	beq.n	80094d6 <TIM_TI1_SetConfig+0x66>
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	4a25      	ldr	r2, [pc, #148]	@ (8009540 <TIM_TI1_SetConfig+0xd0>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d013      	beq.n	80094d6 <TIM_TI1_SetConfig+0x66>
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	4a24      	ldr	r2, [pc, #144]	@ (8009544 <TIM_TI1_SetConfig+0xd4>)
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d00f      	beq.n	80094d6 <TIM_TI1_SetConfig+0x66>
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	4a23      	ldr	r2, [pc, #140]	@ (8009548 <TIM_TI1_SetConfig+0xd8>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d00b      	beq.n	80094d6 <TIM_TI1_SetConfig+0x66>
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	4a22      	ldr	r2, [pc, #136]	@ (800954c <TIM_TI1_SetConfig+0xdc>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d007      	beq.n	80094d6 <TIM_TI1_SetConfig+0x66>
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	4a21      	ldr	r2, [pc, #132]	@ (8009550 <TIM_TI1_SetConfig+0xe0>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d003      	beq.n	80094d6 <TIM_TI1_SetConfig+0x66>
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	4a20      	ldr	r2, [pc, #128]	@ (8009554 <TIM_TI1_SetConfig+0xe4>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d101      	bne.n	80094da <TIM_TI1_SetConfig+0x6a>
 80094d6:	2301      	movs	r3, #1
 80094d8:	e000      	b.n	80094dc <TIM_TI1_SetConfig+0x6c>
 80094da:	2300      	movs	r3, #0
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d008      	beq.n	80094f2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80094e0:	697b      	ldr	r3, [r7, #20]
 80094e2:	f023 0303 	bic.w	r3, r3, #3
 80094e6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80094e8:	697a      	ldr	r2, [r7, #20]
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	4313      	orrs	r3, r2
 80094ee:	617b      	str	r3, [r7, #20]
 80094f0:	e003      	b.n	80094fa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	f043 0301 	orr.w	r3, r3, #1
 80094f8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009500:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	011b      	lsls	r3, r3, #4
 8009506:	b2db      	uxtb	r3, r3
 8009508:	697a      	ldr	r2, [r7, #20]
 800950a:	4313      	orrs	r3, r2
 800950c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	f023 030a 	bic.w	r3, r3, #10
 8009514:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	f003 030a 	and.w	r3, r3, #10
 800951c:	693a      	ldr	r2, [r7, #16]
 800951e:	4313      	orrs	r3, r2
 8009520:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	697a      	ldr	r2, [r7, #20]
 8009526:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	693a      	ldr	r2, [r7, #16]
 800952c:	621a      	str	r2, [r3, #32]
}
 800952e:	bf00      	nop
 8009530:	371c      	adds	r7, #28
 8009532:	46bd      	mov	sp, r7
 8009534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009538:	4770      	bx	lr
 800953a:	bf00      	nop
 800953c:	40012c00 	.word	0x40012c00
 8009540:	40000400 	.word	0x40000400
 8009544:	40000800 	.word	0x40000800
 8009548:	40000c00 	.word	0x40000c00
 800954c:	40013400 	.word	0x40013400
 8009550:	40014000 	.word	0x40014000
 8009554:	40015000 	.word	0x40015000

08009558 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009558:	b480      	push	{r7}
 800955a:	b087      	sub	sp, #28
 800955c:	af00      	add	r7, sp, #0
 800955e:	60f8      	str	r0, [r7, #12]
 8009560:	60b9      	str	r1, [r7, #8]
 8009562:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6a1b      	ldr	r3, [r3, #32]
 8009568:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	6a1b      	ldr	r3, [r3, #32]
 800956e:	f023 0201 	bic.w	r2, r3, #1
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	699b      	ldr	r3, [r3, #24]
 800957a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009582:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	011b      	lsls	r3, r3, #4
 8009588:	693a      	ldr	r2, [r7, #16]
 800958a:	4313      	orrs	r3, r2
 800958c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	f023 030a 	bic.w	r3, r3, #10
 8009594:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009596:	697a      	ldr	r2, [r7, #20]
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	4313      	orrs	r3, r2
 800959c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	693a      	ldr	r2, [r7, #16]
 80095a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	697a      	ldr	r2, [r7, #20]
 80095a8:	621a      	str	r2, [r3, #32]
}
 80095aa:	bf00      	nop
 80095ac:	371c      	adds	r7, #28
 80095ae:	46bd      	mov	sp, r7
 80095b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b4:	4770      	bx	lr

080095b6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80095b6:	b480      	push	{r7}
 80095b8:	b087      	sub	sp, #28
 80095ba:	af00      	add	r7, sp, #0
 80095bc:	60f8      	str	r0, [r7, #12]
 80095be:	60b9      	str	r1, [r7, #8]
 80095c0:	607a      	str	r2, [r7, #4]
 80095c2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6a1b      	ldr	r3, [r3, #32]
 80095c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6a1b      	ldr	r3, [r3, #32]
 80095ce:	f023 0210 	bic.w	r2, r3, #16
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	699b      	ldr	r3, [r3, #24]
 80095da:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80095e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	021b      	lsls	r3, r3, #8
 80095e8:	693a      	ldr	r2, [r7, #16]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80095f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	031b      	lsls	r3, r3, #12
 80095fa:	b29b      	uxth	r3, r3
 80095fc:	693a      	ldr	r2, [r7, #16]
 80095fe:	4313      	orrs	r3, r2
 8009600:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009608:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	011b      	lsls	r3, r3, #4
 800960e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009612:	697a      	ldr	r2, [r7, #20]
 8009614:	4313      	orrs	r3, r2
 8009616:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	693a      	ldr	r2, [r7, #16]
 800961c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	697a      	ldr	r2, [r7, #20]
 8009622:	621a      	str	r2, [r3, #32]
}
 8009624:	bf00      	nop
 8009626:	371c      	adds	r7, #28
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr

08009630 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009630:	b480      	push	{r7}
 8009632:	b087      	sub	sp, #28
 8009634:	af00      	add	r7, sp, #0
 8009636:	60f8      	str	r0, [r7, #12]
 8009638:	60b9      	str	r1, [r7, #8]
 800963a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	6a1b      	ldr	r3, [r3, #32]
 8009640:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	6a1b      	ldr	r3, [r3, #32]
 8009646:	f023 0210 	bic.w	r2, r3, #16
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	699b      	ldr	r3, [r3, #24]
 8009652:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800965a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	031b      	lsls	r3, r3, #12
 8009660:	693a      	ldr	r2, [r7, #16]
 8009662:	4313      	orrs	r3, r2
 8009664:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800966c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	011b      	lsls	r3, r3, #4
 8009672:	697a      	ldr	r2, [r7, #20]
 8009674:	4313      	orrs	r3, r2
 8009676:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	693a      	ldr	r2, [r7, #16]
 800967c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	697a      	ldr	r2, [r7, #20]
 8009682:	621a      	str	r2, [r3, #32]
}
 8009684:	bf00      	nop
 8009686:	371c      	adds	r7, #28
 8009688:	46bd      	mov	sp, r7
 800968a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968e:	4770      	bx	lr

08009690 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009690:	b480      	push	{r7}
 8009692:	b087      	sub	sp, #28
 8009694:	af00      	add	r7, sp, #0
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	60b9      	str	r1, [r7, #8]
 800969a:	607a      	str	r2, [r7, #4]
 800969c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	6a1b      	ldr	r3, [r3, #32]
 80096a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	6a1b      	ldr	r3, [r3, #32]
 80096a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	69db      	ldr	r3, [r3, #28]
 80096b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	f023 0303 	bic.w	r3, r3, #3
 80096bc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80096be:	693a      	ldr	r2, [r7, #16]
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	4313      	orrs	r3, r2
 80096c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80096cc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	011b      	lsls	r3, r3, #4
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	693a      	ldr	r2, [r7, #16]
 80096d6:	4313      	orrs	r3, r2
 80096d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80096e0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	021b      	lsls	r3, r3, #8
 80096e6:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80096ea:	697a      	ldr	r2, [r7, #20]
 80096ec:	4313      	orrs	r3, r2
 80096ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	693a      	ldr	r2, [r7, #16]
 80096f4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	697a      	ldr	r2, [r7, #20]
 80096fa:	621a      	str	r2, [r3, #32]
}
 80096fc:	bf00      	nop
 80096fe:	371c      	adds	r7, #28
 8009700:	46bd      	mov	sp, r7
 8009702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009706:	4770      	bx	lr

08009708 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009708:	b480      	push	{r7}
 800970a:	b087      	sub	sp, #28
 800970c:	af00      	add	r7, sp, #0
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	607a      	str	r2, [r7, #4]
 8009714:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6a1b      	ldr	r3, [r3, #32]
 800971a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	6a1b      	ldr	r3, [r3, #32]
 8009720:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	69db      	ldr	r3, [r3, #28]
 800972c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800972e:	693b      	ldr	r3, [r7, #16]
 8009730:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009734:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	021b      	lsls	r3, r3, #8
 800973a:	693a      	ldr	r2, [r7, #16]
 800973c:	4313      	orrs	r3, r2
 800973e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009746:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	031b      	lsls	r3, r3, #12
 800974c:	b29b      	uxth	r3, r3
 800974e:	693a      	ldr	r2, [r7, #16]
 8009750:	4313      	orrs	r3, r2
 8009752:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800975a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	031b      	lsls	r3, r3, #12
 8009760:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8009764:	697a      	ldr	r2, [r7, #20]
 8009766:	4313      	orrs	r3, r2
 8009768:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	693a      	ldr	r2, [r7, #16]
 800976e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	697a      	ldr	r2, [r7, #20]
 8009774:	621a      	str	r2, [r3, #32]
}
 8009776:	bf00      	nop
 8009778:	371c      	adds	r7, #28
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr

08009782 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009782:	b480      	push	{r7}
 8009784:	b085      	sub	sp, #20
 8009786:	af00      	add	r7, sp, #0
 8009788:	6078      	str	r0, [r7, #4]
 800978a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009798:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800979c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800979e:	683a      	ldr	r2, [r7, #0]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	4313      	orrs	r3, r2
 80097a4:	f043 0307 	orr.w	r3, r3, #7
 80097a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	68fa      	ldr	r2, [r7, #12]
 80097ae:	609a      	str	r2, [r3, #8]
}
 80097b0:	bf00      	nop
 80097b2:	3714      	adds	r7, #20
 80097b4:	46bd      	mov	sp, r7
 80097b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ba:	4770      	bx	lr

080097bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80097bc:	b480      	push	{r7}
 80097be:	b087      	sub	sp, #28
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	60f8      	str	r0, [r7, #12]
 80097c4:	60b9      	str	r1, [r7, #8]
 80097c6:	607a      	str	r2, [r7, #4]
 80097c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	689b      	ldr	r3, [r3, #8]
 80097ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80097d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	021a      	lsls	r2, r3, #8
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	431a      	orrs	r2, r3
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	4313      	orrs	r3, r2
 80097e4:	697a      	ldr	r2, [r7, #20]
 80097e6:	4313      	orrs	r3, r2
 80097e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	697a      	ldr	r2, [r7, #20]
 80097ee:	609a      	str	r2, [r3, #8]
}
 80097f0:	bf00      	nop
 80097f2:	371c      	adds	r7, #28
 80097f4:	46bd      	mov	sp, r7
 80097f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fa:	4770      	bx	lr

080097fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80097fc:	b480      	push	{r7}
 80097fe:	b087      	sub	sp, #28
 8009800:	af00      	add	r7, sp, #0
 8009802:	60f8      	str	r0, [r7, #12]
 8009804:	60b9      	str	r1, [r7, #8]
 8009806:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	f003 031f 	and.w	r3, r3, #31
 800980e:	2201      	movs	r2, #1
 8009810:	fa02 f303 	lsl.w	r3, r2, r3
 8009814:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	6a1a      	ldr	r2, [r3, #32]
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	43db      	mvns	r3, r3
 800981e:	401a      	ands	r2, r3
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6a1a      	ldr	r2, [r3, #32]
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	f003 031f 	and.w	r3, r3, #31
 800982e:	6879      	ldr	r1, [r7, #4]
 8009830:	fa01 f303 	lsl.w	r3, r1, r3
 8009834:	431a      	orrs	r2, r3
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	621a      	str	r2, [r3, #32]
}
 800983a:	bf00      	nop
 800983c:	371c      	adds	r7, #28
 800983e:	46bd      	mov	sp, r7
 8009840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009844:	4770      	bx	lr
	...

08009848 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009848:	b480      	push	{r7}
 800984a:	b085      	sub	sp, #20
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009858:	2b01      	cmp	r3, #1
 800985a:	d101      	bne.n	8009860 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800985c:	2302      	movs	r3, #2
 800985e:	e074      	b.n	800994a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2201      	movs	r2, #1
 8009864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2202      	movs	r2, #2
 800986c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	685b      	ldr	r3, [r3, #4]
 8009876:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	689b      	ldr	r3, [r3, #8]
 800987e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4a34      	ldr	r2, [pc, #208]	@ (8009958 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d009      	beq.n	800989e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4a33      	ldr	r2, [pc, #204]	@ (800995c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d004      	beq.n	800989e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4a31      	ldr	r2, [pc, #196]	@ (8009960 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d108      	bne.n	80098b0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80098a4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	68fa      	ldr	r2, [r7, #12]
 80098ac:	4313      	orrs	r3, r2
 80098ae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80098b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	68fa      	ldr	r2, [r7, #12]
 80098c2:	4313      	orrs	r3, r2
 80098c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	68fa      	ldr	r2, [r7, #12]
 80098cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4a21      	ldr	r2, [pc, #132]	@ (8009958 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d022      	beq.n	800991e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098e0:	d01d      	beq.n	800991e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a1f      	ldr	r2, [pc, #124]	@ (8009964 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d018      	beq.n	800991e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a1d      	ldr	r2, [pc, #116]	@ (8009968 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d013      	beq.n	800991e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	4a1c      	ldr	r2, [pc, #112]	@ (800996c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d00e      	beq.n	800991e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a15      	ldr	r2, [pc, #84]	@ (800995c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d009      	beq.n	800991e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4a18      	ldr	r2, [pc, #96]	@ (8009970 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d004      	beq.n	800991e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a11      	ldr	r2, [pc, #68]	@ (8009960 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d10c      	bne.n	8009938 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009924:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	689b      	ldr	r3, [r3, #8]
 800992a:	68ba      	ldr	r2, [r7, #8]
 800992c:	4313      	orrs	r3, r2
 800992e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	68ba      	ldr	r2, [r7, #8]
 8009936:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2201      	movs	r2, #1
 800993c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2200      	movs	r2, #0
 8009944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009948:	2300      	movs	r3, #0
}
 800994a:	4618      	mov	r0, r3
 800994c:	3714      	adds	r7, #20
 800994e:	46bd      	mov	sp, r7
 8009950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009954:	4770      	bx	lr
 8009956:	bf00      	nop
 8009958:	40012c00 	.word	0x40012c00
 800995c:	40013400 	.word	0x40013400
 8009960:	40015000 	.word	0x40015000
 8009964:	40000400 	.word	0x40000400
 8009968:	40000800 	.word	0x40000800
 800996c:	40000c00 	.word	0x40000c00
 8009970:	40014000 	.word	0x40014000

08009974 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009974:	b480      	push	{r7}
 8009976:	b083      	sub	sp, #12
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800997c:	bf00      	nop
 800997e:	370c      	adds	r7, #12
 8009980:	46bd      	mov	sp, r7
 8009982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009986:	4770      	bx	lr

08009988 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009988:	b480      	push	{r7}
 800998a:	b083      	sub	sp, #12
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009990:	bf00      	nop
 8009992:	370c      	adds	r7, #12
 8009994:	46bd      	mov	sp, r7
 8009996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999a:	4770      	bx	lr

0800999c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800999c:	b480      	push	{r7}
 800999e:	b083      	sub	sp, #12
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80099a4:	bf00      	nop
 80099a6:	370c      	adds	r7, #12
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr

080099b0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80099b8:	bf00      	nop
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr

080099c4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80099cc:	bf00      	nop
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr

080099d8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80099e0:	bf00      	nop
 80099e2:	370c      	adds	r7, #12
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b083      	sub	sp, #12
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80099f4:	bf00      	nop
 80099f6:	370c      	adds	r7, #12
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr

08009a00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b082      	sub	sp, #8
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d101      	bne.n	8009a12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a0e:	2301      	movs	r3, #1
 8009a10:	e042      	b.n	8009a98 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d106      	bne.n	8009a2a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f7f8 fb39 	bl	800209c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2224      	movs	r2, #36	@ 0x24
 8009a2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	681a      	ldr	r2, [r3, #0]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f022 0201 	bic.w	r2, r2, #1
 8009a40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d002      	beq.n	8009a50 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 fb24 	bl	800a098 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f000 f825 	bl	8009aa0 <UART_SetConfig>
 8009a56:	4603      	mov	r3, r0
 8009a58:	2b01      	cmp	r3, #1
 8009a5a:	d101      	bne.n	8009a60 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	e01b      	b.n	8009a98 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	685a      	ldr	r2, [r3, #4]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	689a      	ldr	r2, [r3, #8]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	681a      	ldr	r2, [r3, #0]
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f042 0201 	orr.w	r2, r2, #1
 8009a8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f000 fba3 	bl	800a1dc <UART_CheckIdleState>
 8009a96:	4603      	mov	r3, r0
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3708      	adds	r7, #8
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009aa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009aa4:	b08c      	sub	sp, #48	@ 0x30
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009ab0:	697b      	ldr	r3, [r7, #20]
 8009ab2:	689a      	ldr	r2, [r3, #8]
 8009ab4:	697b      	ldr	r3, [r7, #20]
 8009ab6:	691b      	ldr	r3, [r3, #16]
 8009ab8:	431a      	orrs	r2, r3
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	695b      	ldr	r3, [r3, #20]
 8009abe:	431a      	orrs	r2, r3
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	69db      	ldr	r3, [r3, #28]
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ac8:	697b      	ldr	r3, [r7, #20]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	681a      	ldr	r2, [r3, #0]
 8009ace:	4baa      	ldr	r3, [pc, #680]	@ (8009d78 <UART_SetConfig+0x2d8>)
 8009ad0:	4013      	ands	r3, r2
 8009ad2:	697a      	ldr	r2, [r7, #20]
 8009ad4:	6812      	ldr	r2, [r2, #0]
 8009ad6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ad8:	430b      	orrs	r3, r1
 8009ada:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	68da      	ldr	r2, [r3, #12]
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	430a      	orrs	r2, r1
 8009af0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	699b      	ldr	r3, [r3, #24]
 8009af6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4a9f      	ldr	r2, [pc, #636]	@ (8009d7c <UART_SetConfig+0x2dc>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d004      	beq.n	8009b0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	6a1b      	ldr	r3, [r3, #32]
 8009b06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b08:	4313      	orrs	r3, r2
 8009b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	689b      	ldr	r3, [r3, #8]
 8009b12:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009b16:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009b1a:	697a      	ldr	r2, [r7, #20]
 8009b1c:	6812      	ldr	r2, [r2, #0]
 8009b1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b20:	430b      	orrs	r3, r1
 8009b22:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b2a:	f023 010f 	bic.w	r1, r3, #15
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	430a      	orrs	r2, r1
 8009b38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a90      	ldr	r2, [pc, #576]	@ (8009d80 <UART_SetConfig+0x2e0>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d125      	bne.n	8009b90 <UART_SetConfig+0xf0>
 8009b44:	4b8f      	ldr	r3, [pc, #572]	@ (8009d84 <UART_SetConfig+0x2e4>)
 8009b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b4a:	f003 0303 	and.w	r3, r3, #3
 8009b4e:	2b03      	cmp	r3, #3
 8009b50:	d81a      	bhi.n	8009b88 <UART_SetConfig+0xe8>
 8009b52:	a201      	add	r2, pc, #4	@ (adr r2, 8009b58 <UART_SetConfig+0xb8>)
 8009b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b58:	08009b69 	.word	0x08009b69
 8009b5c:	08009b79 	.word	0x08009b79
 8009b60:	08009b71 	.word	0x08009b71
 8009b64:	08009b81 	.word	0x08009b81
 8009b68:	2301      	movs	r3, #1
 8009b6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b6e:	e116      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009b70:	2302      	movs	r3, #2
 8009b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b76:	e112      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009b78:	2304      	movs	r3, #4
 8009b7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b7e:	e10e      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009b80:	2308      	movs	r3, #8
 8009b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b86:	e10a      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009b88:	2310      	movs	r3, #16
 8009b8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b8e:	e106      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a7c      	ldr	r2, [pc, #496]	@ (8009d88 <UART_SetConfig+0x2e8>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d138      	bne.n	8009c0c <UART_SetConfig+0x16c>
 8009b9a:	4b7a      	ldr	r3, [pc, #488]	@ (8009d84 <UART_SetConfig+0x2e4>)
 8009b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ba0:	f003 030c 	and.w	r3, r3, #12
 8009ba4:	2b0c      	cmp	r3, #12
 8009ba6:	d82d      	bhi.n	8009c04 <UART_SetConfig+0x164>
 8009ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8009bb0 <UART_SetConfig+0x110>)
 8009baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bae:	bf00      	nop
 8009bb0:	08009be5 	.word	0x08009be5
 8009bb4:	08009c05 	.word	0x08009c05
 8009bb8:	08009c05 	.word	0x08009c05
 8009bbc:	08009c05 	.word	0x08009c05
 8009bc0:	08009bf5 	.word	0x08009bf5
 8009bc4:	08009c05 	.word	0x08009c05
 8009bc8:	08009c05 	.word	0x08009c05
 8009bcc:	08009c05 	.word	0x08009c05
 8009bd0:	08009bed 	.word	0x08009bed
 8009bd4:	08009c05 	.word	0x08009c05
 8009bd8:	08009c05 	.word	0x08009c05
 8009bdc:	08009c05 	.word	0x08009c05
 8009be0:	08009bfd 	.word	0x08009bfd
 8009be4:	2300      	movs	r3, #0
 8009be6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bea:	e0d8      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009bec:	2302      	movs	r3, #2
 8009bee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bf2:	e0d4      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009bf4:	2304      	movs	r3, #4
 8009bf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bfa:	e0d0      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009bfc:	2308      	movs	r3, #8
 8009bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c02:	e0cc      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009c04:	2310      	movs	r3, #16
 8009c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c0a:	e0c8      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009c0c:	697b      	ldr	r3, [r7, #20]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a5e      	ldr	r2, [pc, #376]	@ (8009d8c <UART_SetConfig+0x2ec>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d125      	bne.n	8009c62 <UART_SetConfig+0x1c2>
 8009c16:	4b5b      	ldr	r3, [pc, #364]	@ (8009d84 <UART_SetConfig+0x2e4>)
 8009c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c1c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009c20:	2b30      	cmp	r3, #48	@ 0x30
 8009c22:	d016      	beq.n	8009c52 <UART_SetConfig+0x1b2>
 8009c24:	2b30      	cmp	r3, #48	@ 0x30
 8009c26:	d818      	bhi.n	8009c5a <UART_SetConfig+0x1ba>
 8009c28:	2b20      	cmp	r3, #32
 8009c2a:	d00a      	beq.n	8009c42 <UART_SetConfig+0x1a2>
 8009c2c:	2b20      	cmp	r3, #32
 8009c2e:	d814      	bhi.n	8009c5a <UART_SetConfig+0x1ba>
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d002      	beq.n	8009c3a <UART_SetConfig+0x19a>
 8009c34:	2b10      	cmp	r3, #16
 8009c36:	d008      	beq.n	8009c4a <UART_SetConfig+0x1aa>
 8009c38:	e00f      	b.n	8009c5a <UART_SetConfig+0x1ba>
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c40:	e0ad      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009c42:	2302      	movs	r3, #2
 8009c44:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c48:	e0a9      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009c4a:	2304      	movs	r3, #4
 8009c4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c50:	e0a5      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009c52:	2308      	movs	r3, #8
 8009c54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c58:	e0a1      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009c5a:	2310      	movs	r3, #16
 8009c5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c60:	e09d      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4a4a      	ldr	r2, [pc, #296]	@ (8009d90 <UART_SetConfig+0x2f0>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d125      	bne.n	8009cb8 <UART_SetConfig+0x218>
 8009c6c:	4b45      	ldr	r3, [pc, #276]	@ (8009d84 <UART_SetConfig+0x2e4>)
 8009c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c72:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009c76:	2bc0      	cmp	r3, #192	@ 0xc0
 8009c78:	d016      	beq.n	8009ca8 <UART_SetConfig+0x208>
 8009c7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009c7c:	d818      	bhi.n	8009cb0 <UART_SetConfig+0x210>
 8009c7e:	2b80      	cmp	r3, #128	@ 0x80
 8009c80:	d00a      	beq.n	8009c98 <UART_SetConfig+0x1f8>
 8009c82:	2b80      	cmp	r3, #128	@ 0x80
 8009c84:	d814      	bhi.n	8009cb0 <UART_SetConfig+0x210>
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d002      	beq.n	8009c90 <UART_SetConfig+0x1f0>
 8009c8a:	2b40      	cmp	r3, #64	@ 0x40
 8009c8c:	d008      	beq.n	8009ca0 <UART_SetConfig+0x200>
 8009c8e:	e00f      	b.n	8009cb0 <UART_SetConfig+0x210>
 8009c90:	2300      	movs	r3, #0
 8009c92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c96:	e082      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009c98:	2302      	movs	r3, #2
 8009c9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c9e:	e07e      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009ca0:	2304      	movs	r3, #4
 8009ca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ca6:	e07a      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009ca8:	2308      	movs	r3, #8
 8009caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cae:	e076      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009cb0:	2310      	movs	r3, #16
 8009cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cb6:	e072      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009cb8:	697b      	ldr	r3, [r7, #20]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	4a35      	ldr	r2, [pc, #212]	@ (8009d94 <UART_SetConfig+0x2f4>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d12a      	bne.n	8009d18 <UART_SetConfig+0x278>
 8009cc2:	4b30      	ldr	r3, [pc, #192]	@ (8009d84 <UART_SetConfig+0x2e4>)
 8009cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ccc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009cd0:	d01a      	beq.n	8009d08 <UART_SetConfig+0x268>
 8009cd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009cd6:	d81b      	bhi.n	8009d10 <UART_SetConfig+0x270>
 8009cd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cdc:	d00c      	beq.n	8009cf8 <UART_SetConfig+0x258>
 8009cde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ce2:	d815      	bhi.n	8009d10 <UART_SetConfig+0x270>
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d003      	beq.n	8009cf0 <UART_SetConfig+0x250>
 8009ce8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009cec:	d008      	beq.n	8009d00 <UART_SetConfig+0x260>
 8009cee:	e00f      	b.n	8009d10 <UART_SetConfig+0x270>
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cf6:	e052      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009cf8:	2302      	movs	r3, #2
 8009cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cfe:	e04e      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009d00:	2304      	movs	r3, #4
 8009d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d06:	e04a      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009d08:	2308      	movs	r3, #8
 8009d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d0e:	e046      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009d10:	2310      	movs	r3, #16
 8009d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d16:	e042      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a17      	ldr	r2, [pc, #92]	@ (8009d7c <UART_SetConfig+0x2dc>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d13a      	bne.n	8009d98 <UART_SetConfig+0x2f8>
 8009d22:	4b18      	ldr	r3, [pc, #96]	@ (8009d84 <UART_SetConfig+0x2e4>)
 8009d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009d2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009d30:	d01a      	beq.n	8009d68 <UART_SetConfig+0x2c8>
 8009d32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009d36:	d81b      	bhi.n	8009d70 <UART_SetConfig+0x2d0>
 8009d38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d3c:	d00c      	beq.n	8009d58 <UART_SetConfig+0x2b8>
 8009d3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d42:	d815      	bhi.n	8009d70 <UART_SetConfig+0x2d0>
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d003      	beq.n	8009d50 <UART_SetConfig+0x2b0>
 8009d48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d4c:	d008      	beq.n	8009d60 <UART_SetConfig+0x2c0>
 8009d4e:	e00f      	b.n	8009d70 <UART_SetConfig+0x2d0>
 8009d50:	2300      	movs	r3, #0
 8009d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d56:	e022      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009d58:	2302      	movs	r3, #2
 8009d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d5e:	e01e      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009d60:	2304      	movs	r3, #4
 8009d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d66:	e01a      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009d68:	2308      	movs	r3, #8
 8009d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d6e:	e016      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009d70:	2310      	movs	r3, #16
 8009d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d76:	e012      	b.n	8009d9e <UART_SetConfig+0x2fe>
 8009d78:	cfff69f3 	.word	0xcfff69f3
 8009d7c:	40008000 	.word	0x40008000
 8009d80:	40013800 	.word	0x40013800
 8009d84:	40021000 	.word	0x40021000
 8009d88:	40004400 	.word	0x40004400
 8009d8c:	40004800 	.word	0x40004800
 8009d90:	40004c00 	.word	0x40004c00
 8009d94:	40005000 	.word	0x40005000
 8009d98:	2310      	movs	r3, #16
 8009d9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	4aae      	ldr	r2, [pc, #696]	@ (800a05c <UART_SetConfig+0x5bc>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	f040 8097 	bne.w	8009ed8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009daa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009dae:	2b08      	cmp	r3, #8
 8009db0:	d823      	bhi.n	8009dfa <UART_SetConfig+0x35a>
 8009db2:	a201      	add	r2, pc, #4	@ (adr r2, 8009db8 <UART_SetConfig+0x318>)
 8009db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009db8:	08009ddd 	.word	0x08009ddd
 8009dbc:	08009dfb 	.word	0x08009dfb
 8009dc0:	08009de5 	.word	0x08009de5
 8009dc4:	08009dfb 	.word	0x08009dfb
 8009dc8:	08009deb 	.word	0x08009deb
 8009dcc:	08009dfb 	.word	0x08009dfb
 8009dd0:	08009dfb 	.word	0x08009dfb
 8009dd4:	08009dfb 	.word	0x08009dfb
 8009dd8:	08009df3 	.word	0x08009df3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ddc:	f7fe f91c 	bl	8008018 <HAL_RCC_GetPCLK1Freq>
 8009de0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009de2:	e010      	b.n	8009e06 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009de4:	4b9e      	ldr	r3, [pc, #632]	@ (800a060 <UART_SetConfig+0x5c0>)
 8009de6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009de8:	e00d      	b.n	8009e06 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009dea:	f7fe f8a7 	bl	8007f3c <HAL_RCC_GetSysClockFreq>
 8009dee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009df0:	e009      	b.n	8009e06 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009df2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009df6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009df8:	e005      	b.n	8009e06 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009e04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	f000 8130 	beq.w	800a06e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e12:	4a94      	ldr	r2, [pc, #592]	@ (800a064 <UART_SetConfig+0x5c4>)
 8009e14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e18:	461a      	mov	r2, r3
 8009e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009e20:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009e22:	697b      	ldr	r3, [r7, #20]
 8009e24:	685a      	ldr	r2, [r3, #4]
 8009e26:	4613      	mov	r3, r2
 8009e28:	005b      	lsls	r3, r3, #1
 8009e2a:	4413      	add	r3, r2
 8009e2c:	69ba      	ldr	r2, [r7, #24]
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d305      	bcc.n	8009e3e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009e32:	697b      	ldr	r3, [r7, #20]
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009e38:	69ba      	ldr	r2, [r7, #24]
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d903      	bls.n	8009e46 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009e44:	e113      	b.n	800a06e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e48:	2200      	movs	r2, #0
 8009e4a:	60bb      	str	r3, [r7, #8]
 8009e4c:	60fa      	str	r2, [r7, #12]
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e52:	4a84      	ldr	r2, [pc, #528]	@ (800a064 <UART_SetConfig+0x5c4>)
 8009e54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	603b      	str	r3, [r7, #0]
 8009e5e:	607a      	str	r2, [r7, #4]
 8009e60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e64:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009e68:	f7f6 fcd2 	bl	8000810 <__aeabi_uldivmod>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	460b      	mov	r3, r1
 8009e70:	4610      	mov	r0, r2
 8009e72:	4619      	mov	r1, r3
 8009e74:	f04f 0200 	mov.w	r2, #0
 8009e78:	f04f 0300 	mov.w	r3, #0
 8009e7c:	020b      	lsls	r3, r1, #8
 8009e7e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009e82:	0202      	lsls	r2, r0, #8
 8009e84:	6979      	ldr	r1, [r7, #20]
 8009e86:	6849      	ldr	r1, [r1, #4]
 8009e88:	0849      	lsrs	r1, r1, #1
 8009e8a:	2000      	movs	r0, #0
 8009e8c:	460c      	mov	r4, r1
 8009e8e:	4605      	mov	r5, r0
 8009e90:	eb12 0804 	adds.w	r8, r2, r4
 8009e94:	eb43 0905 	adc.w	r9, r3, r5
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	685b      	ldr	r3, [r3, #4]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	469a      	mov	sl, r3
 8009ea0:	4693      	mov	fp, r2
 8009ea2:	4652      	mov	r2, sl
 8009ea4:	465b      	mov	r3, fp
 8009ea6:	4640      	mov	r0, r8
 8009ea8:	4649      	mov	r1, r9
 8009eaa:	f7f6 fcb1 	bl	8000810 <__aeabi_uldivmod>
 8009eae:	4602      	mov	r2, r0
 8009eb0:	460b      	mov	r3, r1
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009eb6:	6a3b      	ldr	r3, [r7, #32]
 8009eb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ebc:	d308      	bcc.n	8009ed0 <UART_SetConfig+0x430>
 8009ebe:	6a3b      	ldr	r3, [r7, #32]
 8009ec0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ec4:	d204      	bcs.n	8009ed0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	6a3a      	ldr	r2, [r7, #32]
 8009ecc:	60da      	str	r2, [r3, #12]
 8009ece:	e0ce      	b.n	800a06e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009ed6:	e0ca      	b.n	800a06e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	69db      	ldr	r3, [r3, #28]
 8009edc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ee0:	d166      	bne.n	8009fb0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009ee2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009ee6:	2b08      	cmp	r3, #8
 8009ee8:	d827      	bhi.n	8009f3a <UART_SetConfig+0x49a>
 8009eea:	a201      	add	r2, pc, #4	@ (adr r2, 8009ef0 <UART_SetConfig+0x450>)
 8009eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ef0:	08009f15 	.word	0x08009f15
 8009ef4:	08009f1d 	.word	0x08009f1d
 8009ef8:	08009f25 	.word	0x08009f25
 8009efc:	08009f3b 	.word	0x08009f3b
 8009f00:	08009f2b 	.word	0x08009f2b
 8009f04:	08009f3b 	.word	0x08009f3b
 8009f08:	08009f3b 	.word	0x08009f3b
 8009f0c:	08009f3b 	.word	0x08009f3b
 8009f10:	08009f33 	.word	0x08009f33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f14:	f7fe f880 	bl	8008018 <HAL_RCC_GetPCLK1Freq>
 8009f18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f1a:	e014      	b.n	8009f46 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f1c:	f7fe f892 	bl	8008044 <HAL_RCC_GetPCLK2Freq>
 8009f20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f22:	e010      	b.n	8009f46 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f24:	4b4e      	ldr	r3, [pc, #312]	@ (800a060 <UART_SetConfig+0x5c0>)
 8009f26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f28:	e00d      	b.n	8009f46 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f2a:	f7fe f807 	bl	8007f3c <HAL_RCC_GetSysClockFreq>
 8009f2e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f30:	e009      	b.n	8009f46 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f38:	e005      	b.n	8009f46 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009f3e:	2301      	movs	r3, #1
 8009f40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009f44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	f000 8090 	beq.w	800a06e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f52:	4a44      	ldr	r2, [pc, #272]	@ (800a064 <UART_SetConfig+0x5c4>)
 8009f54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f58:	461a      	mov	r2, r3
 8009f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f60:	005a      	lsls	r2, r3, #1
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	085b      	lsrs	r3, r3, #1
 8009f68:	441a      	add	r2, r3
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	685b      	ldr	r3, [r3, #4]
 8009f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f72:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f74:	6a3b      	ldr	r3, [r7, #32]
 8009f76:	2b0f      	cmp	r3, #15
 8009f78:	d916      	bls.n	8009fa8 <UART_SetConfig+0x508>
 8009f7a:	6a3b      	ldr	r3, [r7, #32]
 8009f7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f80:	d212      	bcs.n	8009fa8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009f82:	6a3b      	ldr	r3, [r7, #32]
 8009f84:	b29b      	uxth	r3, r3
 8009f86:	f023 030f 	bic.w	r3, r3, #15
 8009f8a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009f8c:	6a3b      	ldr	r3, [r7, #32]
 8009f8e:	085b      	lsrs	r3, r3, #1
 8009f90:	b29b      	uxth	r3, r3
 8009f92:	f003 0307 	and.w	r3, r3, #7
 8009f96:	b29a      	uxth	r2, r3
 8009f98:	8bfb      	ldrh	r3, [r7, #30]
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	8bfa      	ldrh	r2, [r7, #30]
 8009fa4:	60da      	str	r2, [r3, #12]
 8009fa6:	e062      	b.n	800a06e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009fa8:	2301      	movs	r3, #1
 8009faa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009fae:	e05e      	b.n	800a06e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009fb0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009fb4:	2b08      	cmp	r3, #8
 8009fb6:	d828      	bhi.n	800a00a <UART_SetConfig+0x56a>
 8009fb8:	a201      	add	r2, pc, #4	@ (adr r2, 8009fc0 <UART_SetConfig+0x520>)
 8009fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fbe:	bf00      	nop
 8009fc0:	08009fe5 	.word	0x08009fe5
 8009fc4:	08009fed 	.word	0x08009fed
 8009fc8:	08009ff5 	.word	0x08009ff5
 8009fcc:	0800a00b 	.word	0x0800a00b
 8009fd0:	08009ffb 	.word	0x08009ffb
 8009fd4:	0800a00b 	.word	0x0800a00b
 8009fd8:	0800a00b 	.word	0x0800a00b
 8009fdc:	0800a00b 	.word	0x0800a00b
 8009fe0:	0800a003 	.word	0x0800a003
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fe4:	f7fe f818 	bl	8008018 <HAL_RCC_GetPCLK1Freq>
 8009fe8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009fea:	e014      	b.n	800a016 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fec:	f7fe f82a 	bl	8008044 <HAL_RCC_GetPCLK2Freq>
 8009ff0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ff2:	e010      	b.n	800a016 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ff4:	4b1a      	ldr	r3, [pc, #104]	@ (800a060 <UART_SetConfig+0x5c0>)
 8009ff6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009ff8:	e00d      	b.n	800a016 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ffa:	f7fd ff9f 	bl	8007f3c <HAL_RCC_GetSysClockFreq>
 8009ffe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a000:	e009      	b.n	800a016 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a006:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a008:	e005      	b.n	800a016 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a00a:	2300      	movs	r3, #0
 800a00c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a00e:	2301      	movs	r3, #1
 800a010:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a014:	bf00      	nop
    }

    if (pclk != 0U)
 800a016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d028      	beq.n	800a06e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a020:	4a10      	ldr	r2, [pc, #64]	@ (800a064 <UART_SetConfig+0x5c4>)
 800a022:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a026:	461a      	mov	r2, r3
 800a028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a02a:	fbb3 f2f2 	udiv	r2, r3, r2
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	685b      	ldr	r3, [r3, #4]
 800a032:	085b      	lsrs	r3, r3, #1
 800a034:	441a      	add	r2, r3
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a03e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a040:	6a3b      	ldr	r3, [r7, #32]
 800a042:	2b0f      	cmp	r3, #15
 800a044:	d910      	bls.n	800a068 <UART_SetConfig+0x5c8>
 800a046:	6a3b      	ldr	r3, [r7, #32]
 800a048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a04c:	d20c      	bcs.n	800a068 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a04e:	6a3b      	ldr	r3, [r7, #32]
 800a050:	b29a      	uxth	r2, r3
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	60da      	str	r2, [r3, #12]
 800a058:	e009      	b.n	800a06e <UART_SetConfig+0x5ce>
 800a05a:	bf00      	nop
 800a05c:	40008000 	.word	0x40008000
 800a060:	00f42400 	.word	0x00f42400
 800a064:	0800cbb8 	.word	0x0800cbb8
      }
      else
      {
        ret = HAL_ERROR;
 800a068:	2301      	movs	r3, #1
 800a06a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	2201      	movs	r2, #1
 800a072:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	2201      	movs	r2, #1
 800a07a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	2200      	movs	r2, #0
 800a082:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a084:	697b      	ldr	r3, [r7, #20]
 800a086:	2200      	movs	r2, #0
 800a088:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a08a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3730      	adds	r7, #48	@ 0x30
 800a092:	46bd      	mov	sp, r7
 800a094:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a098 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a098:	b480      	push	{r7}
 800a09a:	b083      	sub	sp, #12
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0a4:	f003 0308 	and.w	r3, r3, #8
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d00a      	beq.n	800a0c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	685b      	ldr	r3, [r3, #4]
 800a0b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	430a      	orrs	r2, r1
 800a0c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0c6:	f003 0301 	and.w	r3, r3, #1
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d00a      	beq.n	800a0e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	430a      	orrs	r2, r1
 800a0e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0e8:	f003 0302 	and.w	r3, r3, #2
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d00a      	beq.n	800a106 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	685b      	ldr	r3, [r3, #4]
 800a0f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	430a      	orrs	r2, r1
 800a104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a10a:	f003 0304 	and.w	r3, r3, #4
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d00a      	beq.n	800a128 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	430a      	orrs	r2, r1
 800a126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a12c:	f003 0310 	and.w	r3, r3, #16
 800a130:	2b00      	cmp	r3, #0
 800a132:	d00a      	beq.n	800a14a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	689b      	ldr	r3, [r3, #8]
 800a13a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	430a      	orrs	r2, r1
 800a148:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a14e:	f003 0320 	and.w	r3, r3, #32
 800a152:	2b00      	cmp	r3, #0
 800a154:	d00a      	beq.n	800a16c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	689b      	ldr	r3, [r3, #8]
 800a15c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	430a      	orrs	r2, r1
 800a16a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a174:	2b00      	cmp	r3, #0
 800a176:	d01a      	beq.n	800a1ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	685b      	ldr	r3, [r3, #4]
 800a17e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	430a      	orrs	r2, r1
 800a18c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a196:	d10a      	bne.n	800a1ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	430a      	orrs	r2, r1
 800a1ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d00a      	beq.n	800a1d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	685b      	ldr	r3, [r3, #4]
 800a1c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	430a      	orrs	r2, r1
 800a1ce:	605a      	str	r2, [r3, #4]
  }
}
 800a1d0:	bf00      	nop
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr

0800a1dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b098      	sub	sp, #96	@ 0x60
 800a1e0:	af02      	add	r7, sp, #8
 800a1e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a1ec:	f7f8 fe68 	bl	8002ec0 <HAL_GetTick>
 800a1f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f003 0308 	and.w	r3, r3, #8
 800a1fc:	2b08      	cmp	r3, #8
 800a1fe:	d12f      	bne.n	800a260 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a200:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a204:	9300      	str	r3, [sp, #0]
 800a206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a208:	2200      	movs	r2, #0
 800a20a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 f88e 	bl	800a330 <UART_WaitOnFlagUntilTimeout>
 800a214:	4603      	mov	r3, r0
 800a216:	2b00      	cmp	r3, #0
 800a218:	d022      	beq.n	800a260 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a222:	e853 3f00 	ldrex	r3, [r3]
 800a226:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a22a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a22e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	461a      	mov	r2, r3
 800a236:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a238:	647b      	str	r3, [r7, #68]	@ 0x44
 800a23a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a23e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a240:	e841 2300 	strex	r3, r2, [r1]
 800a244:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d1e6      	bne.n	800a21a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2220      	movs	r2, #32
 800a250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2200      	movs	r2, #0
 800a258:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a25c:	2303      	movs	r3, #3
 800a25e:	e063      	b.n	800a328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f003 0304 	and.w	r3, r3, #4
 800a26a:	2b04      	cmp	r3, #4
 800a26c:	d149      	bne.n	800a302 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a26e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a272:	9300      	str	r3, [sp, #0]
 800a274:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a276:	2200      	movs	r2, #0
 800a278:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 f857 	bl	800a330 <UART_WaitOnFlagUntilTimeout>
 800a282:	4603      	mov	r3, r0
 800a284:	2b00      	cmp	r3, #0
 800a286:	d03c      	beq.n	800a302 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a290:	e853 3f00 	ldrex	r3, [r3]
 800a294:	623b      	str	r3, [r7, #32]
   return(result);
 800a296:	6a3b      	ldr	r3, [r7, #32]
 800a298:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a29c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2a6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a2a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a2ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2ae:	e841 2300 	strex	r3, r2, [r1]
 800a2b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a2b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d1e6      	bne.n	800a288 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	3308      	adds	r3, #8
 800a2c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	e853 3f00 	ldrex	r3, [r3]
 800a2c8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f023 0301 	bic.w	r3, r3, #1
 800a2d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	3308      	adds	r3, #8
 800a2d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a2da:	61fa      	str	r2, [r7, #28]
 800a2dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2de:	69b9      	ldr	r1, [r7, #24]
 800a2e0:	69fa      	ldr	r2, [r7, #28]
 800a2e2:	e841 2300 	strex	r3, r2, [r1]
 800a2e6:	617b      	str	r3, [r7, #20]
   return(result);
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d1e5      	bne.n	800a2ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2220      	movs	r2, #32
 800a2f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a2fe:	2303      	movs	r3, #3
 800a300:	e012      	b.n	800a328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2220      	movs	r2, #32
 800a306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2220      	movs	r2, #32
 800a30e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2200      	movs	r2, #0
 800a316:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2200      	movs	r2, #0
 800a31c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2200      	movs	r2, #0
 800a322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a326:	2300      	movs	r3, #0
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3758      	adds	r7, #88	@ 0x58
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}

0800a330 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	60f8      	str	r0, [r7, #12]
 800a338:	60b9      	str	r1, [r7, #8]
 800a33a:	603b      	str	r3, [r7, #0]
 800a33c:	4613      	mov	r3, r2
 800a33e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a340:	e04f      	b.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a342:	69bb      	ldr	r3, [r7, #24]
 800a344:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a348:	d04b      	beq.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a34a:	f7f8 fdb9 	bl	8002ec0 <HAL_GetTick>
 800a34e:	4602      	mov	r2, r0
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	1ad3      	subs	r3, r2, r3
 800a354:	69ba      	ldr	r2, [r7, #24]
 800a356:	429a      	cmp	r2, r3
 800a358:	d302      	bcc.n	800a360 <UART_WaitOnFlagUntilTimeout+0x30>
 800a35a:	69bb      	ldr	r3, [r7, #24]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d101      	bne.n	800a364 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a360:	2303      	movs	r3, #3
 800a362:	e04e      	b.n	800a402 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f003 0304 	and.w	r3, r3, #4
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d037      	beq.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	2b80      	cmp	r3, #128	@ 0x80
 800a376:	d034      	beq.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	2b40      	cmp	r3, #64	@ 0x40
 800a37c:	d031      	beq.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	69db      	ldr	r3, [r3, #28]
 800a384:	f003 0308 	and.w	r3, r3, #8
 800a388:	2b08      	cmp	r3, #8
 800a38a:	d110      	bne.n	800a3ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	2208      	movs	r2, #8
 800a392:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a394:	68f8      	ldr	r0, [r7, #12]
 800a396:	f000 f838 	bl	800a40a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	2208      	movs	r2, #8
 800a39e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	e029      	b.n	800a402 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	69db      	ldr	r3, [r3, #28]
 800a3b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a3b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3bc:	d111      	bne.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a3c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a3c8:	68f8      	ldr	r0, [r7, #12]
 800a3ca:	f000 f81e 	bl	800a40a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	2220      	movs	r2, #32
 800a3d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a3de:	2303      	movs	r3, #3
 800a3e0:	e00f      	b.n	800a402 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	69da      	ldr	r2, [r3, #28]
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	4013      	ands	r3, r2
 800a3ec:	68ba      	ldr	r2, [r7, #8]
 800a3ee:	429a      	cmp	r2, r3
 800a3f0:	bf0c      	ite	eq
 800a3f2:	2301      	moveq	r3, #1
 800a3f4:	2300      	movne	r3, #0
 800a3f6:	b2db      	uxtb	r3, r3
 800a3f8:	461a      	mov	r2, r3
 800a3fa:	79fb      	ldrb	r3, [r7, #7]
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	d0a0      	beq.n	800a342 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a400:	2300      	movs	r3, #0
}
 800a402:	4618      	mov	r0, r3
 800a404:	3710      	adds	r7, #16
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}

0800a40a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a40a:	b480      	push	{r7}
 800a40c:	b095      	sub	sp, #84	@ 0x54
 800a40e:	af00      	add	r7, sp, #0
 800a410:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a41a:	e853 3f00 	ldrex	r3, [r3]
 800a41e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a422:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a426:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	461a      	mov	r2, r3
 800a42e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a430:	643b      	str	r3, [r7, #64]	@ 0x40
 800a432:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a434:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a436:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a438:	e841 2300 	strex	r3, r2, [r1]
 800a43c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a43e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a440:	2b00      	cmp	r3, #0
 800a442:	d1e6      	bne.n	800a412 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	3308      	adds	r3, #8
 800a44a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a44c:	6a3b      	ldr	r3, [r7, #32]
 800a44e:	e853 3f00 	ldrex	r3, [r3]
 800a452:	61fb      	str	r3, [r7, #28]
   return(result);
 800a454:	69fb      	ldr	r3, [r7, #28]
 800a456:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a45a:	f023 0301 	bic.w	r3, r3, #1
 800a45e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	3308      	adds	r3, #8
 800a466:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a468:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a46a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a46c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a46e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a470:	e841 2300 	strex	r3, r2, [r1]
 800a474:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d1e3      	bne.n	800a444 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a480:	2b01      	cmp	r3, #1
 800a482:	d118      	bne.n	800a4b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	e853 3f00 	ldrex	r3, [r3]
 800a490:	60bb      	str	r3, [r7, #8]
   return(result);
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	f023 0310 	bic.w	r3, r3, #16
 800a498:	647b      	str	r3, [r7, #68]	@ 0x44
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	461a      	mov	r2, r3
 800a4a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4a2:	61bb      	str	r3, [r7, #24]
 800a4a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4a6:	6979      	ldr	r1, [r7, #20]
 800a4a8:	69ba      	ldr	r2, [r7, #24]
 800a4aa:	e841 2300 	strex	r3, r2, [r1]
 800a4ae:	613b      	str	r3, [r7, #16]
   return(result);
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d1e6      	bne.n	800a484 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2220      	movs	r2, #32
 800a4ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a4ca:	bf00      	nop
 800a4cc:	3754      	adds	r7, #84	@ 0x54
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d4:	4770      	bx	lr

0800a4d6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a4d6:	b480      	push	{r7}
 800a4d8:	b085      	sub	sp, #20
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a4e4:	2b01      	cmp	r3, #1
 800a4e6:	d101      	bne.n	800a4ec <HAL_UARTEx_DisableFifoMode+0x16>
 800a4e8:	2302      	movs	r3, #2
 800a4ea:	e027      	b.n	800a53c <HAL_UARTEx_DisableFifoMode+0x66>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2224      	movs	r2, #36	@ 0x24
 800a4f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	681a      	ldr	r2, [r3, #0]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f022 0201 	bic.w	r2, r2, #1
 800a512:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a51a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2200      	movs	r2, #0
 800a520:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	68fa      	ldr	r2, [r7, #12]
 800a528:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2220      	movs	r2, #32
 800a52e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2200      	movs	r2, #0
 800a536:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a53a:	2300      	movs	r3, #0
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	3714      	adds	r7, #20
 800a540:	46bd      	mov	sp, r7
 800a542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a546:	4770      	bx	lr

0800a548 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b084      	sub	sp, #16
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
 800a550:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a558:	2b01      	cmp	r3, #1
 800a55a:	d101      	bne.n	800a560 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a55c:	2302      	movs	r3, #2
 800a55e:	e02d      	b.n	800a5bc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2201      	movs	r2, #1
 800a564:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2224      	movs	r2, #36	@ 0x24
 800a56c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	681a      	ldr	r2, [r3, #0]
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f022 0201 	bic.w	r2, r2, #1
 800a586:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	689b      	ldr	r3, [r3, #8]
 800a58e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	683a      	ldr	r2, [r7, #0]
 800a598:	430a      	orrs	r2, r1
 800a59a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f000 f84f 	bl	800a640 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	68fa      	ldr	r2, [r7, #12]
 800a5a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2220      	movs	r2, #32
 800a5ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a5ba:	2300      	movs	r3, #0
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3710      	adds	r7, #16
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bd80      	pop	{r7, pc}

0800a5c4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b084      	sub	sp, #16
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
 800a5cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a5d4:	2b01      	cmp	r3, #1
 800a5d6:	d101      	bne.n	800a5dc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a5d8:	2302      	movs	r3, #2
 800a5da:	e02d      	b.n	800a638 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2201      	movs	r2, #1
 800a5e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2224      	movs	r2, #36	@ 0x24
 800a5e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	681a      	ldr	r2, [r3, #0]
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	f022 0201 	bic.w	r2, r2, #1
 800a602:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	689b      	ldr	r3, [r3, #8]
 800a60a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	683a      	ldr	r2, [r7, #0]
 800a614:	430a      	orrs	r2, r1
 800a616:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f000 f811 	bl	800a640 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	68fa      	ldr	r2, [r7, #12]
 800a624:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2220      	movs	r2, #32
 800a62a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2200      	movs	r2, #0
 800a632:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a636:	2300      	movs	r3, #0
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3710      	adds	r7, #16
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}

0800a640 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a640:	b480      	push	{r7}
 800a642:	b085      	sub	sp, #20
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d108      	bne.n	800a662 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2201      	movs	r2, #1
 800a654:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2201      	movs	r2, #1
 800a65c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a660:	e031      	b.n	800a6c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a662:	2308      	movs	r3, #8
 800a664:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a666:	2308      	movs	r3, #8
 800a668:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	689b      	ldr	r3, [r3, #8]
 800a670:	0e5b      	lsrs	r3, r3, #25
 800a672:	b2db      	uxtb	r3, r3
 800a674:	f003 0307 	and.w	r3, r3, #7
 800a678:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	689b      	ldr	r3, [r3, #8]
 800a680:	0f5b      	lsrs	r3, r3, #29
 800a682:	b2db      	uxtb	r3, r3
 800a684:	f003 0307 	and.w	r3, r3, #7
 800a688:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a68a:	7bbb      	ldrb	r3, [r7, #14]
 800a68c:	7b3a      	ldrb	r2, [r7, #12]
 800a68e:	4911      	ldr	r1, [pc, #68]	@ (800a6d4 <UARTEx_SetNbDataToProcess+0x94>)
 800a690:	5c8a      	ldrb	r2, [r1, r2]
 800a692:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a696:	7b3a      	ldrb	r2, [r7, #12]
 800a698:	490f      	ldr	r1, [pc, #60]	@ (800a6d8 <UARTEx_SetNbDataToProcess+0x98>)
 800a69a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a69c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a6a0:	b29a      	uxth	r2, r3
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a6a8:	7bfb      	ldrb	r3, [r7, #15]
 800a6aa:	7b7a      	ldrb	r2, [r7, #13]
 800a6ac:	4909      	ldr	r1, [pc, #36]	@ (800a6d4 <UARTEx_SetNbDataToProcess+0x94>)
 800a6ae:	5c8a      	ldrb	r2, [r1, r2]
 800a6b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a6b4:	7b7a      	ldrb	r2, [r7, #13]
 800a6b6:	4908      	ldr	r1, [pc, #32]	@ (800a6d8 <UARTEx_SetNbDataToProcess+0x98>)
 800a6b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a6ba:	fb93 f3f2 	sdiv	r3, r3, r2
 800a6be:	b29a      	uxth	r2, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a6c6:	bf00      	nop
 800a6c8:	3714      	adds	r7, #20
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d0:	4770      	bx	lr
 800a6d2:	bf00      	nop
 800a6d4:	0800cbd0 	.word	0x0800cbd0
 800a6d8:	0800cbd8 	.word	0x0800cbd8

0800a6dc <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b096      	sub	sp, #88	@ 0x58
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	60f8      	str	r0, [r7, #12]
 800a6e4:	60b9      	str	r1, [r7, #8]
 800a6e6:	607a      	str	r2, [r7, #4]
 800a6e8:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	3303      	adds	r3, #3
 800a6ee:	f023 0303 	bic.w	r3, r3, #3
 800a6f2:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a6f4:	f3ef 8310 	mrs	r3, PRIMASK
 800a6f8:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 800a6fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 800a6fc:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800a6fe:	b672      	cpsid	i
#endif
    return(int_posture);
 800a700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 800a702:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800a704:	4b55      	ldr	r3, [pc, #340]	@ (800a85c <_tx_byte_allocate+0x180>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 800a70a:	2300      	movs	r3, #0
 800a70c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a712:	621a      	str	r2, [r3, #32]
 800a714:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a716:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a71a:	f383 8810 	msr	PRIMASK, r3
}
 800a71e:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800a720:	6879      	ldr	r1, [r7, #4]
 800a722:	68f8      	ldr	r0, [r7, #12]
 800a724:	f000 f9b2 	bl	800aa8c <_tx_byte_pool_search>
 800a728:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a72a:	f3ef 8310 	mrs	r3, PRIMASK
 800a72e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800a730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800a732:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800a734:	b672      	cpsid	i
    return(int_posture);
 800a736:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 800a738:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 800a73a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d002      	beq.n	800a746 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 800a740:	2301      	movs	r3, #1
 800a742:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a744:	e006      	b.n	800a754 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	6a1b      	ldr	r3, [r3, #32]
 800a74a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d101      	bne.n	800a754 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 800a750:	2301      	movs	r3, #1
 800a752:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 800a754:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a756:	2b00      	cmp	r3, #0
 800a758:	d0d9      	beq.n	800a70e <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a75e:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 800a760:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a762:	2b00      	cmp	r3, #0
 800a764:	d008      	beq.n	800a778 <_tx_byte_allocate+0x9c>
 800a766:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a768:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a76a:	6a3b      	ldr	r3, [r7, #32]
 800a76c:	f383 8810 	msr	PRIMASK, r3
}
 800a770:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 800a772:	2300      	movs	r3, #0
 800a774:	653b      	str	r3, [r7, #80]	@ 0x50
 800a776:	e06c      	b.n	800a852 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d061      	beq.n	800a842 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800a77e:	4b38      	ldr	r3, [pc, #224]	@ (800a860 <_tx_byte_allocate+0x184>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d007      	beq.n	800a796 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 800a786:	2310      	movs	r3, #16
 800a788:	653b      	str	r3, [r7, #80]	@ 0x50
 800a78a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a78c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a78e:	69fb      	ldr	r3, [r7, #28]
 800a790:	f383 8810 	msr	PRIMASK, r3
}
 800a794:	e05d      	b.n	800a852 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 800a796:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a798:	4a32      	ldr	r2, [pc, #200]	@ (800a864 <_tx_byte_allocate+0x188>)
 800a79a:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800a79c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a79e:	68fa      	ldr	r2, [r7, #12]
 800a7a0:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 800a7a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7a4:	68ba      	ldr	r2, [r7, #8]
 800a7a6:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 800a7a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7aa:	687a      	ldr	r2, [r7, #4]
 800a7ac:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800a7ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a7b4:	1c5a      	adds	r2, r3, #1
 800a7b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7b8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7c0:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7c6:	1c5a      	adds	r2, r3, #1
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800a7cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d109      	bne.n	800a7e6 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7d6:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800a7d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7dc:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800a7de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7e2:	675a      	str	r2, [r3, #116]	@ 0x74
 800a7e4:	e011      	b.n	800a80a <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800a7ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7ee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a7f0:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800a7f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7f6:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800a7f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a7fc:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800a7fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a800:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a802:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800a804:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a806:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a808:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 800a80a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a80c:	2209      	movs	r2, #9
 800a80e:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a810:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a812:	2201      	movs	r2, #1
 800a814:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800a816:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a818:	683a      	ldr	r2, [r7, #0]
 800a81a:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800a81c:	4b10      	ldr	r3, [pc, #64]	@ (800a860 <_tx_byte_allocate+0x184>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	3301      	adds	r3, #1
 800a822:	4a0f      	ldr	r2, [pc, #60]	@ (800a860 <_tx_byte_allocate+0x184>)
 800a824:	6013      	str	r3, [r2, #0]
 800a826:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a828:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a82a:	69bb      	ldr	r3, [r7, #24]
 800a82c:	f383 8810 	msr	PRIMASK, r3
}
 800a830:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800a832:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800a834:	f000 ff96 	bl	800b764 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800a838:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a83a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a83e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a840:	e007      	b.n	800a852 <_tx_byte_allocate+0x176>
 800a842:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a844:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a846:	697b      	ldr	r3, [r7, #20]
 800a848:	f383 8810 	msr	PRIMASK, r3
}
 800a84c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 800a84e:	2310      	movs	r3, #16
 800a850:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 800a852:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800a854:	4618      	mov	r0, r3
 800a856:	3758      	adds	r7, #88	@ 0x58
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}
 800a85c:	20000e9c 	.word	0x20000e9c
 800a860:	20000f34 	.word	0x20000f34
 800a864:	0800a869 	.word	0x0800a869

0800a868 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b08e      	sub	sp, #56	@ 0x38
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
 800a870:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a872:	f3ef 8310 	mrs	r3, PRIMASK
 800a876:	623b      	str	r3, [r7, #32]
    return(posture);
 800a878:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800a87a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a87c:	b672      	cpsid	i
    return(int_posture);
 800a87e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 800a880:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a886:	4a33      	ldr	r2, [pc, #204]	@ (800a954 <_tx_byte_pool_cleanup+0xec>)
 800a888:	4293      	cmp	r3, r2
 800a88a:	d158      	bne.n	800a93e <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a892:	683a      	ldr	r2, [r7, #0]
 800a894:	429a      	cmp	r2, r3
 800a896:	d152      	bne.n	800a93e <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a89c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800a89e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d04c      	beq.n	800a93e <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 800a8a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	4a2b      	ldr	r2, [pc, #172]	@ (800a958 <_tx_byte_pool_cleanup+0xf0>)
 800a8aa:	4293      	cmp	r3, r2
 800a8ac:	d147      	bne.n	800a93e <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800a8ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d043      	beq.n	800a93e <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800a8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8c0:	1e5a      	subs	r2, r3, #1
 800a8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c4:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800a8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800a8cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d103      	bne.n	800a8da <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 800a8d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	625a      	str	r2, [r3, #36]	@ 0x24
 800a8d8:	e013      	b.n	800a902 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8de:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a8e4:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a8e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8ea:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800a8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a8f0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 800a8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8f6:	687a      	ldr	r2, [r7, #4]
 800a8f8:	429a      	cmp	r2, r3
 800a8fa:	d102      	bne.n	800a902 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800a8fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a900:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a906:	2b09      	cmp	r3, #9
 800a908:	d119      	bne.n	800a93e <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2210      	movs	r2, #16
 800a90e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a912:	4b12      	ldr	r3, [pc, #72]	@ (800a95c <_tx_byte_pool_cleanup+0xf4>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	3301      	adds	r3, #1
 800a918:	4a10      	ldr	r2, [pc, #64]	@ (800a95c <_tx_byte_pool_cleanup+0xf4>)
 800a91a:	6013      	str	r3, [r2, #0]
 800a91c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a91e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	f383 8810 	msr	PRIMASK, r3
}
 800a926:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f000 fe1b 	bl	800b564 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a92e:	f3ef 8310 	mrs	r3, PRIMASK
 800a932:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a934:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a936:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a938:	b672      	cpsid	i
    return(int_posture);
 800a93a:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800a93c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a93e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a940:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	f383 8810 	msr	PRIMASK, r3
}
 800a948:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800a94a:	bf00      	nop
 800a94c:	3738      	adds	r7, #56	@ 0x38
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}
 800a952:	bf00      	nop
 800a954:	0800a869 	.word	0x0800a869
 800a958:	42595445 	.word	0x42595445
 800a95c:	20000f34 	.word	0x20000f34

0800a960 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b08e      	sub	sp, #56	@ 0x38
 800a964:	af00      	add	r7, sp, #0
 800a966:	60f8      	str	r0, [r7, #12]
 800a968:	60b9      	str	r1, [r7, #8]
 800a96a:	607a      	str	r2, [r7, #4]
 800a96c:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800a96e:	2234      	movs	r2, #52	@ 0x34
 800a970:	2100      	movs	r1, #0
 800a972:	68f8      	ldr	r0, [r7, #12]
 800a974:	f002 f84c 	bl	800ca10 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	f023 0303 	bic.w	r3, r3, #3
 800a97e:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	68ba      	ldr	r2, [r7, #8]
 800a984:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	687a      	ldr	r2, [r7, #4]
 800a98a:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	683a      	ldr	r2, [r7, #0]
 800a990:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	687a      	ldr	r2, [r7, #4]
 800a996:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	687a      	ldr	r2, [r7, #4]
 800a99c:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	f1a3 0208 	sub.w	r2, r3, #8
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	2202      	movs	r2, #2
 800a9ac:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800a9b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	4413      	add	r3, r2
 800a9b8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800a9ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9bc:	3b04      	subs	r3, #4
 800a9be:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800a9c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800a9c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9cc:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800a9ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9d0:	3b04      	subs	r3, #4
 800a9d2:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800a9d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a9d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9da:	687a      	ldr	r2, [r7, #4]
 800a9dc:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800a9e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 800a9e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a9ea:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800a9f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9f2:	3304      	adds	r3, #4
 800a9f4:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800a9f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800a9fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9fc:	4a1f      	ldr	r2, [pc, #124]	@ (800aa7c <_tx_byte_pool_create+0x11c>)
 800a9fe:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2200      	movs	r2, #0
 800aa04:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aa06:	f3ef 8310 	mrs	r3, PRIMASK
 800aa0a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800aa0c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800aa0e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800aa10:	b672      	cpsid	i
    return(int_posture);
 800aa12:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800aa14:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	4a19      	ldr	r2, [pc, #100]	@ (800aa80 <_tx_byte_pool_create+0x120>)
 800aa1a:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800aa1c:	4b19      	ldr	r3, [pc, #100]	@ (800aa84 <_tx_byte_pool_create+0x124>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d109      	bne.n	800aa38 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800aa24:	4a18      	ldr	r2, [pc, #96]	@ (800aa88 <_tx_byte_pool_create+0x128>)
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	68fa      	ldr	r2, [r7, #12]
 800aa2e:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	68fa      	ldr	r2, [r7, #12]
 800aa34:	631a      	str	r2, [r3, #48]	@ 0x30
 800aa36:	e011      	b.n	800aa5c <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800aa38:	4b13      	ldr	r3, [pc, #76]	@ (800aa88 <_tx_byte_pool_create+0x128>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800aa3e:	6a3b      	ldr	r3, [r7, #32]
 800aa40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa42:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800aa44:	6a3b      	ldr	r3, [r7, #32]
 800aa46:	68fa      	ldr	r2, [r7, #12]
 800aa48:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800aa4a:	69fb      	ldr	r3, [r7, #28]
 800aa4c:	68fa      	ldr	r2, [r7, #12]
 800aa4e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	69fa      	ldr	r2, [r7, #28]
 800aa54:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	6a3a      	ldr	r2, [r7, #32]
 800aa5a:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800aa5c:	4b09      	ldr	r3, [pc, #36]	@ (800aa84 <_tx_byte_pool_create+0x124>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	3301      	adds	r3, #1
 800aa62:	4a08      	ldr	r2, [pc, #32]	@ (800aa84 <_tx_byte_pool_create+0x124>)
 800aa64:	6013      	str	r3, [r2, #0]
 800aa66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa68:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	f383 8810 	msr	PRIMASK, r3
}
 800aa70:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800aa72:	2300      	movs	r3, #0
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	3738      	adds	r7, #56	@ 0x38
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	bd80      	pop	{r7, pc}
 800aa7c:	ffffeeee 	.word	0xffffeeee
 800aa80:	42595445 	.word	0x42595445
 800aa84:	20000e90 	.word	0x20000e90
 800aa88:	20000e8c 	.word	0x20000e8c

0800aa8c <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800aa8c:	b480      	push	{r7}
 800aa8e:	b097      	sub	sp, #92	@ 0x5c
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
 800aa94:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 800aa96:	2300      	movs	r3, #0
 800aa98:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aa9a:	f3ef 8310 	mrs	r3, PRIMASK
 800aa9e:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800aaa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800aaa2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800aaa4:	b672      	cpsid	i
    return(int_posture);
 800aaa6:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 800aaa8:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	689a      	ldr	r2, [r3, #8]
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	68db      	ldr	r3, [r3, #12]
 800aab2:	3b02      	subs	r3, #2
 800aab4:	00db      	lsls	r3, r3, #3
 800aab6:	4413      	add	r3, r2
 800aab8:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 800aaba:	683a      	ldr	r2, [r7, #0]
 800aabc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aabe:	429a      	cmp	r2, r3
 800aac0:	d308      	bcc.n	800aad4 <_tx_byte_pool_search+0x48>
 800aac2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aac4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aac6:	69fb      	ldr	r3, [r7, #28]
 800aac8:	f383 8810 	msr	PRIMASK, r3
}
 800aacc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800aace:	2300      	movs	r3, #0
 800aad0:	653b      	str	r3, [r7, #80]	@ 0x50
 800aad2:	e0dd      	b.n	800ac90 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800aad4:	4b72      	ldr	r3, [pc, #456]	@ (800aca0 <_tx_byte_pool_search+0x214>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aade:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	695b      	ldr	r3, [r3, #20]
 800aae4:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	68db      	ldr	r3, [r3, #12]
 800aaea:	3301      	adds	r3, #1
 800aaec:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 800aaee:	2300      	movs	r3, #0
 800aaf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800aaf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aaf4:	3304      	adds	r3, #4
 800aaf6:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800aaf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aafa:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800aafc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	4a68      	ldr	r2, [pc, #416]	@ (800aca4 <_tx_byte_pool_search+0x218>)
 800ab02:	4293      	cmp	r3, r2
 800ab04:	d143      	bne.n	800ab8e <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 800ab06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d104      	bne.n	800ab16 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ab10:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 800ab12:	2301      	movs	r3, #1
 800ab14:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800ab16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab18:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 800ab1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 800ab20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab24:	1ad3      	subs	r3, r2, r3
 800ab26:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800ab28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab2a:	3b08      	subs	r3, #8
 800ab2c:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800ab2e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d257      	bcs.n	800abe6 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 800ab36:	2300      	movs	r3, #0
 800ab38:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800ab3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab3c:	3304      	adds	r3, #4
 800ab3e:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800ab40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab42:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800ab44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	4a56      	ldr	r2, [pc, #344]	@ (800aca4 <_tx_byte_pool_search+0x218>)
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	d113      	bne.n	800ab76 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800ab4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab50:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 800ab52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab54:	681a      	ldr	r2, [r3, #0]
 800ab56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab58:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	68db      	ldr	r3, [r3, #12]
 800ab5e:	1e5a      	subs	r2, r3, #1
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	695b      	ldr	r3, [r3, #20]
 800ab68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	d114      	bne.n	800ab98 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ab72:	615a      	str	r2, [r3, #20]
 800ab74:	e010      	b.n	800ab98 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800ab76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab78:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 800ab7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 800ab80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d008      	beq.n	800ab98 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 800ab86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab88:	3b01      	subs	r3, #1
 800ab8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab8c:	e004      	b.n	800ab98 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800ab8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab90:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 800ab92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 800ab98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d002      	beq.n	800aba4 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800ab9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aba0:	3b01      	subs	r3, #1
 800aba2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aba4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aba6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aba8:	693b      	ldr	r3, [r7, #16]
 800abaa:	f383 8810 	msr	PRIMASK, r3
}
 800abae:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800abb0:	f3ef 8310 	mrs	r3, PRIMASK
 800abb4:	61bb      	str	r3, [r7, #24]
    return(posture);
 800abb6:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800abb8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800abba:	b672      	cpsid	i
    return(int_posture);
 800abbc:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800abbe:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6a1b      	ldr	r3, [r3, #32]
 800abc4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800abc6:	429a      	cmp	r2, r3
 800abc8:	d009      	beq.n	800abde <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	695b      	ldr	r3, [r3, #20]
 800abce:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	68db      	ldr	r3, [r3, #12]
 800abd4:	3301      	adds	r3, #1
 800abd6:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800abdc:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 800abde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d186      	bne.n	800aaf2 <_tx_byte_pool_search+0x66>
 800abe4:	e000      	b.n	800abe8 <_tx_byte_pool_search+0x15c>
                    break;
 800abe6:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 800abe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abea:	2b00      	cmp	r3, #0
 800abec:	d048      	beq.n	800ac80 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 800abee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	1ad3      	subs	r3, r2, r3
 800abf4:	2b13      	cmp	r3, #19
 800abf6:	d91e      	bls.n	800ac36 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	3308      	adds	r3, #8
 800abfc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800abfe:	4413      	add	r3, r2
 800ac00:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800ac02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac04:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800ac06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac08:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 800ac0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac0c:	681a      	ldr	r2, [r3, #0]
 800ac0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac10:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800ac12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac14:	3304      	adds	r3, #4
 800ac16:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800ac18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac1a:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 800ac1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac1e:	4a21      	ldr	r2, [pc, #132]	@ (800aca4 <_tx_byte_pool_search+0x218>)
 800ac20:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	68db      	ldr	r3, [r3, #12]
 800ac26:	1c5a      	adds	r2, r3, #1
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 800ac2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac30:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800ac36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac38:	3304      	adds	r3, #4
 800ac3a:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800ac3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac3e:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800ac40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac42:	687a      	ldr	r2, [r7, #4]
 800ac44:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	689a      	ldr	r2, [r3, #8]
 800ac4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac4c:	1ad3      	subs	r3, r2, r3
 800ac4e:	f1a3 0208 	sub.w	r2, r3, #8
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	695b      	ldr	r3, [r3, #20]
 800ac5a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ac5c:	429a      	cmp	r2, r3
 800ac5e:	d105      	bne.n	800ac6c <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800ac60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac62:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 800ac64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac66:	681a      	ldr	r2, [r3, #0]
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	615a      	str	r2, [r3, #20]
 800ac6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac6e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	f383 8810 	msr	PRIMASK, r3
}
 800ac76:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800ac78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac7a:	3308      	adds	r3, #8
 800ac7c:	653b      	str	r3, [r7, #80]	@ 0x50
 800ac7e:	e007      	b.n	800ac90 <_tx_byte_pool_search+0x204>
 800ac80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac82:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	f383 8810 	msr	PRIMASK, r3
}
 800ac8a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 800ac90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800ac92:	4618      	mov	r0, r3
 800ac94:	375c      	adds	r7, #92	@ 0x5c
 800ac96:	46bd      	mov	sp, r7
 800ac98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9c:	4770      	bx	lr
 800ac9e:	bf00      	nop
 800aca0:	20000e9c 	.word	0x20000e9c
 800aca4:	ffffeeee 	.word	0xffffeeee

0800aca8 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800acac:	f000 fb18 	bl	800b2e0 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 800acb0:	f001 f880 	bl	800bdb4 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800acb4:	4b12      	ldr	r3, [pc, #72]	@ (800ad00 <_tx_initialize_high_level+0x58>)
 800acb6:	2200      	movs	r2, #0
 800acb8:	601a      	str	r2, [r3, #0]
 800acba:	4b12      	ldr	r3, [pc, #72]	@ (800ad04 <_tx_initialize_high_level+0x5c>)
 800acbc:	2200      	movs	r2, #0
 800acbe:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 800acc0:	4b11      	ldr	r3, [pc, #68]	@ (800ad08 <_tx_initialize_high_level+0x60>)
 800acc2:	2200      	movs	r2, #0
 800acc4:	601a      	str	r2, [r3, #0]
 800acc6:	4b11      	ldr	r3, [pc, #68]	@ (800ad0c <_tx_initialize_high_level+0x64>)
 800acc8:	2200      	movs	r2, #0
 800acca:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 800accc:	4b10      	ldr	r3, [pc, #64]	@ (800ad10 <_tx_initialize_high_level+0x68>)
 800acce:	2200      	movs	r2, #0
 800acd0:	601a      	str	r2, [r3, #0]
 800acd2:	4b10      	ldr	r3, [pc, #64]	@ (800ad14 <_tx_initialize_high_level+0x6c>)
 800acd4:	2200      	movs	r2, #0
 800acd6:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 800acd8:	4b0f      	ldr	r3, [pc, #60]	@ (800ad18 <_tx_initialize_high_level+0x70>)
 800acda:	2200      	movs	r2, #0
 800acdc:	601a      	str	r2, [r3, #0]
 800acde:	4b0f      	ldr	r3, [pc, #60]	@ (800ad1c <_tx_initialize_high_level+0x74>)
 800ace0:	2200      	movs	r2, #0
 800ace2:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800ace4:	4b0e      	ldr	r3, [pc, #56]	@ (800ad20 <_tx_initialize_high_level+0x78>)
 800ace6:	2200      	movs	r2, #0
 800ace8:	601a      	str	r2, [r3, #0]
 800acea:	4b0e      	ldr	r3, [pc, #56]	@ (800ad24 <_tx_initialize_high_level+0x7c>)
 800acec:	2200      	movs	r2, #0
 800acee:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 800acf0:	4b0d      	ldr	r3, [pc, #52]	@ (800ad28 <_tx_initialize_high_level+0x80>)
 800acf2:	2200      	movs	r2, #0
 800acf4:	601a      	str	r2, [r3, #0]
 800acf6:	4b0d      	ldr	r3, [pc, #52]	@ (800ad2c <_tx_initialize_high_level+0x84>)
 800acf8:	2200      	movs	r2, #0
 800acfa:	601a      	str	r2, [r3, #0]
#endif
}
 800acfc:	bf00      	nop
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	20000e64 	.word	0x20000e64
 800ad04:	20000e68 	.word	0x20000e68
 800ad08:	20000e6c 	.word	0x20000e6c
 800ad0c:	20000e70 	.word	0x20000e70
 800ad10:	20000e74 	.word	0x20000e74
 800ad14:	20000e78 	.word	0x20000e78
 800ad18:	20000e84 	.word	0x20000e84
 800ad1c:	20000e88 	.word	0x20000e88
 800ad20:	20000e8c 	.word	0x20000e8c
 800ad24:	20000e90 	.word	0x20000e90
 800ad28:	20000e7c 	.word	0x20000e7c
 800ad2c:	20000e80 	.word	0x20000e80

0800ad30 <_tx_initialize_kernel_enter>:
/*                                            added EPK initialization,   */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800ad34:	4b10      	ldr	r3, [pc, #64]	@ (800ad78 <_tx_initialize_kernel_enter+0x48>)
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 800ad3c:	d00c      	beq.n	800ad58 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800ad3e:	4b0e      	ldr	r3, [pc, #56]	@ (800ad78 <_tx_initialize_kernel_enter+0x48>)
 800ad40:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800ad44:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800ad46:	f7f5 fa6b 	bl	8000220 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 800ad4a:	f7ff ffad 	bl	800aca8 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800ad4e:	4b0b      	ldr	r3, [pc, #44]	@ (800ad7c <_tx_initialize_kernel_enter+0x4c>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	3301      	adds	r3, #1
 800ad54:	4a09      	ldr	r2, [pc, #36]	@ (800ad7c <_tx_initialize_kernel_enter+0x4c>)
 800ad56:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800ad58:	4b07      	ldr	r3, [pc, #28]	@ (800ad78 <_tx_initialize_kernel_enter+0x48>)
 800ad5a:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800ad5e:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800ad60:	4b07      	ldr	r3, [pc, #28]	@ (800ad80 <_tx_initialize_kernel_enter+0x50>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4618      	mov	r0, r3
 800ad66:	f7f5 fecb 	bl	8000b00 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 800ad6a:	4b03      	ldr	r3, [pc, #12]	@ (800ad78 <_tx_initialize_kernel_enter+0x48>)
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800ad70:	f7f5 fa96 	bl	80002a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800ad74:	bf00      	nop
 800ad76:	bd80      	pop	{r7, pc}
 800ad78:	2000018c 	.word	0x2000018c
 800ad7c:	20000f34 	.word	0x20000f34
 800ad80:	20000e94 	.word	0x20000e94

0800ad84 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b08e      	sub	sp, #56	@ 0x38
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
 800ad8c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ad8e:	f3ef 8310 	mrs	r3, PRIMASK
 800ad92:	623b      	str	r3, [r7, #32]
    return(posture);
 800ad94:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800ad96:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ad98:	b672      	cpsid	i
    return(int_posture);
 800ad9a:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 800ad9c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ada2:	4a33      	ldr	r2, [pc, #204]	@ (800ae70 <_tx_semaphore_cleanup+0xec>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d158      	bne.n	800ae5a <_tx_semaphore_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800adae:	683a      	ldr	r2, [r7, #0]
 800adb0:	429a      	cmp	r2, r3
 800adb2:	d152      	bne.n	800ae5a <_tx_semaphore_cleanup+0xd6>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800adb8:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 800adba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d04c      	beq.n	800ae5a <_tx_semaphore_cleanup+0xd6>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 800adc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4a2b      	ldr	r2, [pc, #172]	@ (800ae74 <_tx_semaphore_cleanup+0xf0>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d147      	bne.n	800ae5a <_tx_semaphore_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 800adca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adcc:	691b      	ldr	r3, [r3, #16]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d043      	beq.n	800ae5a <_tx_semaphore_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	2200      	movs	r2, #0
 800add6:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 800add8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adda:	691b      	ldr	r3, [r3, #16]
 800addc:	1e5a      	subs	r2, r3, #1
 800adde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ade0:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800ade2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ade4:	691b      	ldr	r3, [r3, #16]
 800ade6:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800ade8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adea:	2b00      	cmp	r3, #0
 800adec:	d103      	bne.n	800adf6 <_tx_semaphore_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800adee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adf0:	2200      	movs	r2, #0
 800adf2:	60da      	str	r2, [r3, #12]
 800adf4:	e013      	b.n	800ae1e <_tx_semaphore_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800adfa:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae00:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800ae02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae06:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800ae08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae0c:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800ae0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae10:	68db      	ldr	r3, [r3, #12]
 800ae12:	687a      	ldr	r2, [r7, #4]
 800ae14:	429a      	cmp	r2, r3
 800ae16:	d102      	bne.n	800ae1e <_tx_semaphore_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800ae18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae1c:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae22:	2b06      	cmp	r3, #6
 800ae24:	d119      	bne.n	800ae5a <_tx_semaphore_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	220d      	movs	r2, #13
 800ae2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800ae2e:	4b12      	ldr	r3, [pc, #72]	@ (800ae78 <_tx_semaphore_cleanup+0xf4>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	3301      	adds	r3, #1
 800ae34:	4a10      	ldr	r2, [pc, #64]	@ (800ae78 <_tx_semaphore_cleanup+0xf4>)
 800ae36:	6013      	str	r3, [r2, #0]
 800ae38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae3a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	f383 8810 	msr	PRIMASK, r3
}
 800ae42:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f000 fb8d 	bl	800b564 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ae4a:	f3ef 8310 	mrs	r3, PRIMASK
 800ae4e:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ae50:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ae52:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ae54:	b672      	cpsid	i
    return(int_posture);
 800ae56:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800ae58:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae5c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	f383 8810 	msr	PRIMASK, r3
}
 800ae64:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800ae66:	bf00      	nop
 800ae68:	3738      	adds	r7, #56	@ 0x38
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
 800ae6e:	bf00      	nop
 800ae70:	0800ad85 	.word	0x0800ad85
 800ae74:	53454d41 	.word	0x53454d41
 800ae78:	20000f34 	.word	0x20000f34

0800ae7c <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b08a      	sub	sp, #40	@ 0x28
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	60f8      	str	r0, [r7, #12]
 800ae84:	60b9      	str	r1, [r7, #8]
 800ae86:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 800ae88:	221c      	movs	r2, #28
 800ae8a:	2100      	movs	r1, #0
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	f001 fdbf 	bl	800ca10 <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	68ba      	ldr	r2, [r7, #8]
 800ae96:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	687a      	ldr	r2, [r7, #4]
 800ae9c:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ae9e:	f3ef 8310 	mrs	r3, PRIMASK
 800aea2:	61bb      	str	r3, [r7, #24]
    return(posture);
 800aea4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800aea6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800aea8:	b672      	cpsid	i
    return(int_posture);
 800aeaa:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 800aeac:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	4a18      	ldr	r2, [pc, #96]	@ (800af14 <_tx_semaphore_create+0x98>)
 800aeb2:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800aeb4:	4b18      	ldr	r3, [pc, #96]	@ (800af18 <_tx_semaphore_create+0x9c>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d109      	bne.n	800aed0 <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 800aebc:	4a17      	ldr	r2, [pc, #92]	@ (800af1c <_tx_semaphore_create+0xa0>)
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	68fa      	ldr	r2, [r7, #12]
 800aec6:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	68fa      	ldr	r2, [r7, #12]
 800aecc:	619a      	str	r2, [r3, #24]
 800aece:	e011      	b.n	800aef4 <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 800aed0:	4b12      	ldr	r3, [pc, #72]	@ (800af1c <_tx_semaphore_create+0xa0>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 800aed6:	6a3b      	ldr	r3, [r7, #32]
 800aed8:	699b      	ldr	r3, [r3, #24]
 800aeda:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 800aedc:	6a3b      	ldr	r3, [r7, #32]
 800aede:	68fa      	ldr	r2, [r7, #12]
 800aee0:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 800aee2:	69fb      	ldr	r3, [r7, #28]
 800aee4:	68fa      	ldr	r2, [r7, #12]
 800aee6:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	69fa      	ldr	r2, [r7, #28]
 800aeec:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	6a3a      	ldr	r2, [r7, #32]
 800aef2:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 800aef4:	4b08      	ldr	r3, [pc, #32]	@ (800af18 <_tx_semaphore_create+0x9c>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	3301      	adds	r3, #1
 800aefa:	4a07      	ldr	r2, [pc, #28]	@ (800af18 <_tx_semaphore_create+0x9c>)
 800aefc:	6013      	str	r3, [r2, #0]
 800aefe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af00:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800af02:	693b      	ldr	r3, [r7, #16]
 800af04:	f383 8810 	msr	PRIMASK, r3
}
 800af08:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800af0a:	2300      	movs	r3, #0
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	3728      	adds	r7, #40	@ 0x28
 800af10:	46bd      	mov	sp, r7
 800af12:	bd80      	pop	{r7, pc}
 800af14:	53454d41 	.word	0x53454d41
 800af18:	20000e68 	.word	0x20000e68
 800af1c:	20000e64 	.word	0x20000e64

0800af20 <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b08e      	sub	sp, #56	@ 0x38
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
 800af28:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800af2a:	2300      	movs	r3, #0
 800af2c:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800af2e:	f3ef 8310 	mrs	r3, PRIMASK
 800af32:	623b      	str	r3, [r7, #32]
    return(posture);
 800af34:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800af36:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800af38:	b672      	cpsid	i
    return(int_posture);
 800af3a:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 800af3c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	689b      	ldr	r3, [r3, #8]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d00a      	beq.n	800af5c <_tx_semaphore_get+0x3c>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	689b      	ldr	r3, [r3, #8]
 800af4a:	1e5a      	subs	r2, r3, #1
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	609a      	str	r2, [r3, #8]
 800af50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af52:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800af54:	69bb      	ldr	r3, [r7, #24]
 800af56:	f383 8810 	msr	PRIMASK, r3
}
 800af5a:	e068      	b.n	800b02e <_tx_semaphore_get+0x10e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d05d      	beq.n	800b01e <_tx_semaphore_get+0xfe>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800af62:	4b35      	ldr	r3, [pc, #212]	@ (800b038 <_tx_semaphore_get+0x118>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d008      	beq.n	800af7c <_tx_semaphore_get+0x5c>
 800af6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af6c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800af6e:	697b      	ldr	r3, [r7, #20]
 800af70:	f383 8810 	msr	PRIMASK, r3
}
 800af74:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 800af76:	230d      	movs	r3, #13
 800af78:	637b      	str	r3, [r7, #52]	@ 0x34
 800af7a:	e058      	b.n	800b02e <_tx_semaphore_get+0x10e>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800af7c:	4b2f      	ldr	r3, [pc, #188]	@ (800b03c <_tx_semaphore_get+0x11c>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 800af82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af84:	4a2e      	ldr	r2, [pc, #184]	@ (800b040 <_tx_semaphore_get+0x120>)
 800af86:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 800af88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af8a:	687a      	ldr	r2, [r7, #4]
 800af8c:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800af8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af90:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800af94:	1c5a      	adds	r2, r3, #1
 800af96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af98:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	691b      	ldr	r3, [r3, #16]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d109      	bne.n	800afb8 <_tx_semaphore_get+0x98>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800afa8:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 800afaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800afae:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 800afb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800afb4:	675a      	str	r2, [r3, #116]	@ 0x74
 800afb6:	e011      	b.n	800afdc <_tx_semaphore_get+0xbc>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	68db      	ldr	r3, [r3, #12]
 800afbc:	62bb      	str	r3, [r7, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800afbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800afc2:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800afc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800afc8:	627b      	str	r3, [r7, #36]	@ 0x24
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800afca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afce:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800afd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800afd4:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800afd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800afda:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	691b      	ldr	r3, [r3, #16]
 800afe0:	1c5a      	adds	r2, r3, #1
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 800afe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe8:	2206      	movs	r2, #6
 800afea:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800afec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afee:	2201      	movs	r2, #1
 800aff0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800aff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aff4:	683a      	ldr	r2, [r7, #0]
 800aff6:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800aff8:	4b0f      	ldr	r3, [pc, #60]	@ (800b038 <_tx_semaphore_get+0x118>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	3301      	adds	r3, #1
 800affe:	4a0e      	ldr	r2, [pc, #56]	@ (800b038 <_tx_semaphore_get+0x118>)
 800b000:	6013      	str	r3, [r2, #0]
 800b002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b004:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b006:	693b      	ldr	r3, [r7, #16]
 800b008:	f383 8810 	msr	PRIMASK, r3
}
 800b00c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800b00e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b010:	f000 fba8 	bl	800b764 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800b014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b016:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b01a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b01c:	e007      	b.n	800b02e <_tx_semaphore_get+0x10e>
 800b01e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b020:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	f383 8810 	msr	PRIMASK, r3
}
 800b028:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 800b02a:	230d      	movs	r3, #13
 800b02c:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 800b02e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b030:	4618      	mov	r0, r3
 800b032:	3738      	adds	r7, #56	@ 0x38
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}
 800b038:	20000f34 	.word	0x20000f34
 800b03c:	20000e9c 	.word	0x20000e9c
 800b040:	0800ad85 	.word	0x0800ad85

0800b044 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800b044:	b580      	push	{r7, lr}
 800b046:	b08c      	sub	sp, #48	@ 0x30
 800b048:	af00      	add	r7, sp, #0
 800b04a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b04c:	f3ef 8310 	mrs	r3, PRIMASK
 800b050:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b052:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b054:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b056:	b672      	cpsid	i
    return(int_posture);
 800b058:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 800b05a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	691b      	ldr	r3, [r3, #16]
 800b060:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 800b062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b064:	2b00      	cmp	r3, #0
 800b066:	d10a      	bne.n	800b07e <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	689b      	ldr	r3, [r3, #8]
 800b06c:	1c5a      	adds	r2, r3, #1
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	609a      	str	r2, [r3, #8]
 800b072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b074:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b076:	693b      	ldr	r3, [r7, #16]
 800b078:	f383 8810 	msr	PRIMASK, r3
}
 800b07c:	e033      	b.n	800b0e6 <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	68db      	ldr	r3, [r3, #12]
 800b082:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 800b084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b086:	3b01      	subs	r3, #1
 800b088:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 800b08a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d103      	bne.n	800b098 <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2200      	movs	r2, #0
 800b094:	60da      	str	r2, [r3, #12]
 800b096:	e00e      	b.n	800b0b6 <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 800b098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b09a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b09c:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6a3a      	ldr	r2, [r7, #32]
 800b0a2:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800b0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0a8:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800b0aa:	6a3b      	ldr	r3, [r7, #32]
 800b0ac:	69fa      	ldr	r2, [r7, #28]
 800b0ae:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 800b0b0:	69fb      	ldr	r3, [r7, #28]
 800b0b2:	6a3a      	ldr	r2, [r7, #32]
 800b0b4:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b0ba:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0be:	2200      	movs	r2, #0
 800b0c0:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b0c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 800b0ca:	4b09      	ldr	r3, [pc, #36]	@ (800b0f0 <_tx_semaphore_put+0xac>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	3301      	adds	r3, #1
 800b0d0:	4a07      	ldr	r2, [pc, #28]	@ (800b0f0 <_tx_semaphore_put+0xac>)
 800b0d2:	6013      	str	r3, [r2, #0]
 800b0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0d6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	f383 8810 	msr	PRIMASK, r3
}
 800b0de:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 800b0e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b0e2:	f000 fa3f 	bl	800b564 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800b0e6:	2300      	movs	r3, #0
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3730      	adds	r7, #48	@ 0x30
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	bd80      	pop	{r7, pc}
 800b0f0:	20000f34 	.word	0x20000f34

0800b0f4 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b092      	sub	sp, #72	@ 0x48
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	60f8      	str	r0, [r7, #12]
 800b0fc:	60b9      	str	r1, [r7, #8]
 800b0fe:	607a      	str	r2, [r7, #4]
 800b100:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800b102:	2300      	movs	r3, #0
 800b104:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800b106:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b108:	21ef      	movs	r1, #239	@ 0xef
 800b10a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800b10c:	f001 fc80 	bl	800ca10 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800b110:	22b0      	movs	r2, #176	@ 0xb0
 800b112:	2100      	movs	r1, #0
 800b114:	68f8      	ldr	r0, [r7, #12]
 800b116:	f001 fc7b 	bl	800ca10 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	68ba      	ldr	r2, [r7, #8]
 800b11e:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	687a      	ldr	r2, [r7, #4]
 800b124:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	683a      	ldr	r2, [r7, #0]
 800b12a:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b130:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b136:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b13c:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b142:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b14a:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b150:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	2220      	movs	r2, #32
 800b156:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800b15a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b15c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800b15e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b160:	3b01      	subs	r3, #1
 800b162:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b164:	4413      	add	r3, r2
 800b166:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b16c:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800b16e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b170:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b172:	429a      	cmp	r2, r3
 800b174:	d007      	beq.n	800b186 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	2200      	movs	r2, #0
 800b17a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	2200      	movs	r2, #0
 800b180:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800b184:	e006      	b.n	800b194 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b18a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b190:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	2203      	movs	r2, #3
 800b198:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	4a48      	ldr	r2, [pc, #288]	@ (800b2c0 <_tx_thread_create+0x1cc>)
 800b19e:	655a      	str	r2, [r3, #84]	@ 0x54
 800b1a0:	68fa      	ldr	r2, [r7, #12]
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800b1a6:	4947      	ldr	r1, [pc, #284]	@ (800b2c4 <_tx_thread_create+0x1d0>)
 800b1a8:	68f8      	ldr	r0, [r7, #12]
 800b1aa:	f7f5 f8d9 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b1ae:	f3ef 8310 	mrs	r3, PRIMASK
 800b1b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800b1b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800b1b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800b1b8:	b672      	cpsid	i
    return(int_posture);
 800b1ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800b1bc:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	4a41      	ldr	r2, [pc, #260]	@ (800b2c8 <_tx_thread_create+0x1d4>)
 800b1c2:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800b1c4:	4b41      	ldr	r3, [pc, #260]	@ (800b2cc <_tx_thread_create+0x1d8>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d10b      	bne.n	800b1e4 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800b1cc:	4a40      	ldr	r2, [pc, #256]	@ (800b2d0 <_tx_thread_create+0x1dc>)
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	68fa      	ldr	r2, [r7, #12]
 800b1d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	68fa      	ldr	r2, [r7, #12]
 800b1de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800b1e2:	e016      	b.n	800b212 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800b1e4:	4b3a      	ldr	r3, [pc, #232]	@ (800b2d0 <_tx_thread_create+0x1dc>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800b1ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b1f0:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800b1f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1f4:	68fa      	ldr	r2, [r7, #12]
 800b1f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800b1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1fc:	68fa      	ldr	r2, [r7, #12]
 800b1fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b206:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b20e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800b212:	4b2e      	ldr	r3, [pc, #184]	@ (800b2cc <_tx_thread_create+0x1d8>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	3301      	adds	r3, #1
 800b218:	4a2c      	ldr	r2, [pc, #176]	@ (800b2cc <_tx_thread_create+0x1d8>)
 800b21a:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800b21c:	4b2d      	ldr	r3, [pc, #180]	@ (800b2d4 <_tx_thread_create+0x1e0>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	3301      	adds	r3, #1
 800b222:	4a2c      	ldr	r2, [pc, #176]	@ (800b2d4 <_tx_thread_create+0x1e0>)
 800b224:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800b226:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b228:	2b01      	cmp	r3, #1
 800b22a:	d129      	bne.n	800b280 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b22c:	f3ef 8305 	mrs	r3, IPSR
 800b230:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800b232:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800b234:	4b28      	ldr	r3, [pc, #160]	@ (800b2d8 <_tx_thread_create+0x1e4>)
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	4313      	orrs	r3, r2
 800b23a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800b23e:	d30d      	bcc.n	800b25c <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800b240:	4b26      	ldr	r3, [pc, #152]	@ (800b2dc <_tx_thread_create+0x1e8>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800b246:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d009      	beq.n	800b260 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800b24c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b24e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b250:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800b252:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b256:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b258:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b25a:	e001      	b.n	800b260 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800b25c:	2300      	movs	r3, #0
 800b25e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b262:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b264:	6a3b      	ldr	r3, [r7, #32]
 800b266:	f383 8810 	msr	PRIMASK, r3
}
 800b26a:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800b26c:	68f8      	ldr	r0, [r7, #12]
 800b26e:	f000 f979 	bl	800b564 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800b272:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b274:	2b00      	cmp	r3, #0
 800b276:	d01e      	beq.n	800b2b6 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800b278:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b27a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b27c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b27e:	e01a      	b.n	800b2b6 <_tx_thread_create+0x1c2>
 800b280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b282:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b284:	693b      	ldr	r3, [r7, #16]
 800b286:	f383 8810 	msr	PRIMASK, r3
}
 800b28a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b28c:	f3ef 8310 	mrs	r3, PRIMASK
 800b290:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b292:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b294:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b296:	b672      	cpsid	i
    return(int_posture);
 800b298:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800b29a:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800b29c:	4b0d      	ldr	r3, [pc, #52]	@ (800b2d4 <_tx_thread_create+0x1e0>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	4a0c      	ldr	r2, [pc, #48]	@ (800b2d4 <_tx_thread_create+0x1e0>)
 800b2a4:	6013      	str	r3, [r2, #0]
 800b2a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2a8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b2aa:	69fb      	ldr	r3, [r7, #28]
 800b2ac:	f383 8810 	msr	PRIMASK, r3
}
 800b2b0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b2b2:	f000 f91d 	bl	800b4f0 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800b2b6:	2300      	movs	r3, #0
}
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	3748      	adds	r7, #72	@ 0x48
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}
 800b2c0:	0800ba39 	.word	0x0800ba39
 800b2c4:	0800b359 	.word	0x0800b359
 800b2c8:	54485244 	.word	0x54485244
 800b2cc:	20000ea8 	.word	0x20000ea8
 800b2d0:	20000ea4 	.word	0x20000ea4
 800b2d4:	20000f34 	.word	0x20000f34
 800b2d8:	2000018c 	.word	0x2000018c
 800b2dc:	20000ea0 	.word	0x20000ea0

0800b2e0 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800b2e4:	4b12      	ldr	r3, [pc, #72]	@ (800b330 <_tx_thread_initialize+0x50>)
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800b2ea:	4b12      	ldr	r3, [pc, #72]	@ (800b334 <_tx_thread_initialize+0x54>)
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800b2f0:	4b11      	ldr	r3, [pc, #68]	@ (800b338 <_tx_thread_initialize+0x58>)
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800b2f6:	4b11      	ldr	r3, [pc, #68]	@ (800b33c <_tx_thread_initialize+0x5c>)
 800b2f8:	2220      	movs	r2, #32
 800b2fa:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800b2fc:	2280      	movs	r2, #128	@ 0x80
 800b2fe:	2100      	movs	r1, #0
 800b300:	480f      	ldr	r0, [pc, #60]	@ (800b340 <_tx_thread_initialize+0x60>)
 800b302:	f001 fb85 	bl	800ca10 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800b306:	4b0f      	ldr	r3, [pc, #60]	@ (800b344 <_tx_thread_initialize+0x64>)
 800b308:	2200      	movs	r2, #0
 800b30a:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800b30c:	4b0e      	ldr	r3, [pc, #56]	@ (800b348 <_tx_thread_initialize+0x68>)
 800b30e:	2200      	movs	r2, #0
 800b310:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800b312:	4b0e      	ldr	r3, [pc, #56]	@ (800b34c <_tx_thread_initialize+0x6c>)
 800b314:	2200      	movs	r2, #0
 800b316:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800b318:	4b0d      	ldr	r3, [pc, #52]	@ (800b350 <_tx_thread_initialize+0x70>)
 800b31a:	2200      	movs	r2, #0
 800b31c:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800b31e:	4b0d      	ldr	r3, [pc, #52]	@ (800b354 <_tx_thread_initialize+0x74>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800b326:	4a0b      	ldr	r2, [pc, #44]	@ (800b354 <_tx_thread_initialize+0x74>)
 800b328:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800b32a:	bf00      	nop
 800b32c:	bd80      	pop	{r7, pc}
 800b32e:	bf00      	nop
 800b330:	20000e9c 	.word	0x20000e9c
 800b334:	20000ea0 	.word	0x20000ea0
 800b338:	20000eac 	.word	0x20000eac
 800b33c:	20000eb0 	.word	0x20000eb0
 800b340:	20000eb4 	.word	0x20000eb4
 800b344:	20000ea4 	.word	0x20000ea4
 800b348:	20000ea8 	.word	0x20000ea8
 800b34c:	20000f34 	.word	0x20000f34
 800b350:	20000f38 	.word	0x20000f38
 800b354:	20000f3c 	.word	0x20000f3c

0800b358 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b088      	sub	sp, #32
 800b35c:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b35e:	4b21      	ldr	r3, [pc, #132]	@ (800b3e4 <_tx_thread_shell_entry+0x8c>)
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800b364:	69fb      	ldr	r3, [r7, #28]
 800b366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b368:	69fa      	ldr	r2, [r7, #28]
 800b36a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b36c:	4610      	mov	r0, r2
 800b36e:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800b370:	4b1d      	ldr	r3, [pc, #116]	@ (800b3e8 <_tx_thread_shell_entry+0x90>)
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d003      	beq.n	800b380 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800b378:	4b1b      	ldr	r3, [pc, #108]	@ (800b3e8 <_tx_thread_shell_entry+0x90>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	69f8      	ldr	r0, [r7, #28]
 800b37e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b380:	f3ef 8310 	mrs	r3, PRIMASK
 800b384:	607b      	str	r3, [r7, #4]
    return(posture);
 800b386:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800b388:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b38a:	b672      	cpsid	i
    return(int_posture);
 800b38c:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800b38e:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800b390:	69fb      	ldr	r3, [r7, #28]
 800b392:	2201      	movs	r2, #1
 800b394:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b396:	69fb      	ldr	r3, [r7, #28]
 800b398:	2201      	movs	r2, #1
 800b39a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800b39c:	69fb      	ldr	r3, [r7, #28]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800b3a2:	4b12      	ldr	r3, [pc, #72]	@ (800b3ec <_tx_thread_shell_entry+0x94>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	3301      	adds	r3, #1
 800b3a8:	4a10      	ldr	r2, [pc, #64]	@ (800b3ec <_tx_thread_shell_entry+0x94>)
 800b3aa:	6013      	str	r3, [r2, #0]
 800b3ac:	69bb      	ldr	r3, [r7, #24]
 800b3ae:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	f383 8810 	msr	PRIMASK, r3
}
 800b3b6:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800b3b8:	f3ef 8314 	mrs	r3, CONTROL
 800b3bc:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800b3be:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800b3c0:	617b      	str	r3, [r7, #20]
 800b3c2:	697b      	ldr	r3, [r7, #20]
 800b3c4:	f023 0304 	bic.w	r3, r3, #4
 800b3c8:	617b      	str	r3, [r7, #20]
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800b3ce:	693b      	ldr	r3, [r7, #16]
 800b3d0:	f383 8814 	msr	CONTROL, r3
}
 800b3d4:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800b3d6:	69f8      	ldr	r0, [r7, #28]
 800b3d8:	f000 f9c4 	bl	800b764 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800b3dc:	bf00      	nop
 800b3de:	3720      	adds	r7, #32
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	bd80      	pop	{r7, pc}
 800b3e4:	20000e9c 	.word	0x20000e9c
 800b3e8:	20000f38 	.word	0x20000f38
 800b3ec:	20000f34 	.word	0x20000f34

0800b3f0 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b08e      	sub	sp, #56	@ 0x38
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b3f8:	f3ef 8310 	mrs	r3, PRIMASK
 800b3fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b3fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800b400:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800b402:	b672      	cpsid	i
    return(int_posture);
 800b404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800b406:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b408:	4b35      	ldr	r3, [pc, #212]	@ (800b4e0 <_tx_thread_sleep+0xf0>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800b40e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b410:	2b00      	cmp	r3, #0
 800b412:	d108      	bne.n	800b426 <_tx_thread_sleep+0x36>
 800b414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b416:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b418:	6a3b      	ldr	r3, [r7, #32]
 800b41a:	f383 8810 	msr	PRIMASK, r3
}
 800b41e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b420:	2313      	movs	r3, #19
 800b422:	637b      	str	r3, [r7, #52]	@ 0x34
 800b424:	e056      	b.n	800b4d4 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b426:	f3ef 8305 	mrs	r3, IPSR
 800b42a:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800b42c:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b42e:	4b2d      	ldr	r3, [pc, #180]	@ (800b4e4 <_tx_thread_sleep+0xf4>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	4313      	orrs	r3, r2
 800b434:	2b00      	cmp	r3, #0
 800b436:	d008      	beq.n	800b44a <_tx_thread_sleep+0x5a>
 800b438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b43a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b43c:	69bb      	ldr	r3, [r7, #24]
 800b43e:	f383 8810 	msr	PRIMASK, r3
}
 800b442:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b444:	2313      	movs	r3, #19
 800b446:	637b      	str	r3, [r7, #52]	@ 0x34
 800b448:	e044      	b.n	800b4d4 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800b44a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b44c:	4a26      	ldr	r2, [pc, #152]	@ (800b4e8 <_tx_thread_sleep+0xf8>)
 800b44e:	4293      	cmp	r3, r2
 800b450:	d108      	bne.n	800b464 <_tx_thread_sleep+0x74>
 800b452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b454:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b456:	697b      	ldr	r3, [r7, #20]
 800b458:	f383 8810 	msr	PRIMASK, r3
}
 800b45c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b45e:	2313      	movs	r3, #19
 800b460:	637b      	str	r3, [r7, #52]	@ 0x34
 800b462:	e037      	b.n	800b4d4 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d108      	bne.n	800b47c <_tx_thread_sleep+0x8c>
 800b46a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b46c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	f383 8810 	msr	PRIMASK, r3
}
 800b474:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800b476:	2300      	movs	r3, #0
 800b478:	637b      	str	r3, [r7, #52]	@ 0x34
 800b47a:	e02b      	b.n	800b4d4 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800b47c:	4b1b      	ldr	r3, [pc, #108]	@ (800b4ec <_tx_thread_sleep+0xfc>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d008      	beq.n	800b496 <_tx_thread_sleep+0xa6>
 800b484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b486:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	f383 8810 	msr	PRIMASK, r3
}
 800b48e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800b490:	2313      	movs	r3, #19
 800b492:	637b      	str	r3, [r7, #52]	@ 0x34
 800b494:	e01e      	b.n	800b4d4 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800b496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b498:	2204      	movs	r2, #4
 800b49a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b49c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b49e:	2201      	movs	r2, #1
 800b4a0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b4a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800b4aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ac:	687a      	ldr	r2, [r7, #4]
 800b4ae:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800b4b0:	4b0e      	ldr	r3, [pc, #56]	@ (800b4ec <_tx_thread_sleep+0xfc>)
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	3301      	adds	r3, #1
 800b4b6:	4a0d      	ldr	r2, [pc, #52]	@ (800b4ec <_tx_thread_sleep+0xfc>)
 800b4b8:	6013      	str	r3, [r2, #0]
 800b4ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4bc:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	f383 8810 	msr	PRIMASK, r3
}
 800b4c4:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800b4c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b4c8:	f000 f94c 	bl	800b764 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800b4cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b4d2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800b4d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3738      	adds	r7, #56	@ 0x38
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}
 800b4de:	bf00      	nop
 800b4e0:	20000e9c 	.word	0x20000e9c
 800b4e4:	2000018c 	.word	0x2000018c
 800b4e8:	20000fe4 	.word	0x20000fe4
 800b4ec:	20000f34 	.word	0x20000f34

0800b4f0 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b089      	sub	sp, #36	@ 0x24
 800b4f4:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b4f6:	4b17      	ldr	r3, [pc, #92]	@ (800b554 <_tx_thread_system_preempt_check+0x64>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800b4fc:	69fb      	ldr	r3, [r7, #28]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d121      	bne.n	800b546 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800b502:	4b15      	ldr	r3, [pc, #84]	@ (800b558 <_tx_thread_system_preempt_check+0x68>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800b508:	4b14      	ldr	r3, [pc, #80]	@ (800b55c <_tx_thread_system_preempt_check+0x6c>)
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800b50e:	69ba      	ldr	r2, [r7, #24]
 800b510:	697b      	ldr	r3, [r7, #20]
 800b512:	429a      	cmp	r2, r3
 800b514:	d017      	beq.n	800b546 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b516:	4b12      	ldr	r3, [pc, #72]	@ (800b560 <_tx_thread_system_preempt_check+0x70>)
 800b518:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b51c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b51e:	f3ef 8305 	mrs	r3, IPSR
 800b522:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800b524:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 800b526:	2b00      	cmp	r3, #0
 800b528:	d10c      	bne.n	800b544 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b52a:	f3ef 8310 	mrs	r3, PRIMASK
 800b52e:	60fb      	str	r3, [r7, #12]
    return(posture);
 800b530:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800b532:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b534:	b662      	cpsie	i
}
 800b536:	bf00      	nop
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f383 8810 	msr	PRIMASK, r3
}
 800b542:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800b544:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800b546:	bf00      	nop
 800b548:	3724      	adds	r7, #36	@ 0x24
 800b54a:	46bd      	mov	sp, r7
 800b54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b550:	4770      	bx	lr
 800b552:	bf00      	nop
 800b554:	20000f34 	.word	0x20000f34
 800b558:	20000e9c 	.word	0x20000e9c
 800b55c:	20000ea0 	.word	0x20000ea0
 800b560:	e000ed04 	.word	0xe000ed04

0800b564 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b096      	sub	sp, #88	@ 0x58
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b56c:	f3ef 8310 	mrs	r3, PRIMASK
 800b570:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800b572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800b574:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800b576:	b672      	cpsid	i
    return(int_posture);
 800b578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800b57a:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b580:	2b00      	cmp	r3, #0
 800b582:	d005      	beq.n	800b590 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	334c      	adds	r3, #76	@ 0x4c
 800b588:	4618      	mov	r0, r3
 800b58a:	f000 fcf1 	bl	800bf70 <_tx_timer_system_deactivate>
 800b58e:	e002      	b.n	800b596 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2200      	movs	r2, #0
 800b594:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800b596:	4b6c      	ldr	r3, [pc, #432]	@ (800b748 <_tx_thread_system_resume+0x1e4>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	3b01      	subs	r3, #1
 800b59c:	4a6a      	ldr	r2, [pc, #424]	@ (800b748 <_tx_thread_system_resume+0x1e4>)
 800b59e:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	f040 8083 	bne.w	800b6b0 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	f000 8097 	beq.w	800b6e2 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d172      	bne.n	800b6a2 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5c6:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800b5c8:	4a60      	ldr	r2, [pc, #384]	@ (800b74c <_tx_thread_system_resume+0x1e8>)
 800b5ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b5d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800b5d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d154      	bne.n	800b682 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800b5d8:	495c      	ldr	r1, [pc, #368]	@ (800b74c <_tx_thread_system_resume+0x1e8>)
 800b5da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5dc:	687a      	ldr	r2, [r7, #4]
 800b5de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	687a      	ldr	r2, [r7, #4]
 800b5e6:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	687a      	ldr	r2, [r7, #4]
 800b5ec:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800b5ee:	2201      	movs	r2, #1
 800b5f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5f2:	fa02 f303 	lsl.w	r3, r2, r3
 800b5f6:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800b5f8:	4b55      	ldr	r3, [pc, #340]	@ (800b750 <_tx_thread_system_resume+0x1ec>)
 800b5fa:	681a      	ldr	r2, [r3, #0]
 800b5fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b5fe:	4313      	orrs	r3, r2
 800b600:	4a53      	ldr	r2, [pc, #332]	@ (800b750 <_tx_thread_system_resume+0x1ec>)
 800b602:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800b604:	4b53      	ldr	r3, [pc, #332]	@ (800b754 <_tx_thread_system_resume+0x1f0>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b60a:	429a      	cmp	r2, r3
 800b60c:	d269      	bcs.n	800b6e2 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800b60e:	4a51      	ldr	r2, [pc, #324]	@ (800b754 <_tx_thread_system_resume+0x1f0>)
 800b610:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b612:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800b614:	4b50      	ldr	r3, [pc, #320]	@ (800b758 <_tx_thread_system_resume+0x1f4>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800b61a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d103      	bne.n	800b628 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800b620:	4a4d      	ldr	r2, [pc, #308]	@ (800b758 <_tx_thread_system_resume+0x1f4>)
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6013      	str	r3, [r2, #0]
 800b626:	e05c      	b.n	800b6e2 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800b628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b62a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b62c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b62e:	429a      	cmp	r2, r3
 800b630:	d257      	bcs.n	800b6e2 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800b632:	4a49      	ldr	r2, [pc, #292]	@ (800b758 <_tx_thread_system_resume+0x1f4>)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6013      	str	r3, [r2, #0]
 800b638:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b63a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b63c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b63e:	f383 8810 	msr	PRIMASK, r3
}
 800b642:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b644:	4b40      	ldr	r3, [pc, #256]	@ (800b748 <_tx_thread_system_resume+0x1e4>)
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800b64a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d174      	bne.n	800b73a <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b650:	4b42      	ldr	r3, [pc, #264]	@ (800b75c <_tx_thread_system_resume+0x1f8>)
 800b652:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b656:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b658:	f3ef 8305 	mrs	r3, IPSR
 800b65c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800b65e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 800b660:	2b00      	cmp	r3, #0
 800b662:	d10c      	bne.n	800b67e <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b664:	f3ef 8310 	mrs	r3, PRIMASK
 800b668:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800b66a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800b66c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b66e:	b662      	cpsie	i
}
 800b670:	bf00      	nop
 800b672:	6a3b      	ldr	r3, [r7, #32]
 800b674:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b676:	69fb      	ldr	r3, [r7, #28]
 800b678:	f383 8810 	msr	PRIMASK, r3
}
 800b67c:	bf00      	nop
}
 800b67e:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800b680:	e05b      	b.n	800b73a <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800b682:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b686:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800b688:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b68a:	687a      	ldr	r2, [r7, #4]
 800b68c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800b68e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b690:	687a      	ldr	r2, [r7, #4]
 800b692:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b698:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b69e:	621a      	str	r2, [r3, #32]
 800b6a0:	e01f      	b.n	800b6e2 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2203      	movs	r2, #3
 800b6ac:	631a      	str	r2, [r3, #48]	@ 0x30
 800b6ae:	e018      	b.n	800b6e2 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6b4:	2b01      	cmp	r3, #1
 800b6b6:	d014      	beq.n	800b6e2 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6bc:	2b02      	cmp	r3, #2
 800b6be:	d010      	beq.n	800b6e2 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d106      	bne.n	800b6d6 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	631a      	str	r2, [r3, #48]	@ 0x30
 800b6d4:	e005      	b.n	800b6e2 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2203      	movs	r2, #3
 800b6e0:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800b6e2:	4b1f      	ldr	r3, [pc, #124]	@ (800b760 <_tx_thread_system_resume+0x1fc>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b6e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b6ea:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b6ec:	69bb      	ldr	r3, [r7, #24]
 800b6ee:	f383 8810 	msr	PRIMASK, r3
}
 800b6f2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800b6f4:	4b18      	ldr	r3, [pc, #96]	@ (800b758 <_tx_thread_system_resume+0x1f4>)
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b6fa:	429a      	cmp	r2, r3
 800b6fc:	d020      	beq.n	800b740 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b6fe:	4b12      	ldr	r3, [pc, #72]	@ (800b748 <_tx_thread_system_resume+0x1e4>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800b704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b706:	2b00      	cmp	r3, #0
 800b708:	d11a      	bne.n	800b740 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b70a:	4b14      	ldr	r3, [pc, #80]	@ (800b75c <_tx_thread_system_resume+0x1f8>)
 800b70c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b710:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b712:	f3ef 8305 	mrs	r3, IPSR
 800b716:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b718:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10f      	bne.n	800b73e <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b71e:	f3ef 8310 	mrs	r3, PRIMASK
 800b722:	613b      	str	r3, [r7, #16]
    return(posture);
 800b724:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800b726:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b728:	b662      	cpsie	i
}
 800b72a:	bf00      	nop
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	f383 8810 	msr	PRIMASK, r3
}
 800b736:	bf00      	nop
}
 800b738:	e001      	b.n	800b73e <_tx_thread_system_resume+0x1da>
                                return;
 800b73a:	bf00      	nop
 800b73c:	e000      	b.n	800b740 <_tx_thread_system_resume+0x1dc>
 800b73e:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800b740:	3758      	adds	r7, #88	@ 0x58
 800b742:	46bd      	mov	sp, r7
 800b744:	bd80      	pop	{r7, pc}
 800b746:	bf00      	nop
 800b748:	20000f34 	.word	0x20000f34
 800b74c:	20000eb4 	.word	0x20000eb4
 800b750:	20000eac 	.word	0x20000eac
 800b754:	20000eb0 	.word	0x20000eb0
 800b758:	20000ea0 	.word	0x20000ea0
 800b75c:	e000ed04 	.word	0xe000ed04
 800b760:	20000e9c 	.word	0x20000e9c

0800b764 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b09e      	sub	sp, #120	@ 0x78
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800b76c:	4b81      	ldr	r3, [pc, #516]	@ (800b974 <_tx_thread_system_suspend+0x210>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b772:	f3ef 8310 	mrs	r3, PRIMASK
 800b776:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800b778:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800b77a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800b77c:	b672      	cpsid	i
    return(int_posture);
 800b77e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800b780:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800b782:	687a      	ldr	r2, [r7, #4]
 800b784:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b786:	429a      	cmp	r2, r3
 800b788:	d112      	bne.n	800b7b0 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b78e:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800b790:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b792:	2b00      	cmp	r3, #0
 800b794:	d008      	beq.n	800b7a8 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800b796:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b79c:	d004      	beq.n	800b7a8 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	334c      	adds	r3, #76	@ 0x4c
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f000 fb82 	bl	800beac <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	69db      	ldr	r3, [r3, #28]
 800b7ac:	4a72      	ldr	r2, [pc, #456]	@ (800b978 <_tx_thread_system_suspend+0x214>)
 800b7ae:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800b7b0:	4b72      	ldr	r3, [pc, #456]	@ (800b97c <_tx_thread_system_suspend+0x218>)
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	3b01      	subs	r3, #1
 800b7b6:	4a71      	ldr	r2, [pc, #452]	@ (800b97c <_tx_thread_system_suspend+0x218>)
 800b7b8:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7be:	2b01      	cmp	r3, #1
 800b7c0:	f040 80a6 	bne.w	800b910 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ce:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	6a1b      	ldr	r3, [r3, #32]
 800b7d4:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800b7d6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	429a      	cmp	r2, r3
 800b7dc:	d015      	beq.n	800b80a <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7e2:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800b7e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b7e6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b7e8:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800b7ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7ec:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b7ee:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800b7f0:	4a63      	ldr	r2, [pc, #396]	@ (800b980 <_tx_thread_system_suspend+0x21c>)
 800b7f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7f8:	687a      	ldr	r2, [r7, #4]
 800b7fa:	429a      	cmp	r2, r3
 800b7fc:	d157      	bne.n	800b8ae <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800b7fe:	4960      	ldr	r1, [pc, #384]	@ (800b980 <_tx_thread_system_suspend+0x21c>)
 800b800:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b802:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b804:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b808:	e051      	b.n	800b8ae <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800b80a:	4a5d      	ldr	r2, [pc, #372]	@ (800b980 <_tx_thread_system_suspend+0x21c>)
 800b80c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b80e:	2100      	movs	r1, #0
 800b810:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800b814:	2201      	movs	r2, #1
 800b816:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b818:	fa02 f303 	lsl.w	r3, r2, r3
 800b81c:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800b81e:	4b59      	ldr	r3, [pc, #356]	@ (800b984 <_tx_thread_system_suspend+0x220>)
 800b820:	681a      	ldr	r2, [r3, #0]
 800b822:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b824:	43db      	mvns	r3, r3
 800b826:	4013      	ands	r3, r2
 800b828:	4a56      	ldr	r2, [pc, #344]	@ (800b984 <_tx_thread_system_suspend+0x220>)
 800b82a:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800b82c:	2300      	movs	r3, #0
 800b82e:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800b830:	4b54      	ldr	r3, [pc, #336]	@ (800b984 <_tx_thread_system_suspend+0x220>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800b836:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d12b      	bne.n	800b894 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800b83c:	4b52      	ldr	r3, [pc, #328]	@ (800b988 <_tx_thread_system_suspend+0x224>)
 800b83e:	2220      	movs	r2, #32
 800b840:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800b842:	4b52      	ldr	r3, [pc, #328]	@ (800b98c <_tx_thread_system_suspend+0x228>)
 800b844:	2200      	movs	r2, #0
 800b846:	601a      	str	r2, [r3, #0]
 800b848:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b84a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b84c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b84e:	f383 8810 	msr	PRIMASK, r3
}
 800b852:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b854:	4b49      	ldr	r3, [pc, #292]	@ (800b97c <_tx_thread_system_suspend+0x218>)
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800b85a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	f040 8081 	bne.w	800b964 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b862:	4b4b      	ldr	r3, [pc, #300]	@ (800b990 <_tx_thread_system_suspend+0x22c>)
 800b864:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b868:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b86a:	f3ef 8305 	mrs	r3, IPSR
 800b86e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800b870:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 800b872:	2b00      	cmp	r3, #0
 800b874:	d10c      	bne.n	800b890 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b876:	f3ef 8310 	mrs	r3, PRIMASK
 800b87a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800b87c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800b87e:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b880:	b662      	cpsie	i
}
 800b882:	bf00      	nop
 800b884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b886:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b88a:	f383 8810 	msr	PRIMASK, r3
}
 800b88e:	bf00      	nop
}
 800b890:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800b892:	e067      	b.n	800b964 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800b894:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b896:	fa93 f3a3 	rbit	r3, r3
 800b89a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b89c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b89e:	fab3 f383 	clz	r3, r3
 800b8a2:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800b8a4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b8a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b8a8:	4413      	add	r3, r2
 800b8aa:	4a37      	ldr	r2, [pc, #220]	@ (800b988 <_tx_thread_system_suspend+0x224>)
 800b8ac:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800b8ae:	4b37      	ldr	r3, [pc, #220]	@ (800b98c <_tx_thread_system_suspend+0x228>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	687a      	ldr	r2, [r7, #4]
 800b8b4:	429a      	cmp	r2, r3
 800b8b6:	d12b      	bne.n	800b910 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800b8b8:	4b33      	ldr	r3, [pc, #204]	@ (800b988 <_tx_thread_system_suspend+0x224>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	4a30      	ldr	r2, [pc, #192]	@ (800b980 <_tx_thread_system_suspend+0x21c>)
 800b8be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8c2:	4a32      	ldr	r2, [pc, #200]	@ (800b98c <_tx_thread_system_suspend+0x228>)
 800b8c4:	6013      	str	r3, [r2, #0]
 800b8c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b8c8:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b8ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8cc:	f383 8810 	msr	PRIMASK, r3
}
 800b8d0:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b8d2:	4b2a      	ldr	r3, [pc, #168]	@ (800b97c <_tx_thread_system_suspend+0x218>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800b8d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d144      	bne.n	800b968 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b8de:	4b2c      	ldr	r3, [pc, #176]	@ (800b990 <_tx_thread_system_suspend+0x22c>)
 800b8e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8e4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b8e6:	f3ef 8305 	mrs	r3, IPSR
 800b8ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800b8ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d10c      	bne.n	800b90c <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b8f2:	f3ef 8310 	mrs	r3, PRIMASK
 800b8f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b8f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800b8fa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b8fc:	b662      	cpsie	i
}
 800b8fe:	bf00      	nop
 800b900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b902:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b904:	6a3b      	ldr	r3, [r7, #32]
 800b906:	f383 8810 	msr	PRIMASK, r3
}
 800b90a:	bf00      	nop
}
 800b90c:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800b90e:	e02b      	b.n	800b968 <_tx_thread_system_suspend+0x204>
 800b910:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b912:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b914:	69fb      	ldr	r3, [r7, #28]
 800b916:	f383 8810 	msr	PRIMASK, r3
}
 800b91a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800b91c:	4b1b      	ldr	r3, [pc, #108]	@ (800b98c <_tx_thread_system_suspend+0x228>)
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800b922:	429a      	cmp	r2, r3
 800b924:	d022      	beq.n	800b96c <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b926:	4b15      	ldr	r3, [pc, #84]	@ (800b97c <_tx_thread_system_suspend+0x218>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800b92c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d11c      	bne.n	800b96c <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b932:	4b17      	ldr	r3, [pc, #92]	@ (800b990 <_tx_thread_system_suspend+0x22c>)
 800b934:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b938:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b93a:	f3ef 8305 	mrs	r3, IPSR
 800b93e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800b940:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800b942:	2b00      	cmp	r3, #0
 800b944:	d10c      	bne.n	800b960 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b946:	f3ef 8310 	mrs	r3, PRIMASK
 800b94a:	617b      	str	r3, [r7, #20]
    return(posture);
 800b94c:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800b94e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b950:	b662      	cpsie	i
}
 800b952:	bf00      	nop
 800b954:	693b      	ldr	r3, [r7, #16]
 800b956:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	f383 8810 	msr	PRIMASK, r3
}
 800b95e:	bf00      	nop
}
 800b960:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800b962:	e003      	b.n	800b96c <_tx_thread_system_suspend+0x208>
                return;
 800b964:	bf00      	nop
 800b966:	e002      	b.n	800b96e <_tx_thread_system_suspend+0x20a>
            return;
 800b968:	bf00      	nop
 800b96a:	e000      	b.n	800b96e <_tx_thread_system_suspend+0x20a>
    return;
 800b96c:	bf00      	nop
}
 800b96e:	3778      	adds	r7, #120	@ 0x78
 800b970:	46bd      	mov	sp, r7
 800b972:	bd80      	pop	{r7, pc}
 800b974:	20000e9c 	.word	0x20000e9c
 800b978:	200014a0 	.word	0x200014a0
 800b97c:	20000f34 	.word	0x20000f34
 800b980:	20000eb4 	.word	0x20000eb4
 800b984:	20000eac 	.word	0x20000eac
 800b988:	20000eb0 	.word	0x20000eb0
 800b98c:	20000ea0 	.word	0x20000ea0
 800b990:	e000ed04 	.word	0xe000ed04

0800b994 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800b994:	b480      	push	{r7}
 800b996:	b087      	sub	sp, #28
 800b998:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b99a:	4b21      	ldr	r3, [pc, #132]	@ (800ba20 <_tx_thread_time_slice+0x8c>)
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b9a0:	f3ef 8310 	mrs	r3, PRIMASK
 800b9a4:	60fb      	str	r3, [r7, #12]
    return(posture);
 800b9a6:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800b9a8:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b9aa:	b672      	cpsid	i
    return(int_posture);
 800b9ac:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800b9ae:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800b9b0:	4b1c      	ldr	r3, [pc, #112]	@ (800ba24 <_tx_thread_time_slice+0x90>)
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800b9b6:	697b      	ldr	r3, [r7, #20]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d024      	beq.n	800ba06 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800b9bc:	697b      	ldr	r3, [r7, #20]
 800b9be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d120      	bne.n	800ba06 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800b9c4:	697b      	ldr	r3, [r7, #20]
 800b9c6:	69da      	ldr	r2, [r3, #28]
 800b9c8:	697b      	ldr	r3, [r7, #20]
 800b9ca:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	699b      	ldr	r3, [r3, #24]
 800b9d0:	4a15      	ldr	r2, [pc, #84]	@ (800ba28 <_tx_thread_time_slice+0x94>)
 800b9d2:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800b9d4:	697b      	ldr	r3, [r7, #20]
 800b9d6:	6a1b      	ldr	r3, [r3, #32]
 800b9d8:	697a      	ldr	r2, [r7, #20]
 800b9da:	429a      	cmp	r2, r3
 800b9dc:	d013      	beq.n	800ba06 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800b9de:	697b      	ldr	r3, [r7, #20]
 800b9e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9e6:	429a      	cmp	r2, r3
 800b9e8:	d10d      	bne.n	800ba06 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800b9ea:	697b      	ldr	r3, [r7, #20]
 800b9ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ee:	697a      	ldr	r2, [r7, #20]
 800b9f0:	6a12      	ldr	r2, [r2, #32]
 800b9f2:	490e      	ldr	r1, [pc, #56]	@ (800ba2c <_tx_thread_time_slice+0x98>)
 800b9f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800b9f8:	4b0d      	ldr	r3, [pc, #52]	@ (800ba30 <_tx_thread_time_slice+0x9c>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	4a0b      	ldr	r2, [pc, #44]	@ (800ba2c <_tx_thread_time_slice+0x98>)
 800b9fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba02:	4a0c      	ldr	r2, [pc, #48]	@ (800ba34 <_tx_thread_time_slice+0xa0>)
 800ba04:	6013      	str	r3, [r2, #0]
 800ba06:	693b      	ldr	r3, [r7, #16]
 800ba08:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f383 8810 	msr	PRIMASK, r3
}
 800ba10:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800ba12:	bf00      	nop
 800ba14:	371c      	adds	r7, #28
 800ba16:	46bd      	mov	sp, r7
 800ba18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1c:	4770      	bx	lr
 800ba1e:	bf00      	nop
 800ba20:	20000e9c 	.word	0x20000e9c
 800ba24:	20000f44 	.word	0x20000f44
 800ba28:	200014a0 	.word	0x200014a0
 800ba2c:	20000eb4 	.word	0x20000eb4
 800ba30:	20000eb0 	.word	0x20000eb0
 800ba34:	20000ea0 	.word	0x20000ea0

0800ba38 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b08a      	sub	sp, #40	@ 0x28
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ba44:	f3ef 8310 	mrs	r3, PRIMASK
 800ba48:	617b      	str	r3, [r7, #20]
    return(posture);
 800ba4a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800ba4c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ba4e:	b672      	cpsid	i
    return(int_posture);
 800ba50:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800ba52:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800ba54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba58:	2b04      	cmp	r3, #4
 800ba5a:	d10e      	bne.n	800ba7a <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800ba5c:	4b13      	ldr	r3, [pc, #76]	@ (800baac <_tx_thread_timeout+0x74>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	3301      	adds	r3, #1
 800ba62:	4a12      	ldr	r2, [pc, #72]	@ (800baac <_tx_thread_timeout+0x74>)
 800ba64:	6013      	str	r3, [r2, #0]
 800ba66:	6a3b      	ldr	r3, [r7, #32]
 800ba68:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	f383 8810 	msr	PRIMASK, r3
}
 800ba70:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800ba72:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ba74:	f7ff fd76 	bl	800b564 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800ba78:	e013      	b.n	800baa2 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800ba7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ba7e:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800ba80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba82:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ba86:	61bb      	str	r3, [r7, #24]
 800ba88:	6a3b      	ldr	r3, [r7, #32]
 800ba8a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba8c:	68bb      	ldr	r3, [r7, #8]
 800ba8e:	f383 8810 	msr	PRIMASK, r3
}
 800ba92:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800ba94:	69fb      	ldr	r3, [r7, #28]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d003      	beq.n	800baa2 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800ba9a:	69fb      	ldr	r3, [r7, #28]
 800ba9c:	69b9      	ldr	r1, [r7, #24]
 800ba9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800baa0:	4798      	blx	r3
}
 800baa2:	bf00      	nop
 800baa4:	3728      	adds	r7, #40	@ 0x28
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}
 800baaa:	bf00      	nop
 800baac:	20000f34 	.word	0x20000f34

0800bab0 <_tx_timer_activate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_activate(TX_TIMER *timer_ptr)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b088      	sub	sp, #32
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bab8:	f3ef 8310 	mrs	r3, PRIMASK
 800babc:	617b      	str	r3, [r7, #20]
    return(posture);
 800babe:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800bac0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bac2:	b672      	cpsid	i
    return(int_posture);
 800bac4:	693b      	ldr	r3, [r7, #16]

UINT        status;


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800bac6:	61bb      	str	r3, [r7, #24]
    /* Log this kernel call.  */
    TX_EL_TIMER_ACTIVATE_INSERT
#endif

    /* Check for an already active timer.  */
    if (timer_ptr -> tx_timer_internal.tx_timer_internal_list_head != TX_NULL)
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	6a1b      	ldr	r3, [r3, #32]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d002      	beq.n	800bad6 <_tx_timer_activate+0x26>
    {

        /* Timer is already active, return an error.  */
        status =  TX_ACTIVATE_ERROR;
 800bad0:	2317      	movs	r3, #23
 800bad2:	61fb      	str	r3, [r7, #28]
 800bad4:	e00d      	b.n	800baf2 <_tx_timer_activate+0x42>
    }

    /* Check for a timer with a zero expiration.  */
    else if (timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks == ((ULONG) 0))
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	689b      	ldr	r3, [r3, #8]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d102      	bne.n	800bae4 <_tx_timer_activate+0x34>
    {

        /* Timer is being activated with a zero expiration.  */
        status =  TX_ACTIVATE_ERROR;
 800bade:	2317      	movs	r3, #23
 800bae0:	61fb      	str	r3, [r7, #28]
 800bae2:	e006      	b.n	800baf2 <_tx_timer_activate+0x42>
        /* Increment the number of activations on this timer.  */
        timer_ptr -> tx_timer_performance_activate_count++;
#endif

        /* Call actual activation function.  */
        _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal));
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	3308      	adds	r3, #8
 800bae8:	4618      	mov	r0, r3
 800baea:	f000 f9df 	bl	800beac <_tx_timer_system_activate>

        /* Return a successful status.  */
        status =  TX_SUCCESS;
 800baee:	2300      	movs	r3, #0
 800baf0:	61fb      	str	r3, [r7, #28]
 800baf2:	69bb      	ldr	r3, [r7, #24]
 800baf4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	f383 8810 	msr	PRIMASK, r3
}
 800bafc:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 800bafe:	69fb      	ldr	r3, [r7, #28]
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	3720      	adds	r7, #32
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}

0800bb08 <_tx_timer_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b089      	sub	sp, #36	@ 0x24
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	60f8      	str	r0, [r7, #12]
 800bb10:	60b9      	str	r1, [r7, #8]
 800bb12:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bb14:	f3ef 8310 	mrs	r3, PRIMASK
 800bb18:	61bb      	str	r3, [r7, #24]
    return(posture);
 800bb1a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800bb1c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bb1e:	b672      	cpsid	i
    return(int_posture);
 800bb20:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800bb22:	61fb      	str	r3, [r7, #28]

    /* Log this kernel call.  */
    TX_EL_TIMER_CHANGE_INSERT

    /* Determine if the timer is active.  */
    if (timer_ptr -> tx_timer_internal.tx_timer_internal_list_head == TX_NULL)
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	6a1b      	ldr	r3, [r3, #32]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d105      	bne.n	800bb38 <_tx_timer_change+0x30>
    {

        /* Setup the new expiration fields.  */
        timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks =      initial_ticks;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	68ba      	ldr	r2, [r7, #8]
 800bb30:	609a      	str	r2, [r3, #8]
        timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks =  reschedule_ticks;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	687a      	ldr	r2, [r7, #4]
 800bb36:	60da      	str	r2, [r3, #12]
 800bb38:	69fb      	ldr	r3, [r7, #28]
 800bb3a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb3c:	693b      	ldr	r3, [r7, #16]
 800bb3e:	f383 8810 	msr	PRIMASK, r3
}
 800bb42:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800bb44:	2300      	movs	r3, #0
}
 800bb46:	4618      	mov	r0, r3
 800bb48:	3724      	adds	r7, #36	@ 0x24
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb50:	4770      	bx	lr
	...

0800bb54 <_tx_timer_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr,
            VOID (*expiration_function)(ULONG id), ULONG expiration_input,
            ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b08a      	sub	sp, #40	@ 0x28
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	60f8      	str	r0, [r7, #12]
 800bb5c:	60b9      	str	r1, [r7, #8]
 800bb5e:	607a      	str	r2, [r7, #4]
 800bb60:	603b      	str	r3, [r7, #0]
TX_TIMER        *next_timer;
TX_TIMER        *previous_timer;


    /* Initialize timer control block to all zeros.  */
    TX_MEMSET(timer_ptr, 0, (sizeof(TX_TIMER)));
 800bb62:	222c      	movs	r2, #44	@ 0x2c
 800bb64:	2100      	movs	r1, #0
 800bb66:	68f8      	ldr	r0, [r7, #12]
 800bb68:	f000 ff52 	bl	800ca10 <memset>

    /* Setup the basic timer fields.  */
    timer_ptr -> tx_timer_name =                                            name_ptr;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	68ba      	ldr	r2, [r7, #8]
 800bb70:	605a      	str	r2, [r3, #4]
    timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks =      initial_ticks;
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb76:	609a      	str	r2, [r3, #8]
    timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks =  reschedule_ticks;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bb7c:	60da      	str	r2, [r3, #12]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_function =     expiration_function;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	687a      	ldr	r2, [r7, #4]
 800bb82:	611a      	str	r2, [r3, #16]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_param =        expiration_input;
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	683a      	ldr	r2, [r7, #0]
 800bb88:	615a      	str	r2, [r3, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bb8a:	f3ef 8310 	mrs	r3, PRIMASK
 800bb8e:	61bb      	str	r3, [r7, #24]
    return(posture);
 800bb90:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800bb92:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bb94:	b672      	cpsid	i
    return(int_posture);
 800bb96:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800bb98:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the timer ID to make it valid.  */
    timer_ptr -> tx_timer_id =  TX_TIMER_ID;
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	4a1c      	ldr	r2, [pc, #112]	@ (800bc10 <_tx_timer_create+0xbc>)
 800bb9e:	601a      	str	r2, [r3, #0]

    /* Place the timer on the list of created application timers.  First,
       check for an empty list.  */
    if (_tx_timer_created_count == TX_EMPTY)
 800bba0:	4b1c      	ldr	r3, [pc, #112]	@ (800bc14 <_tx_timer_create+0xc0>)
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d109      	bne.n	800bbbc <_tx_timer_create+0x68>
    {

        /* The created timer list is empty.  Add timer to empty list.  */
        _tx_timer_created_ptr =                   timer_ptr;
 800bba8:	4a1b      	ldr	r2, [pc, #108]	@ (800bc18 <_tx_timer_create+0xc4>)
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	6013      	str	r3, [r2, #0]
        timer_ptr -> tx_timer_created_next =      timer_ptr;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	68fa      	ldr	r2, [r7, #12]
 800bbb2:	625a      	str	r2, [r3, #36]	@ 0x24
        timer_ptr -> tx_timer_created_previous =  timer_ptr;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	68fa      	ldr	r2, [r7, #12]
 800bbb8:	629a      	str	r2, [r3, #40]	@ 0x28
 800bbba:	e011      	b.n	800bbe0 <_tx_timer_create+0x8c>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_timer =  _tx_timer_created_ptr;
 800bbbc:	4b16      	ldr	r3, [pc, #88]	@ (800bc18 <_tx_timer_create+0xc4>)
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	623b      	str	r3, [r7, #32]
        previous_timer =  next_timer -> tx_timer_created_previous;
 800bbc2:	6a3b      	ldr	r3, [r7, #32]
 800bbc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbc6:	61fb      	str	r3, [r7, #28]

        /* Place the new timer in the list.  */
        next_timer -> tx_timer_created_previous =  timer_ptr;
 800bbc8:	6a3b      	ldr	r3, [r7, #32]
 800bbca:	68fa      	ldr	r2, [r7, #12]
 800bbcc:	629a      	str	r2, [r3, #40]	@ 0x28
        previous_timer -> tx_timer_created_next =    timer_ptr;
 800bbce:	69fb      	ldr	r3, [r7, #28]
 800bbd0:	68fa      	ldr	r2, [r7, #12]
 800bbd2:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Setup this timer's created links.  */
        timer_ptr -> tx_timer_created_previous =  previous_timer;
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	69fa      	ldr	r2, [r7, #28]
 800bbd8:	629a      	str	r2, [r3, #40]	@ 0x28
        timer_ptr -> tx_timer_created_next =      next_timer;
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	6a3a      	ldr	r2, [r7, #32]
 800bbde:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Increment the number of created timers.  */
    _tx_timer_created_count++;
 800bbe0:	4b0c      	ldr	r3, [pc, #48]	@ (800bc14 <_tx_timer_create+0xc0>)
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	3301      	adds	r3, #1
 800bbe6:	4a0b      	ldr	r2, [pc, #44]	@ (800bc14 <_tx_timer_create+0xc0>)
 800bbe8:	6013      	str	r3, [r2, #0]

    /* Log this kernel call.  */
    TX_EL_TIMER_CREATE_INSERT

    /* Determine if this timer needs to be activated.  */
    if (auto_activate == TX_AUTO_ACTIVATE)
 800bbea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbec:	2b01      	cmp	r3, #1
 800bbee:	d104      	bne.n	800bbfa <_tx_timer_create+0xa6>
        /* Increment the number of activations on this timer.  */
        timer_ptr -> tx_timer_performance_activate_count++;
#endif

        /* Call actual activation function.  */
        _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal));
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	3308      	adds	r3, #8
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f000 f959 	bl	800beac <_tx_timer_system_activate>
 800bbfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbfc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bbfe:	693b      	ldr	r3, [r7, #16]
 800bc00:	f383 8810 	msr	PRIMASK, r3
}
 800bc04:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800bc06:	2300      	movs	r3, #0
}
 800bc08:	4618      	mov	r0, r3
 800bc0a:	3728      	adds	r7, #40	@ 0x28
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	bd80      	pop	{r7, pc}
 800bc10:	4154494d 	.word	0x4154494d
 800bc14:	20000fdc 	.word	0x20000fdc
 800bc18:	20000fd8 	.word	0x20000fd8

0800bc1c <_tx_timer_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_deactivate(TX_TIMER *timer_ptr)
{
 800bc1c:	b480      	push	{r7}
 800bc1e:	b08d      	sub	sp, #52	@ 0x34
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
ULONG               ticks_left;
UINT                active_timer_list;


    /* Setup internal timer pointer.  */
    internal_ptr =  &(timer_ptr -> tx_timer_internal);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	3308      	adds	r3, #8
 800bc28:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bc2a:	f3ef 8310 	mrs	r3, PRIMASK
 800bc2e:	613b      	str	r3, [r7, #16]
    return(posture);
 800bc30:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800bc32:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bc34:	b672      	cpsid	i
    return(int_posture);
 800bc36:	68fb      	ldr	r3, [r7, #12]

    /* Disable interrupts while the remaining time before expiration is
       calculated.  */
    TX_DISABLE
 800bc38:	623b      	str	r3, [r7, #32]

    /* Log this kernel call.  */
    TX_EL_TIMER_DEACTIVATE_INSERT

    /* Pickup the list head.  */
    list_head =  internal_ptr -> tx_timer_internal_list_head;
 800bc3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc3c:	699b      	ldr	r3, [r3, #24]
 800bc3e:	61fb      	str	r3, [r7, #28]

    /* Is the timer active?  */
    if (list_head != TX_NULL)
 800bc40:	69fb      	ldr	r3, [r7, #28]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d07f      	beq.n	800bd46 <_tx_timer_deactivate+0x12a>
    {

        /* Default the active timer list flag to false.  */
        active_timer_list =  TX_FALSE;
 800bc46:	2300      	movs	r3, #0
 800bc48:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine if the head pointer is within the timer expiration list.  */
        if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_start))
 800bc4a:	4b45      	ldr	r3, [pc, #276]	@ (800bd60 <_tx_timer_deactivate+0x144>)
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	69fa      	ldr	r2, [r7, #28]
 800bc50:	429a      	cmp	r2, r3
 800bc52:	d306      	bcc.n	800bc62 <_tx_timer_deactivate+0x46>
        {

            /* Now check to make sure the list head is before the end of the list.  */
            if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) < TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800bc54:	4b43      	ldr	r3, [pc, #268]	@ (800bd64 <_tx_timer_deactivate+0x148>)
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	69fa      	ldr	r2, [r7, #28]
 800bc5a:	429a      	cmp	r2, r3
 800bc5c:	d201      	bcs.n	800bc62 <_tx_timer_deactivate+0x46>
            {

                /* Set the active timer list flag to true.  */
                active_timer_list =  TX_TRUE;
 800bc5e:	2301      	movs	r3, #1
 800bc60:	62bb      	str	r3, [r7, #40]	@ 0x28
            }
        }

        /* Determine if the timer is on active timer list.  */
        if (active_timer_list == TX_TRUE)
 800bc62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc64:	2b01      	cmp	r3, #1
 800bc66:	d12e      	bne.n	800bcc6 <_tx_timer_deactivate+0xaa>

            /* Calculate the amount of time that has elapsed since the timer
               was activated.  */

            /* Is this timer's entry after the current timer pointer?  */
            if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_current_ptr))
 800bc68:	4b3f      	ldr	r3, [pc, #252]	@ (800bd68 <_tx_timer_deactivate+0x14c>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	69fa      	ldr	r2, [r7, #28]
 800bc6e:	429a      	cmp	r2, r3
 800bc70:	d307      	bcc.n	800bc82 <_tx_timer_deactivate+0x66>
            {

                /* Calculate ticks left to expiration - just the difference between this
                   timer's entry and the current timer pointer.  */
                ticks_left =  (ULONG) (TX_TIMER_POINTER_DIF(list_head,_tx_timer_current_ptr)) + ((ULONG) 1);
 800bc72:	4b3d      	ldr	r3, [pc, #244]	@ (800bd68 <_tx_timer_deactivate+0x14c>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	69fa      	ldr	r2, [r7, #28]
 800bc78:	1ad3      	subs	r3, r2, r3
 800bc7a:	109b      	asrs	r3, r3, #2
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bc80:	e010      	b.n	800bca4 <_tx_timer_deactivate+0x88>
            }
            else
            {

                /* Calculate the ticks left with a wrapped list condition.  */
                ticks_left =  (ULONG) (TX_TIMER_POINTER_DIF(list_head,_tx_timer_list_start));
 800bc82:	4b37      	ldr	r3, [pc, #220]	@ (800bd60 <_tx_timer_deactivate+0x144>)
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	69fa      	ldr	r2, [r7, #28]
 800bc88:	1ad3      	subs	r3, r2, r3
 800bc8a:	109b      	asrs	r3, r3, #2
 800bc8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

                ticks_left =  ticks_left + (ULONG) ((TX_TIMER_POINTER_DIF(_tx_timer_list_end, _tx_timer_current_ptr)) + ((ULONG) 1));
 800bc8e:	4b35      	ldr	r3, [pc, #212]	@ (800bd64 <_tx_timer_deactivate+0x148>)
 800bc90:	681a      	ldr	r2, [r3, #0]
 800bc92:	4b35      	ldr	r3, [pc, #212]	@ (800bd68 <_tx_timer_deactivate+0x14c>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	1ad3      	subs	r3, r2, r3
 800bc98:	109b      	asrs	r3, r3, #2
 800bc9a:	461a      	mov	r2, r3
 800bc9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc9e:	4413      	add	r3, r2
 800bca0:	3301      	adds	r3, #1
 800bca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            /* Adjust the remaining ticks accordingly.  */
            if (internal_ptr -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800bca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	2b20      	cmp	r3, #32
 800bcaa:	d908      	bls.n	800bcbe <_tx_timer_deactivate+0xa2>
            {

                /* Subtract off the last full pass through the timer list and add the
                   time left.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =
                        (internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES) + ticks_left;
 800bcac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcae:	681a      	ldr	r2, [r3, #0]
 800bcb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcb2:	4413      	add	r3, r2
 800bcb4:	f1a3 0220 	sub.w	r2, r3, #32
                internal_ptr -> tx_timer_internal_remaining_ticks =
 800bcb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcba:	601a      	str	r2, [r3, #0]
 800bcbc:	e01c      	b.n	800bcf8 <_tx_timer_deactivate+0xdc>
            }
            else
            {

                /* Just put the ticks left into the timer's remaining ticks.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =  ticks_left;
 800bcbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bcc2:	601a      	str	r2, [r3, #0]
 800bcc4:	e018      	b.n	800bcf8 <_tx_timer_deactivate+0xdc>
        }
        else
        {

            /* Determine if this is timer has just expired.  */
            if (_tx_timer_expired_timer_ptr != internal_ptr)
 800bcc6:	4b29      	ldr	r3, [pc, #164]	@ (800bd6c <_tx_timer_deactivate+0x150>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bccc:	429a      	cmp	r2, r3
 800bcce:	d00f      	beq.n	800bcf0 <_tx_timer_deactivate+0xd4>
            {

                /* No, it hasn't expired. Now check for remaining time greater than the list
                   size.  */
                if (internal_ptr -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800bcd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	2b20      	cmp	r3, #32
 800bcd6:	d906      	bls.n	800bce6 <_tx_timer_deactivate+0xca>
                {

                    /* Adjust the remaining ticks.  */
                    internal_ptr -> tx_timer_internal_remaining_ticks =
                                            internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800bcd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	f1a3 0220 	sub.w	r2, r3, #32
                    internal_ptr -> tx_timer_internal_remaining_ticks =
 800bce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bce2:	601a      	str	r2, [r3, #0]
 800bce4:	e008      	b.n	800bcf8 <_tx_timer_deactivate+0xdc>
                }
                else
                {

                    /* Set the remaining time to the reactivation time.  */
                    internal_ptr -> tx_timer_internal_remaining_ticks =  internal_ptr -> tx_timer_internal_re_initialize_ticks;
 800bce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bce8:	685a      	ldr	r2, [r3, #4]
 800bcea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcec:	601a      	str	r2, [r3, #0]
 800bcee:	e003      	b.n	800bcf8 <_tx_timer_deactivate+0xdc>
            }
            else
            {

                /* Set the remaining time to the reactivation time.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =  internal_ptr -> tx_timer_internal_re_initialize_ticks;
 800bcf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcf2:	685a      	ldr	r2, [r3, #4]
 800bcf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcf6:	601a      	str	r2, [r3, #0]
            }
        }

        /* Pickup the next timer.  */
        next_timer =  internal_ptr -> tx_timer_internal_active_next;
 800bcf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcfa:	691b      	ldr	r3, [r3, #16]
 800bcfc:	61bb      	str	r3, [r7, #24]

        /* See if this is the only timer in the list.  */
        if (internal_ptr == next_timer)
 800bcfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd00:	69bb      	ldr	r3, [r7, #24]
 800bd02:	429a      	cmp	r2, r3
 800bd04:	d108      	bne.n	800bd18 <_tx_timer_deactivate+0xfc>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == internal_ptr)
 800bd06:	69fb      	ldr	r3, [r7, #28]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd0c:	429a      	cmp	r2, r3
 800bd0e:	d117      	bne.n	800bd40 <_tx_timer_deactivate+0x124>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800bd10:	69fb      	ldr	r3, [r7, #28]
 800bd12:	2200      	movs	r2, #0
 800bd14:	601a      	str	r2, [r3, #0]
 800bd16:	e013      	b.n	800bd40 <_tx_timer_deactivate+0x124>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   internal_ptr -> tx_timer_internal_active_previous;
 800bd18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd1a:	695b      	ldr	r3, [r3, #20]
 800bd1c:	617b      	str	r3, [r7, #20]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800bd1e:	69bb      	ldr	r3, [r7, #24]
 800bd20:	697a      	ldr	r2, [r7, #20]
 800bd22:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800bd24:	697b      	ldr	r3, [r7, #20]
 800bd26:	69ba      	ldr	r2, [r7, #24]
 800bd28:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == internal_ptr)
 800bd2a:	69fb      	ldr	r3, [r7, #28]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd30:	429a      	cmp	r2, r3
 800bd32:	d105      	bne.n	800bd40 <_tx_timer_deactivate+0x124>
            {

                /* Update the next timer in the list with the list head
                   pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800bd34:	69bb      	ldr	r3, [r7, #24]
 800bd36:	69fa      	ldr	r2, [r7, #28]
 800bd38:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800bd3a:	69fb      	ldr	r3, [r7, #28]
 800bd3c:	69ba      	ldr	r2, [r7, #24]
 800bd3e:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        internal_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800bd40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd42:	2200      	movs	r2, #0
 800bd44:	619a      	str	r2, [r3, #24]
 800bd46:	6a3b      	ldr	r3, [r7, #32]
 800bd48:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd4a:	68bb      	ldr	r3, [r7, #8]
 800bd4c:	f383 8810 	msr	PRIMASK, r3
}
 800bd50:	bf00      	nop

    /* Restore interrupts to previous posture.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800bd52:	2300      	movs	r3, #0
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3734      	adds	r7, #52	@ 0x34
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5e:	4770      	bx	lr
 800bd60:	20000fc8 	.word	0x20000fc8
 800bd64:	20000fcc 	.word	0x20000fcc
 800bd68:	20000fd0 	.word	0x20000fd0
 800bd6c:	20000fe0 	.word	0x20000fe0

0800bd70 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b084      	sub	sp, #16
 800bd74:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bd76:	f3ef 8310 	mrs	r3, PRIMASK
 800bd7a:	607b      	str	r3, [r7, #4]
    return(posture);
 800bd7c:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800bd7e:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bd80:	b672      	cpsid	i
    return(int_posture);
 800bd82:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800bd84:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800bd86:	4b09      	ldr	r3, [pc, #36]	@ (800bdac <_tx_timer_expiration_process+0x3c>)
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	3301      	adds	r3, #1
 800bd8c:	4a07      	ldr	r2, [pc, #28]	@ (800bdac <_tx_timer_expiration_process+0x3c>)
 800bd8e:	6013      	str	r3, [r2, #0]
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd94:	68bb      	ldr	r3, [r7, #8]
 800bd96:	f383 8810 	msr	PRIMASK, r3
}
 800bd9a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800bd9c:	4804      	ldr	r0, [pc, #16]	@ (800bdb0 <_tx_timer_expiration_process+0x40>)
 800bd9e:	f7ff fbe1 	bl	800b564 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800bda2:	bf00      	nop
 800bda4:	3710      	adds	r7, #16
 800bda6:	46bd      	mov	sp, r7
 800bda8:	bd80      	pop	{r7, pc}
 800bdaa:	bf00      	nop
 800bdac:	20000f34 	.word	0x20000f34
 800bdb0:	20000fe4 	.word	0x20000fe4

0800bdb4 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800bdb4:	b590      	push	{r4, r7, lr}
 800bdb6:	b089      	sub	sp, #36	@ 0x24
 800bdb8:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800bdba:	4b28      	ldr	r3, [pc, #160]	@ (800be5c <_tx_timer_initialize+0xa8>)
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800bdc0:	4b27      	ldr	r3, [pc, #156]	@ (800be60 <_tx_timer_initialize+0xac>)
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800bdc6:	4b27      	ldr	r3, [pc, #156]	@ (800be64 <_tx_timer_initialize+0xb0>)
 800bdc8:	2200      	movs	r2, #0
 800bdca:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800bdcc:	4b26      	ldr	r3, [pc, #152]	@ (800be68 <_tx_timer_initialize+0xb4>)
 800bdce:	2200      	movs	r2, #0
 800bdd0:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800bdd2:	4b26      	ldr	r3, [pc, #152]	@ (800be6c <_tx_timer_initialize+0xb8>)
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800bdd8:	2280      	movs	r2, #128	@ 0x80
 800bdda:	2100      	movs	r1, #0
 800bddc:	4824      	ldr	r0, [pc, #144]	@ (800be70 <_tx_timer_initialize+0xbc>)
 800bdde:	f000 fe17 	bl	800ca10 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800bde2:	4b24      	ldr	r3, [pc, #144]	@ (800be74 <_tx_timer_initialize+0xc0>)
 800bde4:	4a22      	ldr	r2, [pc, #136]	@ (800be70 <_tx_timer_initialize+0xbc>)
 800bde6:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800bde8:	4b23      	ldr	r3, [pc, #140]	@ (800be78 <_tx_timer_initialize+0xc4>)
 800bdea:	4a21      	ldr	r2, [pc, #132]	@ (800be70 <_tx_timer_initialize+0xbc>)
 800bdec:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800bdee:	4b23      	ldr	r3, [pc, #140]	@ (800be7c <_tx_timer_initialize+0xc8>)
 800bdf0:	4a23      	ldr	r2, [pc, #140]	@ (800be80 <_tx_timer_initialize+0xcc>)
 800bdf2:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800bdf4:	4b21      	ldr	r3, [pc, #132]	@ (800be7c <_tx_timer_initialize+0xc8>)
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	3304      	adds	r3, #4
 800bdfa:	4a20      	ldr	r2, [pc, #128]	@ (800be7c <_tx_timer_initialize+0xc8>)
 800bdfc:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800bdfe:	4b21      	ldr	r3, [pc, #132]	@ (800be84 <_tx_timer_initialize+0xd0>)
 800be00:	4a21      	ldr	r2, [pc, #132]	@ (800be88 <_tx_timer_initialize+0xd4>)
 800be02:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800be04:	4b21      	ldr	r3, [pc, #132]	@ (800be8c <_tx_timer_initialize+0xd8>)
 800be06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800be0a:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800be0c:	4b20      	ldr	r3, [pc, #128]	@ (800be90 <_tx_timer_initialize+0xdc>)
 800be0e:	2200      	movs	r2, #0
 800be10:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800be12:	4b1c      	ldr	r3, [pc, #112]	@ (800be84 <_tx_timer_initialize+0xd0>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	4a1d      	ldr	r2, [pc, #116]	@ (800be8c <_tx_timer_initialize+0xd8>)
 800be18:	6812      	ldr	r2, [r2, #0]
 800be1a:	491d      	ldr	r1, [pc, #116]	@ (800be90 <_tx_timer_initialize+0xdc>)
 800be1c:	6809      	ldr	r1, [r1, #0]
 800be1e:	481c      	ldr	r0, [pc, #112]	@ (800be90 <_tx_timer_initialize+0xdc>)
 800be20:	6800      	ldr	r0, [r0, #0]
 800be22:	2400      	movs	r4, #0
 800be24:	9405      	str	r4, [sp, #20]
 800be26:	2400      	movs	r4, #0
 800be28:	9404      	str	r4, [sp, #16]
 800be2a:	9003      	str	r0, [sp, #12]
 800be2c:	9102      	str	r1, [sp, #8]
 800be2e:	9201      	str	r2, [sp, #4]
 800be30:	9300      	str	r3, [sp, #0]
 800be32:	4b18      	ldr	r3, [pc, #96]	@ (800be94 <_tx_timer_initialize+0xe0>)
 800be34:	4a18      	ldr	r2, [pc, #96]	@ (800be98 <_tx_timer_initialize+0xe4>)
 800be36:	4919      	ldr	r1, [pc, #100]	@ (800be9c <_tx_timer_initialize+0xe8>)
 800be38:	4819      	ldr	r0, [pc, #100]	@ (800bea0 <_tx_timer_initialize+0xec>)
 800be3a:	f7ff f95b 	bl	800b0f4 <_tx_thread_create>
 800be3e:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d1e5      	bne.n	800be12 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800be46:	4b17      	ldr	r3, [pc, #92]	@ (800bea4 <_tx_timer_initialize+0xf0>)
 800be48:	2200      	movs	r2, #0
 800be4a:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800be4c:	4b16      	ldr	r3, [pc, #88]	@ (800bea8 <_tx_timer_initialize+0xf4>)
 800be4e:	2200      	movs	r2, #0
 800be50:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800be52:	bf00      	nop
 800be54:	370c      	adds	r7, #12
 800be56:	46bd      	mov	sp, r7
 800be58:	bd90      	pop	{r4, r7, pc}
 800be5a:	bf00      	nop
 800be5c:	20000f40 	.word	0x20000f40
 800be60:	200014a0 	.word	0x200014a0
 800be64:	20000f44 	.word	0x20000f44
 800be68:	20000fd4 	.word	0x20000fd4
 800be6c:	20000fe0 	.word	0x20000fe0
 800be70:	20000f48 	.word	0x20000f48
 800be74:	20000fc8 	.word	0x20000fc8
 800be78:	20000fd0 	.word	0x20000fd0
 800be7c:	20000fcc 	.word	0x20000fcc
 800be80:	20000fc4 	.word	0x20000fc4
 800be84:	20001094 	.word	0x20001094
 800be88:	200010a0 	.word	0x200010a0
 800be8c:	20001098 	.word	0x20001098
 800be90:	2000109c 	.word	0x2000109c
 800be94:	4154494d 	.word	0x4154494d
 800be98:	0800bfe1 	.word	0x0800bfe1
 800be9c:	0800cb74 	.word	0x0800cb74
 800bea0:	20000fe4 	.word	0x20000fe4
 800bea4:	20000fd8 	.word	0x20000fd8
 800bea8:	20000fdc 	.word	0x20000fdc

0800beac <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800beac:	b480      	push	{r7}
 800beae:	b089      	sub	sp, #36	@ 0x24
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d04a      	beq.n	800bf56 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800bec0:	697b      	ldr	r3, [r7, #20]
 800bec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bec6:	d046      	beq.n	800bf56 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	699b      	ldr	r3, [r3, #24]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d142      	bne.n	800bf56 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	2b20      	cmp	r3, #32
 800bed4:	d902      	bls.n	800bedc <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800bed6:	231f      	movs	r3, #31
 800bed8:	61bb      	str	r3, [r7, #24]
 800beda:	e002      	b.n	800bee2 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800bedc:	697b      	ldr	r3, [r7, #20]
 800bede:	3b01      	subs	r3, #1
 800bee0:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800bee2:	4b20      	ldr	r3, [pc, #128]	@ (800bf64 <_tx_timer_system_activate+0xb8>)
 800bee4:	681a      	ldr	r2, [r3, #0]
 800bee6:	69bb      	ldr	r3, [r7, #24]
 800bee8:	009b      	lsls	r3, r3, #2
 800beea:	4413      	add	r3, r2
 800beec:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800beee:	4b1e      	ldr	r3, [pc, #120]	@ (800bf68 <_tx_timer_system_activate+0xbc>)
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	69fa      	ldr	r2, [r7, #28]
 800bef4:	429a      	cmp	r2, r3
 800bef6:	d30b      	bcc.n	800bf10 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800bef8:	4b1b      	ldr	r3, [pc, #108]	@ (800bf68 <_tx_timer_system_activate+0xbc>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	69fa      	ldr	r2, [r7, #28]
 800befe:	1ad3      	subs	r3, r2, r3
 800bf00:	109b      	asrs	r3, r3, #2
 800bf02:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800bf04:	4b19      	ldr	r3, [pc, #100]	@ (800bf6c <_tx_timer_system_activate+0xc0>)
 800bf06:	681a      	ldr	r2, [r3, #0]
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	009b      	lsls	r3, r3, #2
 800bf0c:	4413      	add	r3, r2
 800bf0e:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800bf10:	69fb      	ldr	r3, [r7, #28]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d109      	bne.n	800bf2c <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	687a      	ldr	r2, [r7, #4]
 800bf1c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	687a      	ldr	r2, [r7, #4]
 800bf22:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800bf24:	69fb      	ldr	r3, [r7, #28]
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	601a      	str	r2, [r3, #0]
 800bf2a:	e011      	b.n	800bf50 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800bf2c:	69fb      	ldr	r3, [r7, #28]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	695b      	ldr	r3, [r3, #20]
 800bf36:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800bf38:	68bb      	ldr	r3, [r7, #8]
 800bf3a:	687a      	ldr	r2, [r7, #4]
 800bf3c:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	687a      	ldr	r2, [r7, #4]
 800bf42:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	68fa      	ldr	r2, [r7, #12]
 800bf48:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	68ba      	ldr	r2, [r7, #8]
 800bf4e:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	69fa      	ldr	r2, [r7, #28]
 800bf54:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800bf56:	bf00      	nop
 800bf58:	3724      	adds	r7, #36	@ 0x24
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf60:	4770      	bx	lr
 800bf62:	bf00      	nop
 800bf64:	20000fd0 	.word	0x20000fd0
 800bf68:	20000fcc 	.word	0x20000fcc
 800bf6c:	20000fc8 	.word	0x20000fc8

0800bf70 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b087      	sub	sp, #28
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	699b      	ldr	r3, [r3, #24]
 800bf7c:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d026      	beq.n	800bfd2 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	691b      	ldr	r3, [r3, #16]
 800bf88:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800bf8a:	687a      	ldr	r2, [r7, #4]
 800bf8c:	693b      	ldr	r3, [r7, #16]
 800bf8e:	429a      	cmp	r2, r3
 800bf90:	d108      	bne.n	800bfa4 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	687a      	ldr	r2, [r7, #4]
 800bf98:	429a      	cmp	r2, r3
 800bf9a:	d117      	bne.n	800bfcc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800bf9c:	697b      	ldr	r3, [r7, #20]
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	601a      	str	r2, [r3, #0]
 800bfa2:	e013      	b.n	800bfcc <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	695b      	ldr	r3, [r3, #20]
 800bfa8:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	68fa      	ldr	r2, [r7, #12]
 800bfae:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	693a      	ldr	r2, [r7, #16]
 800bfb4:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	687a      	ldr	r2, [r7, #4]
 800bfbc:	429a      	cmp	r2, r3
 800bfbe:	d105      	bne.n	800bfcc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800bfc0:	693b      	ldr	r3, [r7, #16]
 800bfc2:	697a      	ldr	r2, [r7, #20]
 800bfc4:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	693a      	ldr	r2, [r7, #16]
 800bfca:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	619a      	str	r2, [r3, #24]
    }
}
 800bfd2:	bf00      	nop
 800bfd4:	371c      	adds	r7, #28
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfdc:	4770      	bx	lr
	...

0800bfe0 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b098      	sub	sp, #96	@ 0x60
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800bfe8:	2300      	movs	r3, #0
 800bfea:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	4a73      	ldr	r2, [pc, #460]	@ (800c1bc <_tx_timer_thread_entry+0x1dc>)
 800bff0:	4293      	cmp	r3, r2
 800bff2:	f040 80de 	bne.w	800c1b2 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bff6:	f3ef 8310 	mrs	r3, PRIMASK
 800bffa:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800bffc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800bffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800c000:	b672      	cpsid	i
    return(int_posture);
 800c002:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800c004:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800c006:	4b6e      	ldr	r3, [pc, #440]	@ (800c1c0 <_tx_timer_thread_entry+0x1e0>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d003      	beq.n	800c01c <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	f107 020c 	add.w	r2, r7, #12
 800c01a:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800c01c:	4b68      	ldr	r3, [pc, #416]	@ (800c1c0 <_tx_timer_thread_entry+0x1e0>)
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	2200      	movs	r2, #0
 800c022:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800c024:	4b66      	ldr	r3, [pc, #408]	@ (800c1c0 <_tx_timer_thread_entry+0x1e0>)
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	3304      	adds	r3, #4
 800c02a:	4a65      	ldr	r2, [pc, #404]	@ (800c1c0 <_tx_timer_thread_entry+0x1e0>)
 800c02c:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800c02e:	4b64      	ldr	r3, [pc, #400]	@ (800c1c0 <_tx_timer_thread_entry+0x1e0>)
 800c030:	681a      	ldr	r2, [r3, #0]
 800c032:	4b64      	ldr	r3, [pc, #400]	@ (800c1c4 <_tx_timer_thread_entry+0x1e4>)
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	429a      	cmp	r2, r3
 800c038:	d103      	bne.n	800c042 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800c03a:	4b63      	ldr	r3, [pc, #396]	@ (800c1c8 <_tx_timer_thread_entry+0x1e8>)
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	4a60      	ldr	r2, [pc, #384]	@ (800c1c0 <_tx_timer_thread_entry+0x1e0>)
 800c040:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800c042:	4b62      	ldr	r3, [pc, #392]	@ (800c1cc <_tx_timer_thread_entry+0x1ec>)
 800c044:	2200      	movs	r2, #0
 800c046:	601a      	str	r2, [r3, #0]
 800c048:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c04a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c04c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c04e:	f383 8810 	msr	PRIMASK, r3
}
 800c052:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c054:	f3ef 8310 	mrs	r3, PRIMASK
 800c058:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800c05a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800c05c:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800c05e:	b672      	cpsid	i
    return(int_posture);
 800c060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800c062:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800c064:	e07f      	b.n	800c166 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	691b      	ldr	r3, [r3, #16]
 800c06e:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800c070:	2300      	movs	r3, #0
 800c072:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800c074:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c076:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c078:	429a      	cmp	r2, r3
 800c07a:	d102      	bne.n	800c082 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800c07c:	2300      	movs	r3, #0
 800c07e:	60fb      	str	r3, [r7, #12]
 800c080:	e00e      	b.n	800c0a0 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800c082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c084:	695b      	ldr	r3, [r3, #20]
 800c086:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800c088:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c08a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c08c:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800c08e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c090:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c092:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800c094:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c096:	f107 020c 	add.w	r2, r7, #12
 800c09a:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800c09c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c09e:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800c0a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	2b20      	cmp	r3, #32
 800c0a6:	d911      	bls.n	800c0cc <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800c0a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800c0b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0b2:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800c0b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0ba:	f107 0208 	add.w	r2, r7, #8
 800c0be:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800c0c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c0c4:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800c0c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0c8:	60bb      	str	r3, [r7, #8]
 800c0ca:	e01a      	b.n	800c102 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800c0cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0ce:	689b      	ldr	r3, [r3, #8]
 800c0d0:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800c0d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0d4:	68db      	ldr	r3, [r3, #12]
 800c0d6:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800c0d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0da:	685a      	ldr	r2, [r3, #4]
 800c0dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0de:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800c0e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d009      	beq.n	800c0fc <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800c0e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0ea:	f107 0208 	add.w	r2, r7, #8
 800c0ee:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800c0f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c0f4:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800c0f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0f8:	60bb      	str	r3, [r7, #8]
 800c0fa:	e002      	b.n	800c102 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800c0fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0fe:	2200      	movs	r2, #0
 800c100:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800c102:	4a33      	ldr	r2, [pc, #204]	@ (800c1d0 <_tx_timer_thread_entry+0x1f0>)
 800c104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c106:	6013      	str	r3, [r2, #0]
 800c108:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c10a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c10c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c10e:	f383 8810 	msr	PRIMASK, r3
}
 800c112:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800c114:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c116:	2b00      	cmp	r3, #0
 800c118:	d002      	beq.n	800c120 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800c11a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c11c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800c11e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c120:	f3ef 8310 	mrs	r3, PRIMASK
 800c124:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800c126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800c128:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800c12a:	b672      	cpsid	i
    return(int_posture);
 800c12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800c12e:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800c130:	4b27      	ldr	r3, [pc, #156]	@ (800c1d0 <_tx_timer_thread_entry+0x1f0>)
 800c132:	2200      	movs	r2, #0
 800c134:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c13a:	429a      	cmp	r2, r3
 800c13c:	d105      	bne.n	800c14a <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800c13e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c140:	2200      	movs	r2, #0
 800c142:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800c144:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c146:	f7ff feb1 	bl	800beac <_tx_timer_system_activate>
 800c14a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c14c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c14e:	69bb      	ldr	r3, [r7, #24]
 800c150:	f383 8810 	msr	PRIMASK, r3
}
 800c154:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c156:	f3ef 8310 	mrs	r3, PRIMASK
 800c15a:	623b      	str	r3, [r7, #32]
    return(posture);
 800c15c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c15e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c160:	b672      	cpsid	i
    return(int_posture);
 800c162:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800c164:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	f47f af7c 	bne.w	800c066 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800c16e:	4b17      	ldr	r3, [pc, #92]	@ (800c1cc <_tx_timer_thread_entry+0x1ec>)
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d116      	bne.n	800c1a4 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800c176:	4b17      	ldr	r3, [pc, #92]	@ (800c1d4 <_tx_timer_thread_entry+0x1f4>)
 800c178:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800c17a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c17c:	2203      	movs	r2, #3
 800c17e:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c180:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c182:	2201      	movs	r2, #1
 800c184:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800c186:	4b14      	ldr	r3, [pc, #80]	@ (800c1d8 <_tx_timer_thread_entry+0x1f8>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	3301      	adds	r3, #1
 800c18c:	4a12      	ldr	r2, [pc, #72]	@ (800c1d8 <_tx_timer_thread_entry+0x1f8>)
 800c18e:	6013      	str	r3, [r2, #0]
 800c190:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c192:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c194:	697b      	ldr	r3, [r7, #20]
 800c196:	f383 8810 	msr	PRIMASK, r3
}
 800c19a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800c19c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c19e:	f7ff fae1 	bl	800b764 <_tx_thread_system_suspend>
 800c1a2:	e728      	b.n	800bff6 <_tx_timer_thread_entry+0x16>
 800c1a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c1a6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c1a8:	693b      	ldr	r3, [r7, #16]
 800c1aa:	f383 8810 	msr	PRIMASK, r3
}
 800c1ae:	bf00      	nop
            TX_DISABLE
 800c1b0:	e721      	b.n	800bff6 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800c1b2:	bf00      	nop
 800c1b4:	3760      	adds	r7, #96	@ 0x60
 800c1b6:	46bd      	mov	sp, r7
 800c1b8:	bd80      	pop	{r7, pc}
 800c1ba:	bf00      	nop
 800c1bc:	4154494d 	.word	0x4154494d
 800c1c0:	20000fd0 	.word	0x20000fd0
 800c1c4:	20000fcc 	.word	0x20000fcc
 800c1c8:	20000fc8 	.word	0x20000fc8
 800c1cc:	20000fd4 	.word	0x20000fd4
 800c1d0:	20000fe0 	.word	0x20000fe0
 800c1d4:	20000fe4 	.word	0x20000fe4
 800c1d8:	20000f34 	.word	0x20000f34

0800c1dc <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b08a      	sub	sp, #40	@ 0x28
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	60f8      	str	r0, [r7, #12]
 800c1e4:	60b9      	str	r1, [r7, #8]
 800c1e6:	607a      	str	r2, [r7, #4]
 800c1e8:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d102      	bne.n	800c1fa <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c1f4:	2302      	movs	r3, #2
 800c1f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1f8:	e029      	b.n	800c24e <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	4a2d      	ldr	r2, [pc, #180]	@ (800c2b4 <_txe_byte_allocate+0xd8>)
 800c200:	4293      	cmp	r3, r2
 800c202:	d002      	beq.n	800c20a <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c204:	2302      	movs	r3, #2
 800c206:	627b      	str	r3, [r7, #36]	@ 0x24
 800c208:	e021      	b.n	800c24e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 800c20a:	68bb      	ldr	r3, [r7, #8]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d102      	bne.n	800c216 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800c210:	2303      	movs	r3, #3
 800c212:	627b      	str	r3, [r7, #36]	@ 0x24
 800c214:	e01b      	b.n	800c24e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d102      	bne.n	800c222 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800c21c:	2305      	movs	r3, #5
 800c21e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c220:	e015      	b.n	800c24e <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	69db      	ldr	r3, [r3, #28]
 800c226:	687a      	ldr	r2, [r7, #4]
 800c228:	429a      	cmp	r2, r3
 800c22a:	d902      	bls.n	800c232 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800c22c:	2305      	movs	r3, #5
 800c22e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c230:	e00d      	b.n	800c24e <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d00a      	beq.n	800c24e <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c238:	f3ef 8305 	mrs	r3, IPSR
 800c23c:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800c23e:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c240:	4b1d      	ldr	r3, [pc, #116]	@ (800c2b8 <_txe_byte_allocate+0xdc>)
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	4313      	orrs	r3, r2
 800c246:	2b00      	cmp	r3, #0
 800c248:	d001      	beq.n	800c24e <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800c24a:	2304      	movs	r3, #4
 800c24c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800c24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c250:	2b00      	cmp	r3, #0
 800c252:	d108      	bne.n	800c266 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800c254:	4b19      	ldr	r3, [pc, #100]	@ (800c2bc <_txe_byte_allocate+0xe0>)
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800c25a:	6a3b      	ldr	r3, [r7, #32]
 800c25c:	4a18      	ldr	r2, [pc, #96]	@ (800c2c0 <_txe_byte_allocate+0xe4>)
 800c25e:	4293      	cmp	r3, r2
 800c260:	d101      	bne.n	800c266 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800c262:	2313      	movs	r3, #19
 800c264:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800c266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d114      	bne.n	800c296 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c26c:	f3ef 8305 	mrs	r3, IPSR
 800c270:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c272:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c274:	4b10      	ldr	r3, [pc, #64]	@ (800c2b8 <_txe_byte_allocate+0xdc>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	4313      	orrs	r3, r2
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d00b      	beq.n	800c296 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c27e:	f3ef 8305 	mrs	r3, IPSR
 800c282:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c284:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c286:	4b0c      	ldr	r3, [pc, #48]	@ (800c2b8 <_txe_byte_allocate+0xdc>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	4313      	orrs	r3, r2
 800c28c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c290:	d201      	bcs.n	800c296 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c292:	2313      	movs	r3, #19
 800c294:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d106      	bne.n	800c2aa <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 800c29c:	683b      	ldr	r3, [r7, #0]
 800c29e:	687a      	ldr	r2, [r7, #4]
 800c2a0:	68b9      	ldr	r1, [r7, #8]
 800c2a2:	68f8      	ldr	r0, [r7, #12]
 800c2a4:	f7fe fa1a 	bl	800a6dc <_tx_byte_allocate>
 800c2a8:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 800c2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	3728      	adds	r7, #40	@ 0x28
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd80      	pop	{r7, pc}
 800c2b4:	42595445 	.word	0x42595445
 800c2b8:	2000018c 	.word	0x2000018c
 800c2bc:	20000e9c 	.word	0x20000e9c
 800c2c0:	20000fe4 	.word	0x20000fe4

0800c2c4 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b092      	sub	sp, #72	@ 0x48
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	60f8      	str	r0, [r7, #12]
 800c2cc:	60b9      	str	r1, [r7, #8]
 800c2ce:	607a      	str	r2, [r7, #4]
 800c2d0:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d102      	bne.n	800c2e2 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c2dc:	2302      	movs	r3, #2
 800c2de:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2e0:	e075      	b.n	800c3ce <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800c2e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2e4:	2b34      	cmp	r3, #52	@ 0x34
 800c2e6:	d002      	beq.n	800c2ee <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c2e8:	2302      	movs	r3, #2
 800c2ea:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2ec:	e06f      	b.n	800c3ce <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c2ee:	f3ef 8310 	mrs	r3, PRIMASK
 800c2f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c2f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c2f8:	b672      	cpsid	i
    return(int_posture);
 800c2fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c2fc:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c2fe:	4b3b      	ldr	r3, [pc, #236]	@ (800c3ec <_txe_byte_pool_create+0x128>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	3301      	adds	r3, #1
 800c304:	4a39      	ldr	r2, [pc, #228]	@ (800c3ec <_txe_byte_pool_create+0x128>)
 800c306:	6013      	str	r3, [r2, #0]
 800c308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c30a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c30c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c30e:	f383 8810 	msr	PRIMASK, r3
}
 800c312:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800c314:	4b36      	ldr	r3, [pc, #216]	@ (800c3f0 <_txe_byte_pool_create+0x12c>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800c31a:	2300      	movs	r3, #0
 800c31c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c31e:	e009      	b.n	800c334 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800c320:	68fa      	ldr	r2, [r7, #12]
 800c322:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c324:	429a      	cmp	r2, r3
 800c326:	d00b      	beq.n	800c340 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800c328:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c32a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c32c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800c32e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c330:	3301      	adds	r3, #1
 800c332:	643b      	str	r3, [r7, #64]	@ 0x40
 800c334:	4b2f      	ldr	r3, [pc, #188]	@ (800c3f4 <_txe_byte_pool_create+0x130>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c33a:	429a      	cmp	r2, r3
 800c33c:	d3f0      	bcc.n	800c320 <_txe_byte_pool_create+0x5c>
 800c33e:	e000      	b.n	800c342 <_txe_byte_pool_create+0x7e>
                break;
 800c340:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c342:	f3ef 8310 	mrs	r3, PRIMASK
 800c346:	623b      	str	r3, [r7, #32]
    return(posture);
 800c348:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c34a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c34c:	b672      	cpsid	i
    return(int_posture);
 800c34e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c350:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c352:	4b26      	ldr	r3, [pc, #152]	@ (800c3ec <_txe_byte_pool_create+0x128>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	3b01      	subs	r3, #1
 800c358:	4a24      	ldr	r2, [pc, #144]	@ (800c3ec <_txe_byte_pool_create+0x128>)
 800c35a:	6013      	str	r3, [r2, #0]
 800c35c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c35e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c362:	f383 8810 	msr	PRIMASK, r3
}
 800c366:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c368:	f7ff f8c2 	bl	800b4f0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800c36c:	68fa      	ldr	r2, [r7, #12]
 800c36e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c370:	429a      	cmp	r2, r3
 800c372:	d102      	bne.n	800c37a <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800c374:	2302      	movs	r3, #2
 800c376:	647b      	str	r3, [r7, #68]	@ 0x44
 800c378:	e029      	b.n	800c3ce <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d102      	bne.n	800c386 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800c380:	2303      	movs	r3, #3
 800c382:	647b      	str	r3, [r7, #68]	@ 0x44
 800c384:	e023      	b.n	800c3ce <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	2b63      	cmp	r3, #99	@ 0x63
 800c38a:	d802      	bhi.n	800c392 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800c38c:	2305      	movs	r3, #5
 800c38e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c390:	e01d      	b.n	800c3ce <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800c392:	4b19      	ldr	r3, [pc, #100]	@ (800c3f8 <_txe_byte_pool_create+0x134>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800c398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c39a:	4a18      	ldr	r2, [pc, #96]	@ (800c3fc <_txe_byte_pool_create+0x138>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d101      	bne.n	800c3a4 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c3a0:	2313      	movs	r3, #19
 800c3a2:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c3a4:	f3ef 8305 	mrs	r3, IPSR
 800c3a8:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c3aa:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c3ac:	4b14      	ldr	r3, [pc, #80]	@ (800c400 <_txe_byte_pool_create+0x13c>)
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	4313      	orrs	r3, r2
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d00b      	beq.n	800c3ce <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c3b6:	f3ef 8305 	mrs	r3, IPSR
 800c3ba:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c3bc:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c3be:	4b10      	ldr	r3, [pc, #64]	@ (800c400 <_txe_byte_pool_create+0x13c>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	4313      	orrs	r3, r2
 800c3c4:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c3c8:	d201      	bcs.n	800c3ce <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800c3ca:	2313      	movs	r3, #19
 800c3cc:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c3ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d106      	bne.n	800c3e2 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	687a      	ldr	r2, [r7, #4]
 800c3d8:	68b9      	ldr	r1, [r7, #8]
 800c3da:	68f8      	ldr	r0, [r7, #12]
 800c3dc:	f7fe fac0 	bl	800a960 <_tx_byte_pool_create>
 800c3e0:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800c3e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	3748      	adds	r7, #72	@ 0x48
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	bd80      	pop	{r7, pc}
 800c3ec:	20000f34 	.word	0x20000f34
 800c3f0:	20000e8c 	.word	0x20000e8c
 800c3f4:	20000e90 	.word	0x20000e90
 800c3f8:	20000e9c 	.word	0x20000e9c
 800c3fc:	20000fe4 	.word	0x20000fe4
 800c400:	2000018c 	.word	0x2000018c

0800c404 <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 800c404:	b580      	push	{r7, lr}
 800c406:	b092      	sub	sp, #72	@ 0x48
 800c408:	af00      	add	r7, sp, #0
 800c40a:	60f8      	str	r0, [r7, #12]
 800c40c:	60b9      	str	r1, [r7, #8]
 800c40e:	607a      	str	r2, [r7, #4]
 800c410:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c412:	2300      	movs	r3, #0
 800c414:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d102      	bne.n	800c422 <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c41c:	230c      	movs	r3, #12
 800c41e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c420:	e054      	b.n	800c4cc <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	2b1c      	cmp	r3, #28
 800c426:	d002      	beq.n	800c42e <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c428:	230c      	movs	r3, #12
 800c42a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c42c:	e04e      	b.n	800c4cc <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c42e:	f3ef 8310 	mrs	r3, PRIMASK
 800c432:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c436:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c438:	b672      	cpsid	i
    return(int_posture);
 800c43a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c43c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c43e:	4b36      	ldr	r3, [pc, #216]	@ (800c518 <_txe_semaphore_create+0x114>)
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	3301      	adds	r3, #1
 800c444:	4a34      	ldr	r2, [pc, #208]	@ (800c518 <_txe_semaphore_create+0x114>)
 800c446:	6013      	str	r3, [r2, #0]
 800c448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c44a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c44c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c44e:	f383 8810 	msr	PRIMASK, r3
}
 800c452:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 800c454:	4b31      	ldr	r3, [pc, #196]	@ (800c51c <_txe_semaphore_create+0x118>)
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800c45a:	2300      	movs	r3, #0
 800c45c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c45e:	e009      	b.n	800c474 <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 800c460:	68fa      	ldr	r2, [r7, #12]
 800c462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c464:	429a      	cmp	r2, r3
 800c466:	d00b      	beq.n	800c480 <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 800c468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c46a:	695b      	ldr	r3, [r3, #20]
 800c46c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800c46e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c470:	3301      	adds	r3, #1
 800c472:	643b      	str	r3, [r7, #64]	@ 0x40
 800c474:	4b2a      	ldr	r3, [pc, #168]	@ (800c520 <_txe_semaphore_create+0x11c>)
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c47a:	429a      	cmp	r2, r3
 800c47c:	d3f0      	bcc.n	800c460 <_txe_semaphore_create+0x5c>
 800c47e:	e000      	b.n	800c482 <_txe_semaphore_create+0x7e>
                break;
 800c480:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c482:	f3ef 8310 	mrs	r3, PRIMASK
 800c486:	623b      	str	r3, [r7, #32]
    return(posture);
 800c488:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c48a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c48c:	b672      	cpsid	i
    return(int_posture);
 800c48e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c490:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c492:	4b21      	ldr	r3, [pc, #132]	@ (800c518 <_txe_semaphore_create+0x114>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	3b01      	subs	r3, #1
 800c498:	4a1f      	ldr	r2, [pc, #124]	@ (800c518 <_txe_semaphore_create+0x114>)
 800c49a:	6013      	str	r3, [r2, #0]
 800c49c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c49e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c4a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4a2:	f383 8810 	msr	PRIMASK, r3
}
 800c4a6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c4a8:	f7ff f822 	bl	800b4f0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 800c4ac:	68fa      	ldr	r2, [r7, #12]
 800c4ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4b0:	429a      	cmp	r2, r3
 800c4b2:	d102      	bne.n	800c4ba <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 800c4b4:	230c      	movs	r3, #12
 800c4b6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c4b8:	e008      	b.n	800c4cc <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800c4ba:	4b1a      	ldr	r3, [pc, #104]	@ (800c524 <_txe_semaphore_create+0x120>)
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800c4c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4c2:	4a19      	ldr	r2, [pc, #100]	@ (800c528 <_txe_semaphore_create+0x124>)
 800c4c4:	4293      	cmp	r3, r2
 800c4c6:	d101      	bne.n	800c4cc <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c4c8:	2313      	movs	r3, #19
 800c4ca:	647b      	str	r3, [r7, #68]	@ 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c4cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d114      	bne.n	800c4fc <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c4d2:	f3ef 8305 	mrs	r3, IPSR
 800c4d6:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c4d8:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c4da:	4b14      	ldr	r3, [pc, #80]	@ (800c52c <_txe_semaphore_create+0x128>)
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	4313      	orrs	r3, r2
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d00b      	beq.n	800c4fc <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c4e4:	f3ef 8305 	mrs	r3, IPSR
 800c4e8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c4ea:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c4ec:	4b0f      	ldr	r3, [pc, #60]	@ (800c52c <_txe_semaphore_create+0x128>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	4313      	orrs	r3, r2
 800c4f2:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c4f6:	d201      	bcs.n	800c4fc <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c4f8:	2313      	movs	r3, #19
 800c4fa:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c4fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d105      	bne.n	800c50e <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 800c502:	687a      	ldr	r2, [r7, #4]
 800c504:	68b9      	ldr	r1, [r7, #8]
 800c506:	68f8      	ldr	r0, [r7, #12]
 800c508:	f7fe fcb8 	bl	800ae7c <_tx_semaphore_create>
 800c50c:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800c50e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c510:	4618      	mov	r0, r3
 800c512:	3748      	adds	r7, #72	@ 0x48
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}
 800c518:	20000f34 	.word	0x20000f34
 800c51c:	20000e64 	.word	0x20000e64
 800c520:	20000e68 	.word	0x20000e68
 800c524:	20000e9c 	.word	0x20000e9c
 800c528:	20000fe4 	.word	0x20000fe4
 800c52c:	2000018c 	.word	0x2000018c

0800c530 <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b086      	sub	sp, #24
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
 800c538:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c53a:	2300      	movs	r3, #0
 800c53c:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d102      	bne.n	800c54a <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c544:	230c      	movs	r3, #12
 800c546:	617b      	str	r3, [r7, #20]
 800c548:	e01f      	b.n	800c58a <_txe_semaphore_get+0x5a>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	4a15      	ldr	r2, [pc, #84]	@ (800c5a4 <_txe_semaphore_get+0x74>)
 800c550:	4293      	cmp	r3, r2
 800c552:	d002      	beq.n	800c55a <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c554:	230c      	movs	r3, #12
 800c556:	617b      	str	r3, [r7, #20]
 800c558:	e017      	b.n	800c58a <_txe_semaphore_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d014      	beq.n	800c58a <_txe_semaphore_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c560:	f3ef 8305 	mrs	r3, IPSR
 800c564:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800c566:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c568:	4b0f      	ldr	r3, [pc, #60]	@ (800c5a8 <_txe_semaphore_get+0x78>)
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	4313      	orrs	r3, r2
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d002      	beq.n	800c578 <_txe_semaphore_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800c572:	2304      	movs	r3, #4
 800c574:	617b      	str	r3, [r7, #20]
 800c576:	e008      	b.n	800c58a <_txe_semaphore_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800c578:	4b0c      	ldr	r3, [pc, #48]	@ (800c5ac <_txe_semaphore_get+0x7c>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800c57e:	693b      	ldr	r3, [r7, #16]
 800c580:	4a0b      	ldr	r2, [pc, #44]	@ (800c5b0 <_txe_semaphore_get+0x80>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d101      	bne.n	800c58a <_txe_semaphore_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800c586:	2304      	movs	r3, #4
 800c588:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c58a:	697b      	ldr	r3, [r7, #20]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d104      	bne.n	800c59a <_txe_semaphore_get+0x6a>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 800c590:	6839      	ldr	r1, [r7, #0]
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f7fe fcc4 	bl	800af20 <_tx_semaphore_get>
 800c598:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800c59a:	697b      	ldr	r3, [r7, #20]
}
 800c59c:	4618      	mov	r0, r3
 800c59e:	3718      	adds	r7, #24
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	bd80      	pop	{r7, pc}
 800c5a4:	53454d41 	.word	0x53454d41
 800c5a8:	2000018c 	.word	0x2000018c
 800c5ac:	20000e9c 	.word	0x20000e9c
 800c5b0:	20000fe4 	.word	0x20000fe4

0800c5b4 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b084      	sub	sp, #16
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d102      	bne.n	800c5c8 <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c5c2:	230c      	movs	r3, #12
 800c5c4:	60fb      	str	r3, [r7, #12]
 800c5c6:	e00b      	b.n	800c5e0 <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	4a07      	ldr	r2, [pc, #28]	@ (800c5ec <_txe_semaphore_put+0x38>)
 800c5ce:	4293      	cmp	r3, r2
 800c5d0:	d002      	beq.n	800c5d8 <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c5d2:	230c      	movs	r3, #12
 800c5d4:	60fb      	str	r3, [r7, #12]
 800c5d6:	e003      	b.n	800c5e0 <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 800c5d8:	6878      	ldr	r0, [r7, #4]
 800c5da:	f7fe fd33 	bl	800b044 <_tx_semaphore_put>
 800c5de:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800c5e0:	68fb      	ldr	r3, [r7, #12]
}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	3710      	adds	r7, #16
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	bd80      	pop	{r7, pc}
 800c5ea:	bf00      	nop
 800c5ec:	53454d41 	.word	0x53454d41

0800c5f0 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b09a      	sub	sp, #104	@ 0x68
 800c5f4:	af06      	add	r7, sp, #24
 800c5f6:	60f8      	str	r0, [r7, #12]
 800c5f8:	60b9      	str	r1, [r7, #8]
 800c5fa:	607a      	str	r2, [r7, #4]
 800c5fc:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c5fe:	2300      	movs	r3, #0
 800c600:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d102      	bne.n	800c60e <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800c608:	230e      	movs	r3, #14
 800c60a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c60c:	e0bb      	b.n	800c786 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800c60e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c610:	2bb0      	cmp	r3, #176	@ 0xb0
 800c612:	d002      	beq.n	800c61a <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800c614:	230e      	movs	r3, #14
 800c616:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c618:	e0b5      	b.n	800c786 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c61a:	f3ef 8310 	mrs	r3, PRIMASK
 800c61e:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800c620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800c622:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800c624:	b672      	cpsid	i
    return(int_posture);
 800c626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c628:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c62a:	4b64      	ldr	r3, [pc, #400]	@ (800c7bc <_txe_thread_create+0x1cc>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	3301      	adds	r3, #1
 800c630:	4a62      	ldr	r2, [pc, #392]	@ (800c7bc <_txe_thread_create+0x1cc>)
 800c632:	6013      	str	r3, [r2, #0]
 800c634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c636:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c63a:	f383 8810 	msr	PRIMASK, r3
}
 800c63e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800c640:	2300      	movs	r3, #0
 800c642:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800c644:	4b5e      	ldr	r3, [pc, #376]	@ (800c7c0 <_txe_thread_create+0x1d0>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800c64a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c64c:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800c64e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c650:	3b01      	subs	r3, #1
 800c652:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c654:	4413      	add	r3, r2
 800c656:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800c658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c65a:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800c65c:	2300      	movs	r3, #0
 800c65e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c660:	e02b      	b.n	800c6ba <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800c662:	68fa      	ldr	r2, [r7, #12]
 800c664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c666:	429a      	cmp	r2, r3
 800c668:	d101      	bne.n	800c66e <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800c66a:	2301      	movs	r3, #1
 800c66c:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800c66e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c670:	2b01      	cmp	r3, #1
 800c672:	d028      	beq.n	800c6c6 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800c674:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c676:	68db      	ldr	r3, [r3, #12]
 800c678:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c67a:	429a      	cmp	r2, r3
 800c67c:	d308      	bcc.n	800c690 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800c67e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c680:	691b      	ldr	r3, [r3, #16]
 800c682:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c684:	429a      	cmp	r2, r3
 800c686:	d203      	bcs.n	800c690 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800c688:	2300      	movs	r3, #0
 800c68a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800c68c:	2301      	movs	r3, #1
 800c68e:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800c690:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c692:	68db      	ldr	r3, [r3, #12]
 800c694:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c696:	429a      	cmp	r2, r3
 800c698:	d308      	bcc.n	800c6ac <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800c69a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c69c:	691b      	ldr	r3, [r3, #16]
 800c69e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c6a0:	429a      	cmp	r2, r3
 800c6a2:	d203      	bcs.n	800c6ac <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800c6ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6b2:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800c6b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c6b6:	3301      	adds	r3, #1
 800c6b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800c6ba:	4b42      	ldr	r3, [pc, #264]	@ (800c7c4 <_txe_thread_create+0x1d4>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c6c0:	429a      	cmp	r2, r3
 800c6c2:	d3ce      	bcc.n	800c662 <_txe_thread_create+0x72>
 800c6c4:	e000      	b.n	800c6c8 <_txe_thread_create+0xd8>
                break;
 800c6c6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c6c8:	f3ef 8310 	mrs	r3, PRIMASK
 800c6cc:	61fb      	str	r3, [r7, #28]
    return(posture);
 800c6ce:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800c6d0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c6d2:	b672      	cpsid	i
    return(int_posture);
 800c6d4:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c6d6:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c6d8:	4b38      	ldr	r3, [pc, #224]	@ (800c7bc <_txe_thread_create+0x1cc>)
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	3b01      	subs	r3, #1
 800c6de:	4a37      	ldr	r2, [pc, #220]	@ (800c7bc <_txe_thread_create+0x1cc>)
 800c6e0:	6013      	str	r3, [r2, #0]
 800c6e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6e4:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c6e6:	6a3b      	ldr	r3, [r7, #32]
 800c6e8:	f383 8810 	msr	PRIMASK, r3
}
 800c6ec:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c6ee:	f7fe feff 	bl	800b4f0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800c6f2:	68fa      	ldr	r2, [r7, #12]
 800c6f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6f6:	429a      	cmp	r2, r3
 800c6f8:	d102      	bne.n	800c700 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800c6fa:	230e      	movs	r3, #14
 800c6fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c6fe:	e042      	b.n	800c786 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800c700:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c702:	2b00      	cmp	r3, #0
 800c704:	d102      	bne.n	800c70c <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800c706:	2303      	movs	r3, #3
 800c708:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c70a:	e03c      	b.n	800c786 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d102      	bne.n	800c718 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800c712:	2303      	movs	r3, #3
 800c714:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c716:	e036      	b.n	800c786 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800c718:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c71a:	2bc7      	cmp	r3, #199	@ 0xc7
 800c71c:	d802      	bhi.n	800c724 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800c71e:	2305      	movs	r3, #5
 800c720:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c722:	e030      	b.n	800c786 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800c724:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c726:	2b1f      	cmp	r3, #31
 800c728:	d902      	bls.n	800c730 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800c72a:	230f      	movs	r3, #15
 800c72c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c72e:	e02a      	b.n	800c786 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800c730:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c732:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c734:	429a      	cmp	r2, r3
 800c736:	d902      	bls.n	800c73e <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800c738:	2318      	movs	r3, #24
 800c73a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c73c:	e023      	b.n	800c786 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800c73e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c740:	2b01      	cmp	r3, #1
 800c742:	d902      	bls.n	800c74a <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800c744:	2310      	movs	r3, #16
 800c746:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c748:	e01d      	b.n	800c786 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800c74a:	4b1f      	ldr	r3, [pc, #124]	@ (800c7c8 <_txe_thread_create+0x1d8>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800c750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c752:	4a1e      	ldr	r2, [pc, #120]	@ (800c7cc <_txe_thread_create+0x1dc>)
 800c754:	4293      	cmp	r3, r2
 800c756:	d101      	bne.n	800c75c <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c758:	2313      	movs	r3, #19
 800c75a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c75c:	f3ef 8305 	mrs	r3, IPSR
 800c760:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c762:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c764:	4b1a      	ldr	r3, [pc, #104]	@ (800c7d0 <_txe_thread_create+0x1e0>)
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	4313      	orrs	r3, r2
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d00b      	beq.n	800c786 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c76e:	f3ef 8305 	mrs	r3, IPSR
 800c772:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800c774:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c776:	4b16      	ldr	r3, [pc, #88]	@ (800c7d0 <_txe_thread_create+0x1e0>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	4313      	orrs	r3, r2
 800c77c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c780:	d201      	bcs.n	800c786 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800c782:	2313      	movs	r3, #19
 800c784:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d112      	bne.n	800c7b2 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800c78c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c78e:	9305      	str	r3, [sp, #20]
 800c790:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c792:	9304      	str	r3, [sp, #16]
 800c794:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c796:	9303      	str	r3, [sp, #12]
 800c798:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c79a:	9302      	str	r3, [sp, #8]
 800c79c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c79e:	9301      	str	r3, [sp, #4]
 800c7a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c7a2:	9300      	str	r3, [sp, #0]
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	687a      	ldr	r2, [r7, #4]
 800c7a8:	68b9      	ldr	r1, [r7, #8]
 800c7aa:	68f8      	ldr	r0, [r7, #12]
 800c7ac:	f7fe fca2 	bl	800b0f4 <_tx_thread_create>
 800c7b0:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800c7b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	3750      	adds	r7, #80	@ 0x50
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	bd80      	pop	{r7, pc}
 800c7bc:	20000f34 	.word	0x20000f34
 800c7c0:	20000ea4 	.word	0x20000ea4
 800c7c4:	20000ea8 	.word	0x20000ea8
 800c7c8:	20000e9c 	.word	0x20000e9c
 800c7cc:	20000fe4 	.word	0x20000fe4
 800c7d0:	2000018c 	.word	0x2000018c

0800c7d4 <_txe_timer_activate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_activate(TX_TIMER *timer_ptr)
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b084      	sub	sp, #16
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d102      	bne.n	800c7e8 <_txe_timer_activate+0x14>
    {
        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c7e2:	2315      	movs	r3, #21
 800c7e4:	60fb      	str	r3, [r7, #12]
 800c7e6:	e00b      	b.n	800c800 <_txe_timer_activate+0x2c>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	4a07      	ldr	r2, [pc, #28]	@ (800c80c <_txe_timer_activate+0x38>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d002      	beq.n	800c7f8 <_txe_timer_activate+0x24>
    {
        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c7f2:	2315      	movs	r3, #21
 800c7f4:	60fb      	str	r3, [r7, #12]
 800c7f6:	e003      	b.n	800c800 <_txe_timer_activate+0x2c>
    }
    else
    {

        /* Call actual application timer activate function.  */
        status =  _tx_timer_activate(timer_ptr);
 800c7f8:	6878      	ldr	r0, [r7, #4]
 800c7fa:	f7ff f959 	bl	800bab0 <_tx_timer_activate>
 800c7fe:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800c800:	68fb      	ldr	r3, [r7, #12]
}
 800c802:	4618      	mov	r0, r3
 800c804:	3710      	adds	r7, #16
 800c806:	46bd      	mov	sp, r7
 800c808:	bd80      	pop	{r7, pc}
 800c80a:	bf00      	nop
 800c80c:	4154494d 	.word	0x4154494d

0800c810 <_txe_timer_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks)
{
 800c810:	b580      	push	{r7, lr}
 800c812:	b086      	sub	sp, #24
 800c814:	af00      	add	r7, sp, #0
 800c816:	60f8      	str	r0, [r7, #12]
 800c818:	60b9      	str	r1, [r7, #8]
 800c81a:	607a      	str	r2, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d102      	bne.n	800c828 <_txe_timer_change+0x18>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c822:	2315      	movs	r3, #21
 800c824:	617b      	str	r3, [r7, #20]
 800c826:	e020      	b.n	800c86a <_txe_timer_change+0x5a>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	4a11      	ldr	r2, [pc, #68]	@ (800c874 <_txe_timer_change+0x64>)
 800c82e:	4293      	cmp	r3, r2
 800c830:	d002      	beq.n	800c838 <_txe_timer_change+0x28>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c832:	2315      	movs	r3, #21
 800c834:	617b      	str	r3, [r7, #20]
 800c836:	e018      	b.n	800c86a <_txe_timer_change+0x5a>
    }

    /* Check for an illegal initial tick value.  */
    else if (initial_ticks == ((ULONG) 0))
 800c838:	68bb      	ldr	r3, [r7, #8]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d102      	bne.n	800c844 <_txe_timer_change+0x34>
    {

        /* Invalid initial tick value, return appropriate error code.  */
        status =  TX_TICK_ERROR;
 800c83e:	2316      	movs	r3, #22
 800c840:	617b      	str	r3, [r7, #20]
 800c842:	e012      	b.n	800c86a <_txe_timer_change+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c844:	f3ef 8305 	mrs	r3, IPSR
 800c848:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800c84a:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800c84c:	4b0a      	ldr	r3, [pc, #40]	@ (800c878 <_txe_timer_change+0x68>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	4313      	orrs	r3, r2
 800c852:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c856:	d302      	bcc.n	800c85e <_txe_timer_change+0x4e>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800c858:	2313      	movs	r3, #19
 800c85a:	617b      	str	r3, [r7, #20]
 800c85c:	e005      	b.n	800c86a <_txe_timer_change+0x5a>
    }
    else
    {

        /* Call actual application timer function.  */
        status =  _tx_timer_change(timer_ptr, initial_ticks, reschedule_ticks);
 800c85e:	687a      	ldr	r2, [r7, #4]
 800c860:	68b9      	ldr	r1, [r7, #8]
 800c862:	68f8      	ldr	r0, [r7, #12]
 800c864:	f7ff f950 	bl	800bb08 <_tx_timer_change>
 800c868:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800c86a:	697b      	ldr	r3, [r7, #20]
}
 800c86c:	4618      	mov	r0, r3
 800c86e:	3718      	adds	r7, #24
 800c870:	46bd      	mov	sp, r7
 800c872:	bd80      	pop	{r7, pc}
 800c874:	4154494d 	.word	0x4154494d
 800c878:	2000018c 	.word	0x2000018c

0800c87c <_txe_timer_create>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr,
            VOID (*expiration_function)(ULONG id), ULONG expiration_input,
            ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate, UINT timer_control_block_size)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b096      	sub	sp, #88	@ 0x58
 800c880:	af04      	add	r7, sp, #16
 800c882:	60f8      	str	r0, [r7, #12]
 800c884:	60b9      	str	r1, [r7, #8]
 800c886:	607a      	str	r2, [r7, #4]
 800c888:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c88a:	2300      	movs	r3, #0
 800c88c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for a NULL timer pointer.  */
    if (timer_ptr == TX_NULL)
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d102      	bne.n	800c89a <_txe_timer_create+0x1e>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c894:	2315      	movs	r3, #21
 800c896:	647b      	str	r3, [r7, #68]	@ 0x44
 800c898:	e059      	b.n	800c94e <_txe_timer_create+0xd2>
    }

    /* Now check for invalid control block size.  */
    else if (timer_control_block_size != (sizeof(TX_TIMER)))
 800c89a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c89c:	2b2c      	cmp	r3, #44	@ 0x2c
 800c89e:	d002      	beq.n	800c8a6 <_txe_timer_create+0x2a>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c8a0:	2315      	movs	r3, #21
 800c8a2:	647b      	str	r3, [r7, #68]	@ 0x44
 800c8a4:	e053      	b.n	800c94e <_txe_timer_create+0xd2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c8a6:	f3ef 8310 	mrs	r3, PRIMASK
 800c8aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c8ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c8ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c8b0:	b672      	cpsid	i
    return(int_posture);
 800c8b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c8b4:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c8b6:	4b41      	ldr	r3, [pc, #260]	@ (800c9bc <_txe_timer_create+0x140>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	3301      	adds	r3, #1
 800c8bc:	4a3f      	ldr	r2, [pc, #252]	@ (800c9bc <_txe_timer_create+0x140>)
 800c8be:	6013      	str	r3, [r2, #0]
 800c8c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8c2:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8c6:	f383 8810 	msr	PRIMASK, r3
}
 800c8ca:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_timer =  _tx_timer_created_ptr;
 800c8cc:	4b3c      	ldr	r3, [pc, #240]	@ (800c9c0 <_txe_timer_create+0x144>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_timer_created_count; i++)
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	643b      	str	r3, [r7, #64]	@ 0x40
 800c8d6:	e009      	b.n	800c8ec <_txe_timer_create+0x70>
        {

            /* Determine if this timer matches the current timer in the list.  */
            if (timer_ptr == next_timer)
 800c8d8:	68fa      	ldr	r2, [r7, #12]
 800c8da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8dc:	429a      	cmp	r2, r3
 800c8de:	d00b      	beq.n	800c8f8 <_txe_timer_create+0x7c>
            }
            else
            {

                /* Move to next timer.  */
                next_timer =  next_timer -> tx_timer_created_next;
 800c8e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_timer_created_count; i++)
 800c8e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8e8:	3301      	adds	r3, #1
 800c8ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800c8ec:	4b35      	ldr	r3, [pc, #212]	@ (800c9c4 <_txe_timer_create+0x148>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c8f2:	429a      	cmp	r2, r3
 800c8f4:	d3f0      	bcc.n	800c8d8 <_txe_timer_create+0x5c>
 800c8f6:	e000      	b.n	800c8fa <_txe_timer_create+0x7e>
                break;
 800c8f8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c8fa:	f3ef 8310 	mrs	r3, PRIMASK
 800c8fe:	623b      	str	r3, [r7, #32]
    return(posture);
 800c900:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c902:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c904:	b672      	cpsid	i
    return(int_posture);
 800c906:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c908:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c90a:	4b2c      	ldr	r3, [pc, #176]	@ (800c9bc <_txe_timer_create+0x140>)
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	3b01      	subs	r3, #1
 800c910:	4a2a      	ldr	r2, [pc, #168]	@ (800c9bc <_txe_timer_create+0x140>)
 800c912:	6013      	str	r3, [r2, #0]
 800c914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c916:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c91a:	f383 8810 	msr	PRIMASK, r3
}
 800c91e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c920:	f7fe fde6 	bl	800b4f0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate timer.  */
        if (timer_ptr == next_timer)
 800c924:	68fa      	ldr	r2, [r7, #12]
 800c926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c928:	429a      	cmp	r2, r3
 800c92a:	d102      	bne.n	800c932 <_txe_timer_create+0xb6>
        {

            /* Timer is already created, return appropriate error code.  */
            status =  TX_TIMER_ERROR;
 800c92c:	2315      	movs	r3, #21
 800c92e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c930:	e00d      	b.n	800c94e <_txe_timer_create+0xd2>
        }

        /* Check for an illegal initial tick value.  */
        else if (initial_ticks == ((ULONG) 0))
 800c932:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c934:	2b00      	cmp	r3, #0
 800c936:	d102      	bne.n	800c93e <_txe_timer_create+0xc2>
        {

            /* Invalid initial tick value, return appropriate error code.  */
            status =  TX_TICK_ERROR;
 800c938:	2316      	movs	r3, #22
 800c93a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c93c:	e007      	b.n	800c94e <_txe_timer_create+0xd2>
        }
        else
        {

            /* Check for an illegal activation.  */
            if (auto_activate != TX_AUTO_ACTIVATE)
 800c93e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c940:	2b01      	cmp	r3, #1
 800c942:	d004      	beq.n	800c94e <_txe_timer_create+0xd2>
            {

                /* And activation is not the other value.  */
                if (auto_activate != TX_NO_ACTIVATE)
 800c944:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c946:	2b00      	cmp	r3, #0
 800c948:	d001      	beq.n	800c94e <_txe_timer_create+0xd2>
                {

                    /* Invalid activation selected, return appropriate error code.  */
                    status =  TX_ACTIVATE_ERROR;
 800c94a:	2317      	movs	r3, #23
 800c94c:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c94e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c950:	2b00      	cmp	r3, #0
 800c952:	d11d      	bne.n	800c990 <_txe_timer_create+0x114>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800c954:	4b1c      	ldr	r3, [pc, #112]	@ (800c9c8 <_txe_timer_create+0x14c>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800c95a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c95c:	4a1b      	ldr	r2, [pc, #108]	@ (800c9cc <_txe_timer_create+0x150>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d101      	bne.n	800c966 <_txe_timer_create+0xea>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800c962:	2313      	movs	r3, #19
 800c964:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c966:	f3ef 8305 	mrs	r3, IPSR
 800c96a:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c96c:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c96e:	4b18      	ldr	r3, [pc, #96]	@ (800c9d0 <_txe_timer_create+0x154>)
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	4313      	orrs	r3, r2
 800c974:	2b00      	cmp	r3, #0
 800c976:	d00b      	beq.n	800c990 <_txe_timer_create+0x114>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c978:	f3ef 8305 	mrs	r3, IPSR
 800c97c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c97e:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c980:	4b13      	ldr	r3, [pc, #76]	@ (800c9d0 <_txe_timer_create+0x154>)
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	4313      	orrs	r3, r2
 800c986:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c98a:	d201      	bcs.n	800c990 <_txe_timer_create+0x114>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c98c:	2313      	movs	r3, #19
 800c98e:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }


    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c990:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c992:	2b00      	cmp	r3, #0
 800c994:	d10c      	bne.n	800c9b0 <_txe_timer_create+0x134>
    {

        /* Call actual application timer create function.  */
        status =  _tx_timer_create(timer_ptr, name_ptr, expiration_function, expiration_input,
 800c996:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c998:	9302      	str	r3, [sp, #8]
 800c99a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c99c:	9301      	str	r3, [sp, #4]
 800c99e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9a0:	9300      	str	r3, [sp, #0]
 800c9a2:	683b      	ldr	r3, [r7, #0]
 800c9a4:	687a      	ldr	r2, [r7, #4]
 800c9a6:	68b9      	ldr	r1, [r7, #8]
 800c9a8:	68f8      	ldr	r0, [r7, #12]
 800c9aa:	f7ff f8d3 	bl	800bb54 <_tx_timer_create>
 800c9ae:	6478      	str	r0, [r7, #68]	@ 0x44
                                                    initial_ticks, reschedule_ticks, auto_activate);
    }

    /* Return completion status.  */
    return(status);
 800c9b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	3748      	adds	r7, #72	@ 0x48
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	bd80      	pop	{r7, pc}
 800c9ba:	bf00      	nop
 800c9bc:	20000f34 	.word	0x20000f34
 800c9c0:	20000fd8 	.word	0x20000fd8
 800c9c4:	20000fdc 	.word	0x20000fdc
 800c9c8:	20000e9c 	.word	0x20000e9c
 800c9cc:	20000fe4 	.word	0x20000fe4
 800c9d0:	2000018c 	.word	0x2000018c

0800c9d4 <_txe_timer_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_deactivate(TX_TIMER *timer_ptr)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b084      	sub	sp, #16
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d102      	bne.n	800c9e8 <_txe_timer_deactivate+0x14>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c9e2:	2315      	movs	r3, #21
 800c9e4:	60fb      	str	r3, [r7, #12]
 800c9e6:	e00b      	b.n	800ca00 <_txe_timer_deactivate+0x2c>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	4a07      	ldr	r2, [pc, #28]	@ (800ca0c <_txe_timer_deactivate+0x38>)
 800c9ee:	4293      	cmp	r3, r2
 800c9f0:	d002      	beq.n	800c9f8 <_txe_timer_deactivate+0x24>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c9f2:	2315      	movs	r3, #21
 800c9f4:	60fb      	str	r3, [r7, #12]
 800c9f6:	e003      	b.n	800ca00 <_txe_timer_deactivate+0x2c>
    }
    else
    {

        /* Call actual application timer deactivate function.  */
        status =  _tx_timer_deactivate(timer_ptr);
 800c9f8:	6878      	ldr	r0, [r7, #4]
 800c9fa:	f7ff f90f 	bl	800bc1c <_tx_timer_deactivate>
 800c9fe:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800ca00:	68fb      	ldr	r3, [r7, #12]
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3710      	adds	r7, #16
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}
 800ca0a:	bf00      	nop
 800ca0c:	4154494d 	.word	0x4154494d

0800ca10 <memset>:
 800ca10:	4402      	add	r2, r0
 800ca12:	4603      	mov	r3, r0
 800ca14:	4293      	cmp	r3, r2
 800ca16:	d100      	bne.n	800ca1a <memset+0xa>
 800ca18:	4770      	bx	lr
 800ca1a:	f803 1b01 	strb.w	r1, [r3], #1
 800ca1e:	e7f9      	b.n	800ca14 <memset+0x4>

0800ca20 <__libc_init_array>:
 800ca20:	b570      	push	{r4, r5, r6, lr}
 800ca22:	4d0d      	ldr	r5, [pc, #52]	@ (800ca58 <__libc_init_array+0x38>)
 800ca24:	4c0d      	ldr	r4, [pc, #52]	@ (800ca5c <__libc_init_array+0x3c>)
 800ca26:	1b64      	subs	r4, r4, r5
 800ca28:	10a4      	asrs	r4, r4, #2
 800ca2a:	2600      	movs	r6, #0
 800ca2c:	42a6      	cmp	r6, r4
 800ca2e:	d109      	bne.n	800ca44 <__libc_init_array+0x24>
 800ca30:	4d0b      	ldr	r5, [pc, #44]	@ (800ca60 <__libc_init_array+0x40>)
 800ca32:	4c0c      	ldr	r4, [pc, #48]	@ (800ca64 <__libc_init_array+0x44>)
 800ca34:	f000 f818 	bl	800ca68 <_init>
 800ca38:	1b64      	subs	r4, r4, r5
 800ca3a:	10a4      	asrs	r4, r4, #2
 800ca3c:	2600      	movs	r6, #0
 800ca3e:	42a6      	cmp	r6, r4
 800ca40:	d105      	bne.n	800ca4e <__libc_init_array+0x2e>
 800ca42:	bd70      	pop	{r4, r5, r6, pc}
 800ca44:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca48:	4798      	blx	r3
 800ca4a:	3601      	adds	r6, #1
 800ca4c:	e7ee      	b.n	800ca2c <__libc_init_array+0xc>
 800ca4e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca52:	4798      	blx	r3
 800ca54:	3601      	adds	r6, #1
 800ca56:	e7f2      	b.n	800ca3e <__libc_init_array+0x1e>
 800ca58:	0800cbe8 	.word	0x0800cbe8
 800ca5c:	0800cbe8 	.word	0x0800cbe8
 800ca60:	0800cbe8 	.word	0x0800cbe8
 800ca64:	0800cbec 	.word	0x0800cbec

0800ca68 <_init>:
 800ca68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca6a:	bf00      	nop
 800ca6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca6e:	bc08      	pop	{r3}
 800ca70:	469e      	mov	lr, r3
 800ca72:	4770      	bx	lr

0800ca74 <_fini>:
 800ca74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca76:	bf00      	nop
 800ca78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca7a:	bc08      	pop	{r3}
 800ca7c:	469e      	mov	lr, r3
 800ca7e:	4770      	bx	lr
