digraph "CFG for '_Z20cudaSScaleAbs_kerneljPfffS_' function" {
	label="CFG for '_Z20cudaSScaleAbs_kerneljPfffS_' function";

	Node0x63af9b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !6\l  %15 = mul i32 %6, %11\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %17 = add i32 %15, %16\l  %18 = udiv i32 %14, %11\l  %19 = mul i32 %18, %11\l  %20 = icmp ugt i32 %14, %19\l  %21 = zext i1 %20 to i32\l  %22 = add i32 %18, %21\l  %23 = mul i32 %22, %11\l  %24 = fcmp contract une float %3, 0.000000e+00\l  %25 = icmp ult i32 %17, %0\l  br i1 %24, label %27, label %26\l|{<s0>T|<s1>F}}"];
	Node0x63af9b0:s0 -> Node0x63b2a00;
	Node0x63af9b0:s1 -> Node0x63b2a90;
	Node0x63b2a90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bbd1f870",label="{%26:\l26:                                               \l  br i1 %25, label %41, label %51\l|{<s0>T|<s1>F}}"];
	Node0x63b2a90:s0 -> Node0x63b2bd0;
	Node0x63b2a90:s1 -> Node0x63b2c20;
	Node0x63b2a00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%27:\l27:                                               \l  br i1 %25, label %28, label %51\l|{<s0>T|<s1>F}}"];
	Node0x63b2a00:s0 -> Node0x63b2d60;
	Node0x63b2a00:s1 -> Node0x63b2c20;
	Node0x63b2d60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%28:\l28:                                               \l  %29 = phi i32 [ %39, %28 ], [ %17, %27 ]\l  %30 = zext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !16\l  %33 = tail call float @llvm.fabs.f32(float %32)\l  %34 = fmul contract float %33, %2\l  %35 = getelementptr inbounds float, float addrspace(1)* %4, i64 %30\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !16\l  %37 = fmul contract float %36, %3\l  %38 = fadd contract float %34, %37\l  store float %38, float addrspace(1)* %35, align 4, !tbaa !16\l  %39 = add i32 %29, %23\l  %40 = icmp ult i32 %39, %0\l  br i1 %40, label %28, label %51, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x63b2d60:s0 -> Node0x63b2d60;
	Node0x63b2d60:s1 -> Node0x63b2c20;
	Node0x63b2bd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d8564670",label="{%41:\l41:                                               \l  %42 = phi i32 [ %49, %41 ], [ %17, %26 ]\l  %43 = zext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %1, i64 %43\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !16\l  %46 = tail call float @llvm.fabs.f32(float %45)\l  %47 = fmul contract float %46, %2\l  %48 = getelementptr inbounds float, float addrspace(1)* %4, i64 %43\l  store float %47, float addrspace(1)* %48, align 4, !tbaa !16\l  %49 = add i32 %42, %23\l  %50 = icmp ult i32 %49, %0\l  br i1 %50, label %41, label %51, !llvm.loop !22\l|{<s0>T|<s1>F}}"];
	Node0x63b2bd0:s0 -> Node0x63b2bd0;
	Node0x63b2bd0:s1 -> Node0x63b2c20;
	Node0x63b2c20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%51:\l51:                                               \l  ret void\l}"];
}
