<!DOCTYPE html>
<html lang="en" dir="ltr">

<head>
  <meta charset="utf-8">
  <title>Naval's Personal Site</title>
</head>

<body>
  <table cellspacing="20">
    <tr>
      <td><img src="images/profile.jpeg" alt="naval profile picture"></td>
      <td><h1>Naval Gupte</h1>
      <p><strong>Sr. R&D Engineer, Synopsys Inc.</strong></p>
      <p>Experience in Software and Embedded System Design <br>
        Algorithms for Equivalence Checking and integrity of Power Delivery Networks on Distributed & Cloud Computing Platforms <br>
        Firmware Programming, Analog and Digital circuit design for Process and Automotive industries <br>
        Full-stack development (HTML, CSS, Java, Javascript, NodeJS, MongoDB), Blockchain & Machine Learning Applications</p></td>
    </tr>
  </table>
  <hr>
  <h3>Skills</h3>
  <table>
    <tr>
      <td>
        <ul>
          <li>C/C++, Java, Javascript</li>
          <li>Verilog, VHDL, SystemVerilog, SystemC</li>
          <li>Design Patterns, Object-Oriented Programming</li>
          <li>AWS, Microservices/Serverless Architectures</li>
        </ul>
      </td>
      <td>
        <ul>
          <li>Python, wxPython, NumPy, Tcl, Shell Scripting</li>
          <li>TI DSPs, ARM Processors, Microchip 16F/18F, 8051 µCs</li>
          <li>Mentor Graphics’ PADS, Protel PCB Design Systems</li>
        </ul>
      </td>
    </tr>
  </table>
  <hr>
  <h3>Experience</h3>
  <table cellspacing="5">
    <tbody>
      <tr>
        <td><strong>R&D Engineer, Sr. II at Synopsys Inc.</strong></td>
        <td>July '16 - Present</td>
      </tr>
      <tr>
        <td>
          <p>Implementation of distributed infrastructure for equivalence checking of digital ICs on cloud and grid computing platforms <br>
            Parallelized different solver strategies for SGE, LSF, RTDA, Netbatch grid/cluster resources <br>
            Providing enhancements for register mapping functionality across design representations <br>
            Responsible for license manager code and maintaining and debugging interactions with license servers <br>
            Assist customers in resolving hard verifications <br>
            Delivered support for insertion of repeaters in UPF-based low-power design flows <br>
            Applied Strategy, Abstract Factory and Singleton design patterns in C++</p>
        </td>
          <td></td>
      </tr>
      <tr>
        <td><strong>Digital Design Automation Intern at Intersil</strong></td>
        <td>May '12 - Dec '12</td>
      </tr>
      <tr>
        <td><p>Developed an Interface Checker for netlist, layout and liberty files using wxPython <br>
            Implemented Model-View-Controller (MVC) approach for GUI-based solution <br>
            RTL­To­GDSII ASIC design flow support for CAD team – Bash scripts, Python</p>
        </td>
        <td></td>
      </tr>
      <tr>
        <td><strong>Firmware Engineering Intern at Tesla Motors</strong></td>
        <td>Feb '11 - Dec '11</td>
      </tr>
      <tr>
        <td><p>Evaluation of unit testing tools (Tessy, CUnit) for programs deployed on DSP cores <br>
          Developed C, Python modules for firmware upgrades on microprocessor-based shunt sensor on SPI interface</p>
        </td>
        <td></td>
      </tr>
      <tr>
        <td><strong>Electronics Design Engineer at ABB Ltd.</strong></td>
        <td>Oct ’06 – Sept ’08</td>
      </tr>
      <tr>
        <td><p>Designed power conversion and signal processing circuits for self–powered relays <br>
          Developed trip coil, flag indicator and fail­safe circuits for microprocessor-based numerical relays <br>
          Prototyping of communication interfaces in relays for IEC 61850 compliance <br>
          Responsible for EMI/EMC testing, component selection and related processes</p>
        </td>
        <td></td>
      </tr>
      <tr>
        <td><strong>Design Engineer at G-Tek Corporation</strong></td>
        <td>Feb ’04 – Sept ’06</td>
      </tr>
      <tr>
        <td><p>Implemented single/multi­channel, universal input data acquisition system with access control, data security & digital signatures <br>
          Integrated MODBUS–TCP/IP communication interfaces for data recorders and loggers <br>
          PCB layout using PADS, Protel 99</p>
        </td>
        <td></td>
      </tr>
    </tbody>
  </table>
  <hr>
  <h3>Publications</h3>
  <ul>
    <li>N. Gupte, J. Wang, <a href="https://ieeexplore.ieee.org/abstract/document/7372640">Transient Noise Bounds using Vectorless Power Grid Verification</a> in IEEE/ACM Proc. of Intl. Conf. on Computer­Aided Design (ICCAD), 2015, pp. 713­720.</li>
    <li>N. Gupte, J. Wang, <a href="https://ieeexplore.ieee.org/document/7001089">Secure Power Grid Simulation on Cloud</a> in IEEE Trans. on Computer­Aided Design of Integrated Circuits & Systems, vol. 34, no. 3, pp. 422­432, 2015.</li>
    <li>N. Gupte, J. Wang, <a href="https://dl.acm.org/doi/pdf/10.1145/2591513.2591547">Securely Outsourcing Power Grid Simulations to Cloud</a> in Proc. of Great Lakes Symposium on VLSI (GLSVLSI), 2014, pp. 225­226.</li>
    <li>
      F. Ge, W. Wang, N. Gupte, K. Choi, G. Kang, S. Kim, <a href="https://ieeexplore.ieee.org/document/5754873">A Circuit Prototype for Dielectric Polymer Energy Harvesting System</a> in IEEE Green Technologies Cference, pp. 1­5, 2011.</li>
  </ul>
  <hr>
  <h3>Education</h3>
  <table cellspacing="10">
    <tr>
      <td><strong>PhD. Electrical Engineering</strong></td>
      <td>Illinois Institute Of Technology</td>
      <td>2016</td>
    </tr>
    <tr>
      <td><strong>M. E. Microporcessor Systems & Applications</strong></td>
      <td>The M. S. University of Baroda</td>
      <td>2006</td>
    </tr>
    <tr>
      <td><strong>B. E. Instrumentation Engineering</strong></td>
      <td>J. N. Engineering College</td>
      <td>2003</td>
    </tr>
  </table>
  <hr>
  <h3>Certifications</h3>
  <ul>
    <li>Coursera</li>
    <ul>
      <li>Structuring Machine Learning Projects</li>
      <li>Mathematics for Machine Learning: Multivariate Calculus</li>
    </ul>
    <li>Udemy</li>
    <ul>
      <li>The Complete 2020 Web Development Bootcamp</li>
      <li>Blockchain A-Z: Learn How to Build Your First Blockchain</li>
      <li>SystemVerilog Design-1: Start Programming Your Own IC in HDL</li>
      <li>TCL Programming: Fron Novice to Expert Part 1</li>
    </ul>
  </ul>
  <hr>
  <h3>Projects</h3>
  <dl>
    <dt><strong>Transient Noise Bounds for PDN/PG using Vectorless Verification</strong> (<a href="TransientNoiseBounds.pdf">Paper</a>)</dt>
      <dd>Power grid (PG) simulation is computationally demanding due to increased grid sizes</dd>
      <dd>Vectorless approach estimates worst-case noises without detailed load current evaluations</dd>
      <dd>Transient constraints are utilized to capture transitory circuit behavior</dd>
      <dd>Abstract grid model is utilized to accelerate computations</dd>
      <dd>Ways to mitigate storage and computational requirements on processing resources are proposed</dd>
      <dd>Computations can be deployed on economical Cloud computing resources</dd>
      <dd>Recommended solution is parallelizable thereby reducing overall verification time</dd>
    <dt><strong>PDN/PG Simulator for deployment in AWS Cloud Computing Platform</strong></dt>
      <dd>AWS Cloud platform is leveraged to mitigate costs associated with computing resources for power grid simulations</dd>
      <dd>Simulation data usually contain sensitive design information leading to major security concerns</dd>
      <dd>Framework for secure simulation on third-party platforms is proposed</dd>
      <dd>Transformation algorithm can secure input current excitations and output voltage drop vectors</dd>
      <dd>Multiple compression strategies are employed to significantly reduce communication overheads</dd>
      <dd>Computational and communication overheads are reasonable providing similar turn­around time as an insecure simulator</dd>
    <dt><strong>Miscellaneous</strong></dt>
      <dd>- Blockchain deployment using Flask, Postmaster, Ganache frameworks and Remix Solidity IDE</dd>
      <dd>- Web User Interface for Django based application using SQLite database with Ajax support</dd>
      <dd>- Simulation of Network­On­Chip (NoC) in SystemC and digital logic circuit simulator in C++</dd>
      <dd>- Implementation of different adder structures for 32-bit CPU in Verilog</dd>
      <dd>- Low­-Noise Amplifier (LNA) and Active Filter design and simulation</dd>
      <dd>- Designed low power memory systems using non­conventional logic families & techniques</dd>
      <dd>- Image processing in MATLAB, power converter design using SIMULINK</dd>
      <dd>- Power conversion circuits for energy harvesting and storage topologies using batteries/super-capacitors and their associated state-­of-­charge/state­-of-­health indicators for portable electronics</dd>
  </dl>
  <hr>
  <h3>Reading List</h3>
  <ul>
    <li><a href="https://www.scribd.com/audiobook/356337373/Sapiens-A-Brief-History-of-Humankind">Sapiens: A Brief History Of Humankind</a> by Yuval Noah Harari</li>
    <li>The 4-Hour Workweek: Esape 9-5, Live Anywhere, And Join The New Rich by Timothy Ferriss</li>
    <li>How To Be Everything: A Guide For Those Who (Still) Don't Know What They
       Want To Be When They Grow Up by Emilie Wapnick</li>
    <li><a href="https://www.scribd.com/book/127127001/Clarity-Clear-Mind-Better-Performance-Bigger-Results">Clarity: Clear Mind, Better Performance, Bigger Results</a> by Jamie Smart</li>
    <li>Change Your Life With NLP: The Powerful Way To Make Your Whole Life Better With
      Neuro-Linguistic Programming by Lindsey Agness
    </li>
    <li>Design
      <ul>
        <li><a href="https://www.scribd.com/audiobook/386388298/Creative-Selection-Inside-Apple-s-Design-Process-During-the-Golden-Age-of-Steve-Jobs">Creative Selection: Inside Apple's Design Process During The Golden Age Of Steve Jobs</a> by Ken Kocienda</li>
      </ul>
    </li>
  </ul>
  <hr>
  <h3>Contact Info</h3>
  <ul>
    <li>Email - naval.gupte@gmail.com</li>
    <li><a href="https://www.linkedin.com/in/naval-gupte-6b956728/">LinkedIn</a></li>
  </ul>
</body>

</html>
