// Seed: 4067774019
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    input wor id_5
    , id_11,
    output wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri id_9
);
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wire id_7,
    output supply1 id_8,
    input uwire id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12,
    output logic id_13,
    output supply0 id_14,
    output supply0 id_15,
    input uwire id_16,
    output tri id_17,
    output wor id_18,
    output wand id_19,
    output supply0 id_20,
    output wor module_1,
    output wand id_22,
    output supply1 id_23,
    input tri1 id_24,
    output uwire id_25,
    input wand id_26,
    input tri1 id_27,
    input wor id_28,
    input uwire id_29,
    input supply1 id_30,
    input tri id_31,
    input wor id_32,
    input tri0 id_33,
    output wor id_34,
    input tri0 id_35,
    input tri1 id_36,
    input wand id_37,
    output tri0 id_38,
    input tri0 id_39,
    output tri0 id_40,
    output wor id_41,
    input tri id_42
);
  assign id_18 = 1;
  always @(posedge id_30 or posedge id_6) id_40 = 1;
  module_0(
      id_35, id_18, id_2, id_10, id_9, id_7, id_15, id_33, id_35, id_4
  ); id_44(
      .id_0(id_3(id_22, 1'b0) ** 1),
      .id_1(id_28),
      .id_2(1'd0),
      .id_3(1'b0),
      .id_4(id_8),
      .id_5(id_31),
      .id_6(id_23),
      .id_7(1),
      .id_8(id_4),
      .id_9(id_30),
      .id_10(id_34),
      .id_11(1),
      .id_12(id_28),
      .id_13(id_40),
      .id_14(1)
  );
  tri0 id_45 = 1'b0, id_46;
  initial begin
    id_22 = id_37;
    id_13 <= #1 1;
  end
endmodule
