Classic Timing Analyzer report for demo
Thu Mar 10 10:08:41 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CP'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.113 ns                         ; Start              ; control:inst3|Done ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.026 ns                        ; count:inst4|num[3] ; Y[3]               ; CP         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.494 ns                        ; X                  ; control:inst3|CP2  ; --         ; CP       ; 0            ;
; Clock Setup: 'CP'            ; N/A   ; None          ; 142.01 MHz ( period = 7.042 ns ) ; control:inst3|CP1  ; count:inst|num[3]  ; CP         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                    ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------+--------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                                                    ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 142.01 MHz ( period = 7.042 ns )               ; control:inst3|CP1      ; count:inst|num[3]      ; CP         ; CP       ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 145.56 MHz ( period = 6.870 ns )               ; control:inst3|CP1      ; count:inst|num[2]      ; CP         ; CP       ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 149.30 MHz ( period = 6.698 ns )               ; control:inst3|CP1      ; count:inst|num[1]      ; CP         ; CP       ; None                        ; None                      ; 2.732 ns                ;
; N/A   ; 174.16 MHz ( period = 5.742 ns )               ; control:inst3|CP1      ; count:inst|num[0]      ; CP         ; CP       ; None                        ; None                      ; 2.254 ns                ;
; N/A   ; 180.83 MHz ( period = 5.530 ns )               ; count:inst|num[1]      ; control:inst3|Done     ; CP         ; CP       ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 180.96 MHz ( period = 5.526 ns )               ; count:inst|num[1]      ; control:inst3|rst      ; CP         ; CP       ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 183.89 MHz ( period = 5.438 ns )               ; control:inst3|CP2      ; count:inst4|num[3]     ; CP         ; CP       ; None                        ; None                      ; 2.458 ns                ;
; N/A   ; 184.98 MHz ( period = 5.406 ns )               ; count:inst|num[0]      ; control:inst3|Done     ; CP         ; CP       ; None                        ; None                      ; 2.792 ns                ;
; N/A   ; 185.12 MHz ( period = 5.402 ns )               ; count:inst|num[0]      ; control:inst3|rst      ; CP         ; CP       ; None                        ; None                      ; 2.792 ns                ;
; N/A   ; 185.87 MHz ( period = 5.380 ns )               ; control:inst3|rst      ; count:inst|num[3]      ; CP         ; CP       ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 185.87 MHz ( period = 5.380 ns )               ; control:inst3|rst      ; count:inst|num[2]      ; CP         ; CP       ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 185.87 MHz ( period = 5.380 ns )               ; control:inst3|rst      ; count:inst|num[1]      ; CP         ; CP       ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 185.87 MHz ( period = 5.380 ns )               ; control:inst3|rst      ; count:inst|num[0]      ; CP         ; CP       ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 189.90 MHz ( period = 5.266 ns )               ; control:inst3|CP2      ; count:inst4|num[2]     ; CP         ; CP       ; None                        ; None                      ; 2.372 ns                ;
; N/A   ; 196.31 MHz ( period = 5.094 ns )               ; control:inst3|CP2      ; count:inst4|num[1]     ; CP         ; CP       ; None                        ; None                      ; 2.286 ns                ;
; N/A   ; 203.33 MHz ( period = 4.918 ns )               ; count:inst|num[2]      ; control:inst3|Done     ; CP         ; CP       ; None                        ; None                      ; 2.548 ns                ;
; N/A   ; 203.50 MHz ( period = 4.914 ns )               ; count:inst|num[2]      ; control:inst3|rst      ; CP         ; CP       ; None                        ; None                      ; 2.548 ns                ;
; N/A   ; 216.26 MHz ( period = 4.624 ns )               ; count:inst|num[3]      ; control:inst3|Done     ; CP         ; CP       ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; 216.45 MHz ( period = 4.620 ns )               ; count:inst|num[3]      ; control:inst3|rst      ; CP         ; CP       ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; 228.00 MHz ( period = 4.386 ns )               ; count:inst|num[1]      ; control:inst3|state[0] ; CP         ; CP       ; None                        ; None                      ; 2.284 ns                ;
; N/A   ; 234.63 MHz ( period = 4.262 ns )               ; count:inst|num[0]      ; control:inst3|state[0] ; CP         ; CP       ; None                        ; None                      ; 2.222 ns                ;
; N/A   ; 241.66 MHz ( period = 4.138 ns )               ; control:inst3|CP2      ; count:inst4|num[0]     ; CP         ; CP       ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; 255.75 MHz ( period = 3.910 ns )               ; control:inst3|rst      ; count:inst4|num[3]     ; CP         ; CP       ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; 255.75 MHz ( period = 3.910 ns )               ; control:inst3|rst      ; count:inst4|num[2]     ; CP         ; CP       ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; 255.75 MHz ( period = 3.910 ns )               ; control:inst3|rst      ; count:inst4|num[1]     ; CP         ; CP       ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; 255.75 MHz ( period = 3.910 ns )               ; control:inst3|rst      ; count:inst4|num[0]     ; CP         ; CP       ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; 264.97 MHz ( period = 3.774 ns )               ; count:inst|num[2]      ; control:inst3|state[0] ; CP         ; CP       ; None                        ; None                      ; 1.978 ns                ;
; N/A   ; 287.36 MHz ( period = 3.480 ns )               ; count:inst|num[3]      ; control:inst3|state[0] ; CP         ; CP       ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst|num[0]      ; count:inst|num[3]      ; CP         ; CP       ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst|num[0]      ; count:inst|num[2]      ; CP         ; CP       ; None                        ; None                      ; 2.084 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst|num[0]      ; count:inst|num[1]      ; CP         ; CP       ; None                        ; None                      ; 1.998 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst4|num[0]     ; count:inst4|num[3]     ; CP         ; CP       ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst4|num[0]     ; count:inst4|num[2]     ; CP         ; CP       ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst|num[1]      ; count:inst|num[3]      ; CP         ; CP       ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst4|num[1]     ; count:inst4|num[3]     ; CP         ; CP       ; None                        ; None                      ; 1.730 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst4|num[2]     ; count:inst4|num[3]     ; CP         ; CP       ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst4|num[0]     ; count:inst4|num[1]     ; CP         ; CP       ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst|num[2]      ; count:inst|num[3]      ; CP         ; CP       ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst|num[1]      ; count:inst|num[2]      ; CP         ; CP       ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst4|num[1]     ; count:inst4|num[2]     ; CP         ; CP       ; None                        ; None                      ; 1.644 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst|num[0]      ; count:inst|num[0]      ; CP         ; CP       ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst3|state[0] ; control:inst3|Done     ; CP         ; CP       ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst3|state[0] ; control:inst3|rst      ; CP         ; CP       ; None                        ; None                      ; 1.417 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst4|num[0]     ; count:inst4|num[0]     ; CP         ; CP       ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst4|num[2]     ; count:inst4|num[2]     ; CP         ; CP       ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst|num[2]      ; count:inst|num[2]      ; CP         ; CP       ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst|num[1]      ; count:inst|num[1]      ; CP         ; CP       ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst|num[3]      ; count:inst|num[3]      ; CP         ; CP       ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst4|num[1]     ; count:inst4|num[1]     ; CP         ; CP       ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst4|num[3]     ; count:inst4|num[3]     ; CP         ; CP       ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst3|rst      ; control:inst3|rst      ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst3|Done     ; control:inst3|Done     ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+-------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                 ; To Clock ;
+-------+--------------+------------+-------+--------------------+----------+
; N/A   ; None         ; 4.113 ns   ; Start ; control:inst3|CP1  ; CP       ;
; N/A   ; None         ; 4.113 ns   ; Start ; control:inst3|CP2  ; CP       ;
; N/A   ; None         ; 4.113 ns   ; Start ; control:inst3|Done ; CP       ;
; N/A   ; None         ; 3.760 ns   ; X     ; control:inst3|CP2  ; CP       ;
+-------+--------------+------------+-------+--------------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To       ; From Clock ;
+-------+--------------+------------+------------------------+----------+------------+
; N/A   ; None         ; 10.026 ns  ; count:inst4|num[3]     ; Y[3]     ; CP         ;
; N/A   ; None         ; 9.989 ns   ; count:inst4|num[2]     ; Y[2]     ; CP         ;
; N/A   ; None         ; 9.649 ns   ; count:inst4|num[1]     ; Y[1]     ; CP         ;
; N/A   ; None         ; 9.615 ns   ; count:inst4|num[0]     ; Y[0]     ; CP         ;
; N/A   ; None         ; 9.388 ns   ; control:inst3|state[0] ; state[0] ; CP         ;
; N/A   ; None         ; 9.075 ns   ; control:inst3|CP1      ; CP1      ; CP         ;
; N/A   ; None         ; 8.664 ns   ; count:inst|num[3]      ; num[3]   ; CP         ;
; N/A   ; None         ; 8.492 ns   ; control:inst3|Done     ; Done     ; CP         ;
; N/A   ; None         ; 8.427 ns   ; count:inst|num[1]      ; num[1]   ; CP         ;
; N/A   ; None         ; 8.248 ns   ; count:inst|num[0]      ; num[0]   ; CP         ;
; N/A   ; None         ; 7.935 ns   ; control:inst3|CP2      ; CP2      ; CP         ;
; N/A   ; None         ; 7.814 ns   ; count:inst|num[2]      ; num[2]   ; CP         ;
+-------+--------------+------------+------------------------+----------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+-------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                 ; To Clock ;
+---------------+-------------+-----------+-------+--------------------+----------+
; N/A           ; None        ; -3.494 ns ; X     ; control:inst3|CP2  ; CP       ;
; N/A           ; None        ; -3.847 ns ; Start ; control:inst3|CP1  ; CP       ;
; N/A           ; None        ; -3.847 ns ; Start ; control:inst3|CP2  ; CP       ;
; N/A           ; None        ; -3.847 ns ; Start ; control:inst3|Done ; CP       ;
+---------------+-------------+-----------+-------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 10 10:08:41 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: Clock "CP" has Internal fmax of 142.01 MHz between source register "control:inst3|CP1" and destination register "count:inst|num[3]" (period= 7.042 ns)
    Info: + Longest register to register delay is 2.904 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N27; Fanout = 3; REG Node = 'control:inst3|CP1'
        Info: 2: + IC(1.522 ns) + CELL(0.596 ns) = 2.118 ns; Loc. = LCCOMB_X4_Y2_N8; Fanout = 2; COMB Node = 'count:inst|num[0]~13'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.204 ns; Loc. = LCCOMB_X4_Y2_N10; Fanout = 2; COMB Node = 'count:inst|num[1]~15'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.290 ns; Loc. = LCCOMB_X4_Y2_N12; Fanout = 1; COMB Node = 'count:inst|num[2]~17'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.796 ns; Loc. = LCCOMB_X4_Y2_N14; Fanout = 1; COMB Node = 'count:inst|num[3]~18'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 2.904 ns; Loc. = LCFF_X4_Y2_N15; Fanout = 3; REG Node = 'count:inst|num[3]'
        Info: Total cell delay = 1.382 ns ( 47.59 % )
        Info: Total interconnect delay = 1.522 ns ( 52.41 % )
    Info: - Smallest clock skew is -0.353 ns
        Info: + Shortest clock path from clock "CP" to destination register is 2.947 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 13; CLK Node = 'CP'
            Info: 2: + IC(1.327 ns) + CELL(0.666 ns) = 2.947 ns; Loc. = LCFF_X4_Y2_N15; Fanout = 3; REG Node = 'count:inst|num[3]'
            Info: Total cell delay = 1.620 ns ( 54.97 % )
            Info: Total interconnect delay = 1.327 ns ( 45.03 % )
        Info: - Longest clock path from clock "CP" to source register is 3.300 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 13; CLK Node = 'CP'
            Info: 2: + IC(1.680 ns) + CELL(0.666 ns) = 3.300 ns; Loc. = LCFF_X1_Y3_N27; Fanout = 3; REG Node = 'control:inst3|CP1'
            Info: Total cell delay = 1.620 ns ( 49.09 % )
            Info: Total interconnect delay = 1.680 ns ( 50.91 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "control:inst3|CP1" (data pin = "Start", clock pin = "CP") is 4.113 ns
    Info: + Longest pin to register delay is 7.453 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; PIN Node = 'Start'
        Info: 2: + IC(5.653 ns) + CELL(0.855 ns) = 7.453 ns; Loc. = LCFF_X1_Y3_N27; Fanout = 3; REG Node = 'control:inst3|CP1'
        Info: Total cell delay = 1.800 ns ( 24.15 % )
        Info: Total interconnect delay = 5.653 ns ( 75.85 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CP" to destination register is 3.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 13; CLK Node = 'CP'
        Info: 2: + IC(1.680 ns) + CELL(0.666 ns) = 3.300 ns; Loc. = LCFF_X1_Y3_N27; Fanout = 3; REG Node = 'control:inst3|CP1'
        Info: Total cell delay = 1.620 ns ( 49.09 % )
        Info: Total interconnect delay = 1.680 ns ( 50.91 % )
Info: tco from clock "CP" to destination pin "Y[3]" through register "count:inst4|num[3]" is 10.026 ns
    Info: + Longest clock path from clock "CP" to source register is 3.303 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 13; CLK Node = 'CP'
        Info: 2: + IC(1.683 ns) + CELL(0.666 ns) = 3.303 ns; Loc. = LCFF_X5_Y3_N13; Fanout = 2; REG Node = 'count:inst4|num[3]'
        Info: Total cell delay = 1.620 ns ( 49.05 % )
        Info: Total interconnect delay = 1.683 ns ( 50.95 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.419 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y3_N13; Fanout = 2; REG Node = 'count:inst4|num[3]'
        Info: 2: + IC(3.173 ns) + CELL(3.246 ns) = 6.419 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'Y[3]'
        Info: Total cell delay = 3.246 ns ( 50.57 % )
        Info: Total interconnect delay = 3.173 ns ( 49.43 % )
Info: th for register "control:inst3|CP2" (data pin = "X", clock pin = "CP") is -3.494 ns
    Info: + Longest clock path from clock "CP" to destination register is 3.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 13; CLK Node = 'CP'
        Info: 2: + IC(1.680 ns) + CELL(0.666 ns) = 3.300 ns; Loc. = LCFF_X1_Y3_N5; Fanout = 3; REG Node = 'control:inst3|CP2'
        Info: Total cell delay = 1.620 ns ( 49.09 % )
        Info: Total interconnect delay = 1.680 ns ( 50.91 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.100 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'X'
        Info: 2: + IC(5.685 ns) + CELL(0.460 ns) = 7.100 ns; Loc. = LCFF_X1_Y3_N5; Fanout = 3; REG Node = 'control:inst3|CP2'
        Info: Total cell delay = 1.415 ns ( 19.93 % )
        Info: Total interconnect delay = 5.685 ns ( 80.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Thu Mar 10 10:08:41 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


