[10/09 16:28:24      0s] 
[10/09 16:28:24      0s] Cadence Innovus(TM) Implementation System.
[10/09 16:28:24      0s] Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/09 16:28:24      0s] 
[10/09 16:28:24      0s] Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
[10/09 16:28:24      0s] Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_1 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute_1 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 3151469} flow {flow flow:flow_current dir . db {enc dbs/route.enc_1 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 3151469} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_1} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
[10/09 16:28:24      0s] Date:		Thu Oct  9 16:28:24 2025
[10/09 16:28:24      0s] Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
[10/09 16:28:24      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[10/09 16:28:24      0s] 
[10/09 16:28:24      0s] License:
[10/09 16:28:24      0s] 		[16:28:24.185785] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
[10/09 16:28:24      0s] 
[10/09 16:28:24      0s] 		invs	Innovus Implementation System	25.1	checkout succeeded
[10/09 16:28:24      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[10/09 16:28:25      0s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
[10/09 16:28:25      0s] Type 'man IMPOAX-124' for more detail.
[10/09 16:28:25      0s] **ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
[10/09 16:28:25      0s] Type 'man IMPOAX-332' for more detail.
[10/09 16:28:25      0s] INFO: OA features are disabled in this session.
[10/09 16:28:41     16s] Memory management switch to non-aggressive memory release mode.
[10/09 16:28:41     16s] 
[10/09 16:28:41     16s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[10/09 16:28:41     16s] 
[10/09 16:28:41     16s] 
[10/09 16:28:41     16s] 
[10/09 16:28:44     19s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v25.11-s102_1 (64bit) 08/27/2025 13:03 (Linux 4.18.0-305.el8.x86_64)
[10/09 16:28:49     24s] @(#)CDS: NanoRoute 25.11-s102_1 NR250730-0928/25_11-UB (database version 18.20.674) {superthreading v2.20}
[10/09 16:28:49     24s] @(#)CDS: AAE 25.11-s028 (64bit) 08/27/2025 (Linux 4.18.0-305.el8.x86_64)
[10/09 16:28:49     24s] @(#)CDS: CTE 25.11-s034_1 () Aug 18 2025 08:55:47 ( )
[10/09 16:28:49     24s] @(#)CDS: SYNTECH 25.11-s013_1 () Jul 30 2025 05:18:51 ( )
[10/09 16:28:49     24s] @(#)CDS: CPE v25.11-s029
[10/09 16:28:49     24s] @(#)CDS: IQuantus/TQuantus 24.1.0-s290 (64bit) Sun Jul 20 21:40:56 PDT 2025 (Linux 4.18.0-305.el8.x86_64)
[10/09 16:28:49     24s] @(#)CDS: OA 22.62-p010 Tue Jun 10 08:32:29 2025
[10/09 16:28:49     24s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[10/09 16:28:49     24s] @(#)CDS: RCDB 11.15.0
[10/09 16:28:49     24s] @(#)CDS: STYLUS 25.10-b003_1 (03/20/2025 14:55 PDT)
[10/09 16:28:49     24s] @(#)CDS: IntegrityPlanner-25.11-186 (25.11) (2025-07-16 18:29:01+0800)
[10/09 16:28:49     24s] @(#)CDS: SYNTHESIS_ENGINE 25.11-s095
[10/09 16:28:49     24s] @(#)CDS: TCDB v25.10-b001
[10/09 16:28:49     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS.

[10/09 16:28:49     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS.
[10/09 16:28:49     24s] 
[10/09 16:28:49     24s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[10/09 16:28:51     25s] [INFO] Loading Pegasus 24.13 fill procedures
[10/09 16:28:54     27s] Info: Process UID = 3472993 / 15cfbf87-0e92-4959-8cb1-a51f7f668964 / 4WAdus0ske
[10/09 16:28:58     31s] 
[10/09 16:28:58     31s] **INFO:  MMMC transition support version v31-84 
[10/09 16:28:58     31s] 
[10/09 16:28:58     31s] #@ Processing -execute option
[10/09 16:28:58     31s] @innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_1 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute_1 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 3151469} flow {flow flow:flow_current dir . db {enc dbs/route.enc_1 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 3151469} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_1} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
[10/09 16:28:58     31s] init_flow summary:
[10/09 16:28:58     31s]   Flow script        : 
[10/09 16:28:58     31s]   YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
[10/09 16:28:58     31s]   Flow               : flow:flow_current
[10/09 16:28:58     31s]   From               : implementation.postroute.block_start
[10/09 16:28:58     31s]   To                 : implementation.postroute.innovus_to_quantus
[10/09 16:28:58     31s]   Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
[10/09 16:28:58     31s]   Working directory  : .
[10/09 16:28:58     31s]   Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1
[10/09 16:28:58     31s]   Run tag            : 
[10/09 16:28:58     31s]   Branch name        : 
[10/09 16:28:58     31s]   Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute_1
[10/09 16:28:58     31s]   Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_1
[10/09 16:28:58     31s] reading previous metrics...
[10/09 16:28:59     32s] Sourcing flow scripts...
[10/09 16:28:59     33s] Sourcing flow scripts done.
[10/09 16:29:00     33s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
[10/09 16:29:00     33s] #@ Begin verbose flow_step activate_views
[10/09 16:29:00     33s] @flow 2: apply {{} {
[10/09 16:29:00     33s]     set db [get_db flow_starting_db]
[10/09 16:29:00     33s]     set flow [lindex [get_db flow_hier_path] end]
[10/09 16:29:00     33s]     set setup_views [get_feature -obj $flow setup_views]
[10/09 16:29:00     33s]     set hold_views [get_feature -obj $flow hold_views]
[10/09 16:29:00     33s]     set leakage_view [get_feature -obj $flow leakage_view]
[10/09 16:29:00     33s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[10/09 16:29:00     33s]   
[10/09 16:29:00     33s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[10/09 16:29:00     33s]       #- use read_db args for DB types and set_analysis_views for TCL
[10/09 16:29:00     33s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[10/09 16:29:00     33s]         set cmd "set_analysis_view"
[10/09 16:29:00     33s]         if {$setup_views ne ""} {
[10/09 16:29:00     33s]           append cmd " -setup [list $setup_views]"
[10/09 16:29:00     33s]         } else {
[10/09 16:29:00     33s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[10/09 16:29:00     33s]         }
[10/09 16:29:00     33s]         if {$hold_views ne ""} {
[10/09 16:29:00     33s]           append cmd " -hold [list $hold_views]"
[10/09 16:29:00     33s]         } else {
[10/09 16:29:00     33s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[10/09 16:29:00     33s]         }
[10/09 16:29:00     33s]         if {$leakage_view ne ""} {
[10/09 16:29:00     33s]           append cmd " -leakage [list $leakage_view]"
[10/09 16:29:00     33s]         } else {
[10/09 16:29:00     33s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[10/09 16:29:00     33s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[10/09 16:29:00     33s]           }
[10/09 16:29:00     33s]         }
[10/09 16:29:00     33s]         if {$dynamic_view ne ""} {
[10/09 16:29:00     33s]           append cmd " -dynamic [list $dynamic_view]"
[10/09 16:29:00     33s]         } else {
[10/09 16:29:00     33s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[10/09 16:29:00     33s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[10/09 16:29:00     33s]           }
[10/09 16:29:00     33s]         }
[10/09 16:29:00     33s]         eval $cmd
[10/09 16:29:00     33s]       } elseif {[llength [get_db analysis_views]] == 0} {
[10/09 16:29:00     33s]         set cmd "set_flowkit_read_db_args"
[10/09 16:29:00     33s]         if {$setup_views ne ""} {
[10/09 16:29:00     33s]           append cmd " -setup_views [list $setup_views]"
[10/09 16:29:00     33s]         }
[10/09 16:29:00     33s]         if {$hold_views ne ""} {
[10/09 16:29:00     33s]           append cmd " -hold_views [list $hold_views]"
[10/09 16:29:00     33s]         }
[10/09 16:29:00     33s]         if {$leakage_view ne ""} {
[10/09 16:29:00     33s]           append cmd " -leakage_view [list $leakage_view]"
[10/09 16:29:00     33s]         }
[10/09 16:29:00     33s]         if {$dynamic_view ne ""} {
[10/09 16:29:00     33s]           append cmd " -dynamic_view [list $dynamic_view]"
[10/09 16:29:00     33s]         }
[10/09 16:29:00     33s]         eval $cmd
[10/09 16:29:00     33s]       } else {
[10/09 16:29:00     33s]       }
[10/09 16:29:00     33s]     }
[10/09 16:29:00     33s]   }}
[10/09 16:29:00     33s] #@ End verbose flow_step activate_views
[10/09 16:29:00     33s] #@ Begin verbose flow_step init_mcpu
[10/09 16:29:00     33s] @flow 2: apply {{} {
[10/09 16:29:00     33s]     # Multi host/cpu attributes
[10/09 16:29:00     33s]     #-----------------------------------------------------------------------------
[10/09 16:29:00     33s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[10/09 16:29:00     33s]     # the specified dist script.  This connects the number of CPUs being reserved
[10/09 16:29:00     33s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[10/09 16:29:00     33s]     # a typical environment variable exported by distribution platforms and is
[10/09 16:29:00     33s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[10/09 16:29:00     33s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[10/09 16:29:00     33s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[10/09 16:29:00     33s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[10/09 16:29:00     33s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[10/09 16:29:00     33s]     } else {
[10/09 16:29:00     33s]       set max_cpus 1
[10/09 16:29:00     33s]     }
[10/09 16:29:00     33s]     switch -glob [get_db program_short_name] {
[10/09 16:29:00     33s]       default       {}
[10/09 16:29:00     33s]       joules*       -
[10/09 16:29:00     33s]       genus*        -
[10/09 16:29:00     33s]       innovus*      -
[10/09 16:29:00     33s]       tempus*       -
[10/09 16:29:00     33s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[10/09 16:29:00     33s]     }
[10/09 16:29:00     33s] if {[get_feature opt_signoff]} {
[10/09 16:29:00     33s]       if {[is_flow -inside flow:opt_signoff]} {
[10/09 16:29:00     33s]         set_multi_cpu_usage -verbose -remote_host 1
[10/09 16:29:00     33s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[10/09 16:29:00     33s]         set_distributed_hosts -local
[10/09 16:29:00     33s]       }
[10/09 16:29:00     33s] }
[10/09 16:29:00     33s]   }}
[10/09 16:29:00     33s] set_multi_cpu_usage -local_cpu 1
[10/09 16:29:00     33s] #@ End verbose flow_step init_mcpu
[10/09 16:29:00     33s] End steps for plugin point Cadence.plugin.flowkit.read_db.pre
[10/09 16:29:00     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/09 16:29:00     33s] #% Begin load design ... (date=10/09 16:29:00, mem=2103.3M)
[10/09 16:29:01     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:01     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:01     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     36s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[10/09 16:29:02     36s] ##  Process: 130           (User Set)               
[10/09 16:29:02     36s] ##     Node: (not set)                           
[10/09 16:29:02     36s] 
[10/09 16:29:02     36s] ##  Check design process and node:  
[10/09 16:29:02     36s] ##  Design tech node is not set.
[10/09 16:29:02     36s] 
[10/09 16:29:02     36s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/09 16:29:02     36s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/09 16:29:02     36s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/09 16:29:02     36s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[10/09 16:29:02     36s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[10/09 16:29:02     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/09 16:29:02     36s] Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Thu Oct 9 16:27:27 2025'.
[10/09 16:29:02     36s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
[10/09 16:29:02     36s] Type 'man IMPOAX-124' for more detail.
[10/09 16:29:02     36s] **ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
[10/09 16:29:02     36s] Type 'man IMPOAX-332' for more detail.
[10/09 16:29:03     36s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
[10/09 16:29:03     36s] Read 109 cells in library 'sky130_tt_1.8_25' 
[10/09 16:29:03     36s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
[10/09 16:29:03     36s] Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
[10/09 16:29:03     36s] Ending "PreSetAnalysisView" (total cpu=0:00:00.6, real=0:00:00.0, peak res=2176.1M, current mem=2114.2M)
[10/09 16:29:03     37s] 
[10/09 16:29:03     37s] Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/lef/sky130_scl_9T.tlef ...
[10/09 16:29:03     37s] 
[10/09 16:29:03     37s] Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/lef/sky130_scl_9T.lef ...
[10/09 16:29:03     37s] Set DBUPerIGU to M2 pitch 460.
[10/09 16:29:03     37s] 
[10/09 16:29:03     37s] Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-200' for more detail.
[10/09 16:29:03     37s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[10/09 16:29:03     37s] To increase the message display limit, refer to the product command reference manual.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/09 16:29:03     37s] Type 'man IMPLF-201' for more detail.
[10/09 16:29:03     37s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[10/09 16:29:03     37s] To increase the message display limit, refer to the product command reference manual.
[10/09 16:29:03     37s] 
[10/09 16:29:03     37s] ##  Check design process and node:  
[10/09 16:29:03     37s] ##  Design tech node is not set.
[10/09 16:29:03     37s] 
[10/09 16:29:03     37s] Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/viewDefinition.tcl
[10/09 16:29:03     37s] % Begin Load netlist data ... (date=10/09 16:29:03, mem=2122.6M)
[10/09 16:29:03     37s] *** Begin netlist parsing (mem=2122.6M) ***
[10/09 16:29:03     37s] Created 110 new cells from 2 timing libraries.
[10/09 16:29:03     37s] Reading netlist ...
[10/09 16:29:03     37s] Backslashed names will retain backslash and a trailing blank character.
[10/09 16:29:03     37s] Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/top_lvl.v.bin'
[10/09 16:29:03     37s] 
[10/09 16:29:03     37s] *** Memory Usage v#1 (Current mem = 2130.352M, initial mem = 950.660M) ***
[10/09 16:29:03     37s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2130.4M) ***
[10/09 16:29:03     37s] % End Load netlist data ... (date=10/09 16:29:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2130.3M, current mem=2130.3M)
[10/09 16:29:03     37s] Top level cell is top_lvl.
[10/09 16:29:03     37s] Hooked 110 DB cells to tlib cells.
[10/09 16:29:04     37s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:01.0, peak res=2133.1M, current mem=2133.1M)
[10/09 16:29:04     37s] Starting recursive module instantiation check.
[10/09 16:29:04     37s] No recursion found.
[10/09 16:29:04     37s] Building hierarchical netlist for Cell top_lvl ...
[10/09 16:29:04     37s] ***** UseNewTieNetMode *****.
[10/09 16:29:04     37s] *** Netlist is unique.
[10/09 16:29:04     37s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[10/09 16:29:04     37s] ** info: there are 119 modules.
[10/09 16:29:04     37s] ** info: there are 1103 stdCell insts.
[10/09 16:29:04     37s] ** info: there are 1103 stdCell insts with at least one signal pin.
[10/09 16:29:04     37s] ** info: there are 2 macros.
[10/09 16:29:04     37s] 
[10/09 16:29:04     37s] *** Memory Usage v#1 (Current mem = 2162.332M, initial mem = 950.660M) ***
[10/09 16:29:04     37s] *info: set bottom ioPad orient R0
[10/09 16:29:04     37s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/09 16:29:04     37s] Type 'man IMPFP-3961' for more detail.
[10/09 16:29:04     37s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/09 16:29:04     37s] Type 'man IMPFP-3961' for more detail.
[10/09 16:29:04     37s] Start create_tracks
[10/09 16:29:04     37s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[10/09 16:29:04     37s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[10/09 16:29:04     37s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[10/09 16:29:04     37s] Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/gui.pref.tcl ...
[10/09 16:29:04     37s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[10/09 16:29:04     37s] ##  Process: 130           (User Set)               
[10/09 16:29:04     37s] ##     Node: (not set)                           
[10/09 16:29:04     37s] 
[10/09 16:29:04     37s] ##  Check design process and node:  
[10/09 16:29:04     37s] ##  Design tech node is not set.
[10/09 16:29:04     37s] 
[10/09 16:29:04     37s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/09 16:29:04     37s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/09 16:29:04     37s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/09 16:29:04     37s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[10/09 16:29:04     37s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[10/09 16:29:04     37s] Effort level <high> specified for tdgp_reg2reg_default path_group
[10/09 16:29:04     37s] Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
[10/09 16:29:04     37s] Change floorplan default-technical-site to 'CoreSite'.
[10/09 16:29:04     38s] Extraction setup Delayed 
[10/09 16:29:04     38s] *Info: initialize multi-corner CTS.
[10/09 16:29:05     38s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2457.0M, current mem=2191.0M)
[10/09 16:29:05     38s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/09 16:29:05     38s] 
[10/09 16:29:05     38s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[10/09 16:29:05     38s] Summary for sequential cells identification: 
[10/09 16:29:05     38s]   Identified SBFF number: 16
[10/09 16:29:05     38s]   Identified MBFF number: 0
[10/09 16:29:05     38s]   Identified SB Latch number: 2
[10/09 16:29:05     38s]   Identified MB Latch number: 0
[10/09 16:29:05     38s]   Not identified SBFF number: 0
[10/09 16:29:05     38s]   Not identified MBFF number: 0
[10/09 16:29:05     38s]   Not identified SB Latch number: 0
[10/09 16:29:05     38s]   Not identified MB Latch number: 0
[10/09 16:29:05     38s]   Number of sequential cells which are not FFs: 1
[10/09 16:29:05     38s] Total number of combinational cells: 87
[10/09 16:29:05     38s] Total number of sequential cells: 19
[10/09 16:29:05     38s] Total number of tristate cells: 3
[10/09 16:29:05     38s] Total number of level shifter cells: 0
[10/09 16:29:05     38s] Total number of power gating cells: 0
[10/09 16:29:05     38s] Total number of isolation cells: 0
[10/09 16:29:05     38s] Total number of power switch cells: 0
[10/09 16:29:05     38s] Total number of pulse generator cells: 0
[10/09 16:29:05     38s] Total number of always on buffers: 0
[10/09 16:29:05     38s] Total number of retention cells: 0
[10/09 16:29:05     38s] Total number of physical cells: 0
[10/09 16:29:05     38s] List of usable buffers:[10/09 16:29:05     38s] 
[10/09 16:29:05     38s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[10/09 16:29:05     38s] Total number of usable buffers: 7
[10/09 16:29:05     38s] List of unusable buffers:
[10/09 16:29:05     38s] Total number of unusable buffers: 0
[10/09 16:29:05     38s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[10/09 16:29:05     38s] Total number of usable inverters: 9
[10/09 16:29:05     38s] List of unusable inverters:
[10/09 16:29:05     38s] Total number of unusable inverters: 0
[10/09 16:29:05     38s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[10/09 16:29:05     38s] Total number of identified usable delay cells: 4
[10/09 16:29:05     38s] List of identified unusable delay cells:
[10/09 16:29:05     38s] Total number of identified unusable delay cells: 0
[10/09 16:29:05     38s] 
[10/09 16:29:05     38s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:29:05     38s] 
[10/09 16:29:05     38s] TimeStamp Deleting Cell Server End ...
[10/09 16:29:05     38s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2467.9M, current mem=2467.9M)
[10/09 16:29:05     38s] 
[10/09 16:29:05     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[10/09 16:29:05     38s] Summary for sequential cells identification: 
[10/09 16:29:05     38s]   Identified SBFF number: 16
[10/09 16:29:05     38s]   Identified MBFF number: 0
[10/09 16:29:05     38s]   Identified SB Latch number: 2
[10/09 16:29:05     38s]   Identified MB Latch number: 0
[10/09 16:29:05     38s]   Not identified SBFF number: 0
[10/09 16:29:05     38s]   Not identified MBFF number: 0
[10/09 16:29:05     38s]   Not identified SB Latch number: 0
[10/09 16:29:05     38s]   Not identified MB Latch number: 0
[10/09 16:29:05     38s]   Number of sequential cells which are not FFs: 1
[10/09 16:29:05     38s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:29:05     38s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[10/09 16:29:05     38s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:29:05     38s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:29:05     38s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[10/09 16:29:05     38s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:29:05     38s] 
[10/09 16:29:05     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[10/09 16:29:05     38s] 
[10/09 16:29:05     38s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:29:05     38s] 
[10/09 16:29:05     38s] TimeStamp Deleting Cell Server End ...
[10/09 16:29:05     38s] Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/top_lvl.fp.gz (mem = 2469.5M).
[10/09 16:29:05     38s] % Begin Load floorplan data ... (date=10/09 16:29:05, mem=2470.2M)
[10/09 16:29:05     38s] *info: reset 1589 existing net BottomPreferredLayer and AvoidDetour
[10/09 16:29:05     38s] Deleting old partition specification.
[10/09 16:29:05     38s] Set FPlanBox to (0 0 1025800 1301800)
[10/09 16:29:05     38s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/09 16:29:05     38s] Type 'man IMPFP-3961' for more detail.
[10/09 16:29:05     38s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/09 16:29:05     38s] Type 'man IMPFP-3961' for more detail.
[10/09 16:29:05     38s]  ... processed partition successfully.
[10/09 16:29:05     38s] Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Thu Oct  9 16:27:24 2025, version: 1)
[10/09 16:29:05     38s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2472.0M, current mem=2472.0M)
[10/09 16:29:05     38s] There are 7 nets with weight being set
[10/09 16:29:05     38s] There are 7 nets with bottomPreferredRoutingLayer being set
[10/09 16:29:05     38s] There are 24 nets with avoidDetour being set
[10/09 16:29:05     38s] Extracting standard cell pins and blockage ...... 
[10/09 16:29:05     38s] Pin and blockage extraction finished
[10/09 16:29:05     38s] Delete all existing relative floorplan constraints.
[10/09 16:29:05     38s] % End Load floorplan data ... (date=10/09 16:29:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2472.5M, current mem=2472.5M)
[10/09 16:29:05     38s] Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/top_lvl.route.congmap.gz ...
[10/09 16:29:05     38s] % Begin Load SymbolTable ... (date=10/09 16:29:05, mem=2472.5M)
[10/09 16:29:06     38s] Suppress "**WARN ..." messages.
[10/09 16:29:06     38s] routingBox: (0 0) (1025800 1301800)
[10/09 16:29:06     38s] coreBox:    (29900 29900) (995900 1271900)
[10/09 16:29:06     38s] Un-suppress "**WARN ..." messages.
[10/09 16:29:06     38s] % End Load SymbolTable ... (date=10/09 16:29:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=2474.9M, current mem=2474.9M)
[10/09 16:29:06     38s] Loading place ...
[10/09 16:29:06     38s] % Begin Load placement data ... (date=10/09 16:29:06, mem=2474.9M)
[10/09 16:29:06     38s] Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/top_lvl.place.gz.
[10/09 16:29:06     38s] ** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Thu Oct  9 16:27:25 2025, version# 2) ...
[10/09 16:29:06     38s] Read Views for adaptive view pruning ...
[10/09 16:29:06     38s] Read 0 views from Binary DB for adaptive view pruning
[10/09 16:29:06     38s] *** applyConnectGlobalNets disabled.
[10/09 16:29:06     38s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2476.4M) ***
[10/09 16:29:06     38s] Total net length = 1.612e+05 (8.658e+04 7.461e+04) (ext = 2.760e+04)
[10/09 16:29:06     38s] % End Load placement data ... (date=10/09 16:29:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2476.6M, current mem=2476.3M)
[10/09 16:29:06     38s] Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Thu Oct  9 16:27:24 2025)
[10/09 16:29:06     38s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2476.6M) ***
[10/09 16:29:06     38s] % Begin Load routing data ... (date=10/09 16:29:06, mem=2476.6M)
[10/09 16:29:06     38s] Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/top_lvl.route.gz.
[10/09 16:29:06     38s] Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Thu Oct  9 16:27:26 2025 Format: 23.1) ...
[10/09 16:29:06     38s] *** Total 1541 nets are successfully restored.
[10/09 16:29:06     38s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2477.7M) ***
[10/09 16:29:06     38s] % End Load routing data ... (date=10/09 16:29:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2477.7M, current mem=2476.9M)
[10/09 16:29:06     38s] Loading Drc markers ...
[10/09 16:29:07     38s] ... 1866 markers are loaded ...
[10/09 16:29:07     38s] ... 1725 geometry drc markers are loaded ...
[10/09 16:29:07     38s] ... 141 antenna drc markers are loaded ...
[10/09 16:29:07     38s] TAT_INFO: ::restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
[10/09 16:29:07     38s] Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/top_lvl.prop
[10/09 16:29:07     39s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2480.3M) ***
[10/09 16:29:07     39s] Reading dirtyarea snapshot file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/top_lvl.db.da.gz (Create by Innovus v25.11-s102_1 on Thu Oct  9 16:27:26 2025, version: 8).
[10/09 16:29:07     39s] Change floorplan default-technical-site to 'CoreSite'.
[10/09 16:29:08     39s] eee: Design meta data check started
[10/09 16:29:08     39s] Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/extraction/' ...
[10/09 16:29:08     39s] eee: Design meta data check completed
[10/09 16:29:08     39s] Extraction setup Started for TopCell top_lvl 
[10/09 16:29:08     39s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/09 16:29:08     39s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[10/09 16:29:08     39s] eee: __QRC_SADV_USE_LE__ is set 0
[10/09 16:29:08     39s] Generating auto layer map file.
[10/09 16:29:08     39s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[10/09 16:29:08     39s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[10/09 16:29:08     39s] eee:       33	    mcon	        6	       mcon	Via            
[10/09 16:29:08     39s] eee:        1	    met1	        7	     metal1	Metal          
[10/09 16:29:08     39s] eee:       34	     via	        8	       via1	Via            
[10/09 16:29:08     39s] eee:        2	    met2	        9	     metal2	Metal          
[10/09 16:29:08     39s] eee:       35	    via2	       10	       via2	Via            
[10/09 16:29:08     39s] eee:        3	    met3	       11	     metal3	Metal          
[10/09 16:29:08     39s] eee:       36	    via3	       12	       via3	Via            
[10/09 16:29:08     39s] eee:        4	    met4	       13	     metal4	Metal          
[10/09 16:29:08     39s] eee:       37	    via4	       14	       via4	Via            
[10/09 16:29:08     39s] eee:        5	    met5	       15	     metal5	Metal          
[10/09 16:29:08     39s] eee: TechFile: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/mmmc/Nominal_25C/qrcTechFile
[10/09 16:29:08     39s] eee: HoWee  : 0 0 0 0 0 
[10/09 16:29:08     39s] eee: Erosn  : 0 0 0 0 0 
[10/09 16:29:08     39s] eee: nrColor: 0 0 0 0 0 
[10/09 16:29:08     39s] eee: Save / Restore of RC patterns enabled 
[10/09 16:29:08     39s] eee: Pattern meta data check started
[10/09 16:29:08     39s] eee: Pattern meta data check completed
[10/09 16:29:08     39s] eee: Pattern data restore started
[10/09 16:29:08     39s] Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/top_lvl.techData.gz' ...
[10/09 16:29:08     39s] eee: Pattern data restore completed
[10/09 16:29:08     39s] Completed (cpu: 0:00:00.3 real: 0:00:00.0)
[10/09 16:29:08     39s] Set Shrink Factor to 1.00000
[10/09 16:29:08     39s] eee: escapedRCCornerName (Nominal_25C)
[10/09 16:29:08     39s] Summary of Active RC-Corners : 
[10/09 16:29:08     39s]  
[10/09 16:29:08     39s]  Analysis View: tt_v1.8_25C_Nominal_25_func
[10/09 16:29:08     39s]     RC-Corner Name        : Nominal_25C
[10/09 16:29:08     39s]     RC-Corner Index       : 0
[10/09 16:29:08     39s]     RC-Corner Temperature : 25 Celsius
[10/09 16:29:08     39s]     RC-Corner Cap Table   : ''
[10/09 16:29:08     39s]     RC-Corner PreRoute Res Factor         : 1
[10/09 16:29:08     39s]     RC-Corner PreRoute Cap Factor         : 1
[10/09 16:29:08     39s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/09 16:29:08     39s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/09 16:29:08     39s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/09 16:29:08     39s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/09 16:29:08     39s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/09 16:29:08     39s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[10/09 16:29:08     39s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[10/09 16:29:08     39s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[10/09 16:29:08     39s]     RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/mmmc/Nominal_25C/qrcTechFile'
[10/09 16:29:08     39s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/09 16:29:08     39s] eee: Grid density data restore started
[10/09 16:29:08     39s] eee: Grid density data restore completed
[10/09 16:29:08     39s] eee: pegSigSF=1.070000
[10/09 16:29:08     39s] Restored Grid density data
[10/09 16:29:08     39s] eee: Blockage data restore started... [10/09 16:29:08     39s] Initializing multi-corner resistance tables ...
completed.
[10/09 16:29:08     39s] eee: Grid unit RC data restore started
[10/09 16:29:08     39s] eee:     Restore started for corner Nominal_25C
[10/09 16:29:08     39s] eee:         Current session: Nominal_25C Tech: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[10/09 16:29:08     39s] eee:         Saved   session: Nominal_25C Tech: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_1/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[10/09 16:29:08     39s] eee:     Restore completed for corner Nominal_25C
[10/09 16:29:08     39s] eee: Grid unit RC data restore completed
[10/09 16:29:08     39s] eee: l=1 avDens=0.182985 usedTrk=7321.379156 availTrk=40010.819975 sigTrk=7321.379156
[10/09 16:29:08     39s] eee: l=2 avDens=0.089072 usedTrk=1629.179861 availTrk=18290.689970 sigTrk=1629.179861
[10/09 16:29:08     39s] eee: l=3 avDens=0.090480 usedTrk=1268.432635 availTrk=14018.886863 sigTrk=1268.432635
[10/09 16:29:08     39s] eee: l=4 avDens=0.052553 usedTrk=1674.807683 availTrk=31868.806606 sigTrk=1674.807683
[10/09 16:29:08     39s] eee: l=5 avDens=0.243938 usedTrk=2207.436311 availTrk=9049.180328 sigTrk=2355.624228
[10/09 16:29:08     39s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/09 16:29:08     39s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/09 16:29:08     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.389002 uaWl=1.000000 uaWlH=0.336600 aWlH=0.000000 lMod=0 pMax=0.890400 pMod=79 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/09 16:29:08     39s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/09 16:29:08     39s] eee: Metal Layers Info:
[10/09 16:29:08     39s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/09 16:29:08     39s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/09 16:29:08     39s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/09 16:29:08     39s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/09 16:29:08     39s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/09 16:29:08     39s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/09 16:29:08     39s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/09 16:29:08     39s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/09 16:29:08     39s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/09 16:29:08     39s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/09 16:29:08     39s] eee: +-----------------------NDR Info-----------------------+
[10/09 16:29:08     39s] eee: NDR Count = 0, Fake NDR = 0
[10/09 16:29:08     39s] Restore PreRoute all RC Grid data successful.[10/09 16:29:08     39s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[10/09 16:29:08     39s] Start generating vias ..
### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1 sns=1 ppa_info=1
[10/09 16:29:08     39s] #Skip building auto via since it is not turned on.
[10/09 16:29:08     40s] Extracting standard cell pins and blockage ...... 
[10/09 16:29:08     40s] Pin and blockage extraction finished
[10/09 16:29:08     40s] Via generation completed.
[10/09 16:29:08     40s] % Begin Load power constraints ... (date=10/09 16:29:08, mem=2498.1M)
[10/09 16:29:08     40s] source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/top_lvl_power_constraints.tcl
[10/09 16:29:08     40s] 'set_default_switching_activity' finished successfully.
[10/09 16:29:08     40s] % End Load power constraints ... (date=10/09 16:29:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2519.9M, current mem=2519.9M)
[10/09 16:29:08     40s] % Begin load AAE data ... (date=10/09 16:29:08, mem=2531.6M)
[10/09 16:29:09     40s] **WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[10/09 16:29:09     40s] AAE DB initialization (MEM=2546.539062 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/09 16:29:09     40s] % End load AAE data ... (date=10/09 16:29:09, total cpu=0:00:00.7, real=0:00:01.0, peak res=2546.5M, current mem=2546.5M)
[10/09 16:29:09     40s] Restoring CCOpt config...
[10/09 16:29:09     40s] 
[10/09 16:29:09     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[10/09 16:29:09     40s] Summary for sequential cells identification: 
[10/09 16:29:09     40s]   Identified SBFF number: 16
[10/09 16:29:09     40s]   Identified MBFF number: 0
[10/09 16:29:09     40s]   Identified SB Latch number: 2
[10/09 16:29:09     40s]   Identified MB Latch number: 0
[10/09 16:29:09     40s]   Not identified SBFF number: 0
[10/09 16:29:09     40s]   Not identified MBFF number: 0
[10/09 16:29:09     40s]   Not identified SB Latch number: 0
[10/09 16:29:09     40s]   Not identified MB Latch number: 0
[10/09 16:29:09     40s]   Number of sequential cells which are not FFs: 1
[10/09 16:29:09     40s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:29:09     40s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:29:09     40s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:29:09     40s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:29:09     40s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:29:09     40s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:29:09     40s] 
[10/09 16:29:09     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[10/09 16:29:09     40s]   Extracting original clock gating for core_clock...
[10/09 16:29:09     40s]     clock_tree core_clock contains 90 sinks and 0 clock gates.
[10/09 16:29:09     40s]   Extracting original clock gating for core_clock done.
[10/09 16:29:09     40s]   The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
[10/09 16:29:09     40s]   The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
[10/09 16:29:09     40s] Restoring CCOpt config done.
[10/09 16:29:09     40s] 
[10/09 16:29:09     40s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:29:09     40s] 
[10/09 16:29:09     40s] TimeStamp Deleting Cell Server End ...
[10/09 16:29:09     40s] 
[10/09 16:29:09     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[10/09 16:29:09     40s] Summary for sequential cells identification: 
[10/09 16:29:09     40s]   Identified SBFF number: 16
[10/09 16:29:09     40s]   Identified MBFF number: 0
[10/09 16:29:09     40s]   Identified SB Latch number: 2
[10/09 16:29:09     40s]   Identified MB Latch number: 0
[10/09 16:29:09     40s]   Not identified SBFF number: 0
[10/09 16:29:09     40s]   Not identified MBFF number: 0
[10/09 16:29:09     40s]   Not identified SB Latch number: 0
[10/09 16:29:09     40s]   Not identified MB Latch number: 0
[10/09 16:29:09     40s]   Number of sequential cells which are not FFs: 1
[10/09 16:29:09     40s] Total number of combinational cells: 87
[10/09 16:29:09     40s] Total number of sequential cells: 19
[10/09 16:29:09     40s] Total number of tristate cells: 3
[10/09 16:29:09     40s] Total number of level shifter cells: 0
[10/09 16:29:09     40s] Total number of power gating cells: 0
[10/09 16:29:09     40s] Total number of isolation cells: 0
[10/09 16:29:09     40s] Total number of power switch cells: 0
[10/09 16:29:09     40s] Total number of pulse generator cells: 0
[10/09 16:29:09     40s] Total number of always on buffers: 0
[10/09 16:29:09     40s] Total number of retention cells: 0
[10/09 16:29:09     40s] Total number of physical cells: 0
[10/09 16:29:09     40s] List of usable buffers:[10/09 16:29:09     40s] 
[10/09 16:29:09     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[10/09 16:29:09     40s] Total number of usable buffers: 7
[10/09 16:29:09     40s] List of unusable buffers:
[10/09 16:29:09     40s] Total number of unusable buffers: 0
[10/09 16:29:09     40s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[10/09 16:29:09     40s] Total number of usable inverters: 9
[10/09 16:29:09     40s] List of unusable inverters:
[10/09 16:29:09     40s] Total number of unusable inverters: 0
[10/09 16:29:09     40s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[10/09 16:29:09     40s] Total number of identified usable delay cells: 4
[10/09 16:29:09     40s] List of identified unusable delay cells:
[10/09 16:29:09     40s] Total number of identified unusable delay cells: 0
[10/09 16:29:09     40s] 
[10/09 16:29:09     40s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:29:09     40s] 
[10/09 16:29:09     40s] TimeStamp Deleting Cell Server End ...
[10/09 16:29:09     40s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
[10/09 16:29:09     40s] timing_aocv_enable_gba_combine_launch_capture
[10/09 16:29:09     40s] timing_enable_backward_compatible_latch_thru_mt_mode
[10/09 16:29:09     40s] timing_enable_separate_device_slew_effect_sensitivities
[10/09 16:29:09     41s] #% End load design ... (date=10/09 16:29:09, total cpu=0:00:07.5, real=0:00:09.0, peak res=2562.1M, current mem=2550.6M)
[10/09 16:29:09     41s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/09 16:29:09     41s] 
[10/09 16:29:09     41s] *** Summary of all messages that are not suppressed in this session:
[10/09 16:29:09     41s] Severity  ID               Count  Summary                                  
[10/09 16:29:09     41s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/09 16:29:09     41s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[10/09 16:29:09     41s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[10/09 16:29:09     41s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[10/09 16:29:09     41s] WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
[10/09 16:29:09     41s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[10/09 16:29:09     41s] ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
[10/09 16:29:09     41s] ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
[10/09 16:29:09     41s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[10/09 16:29:09     41s] *** Message Summary: 147 warning(s), 2 error(s)
[10/09 16:29:09     41s] 
[10/09 16:29:09     41s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:29:09     41s] UM:*                                                                   read_db
[10/09 16:29:09     41s] Sourcing flow scripts...
[10/09 16:29:10     41s] Sourcing flow scripts done.
[10/09 16:29:10     41s] reading previous metrics...
[10/09 16:29:11     43s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
[10/09 16:29:11     43s] #@ Begin verbose flow_step activate_views
[10/09 16:29:11     43s] @flow 2: apply {{} {
[10/09 16:29:11     43s]     set db [get_db flow_starting_db]
[10/09 16:29:11     43s]     set flow [lindex [get_db flow_hier_path] end]
[10/09 16:29:11     43s]     set setup_views [get_feature -obj $flow setup_views]
[10/09 16:29:11     43s]     set hold_views [get_feature -obj $flow hold_views]
[10/09 16:29:11     43s]     set leakage_view [get_feature -obj $flow leakage_view]
[10/09 16:29:11     43s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[10/09 16:29:11     43s]   
[10/09 16:29:11     43s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[10/09 16:29:11     43s]       #- use read_db args for DB types and set_analysis_views for TCL
[10/09 16:29:11     43s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[10/09 16:29:11     43s]         set cmd "set_analysis_view"
[10/09 16:29:11     43s]         if {$setup_views ne ""} {
[10/09 16:29:11     43s]           append cmd " -setup [list $setup_views]"
[10/09 16:29:11     43s]         } else {
[10/09 16:29:11     43s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[10/09 16:29:11     43s]         }
[10/09 16:29:11     43s]         if {$hold_views ne ""} {
[10/09 16:29:11     43s]           append cmd " -hold [list $hold_views]"
[10/09 16:29:11     43s]         } else {
[10/09 16:29:11     43s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[10/09 16:29:11     43s]         }
[10/09 16:29:11     43s]         if {$leakage_view ne ""} {
[10/09 16:29:11     43s]           append cmd " -leakage [list $leakage_view]"
[10/09 16:29:11     43s]         } else {
[10/09 16:29:11     43s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[10/09 16:29:11     43s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[10/09 16:29:11     43s]           }
[10/09 16:29:11     43s]         }
[10/09 16:29:11     43s]         if {$dynamic_view ne ""} {
[10/09 16:29:11     43s]           append cmd " -dynamic [list $dynamic_view]"
[10/09 16:29:11     43s]         } else {
[10/09 16:29:11     43s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[10/09 16:29:11     43s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[10/09 16:29:11     43s]           }
[10/09 16:29:11     43s]         }
[10/09 16:29:11     43s]         eval $cmd
[10/09 16:29:11     43s]       } elseif {[llength [get_db analysis_views]] == 0} {
[10/09 16:29:11     43s]         set cmd "set_flowkit_read_db_args"
[10/09 16:29:11     43s]         if {$setup_views ne ""} {
[10/09 16:29:11     43s]           append cmd " -setup_views [list $setup_views]"
[10/09 16:29:11     43s]         }
[10/09 16:29:11     43s]         if {$hold_views ne ""} {
[10/09 16:29:11     43s]           append cmd " -hold_views [list $hold_views]"
[10/09 16:29:11     43s]         }
[10/09 16:29:11     43s]         if {$leakage_view ne ""} {
[10/09 16:29:11     43s]           append cmd " -leakage_view [list $leakage_view]"
[10/09 16:29:11     43s]         }
[10/09 16:29:11     43s]         if {$dynamic_view ne ""} {
[10/09 16:29:11     43s]           append cmd " -dynamic_view [list $dynamic_view]"
[10/09 16:29:11     43s]         }
[10/09 16:29:11     43s]         eval $cmd
[10/09 16:29:11     43s]       } else {
[10/09 16:29:11     43s]       }
[10/09 16:29:11     43s]     }
[10/09 16:29:11     43s]   }}
[10/09 16:29:11     43s] #@ End verbose flow_step activate_views
[10/09 16:29:11     43s] #@ Begin verbose flow_step init_mcpu
[10/09 16:29:11     43s] @flow 2: apply {{} {
[10/09 16:29:11     43s]     # Multi host/cpu attributes
[10/09 16:29:11     43s]     #-----------------------------------------------------------------------------
[10/09 16:29:11     43s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[10/09 16:29:11     43s]     # the specified dist script.  This connects the number of CPUs being reserved
[10/09 16:29:11     43s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[10/09 16:29:11     43s]     # a typical environment variable exported by distribution platforms and is
[10/09 16:29:11     43s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[10/09 16:29:11     43s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[10/09 16:29:11     43s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[10/09 16:29:11     43s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[10/09 16:29:11     43s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[10/09 16:29:11     43s]     } else {
[10/09 16:29:11     43s]       set max_cpus 1
[10/09 16:29:11     43s]     }
[10/09 16:29:11     43s]     switch -glob [get_db program_short_name] {
[10/09 16:29:11     43s]       default       {}
[10/09 16:29:11     43s]       joules*       -
[10/09 16:29:11     43s]       genus*        -
[10/09 16:29:11     43s]       innovus*      -
[10/09 16:29:11     43s]       tempus*       -
[10/09 16:29:11     43s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[10/09 16:29:11     43s]     }
[10/09 16:29:11     43s] if {[get_feature opt_signoff]} {
[10/09 16:29:11     43s]       if {[is_flow -inside flow:opt_signoff]} {
[10/09 16:29:11     43s]         set_multi_cpu_usage -verbose -remote_host 1
[10/09 16:29:11     43s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[10/09 16:29:11     43s]         set_distributed_hosts -local
[10/09 16:29:11     43s]       }
[10/09 16:29:11     43s] }
[10/09 16:29:11     43s]   }}
[10/09 16:29:11     43s] set_multi_cpu_usage -local_cpu 1
[10/09 16:29:11     43s] #@ End verbose flow_step init_mcpu
[10/09 16:29:11     43s] End steps for plugin point Cadence.plugin.flowkit.read_db.post
[10/09 16:29:12     44s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:29:12     44s] UM:*                                                                   init_flow
[10/09 16:29:12     44s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:29:12     44s] UM:*                                                                   postroute
[10/09 16:29:14     45s] #@ Begin verbose flow_step implementation.postroute.block_start
[10/09 16:29:14     45s] @@flow 2: set_db flow_write_db_common false
[10/09 16:29:14     45s] #@ End verbose flow_step implementation.postroute.block_start
[10/09 16:29:16     47s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:29:16     47s] UM:          47.38             51                                      block_start
[10/09 16:29:20     51s] #@ Begin verbose flow_step implementation.postroute.init_innovus.init_innovus_yaml
[10/09 16:29:20     51s] @flow 2: if {[get_feature report_lec]} {...}
[10/09 16:29:20     51s] @flow 8: # Design attributes  [get_db -category design]
[10/09 16:29:20     51s] @flow 9: #-------------------------------------------------------------------------------
[10/09 16:29:20     51s] @@flow 10: set_db design_process_node 130
[10/09 16:29:20     51s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[10/09 16:29:20     51s] ##  Process: 130           (User Set)               
[10/09 16:29:20     51s] ##     Node: (not set)                           
[10/09 16:29:20     51s] 
[10/09 16:29:20     51s] ##  Check design process and node:  
[10/09 16:29:20     51s] ##  Design tech node is not set.
[10/09 16:29:20     51s] 
[10/09 16:29:20     51s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/09 16:29:20     51s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/09 16:29:20     51s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/09 16:29:20     51s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[10/09 16:29:20     51s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[10/09 16:29:20     51s] @@flow 11: set_db design_top_routing_layer met5
[10/09 16:29:20     51s] @@flow 12: set_db design_bottom_routing_layer met1
[10/09 16:29:20     51s] @@flow 13: set_db design_flow_effort standard
[10/09 16:29:20     51s] @@flow 14: set_db design_power_effort none
[10/09 16:29:20     51s] @flow 16: # Timing attributes  [get_db -category timing && delaycalc]
[10/09 16:29:20     52s] @flow 17: #-------------------------------------------------------------------------------
[10/09 16:29:20     52s] @@flow 18: set_db timing_analysis_cppr           both
[10/09 16:29:20     52s] @@flow 19: set_db timing_analysis_type           ocv
[10/09 16:29:21     52s] @@flow 20: set_db timing_analysis_aocv 0
[10/09 16:29:21     52s] @@flow 21: set_db timing_analysis_socv 0
[10/09 16:29:21     52s] @flow 22: if {[get_feature report_pba]} {...}
[10/09 16:29:21     52s] @flow 26: # Extraction attributes  [get_db -category extract_rc]
[10/09 16:29:21     52s] @flow 27: #-------------------------------------------------------------------------------
[10/09 16:29:21     52s] @flow 28: if {[is_flow -after route.block_finish]} {
[10/09 16:29:21     52s] @@flow 29: set_db delaycal_enable_si           true
[10/09 16:29:21     52s] AAE_INFO: switching set_db delaycal_enable_si from false to true ...
[10/09 16:29:21     52s] AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
[10/09 16:29:21     52s] @@flow 30: set_db extract_rc_engine            post_route
[10/09 16:29:21     52s] @flow 31: }
[10/09 16:29:21     52s] @flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
[10/09 16:29:21     52s] @flow 34: #-------------------------------------------------------------------------------
[10/09 16:29:21     52s] @@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
[10/09 16:29:21     52s] @flow 37: # Optimization attributes  [get_db -category opt]
[10/09 16:29:21     52s] @flow 38: #-------------------------------------------------------------------------------
[10/09 16:29:21     52s] @@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
[10/09 16:29:21     52s] @@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
[10/09 16:29:21     52s] @flow 42: # Clock attributes  [get_db -category cts]
[10/09 16:29:21     52s] @flow 43: #-------------------------------------------------------------------------------
[10/09 16:29:21     52s] @@flow 44: set_db cts_target_skew auto
[10/09 16:29:21     52s] @@flow 45: set_db cts_target_max_transition_time_top 100
[10/09 16:29:21     52s] @@flow 46: set_db cts_target_max_transition_time_trunk 100
[10/09 16:29:21     52s] @@flow 47: set_db cts_target_max_transition_time_leaf 100
[10/09 16:29:21     52s] @@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
[10/09 16:29:21     52s] @@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[10/09 16:29:21     52s] @@flow 51: set_db cts_clock_gating_cells ICGX1
[10/09 16:29:21     52s] @@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[10/09 16:29:21     52s] @flow 54: # Filler attributes  [get_db -category add_fillers]
[10/09 16:29:21     52s] @flow 55: #-------------------------------------------------------------------------------
[10/09 16:29:21     52s] @@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[10/09 16:29:21     52s] @flow 58: # Routing attributes  [get_db -category route]
[10/09 16:29:21     52s] @flow 59: #-------------------------------------------------------------------------------
[10/09 16:29:21     52s] #@ End verbose flow_step implementation.postroute.init_innovus.init_innovus_yaml
[10/09 16:29:23     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:29:23     54s] UM:           7.15              6                                      init_innovus_yaml
[10/09 16:29:23     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:29:23     54s] UM:*                                                                   init_innovus
[10/09 16:29:28     59s] #@ Begin verbose flow_step implementation.postroute.init_innovus.init_innovus_user
[10/09 16:29:28     59s] @flow 2: # Timing attributes  [get_db -category timing && delaycalc]
[10/09 16:29:28     59s] @flow 3: #-----------------------------------------------------------------------------
[10/09 16:29:28     59s] @flow 5: # Extraction attributes  [get_db -category extract_rc]
[10/09 16:29:28     59s] @flow 6: #-----------------------------------------------------------------------------
[10/09 16:29:28     59s] @flow 8: # Floorplan attributes  [get_db -category floorplan]
[10/09 16:29:28     59s] @flow 9: #-----------------------------------------------------------------------------
[10/09 16:29:28     59s] @@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
[10/09 16:29:28     59s] @flow 12: # Placement attributes  [get_db -category place]
[10/09 16:29:28     59s] @flow 13: #-----------------------------------------------------------------------------
[10/09 16:29:28     59s] @flow 15: # Optimization attributes  [get_db -category opt]
[10/09 16:29:28     59s] @flow 16: #-----------------------------------------------------------------------------
[10/09 16:29:28     59s] @flow 18: # Clock attributes  [get_db -category cts]
[10/09 16:29:28     59s] @flow 19: #-----------------------------------------------------------------------------
[10/09 16:29:28     59s] @flow 21: # Routing attributes  [get_db -category route]
[10/09 16:29:28     59s] @flow 22: #-----------------------------------------------------------------------------
[10/09 16:29:28     59s] #@ End verbose flow_step implementation.postroute.init_innovus.init_innovus_user
[10/09 16:29:30     61s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:29:30     61s] UM:           6.06              6                                      init_innovus_user
[10/09 16:29:35     66s] #@ Begin verbose flow_step implementation.postroute.run_opt_postroute
[10/09 16:29:35     66s] @flow 2: #- perform postroute and SI based setup optimization
[10/09 16:29:35     66s] @@flow 3: opt_design -post_route -setup -hold -report_dir debug -report_prefix [get_db flow_report_name]
[10/09 16:29:35     66s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2638.1M, totSessionCpu=0:01:07 **
[10/09 16:29:35     66s] 
[10/09 16:29:35     66s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/09 16:29:35     66s] *** opt_design #1 [begin] () : totSession cpu/real = 0:01:07.1/0:01:09.5 (1.0), mem = 2638.1M
[10/09 16:29:35     66s] Info: 1 threads available for lower-level modules during optimization.
[10/09 16:29:35     66s] GigaOpt running with 1 threads.
[10/09 16:29:35     66s] *** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:07.1/0:01:09.5 (1.0), mem = 2638.3M
[10/09 16:29:35     66s] **INFO: User settings:
[10/09 16:29:35     66s] delaycal_enable_high_fanout                                                         true
[10/09 16:29:35     66s] delaycal_enable_ideal_seq_async_pins                                                false
[10/09 16:29:35     66s] delaycal_enable_si                                                                  true
[10/09 16:29:35     66s] delaycal_eng_enablepreplacedflow                                                    false
[10/09 16:29:35     66s] delaycal_ignore_net_load                                                            false
[10/09 16:29:35     66s] delaycal_socv_accuracy_mode                                                         low
[10/09 16:29:35     66s] setAnalysisMode -monteCarlo                                                         false
[10/09 16:29:35     66s] setDelayCalMode -enable_hier_save_restore_flow                                      false
[10/09 16:29:35     66s] setDelayCalMode -engine                                                             aae
[10/09 16:29:35     66s] design_bottom_routing_layer                                                         met1
[10/09 16:29:35     66s] design_flow_effort                                                                  standard
[10/09 16:29:35     66s] design_power_effort                                                                 none
[10/09 16:29:35     66s] design_process_node                                                                 130
[10/09 16:29:35     66s] design_top_routing_layer                                                            met5
[10/09 16:29:35     66s] extract_rc_assume_metal_fill                                                        0.0
[10/09 16:29:35     66s] extract_rc_coupled                                                                  true
[10/09 16:29:35     66s] extract_rc_coupling_cap_threshold                                                   0.4
[10/09 16:29:35     66s] extract_rc_engine                                                                   post_route
[10/09 16:29:35     66s] extract_rc_pre_place_site_size                                                      4.6
[10/09 16:29:35     66s] extract_rc_pre_place_wire_length_slope                                              1.9
[10/09 16:29:35     66s] extract_rc_pre_place_wire_length_y0                                                 2.0
[10/09 16:29:35     66s] extract_rc_relative_cap_threshold                                                   1.0
[10/09 16:29:35     66s] extract_rc_shrink_factor                                                            1.0
[10/09 16:29:35     66s] extract_rc_total_cap_threshold                                                      0.0
[10/09 16:29:35     66s] multibit_aware_seq_mapping                                                          auto
[10/09 16:29:35     66s] opt_drv                                                                             true
[10/09 16:29:35     66s] opt_drv_margin                                                                      0.0
[10/09 16:29:35     66s] opt_leakage_to_dynamic_ratio                                                        0.5
[10/09 16:29:35     66s] opt_multi_bit_flop_name_prefix                                                      CDN_MBIT_
[10/09 16:29:35     66s] opt_multi_bit_flop_name_separator                                                   _MB_
[10/09 16:29:35     66s] opt_new_inst_prefix                                                                 postroute_
[10/09 16:29:35     66s] opt_preserve_all_sequential                                                         false
[10/09 16:29:35     66s] opt_resize_flip_flops                                                               true
[10/09 16:29:35     66s] opt_setup_target_slack                                                              0.0
[10/09 16:29:35     66s] opt_skew_eco_route                                                                  false
[10/09 16:29:35     66s] opt_view_pruning_hold_target_slack_auto_flow                                        0
[10/09 16:29:35     66s] opt_view_pruning_hold_views_active_list                                             { tt_v1.8_25C_Nominal_25_func }
[10/09 16:29:35     66s] opt_view_pruning_hold_views_persistent_list                                         { tt_v1.8_25C_Nominal_25_func}
[10/09 16:29:35     66s] opt_view_pruning_setup_views_active_list                                            { tt_v1.8_25C_Nominal_25_func }
[10/09 16:29:35     66s] opt_view_pruning_setup_views_persistent_list                                        { tt_v1.8_25C_Nominal_25_func}
[10/09 16:29:35     66s] opt_view_pruning_tdgr_setup_views_persistent_list                                   { tt_v1.8_25C_Nominal_25_func}
[10/09 16:29:35     66s] extract_rc_model_file                                                               /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/misc/rc_model.bin
[10/09 16:29:35     66s] route_detail_use_lef_pin_taper_rule                                                 true
[10/09 16:29:35     66s] route_exp_design_mode_bottom_routing_layer                                          1
[10/09 16:29:35     66s] route_exp_design_mode_top_routing_layer                                             5
[10/09 16:29:35     66s] route_extract_third_party_compatible                                                false
[10/09 16:29:35     66s] route_global_exp_timing_driven_std_delay                                            37.6
[10/09 16:29:35     66s] route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
[10/09 16:29:35     66s] route_re_insert_filler_cell_list                                                    {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[10/09 16:29:35     66s] route_re_insert_filler_cell_list_from_file                                          false
[10/09 16:29:35     66s] setNanoRouteMode -timingEngine                                                      .timing_file_3433875_7e1c7c2e-7dbc-4ff9-97fe-edd19d446846.tif.gz
[10/09 16:29:35     66s] setActiveLogicViewMode -keepHighFanoutCriticalInsts                                 false
[10/09 16:29:35     66s] getAnalysisMode -monteCarlo                                                         false
[10/09 16:29:35     66s] getDelayCalMode -enable_hier_save_restore_flow                                      false
[10/09 16:29:35     66s] getDelayCalMode -engine                                                             aae
[10/09 16:29:35     66s] getImportMode -config                                                               true
[10/09 16:29:35     66s] get_power_analysis_mode -honor_net_activity_for_tcf                                 false
[10/09 16:29:35     66s] get_power_analysis_mode -honor_sublevel_activity                                    true
[10/09 16:29:35     66s] getNanoRouteMode -timingEngine                                                      .timing_file_3433875_7e1c7c2e-7dbc-4ff9-97fe-edd19d446846.tif.gz
[10/09 16:29:35     66s] getAnalysisMode -monteCarlo                                                         false
[10/09 16:29:35     66s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[10/09 16:29:35     66s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/09 16:29:35     66s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/09 16:29:35     66s] 
[10/09 16:29:35     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:29:35     66s] Summary for sequential cells identification: 
[10/09 16:29:35     66s]   Identified SBFF number: 16
[10/09 16:29:35     66s]   Identified MBFF number: 0
[10/09 16:29:35     66s]   Identified SB Latch number: 2
[10/09 16:29:35     66s]   Identified MB Latch number: 0
[10/09 16:29:35     66s]   Not identified SBFF number: 0
[10/09 16:29:35     66s]   Not identified MBFF number: 0
[10/09 16:29:35     66s]   Not identified SB Latch number: 0
[10/09 16:29:35     66s]   Not identified MB Latch number: 0
[10/09 16:29:35     66s]   Number of sequential cells which are not FFs: 1
[10/09 16:29:35     66s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:29:35     66s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:29:35     66s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:29:35     66s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:29:35     66s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:29:35     66s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:29:35     66s] TLC MultiMap info (StdDelay):
[10/09 16:29:35     66s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:29:35     66s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:29:35     66s]  Setting StdDelay to: 37.6ps
[10/09 16:29:35     66s] 
[10/09 16:29:35     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:29:35     66s] Need call spDPlaceInit before registerPrioInstLoc.
[10/09 16:29:35     66s] Memory usage before memory release/compaction is 2701.8
[10/09 16:29:35     66s] Do memory release/compaction at beginning of DPlace-Init.
[10/09 16:29:35     66s] Memory usage at beginning of DPlace-Init is 2700.3M.
[10/09 16:29:35     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:2700.3M, EPOCH TIME: 1760041775.762484
[10/09 16:29:35     66s] # Init pin-track-align, new floorplan.
[10/09 16:29:35     66s] Processing tracks to init pin-track alignment.
[10/09 16:29:35     66s] z: 2, totalTracks: 1
[10/09 16:29:35     66s] z: 4, totalTracks: 1
[10/09 16:29:35     66s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/09 16:29:35     66s] Cell top_lvl LLGs are deleted
[10/09 16:29:35     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:29:35     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:29:35     66s] # Building top_lvl llgBox search-tree.
[10/09 16:29:35     66s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2704.5M, EPOCH TIME: 1760041775.799771
[10/09 16:29:35     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:29:35     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:29:35     66s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2705.3M, EPOCH TIME: 1760041775.800535
[10/09 16:29:35     66s] Max number of tech site patterns supported in site array is 256.
[10/09 16:29:35     66s] Core basic site is CoreSite
[10/09 16:29:35     66s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[10/09 16:29:35     66s] Type 'man IMPSP-362' for more detail.
[10/09 16:29:35     66s] DP-Init: Signature of floorplan is 31cfa37789133c2b. Signature of routing blockage is efb3e80eb5dd3564.
[10/09 16:29:35     66s] After signature check, allow fast init is false, keep pre-filter is false.
[10/09 16:29:35     66s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/09 16:29:35     66s] Use non-trimmed site array because memory saving is not enough.
[10/09 16:29:35     66s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/09 16:29:35     66s] SiteArray: use 3,457,024 bytes
[10/09 16:29:35     66s] SiteArray: current memory after site array memory allocation 2709.8M
[10/09 16:29:35     66s] SiteArray: FP blocked sites are writable
[10/09 16:29:35     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): Create thread pool 0x7fdf68989da8.
[10/09 16:29:35     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): 0 out of 1 thread pools are available.
[10/09 16:29:35     66s] Keep-away cache is enable on metals: 1-5
[10/09 16:29:35     66s] Estimated cell power/ground rail width = 0.517 um
[10/09 16:29:35     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/09 16:29:35     66s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2715.5M, EPOCH TIME: 1760041775.818125
[10/09 16:29:35     66s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[10/09 16:29:35     66s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.009, MEM:2715.5M, EPOCH TIME: 1760041775.826706
[10/09 16:29:35     66s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[10/09 16:29:35     66s] Atter site array init, number of instance map data is 0.
[10/09 16:29:35     66s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.030, REAL:0.030, MEM:2715.5M, EPOCH TIME: 1760041775.830960
[10/09 16:29:35     66s] 
[10/09 16:29:35     66s] Scanning PG Shapes for Pre-Colorizing...Done.
[10/09 16:29:35     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:29:35     66s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:29:35     66s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.038, REAL:0.039, MEM:2715.9M, EPOCH TIME: 1760041775.839109
[10/09 16:29:35     66s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2715.9M, EPOCH TIME: 1760041775.839190
[10/09 16:29:35     66s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2715.9M, EPOCH TIME: 1760041775.839330
[10/09 16:29:35     66s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2715.9MB).
[10/09 16:29:35     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.083, REAL:0.086, MEM:2715.9M, EPOCH TIME: 1760041775.848454
[10/09 16:29:35     66s] [GPS] CheckCellPlaceLegality turned OFF
[10/09 16:29:35     66s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2715.9M, EPOCH TIME: 1760041775.848547
[10/09 16:29:35     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:208).
[10/09 16:29:35     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:29:35     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:29:35     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:29:35     66s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:2716.6M, EPOCH TIME: 1760041775.854400
[10/09 16:29:35     66s] Memory usage before memory release/compaction is 2716.6
[10/09 16:29:35     66s] Do memory release/compaction at end of DPlace-Cleanup.
[10/09 16:29:35     66s] Memory usage at end of DPlace-Cleanup is 2716.6M.
[10/09 16:29:35     66s] 
[10/09 16:29:35     66s] Creating Lib Analyzer ...
[10/09 16:29:35     66s] **Info: Design Mode has illegal Min Route Layer 1/[2,5].
[10/09 16:29:35     66s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/09 16:29:35     66s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/09 16:29:35     66s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/09 16:29:35     66s] 
[10/09 16:29:35     66s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/09 16:29:36     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:08 mem=2721.1M
[10/09 16:29:36     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:08 mem=2721.1M
[10/09 16:29:36     66s] Creating Lib Analyzer, finished. 
[10/09 16:29:36     66s] ### Creating TopoMgr, started
[10/09 16:29:36     66s] ### Creating TopoMgr, finished
[10/09 16:29:36     66s] #optDebug: Start CG creation (mem=2721.3M)
[10/09 16:29:36     66s]  ...initializing CG [10/09 16:29:36     66s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/09 16:29:36     66s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
ToF 2042.4130um
[10/09 16:29:36     67s] (cpu=0:00:00.3, mem=2777.7M)
[10/09 16:29:36     67s]  ...processing cgPrt (cpu=0:00:00.3, mem=2777.7M)
[10/09 16:29:36     67s]  ...processing cgEgp (cpu=0:00:00.3, mem=2777.7M)
[10/09 16:29:36     67s]  ...processing cgPbk (cpu=0:00:00.3, mem=2780.8M)
[10/09 16:29:36     67s]  ...processing cgNrb(cpu=0:00:00.3, mem=2780.8M)
[10/09 16:29:36     67s]  ...processing cgObs (cpu=0:00:00.3, mem=2787.0M)
[10/09 16:29:36     67s]  ...processing cgCon (cpu=0:00:00.3, mem=2787.0M)
[10/09 16:29:36     67s]  ...processing cgPdm (cpu=0:00:00.3, mem=2787.0M)
[10/09 16:29:36     67s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=2787.0M)
[10/09 16:29:36     67s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
[10/09 16:29:36     67s] Info: IPO magic value 0x8045BEEF.
[10/09 16:29:36     67s] Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
[10/09 16:29:36     67s]       (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
[10/09 16:29:36     67s]       SynthesisEngine workers will not check out additional licenses.
[10/09 16:30:03     67s] **opt_design ... cpu = 0:00:01, real = 0:00:28, mem = 2791.0M, totSessionCpu=0:01:08 **
[10/09 16:30:03     67s] Existing Dirty Nets : 0
[10/09 16:30:03     67s] New Signature Flow (optDesignCheckOptions) ....
[10/09 16:30:03     67s] #Taking db snapshot
[10/09 16:30:03     67s] #Taking db snapshot ... done
[10/09 16:30:03     67s] OPERPROF: Starting checkPlace at level 1, MEM:2791.3M, EPOCH TIME: 1760041803.607524
[10/09 16:30:03     67s] Processing tracks to init pin-track alignment.
[10/09 16:30:03     67s] z: 2, totalTracks: 1
[10/09 16:30:03     67s] z: 4, totalTracks: 1
[10/09 16:30:03     67s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/09 16:30:03     67s] Cell top_lvl LLGs are deleted
[10/09 16:30:03     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] # Building top_lvl llgBox search-tree.
[10/09 16:30:03     67s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2793.5M, EPOCH TIME: 1760041803.633105
[10/09 16:30:03     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2793.5M, EPOCH TIME: 1760041803.633961
[10/09 16:30:03     67s] Max number of tech site patterns supported in site array is 256.
[10/09 16:30:03     67s] Core basic site is CoreSite
[10/09 16:30:03     67s] After signature check, allow fast init is false, keep pre-filter is true.
[10/09 16:30:03     67s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/09 16:30:03     67s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/09 16:30:03     67s] SiteArray: use 3,457,024 bytes
[10/09 16:30:03     67s] SiteArray: current memory after site array memory allocation 2793.5M
[10/09 16:30:03     67s] SiteArray: FP blocked sites are writable
[10/09 16:30:03     67s] Keep-away cache is enable on metals: 1-5
[10/09 16:30:03     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/09 16:30:03     67s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2793.5M, EPOCH TIME: 1760041803.647324
[10/09 16:30:03     67s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[10/09 16:30:03     67s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.009, REAL:0.009, MEM:2793.5M, EPOCH TIME: 1760041803.656689
[10/09 16:30:03     67s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[10/09 16:30:03     67s] Atter site array init, number of instance map data is 0.
[10/09 16:30:03     67s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.023, REAL:0.025, MEM:2793.5M, EPOCH TIME: 1760041803.658795
[10/09 16:30:03     67s] 
[10/09 16:30:03     67s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:03     67s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:03     67s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.029, REAL:0.031, MEM:2793.9M, EPOCH TIME: 1760041803.664416
[10/09 16:30:03     67s] Begin checking placement ... (start mem=2791.3M, init mem=2793.9M)
[10/09 16:30:03     67s] Begin checking exclusive groups violation ...
[10/09 16:30:03     67s] There are 0 groups to check, max #box is 0, total #box is 0
[10/09 16:30:03     67s] Finished checking exclusive groups violations. Found 0 Vio.
[10/09 16:30:03     67s] 
[10/09 16:30:03     67s] Running CheckPlace using 1 thread in normal mode...
[10/09 16:30:03     67s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[10/09 16:30:03     67s]  
[10/09 16:30:03     67s] ...checkPlace normal is done!
[10/09 16:30:03     67s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2797.8M, EPOCH TIME: 1760041803.842261
[10/09 16:30:03     67s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.005, MEM:2797.8M, EPOCH TIME: 1760041803.847535
[10/09 16:30:03     67s] *info: Placed = 9571           (Fixed = 8)
[10/09 16:30:03     67s] *info: Unplaced = 0           
[10/09 16:30:03     67s] Placement Density:100.00%(628509/628509)
[10/09 16:30:03     67s] Placement Density (including fixed std cells):100.00%(628509/628509)
[10/09 16:30:03     67s] Cell top_lvl LLGs are deleted
[10/09 16:30:03     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9973).
[10/09 16:30:03     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] # Resetting pin-track-align track data.
[10/09 16:30:03     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] OPERPROF: Finished checkPlace at level 1, CPU:0.240, REAL:0.245, MEM:2798.1M, EPOCH TIME: 1760041803.852629
[10/09 16:30:03     67s] Finished check_place (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2798.1M)
[10/09 16:30:03     67s] #optDebug: { P: 130 W: 9201 FE: standard PE: none LDR: 0.5}
[10/09 16:30:03     67s]  Initial DC engine is -> aae
[10/09 16:30:03     67s]  
[10/09 16:30:03     67s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/09 16:30:03     67s]  
[10/09 16:30:03     67s]  
[10/09 16:30:03     67s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/09 16:30:03     67s]  
[10/09 16:30:03     67s] Reset EOS DB
[10/09 16:30:03     67s] Ignoring AAE DB Resetting ...
[10/09 16:30:03     67s]  Set Options for AAE Based Opt flow 
[10/09 16:30:03     67s] *** opt_design -post_route ***
[10/09 16:30:03     67s] DRC Margin: user margin 0.0; extra margin 0
[10/09 16:30:03     67s] Setup Target Slack: user slack 0
[10/09 16:30:03     67s] Hold Target Slack: user slack 0
[10/09 16:30:03     67s] Cell top_lvl LLGs are deleted
[10/09 16:30:03     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2798.4M, EPOCH TIME: 1760041803.891005
[10/09 16:30:03     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2798.4M, EPOCH TIME: 1760041803.891920
[10/09 16:30:03     67s] Max number of tech site patterns supported in site array is 256.
[10/09 16:30:03     67s] Core basic site is CoreSite
[10/09 16:30:03     67s] After signature check, allow fast init is false, keep pre-filter is true.
[10/09 16:30:03     67s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/09 16:30:03     67s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/09 16:30:03     67s] SiteArray: use 3,457,024 bytes
[10/09 16:30:03     67s] SiteArray: current memory after site array memory allocation 2798.4M
[10/09 16:30:03     67s] SiteArray: FP blocked sites are writable
[10/09 16:30:03     67s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2798.4M, EPOCH TIME: 1760041803.905434
[10/09 16:30:03     67s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[10/09 16:30:03     67s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.009, REAL:0.009, MEM:2798.4M, EPOCH TIME: 1760041803.914208
[10/09 16:30:03     67s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[10/09 16:30:03     67s] Atter site array init, number of instance map data is 0.
[10/09 16:30:03     67s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.023, REAL:0.025, MEM:2798.4M, EPOCH TIME: 1760041803.917299
[10/09 16:30:03     67s] 
[10/09 16:30:03     67s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:03     67s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:03     67s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.031, REAL:0.034, MEM:2798.6M, EPOCH TIME: 1760041803.925213
[10/09 16:30:03     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:208).
[10/09 16:30:03     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:03     67s] Include MVT Delays for Hold Opt
[10/09 16:30:03     67s] 
[10/09 16:30:03     67s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:30:03     67s] Deleting Lib Analyzer.
[10/09 16:30:03     67s] 
[10/09 16:30:03     67s] TimeStamp Deleting Cell Server End ...
[10/09 16:30:03     67s] Multi-VT timing optimization disabled based on library information.
[10/09 16:30:03     67s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/09 16:30:03     67s] 
[10/09 16:30:03     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:30:03     67s] Summary for sequential cells identification: 
[10/09 16:30:03     67s]   Identified SBFF number: 16
[10/09 16:30:03     67s]   Identified MBFF number: 0
[10/09 16:30:03     67s]   Identified SB Latch number: 2
[10/09 16:30:03     67s]   Identified MB Latch number: 0
[10/09 16:30:03     67s]   Not identified SBFF number: 0
[10/09 16:30:03     67s]   Not identified MBFF number: 0
[10/09 16:30:03     67s]   Not identified SB Latch number: 0
[10/09 16:30:03     67s]   Not identified MB Latch number: 0
[10/09 16:30:03     67s]   Number of sequential cells which are not FFs: 1
[10/09 16:30:03     67s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:03     67s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:03     67s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:03     67s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:03     67s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:03     67s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:03     67s] TLC MultiMap info (StdDelay):
[10/09 16:30:03     67s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:30:03     67s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:30:03     67s]  Setting StdDelay to: 37.6ps
[10/09 16:30:03     67s] 
[10/09 16:30:03     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:30:03     67s] 
[10/09 16:30:03     67s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:30:03     67s] 
[10/09 16:30:03     67s] TimeStamp Deleting Cell Server End ...
[10/09 16:30:03     67s] **INFO: Using Advanced Metric Collection system.
[10/09 16:30:04     68s] *** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:02.0/0:00:29.0 (0.1), totSession cpu/real = 0:01:09.0/0:01:38.5 (0.7), mem = 2799.3M
[10/09 16:30:04     68s] 
[10/09 16:30:04     68s] =============================================================================================
[10/09 16:30:04     68s]  Step TAT Report : InitOpt #1 / opt_design #1                                   25.11-s102_1
[10/09 16:30:04     68s] =============================================================================================
[10/09 16:30:04     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/09 16:30:04     68s] ---------------------------------------------------------------------------------------------
[10/09 16:30:04     68s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[10/09 16:30:04     68s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.0
[10/09 16:30:04     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[10/09 16:30:04     68s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[10/09 16:30:04     68s] [ ChannelGraphInit       ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[10/09 16:30:04     68s] [ MetricInit             ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[10/09 16:30:04     68s] [ CheckPlace             ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/09 16:30:04     68s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[10/09 16:30:04     68s] [ MISC                   ]          0:00:27.8  (  96.1 % )     0:00:27.8 /  0:00:00.8    0.0
[10/09 16:30:04     68s] ---------------------------------------------------------------------------------------------
[10/09 16:30:04     68s]  InitOpt #1 TOTAL                   0:00:29.0  ( 100.0 % )     0:00:29.0 /  0:00:02.0    0.1
[10/09 16:30:04     68s] ---------------------------------------------------------------------------------------------
[10/09 16:30:04     68s] ** INFO : this run is activating 'postRoute' automaton
[10/09 16:30:04     68s] **INFO: flowCheckPoint #1 InitialSummary
[10/09 16:30:04     68s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[10/09 16:30:04     68s] ### Net info: total nets: 1589
[10/09 16:30:04     68s] ### Net info: dirty nets: 0
[10/09 16:30:04     68s] ### Net info: marked as disconnected nets: 0
[10/09 16:30:04     68s] ### Net info: fully routed nets: 1237
[10/09 16:30:04     68s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:30:04     68s] ### Net info: unrouted nets: 0
[10/09 16:30:04     68s] ### Net info: re-extraction nets: 0
[10/09 16:30:04     68s] ### Net info: ignored nets: 0
[10/09 16:30:04     68s] ### Net info: skip routing nets: 0
[10/09 16:30:04     68s] ### import design signature (2): route=1399432903 fixed_route=1399432903 flt_obj=0 vio=1779865697 swire=282492057 shield_wire=1 net_attr=1572081351 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=2092179873 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1994657162 sns=1994657162 ppa_info=153838213
[10/09 16:30:04     68s] #Extract in post route mode
[10/09 16:30:04     68s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[10/09 16:30:04     68s] ### init rcell_view design signature (3): route=1399432903 flt_obj=0 net_attr=1572081351 dirty_area=0 del_dirty_area=0
[10/09 16:30:04     68s] #Fast data preparation for tQuantus.
[10/09 16:30:04     68s] #Start routing data preparation on Thu Oct  9 16:30:04 2025
[10/09 16:30:04     68s] #
[10/09 16:30:04     68s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[10/09 16:30:04     68s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:30:04     68s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:30:04     68s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:30:04     68s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:30:04     68s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:30:04     68s] #Regenerating Ggrids automatically.
[10/09 16:30:04     68s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:30:04     68s] #Using automatically generated G-grids.
[10/09 16:30:04     68s] #Done routing data preparation.
[10/09 16:30:04     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2814.57 (MB), peak = 2814.57 (MB)
[10/09 16:30:04     68s] #Start routing data preparation on Thu Oct  9 16:30:04 2025
[10/09 16:30:04     68s] #
[10/09 16:30:04     68s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:30:04     68s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:30:04     68s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:30:04     68s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:30:04     68s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:30:04     68s] #Regenerating Ggrids automatically.
[10/09 16:30:04     68s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:30:04     68s] #Using automatically generated G-grids.
[10/09 16:30:04     68s] #Done routing data preparation.
[10/09 16:30:04     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2830.22 (MB), peak = 2830.22 (MB)
[10/09 16:30:04     68s] #
[10/09 16:30:04     68s] #Start tQuantus RC extraction...
[10/09 16:30:04     68s] #Start building rc corner(s)...
[10/09 16:30:04     68s] #Number of RC Corner = 1
[10/09 16:30:04     68s] #Corner Nominal_25C /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
[10/09 16:30:04     68s] #(i=5, n=5 1000)
[10/09 16:30:04     68s] #metal1 -> met1 (1)
[10/09 16:30:04     68s] #metal2 -> met2 (2)
[10/09 16:30:04     68s] #metal3 -> met3 (3)
[10/09 16:30:04     68s] #metal4 -> met4 (4)
[10/09 16:30:04     68s] #metal5 -> met5 (5)
[10/09 16:30:04     68s] #SADV-On
[10/09 16:30:04     68s] # Corner(s) : 
[10/09 16:30:04     68s] #Nominal_25C [25.00]
[10/09 16:30:04     68s] # Corner id: 0
[10/09 16:30:04     68s] # Layout Scale: 1.000000
[10/09 16:30:04     68s] # Has Metal Fill model: yes
[10/09 16:30:04     68s] # Temperature was set
[10/09 16:30:04     68s] # Temperature : 25.000000
[10/09 16:30:04     68s] # Ref. Temp   : 25.000000
[10/09 16:30:04     68s] #SADV-Off
[10/09 16:30:04     68s] #
[10/09 16:30:04     68s] #layer[5] tech width 1600 != ict width 800.0
[10/09 16:30:04     68s] #
[10/09 16:30:04     68s] #layer[5] tech spc 1600 != ict spc 800.0
[10/09 16:30:04     68s] #total pattern=35 [5, 90]
[10/09 16:30:04     68s] #Reading previously stored rc_model file ( /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/misc/rc_model.bin ) ...
[10/09 16:30:04     68s] #found CAPMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile
[10/09 16:30:04     68s] #found RESMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 
[10/09 16:30:04     68s] #CCE Version read = IQuantus/TQuantus 24.1.0-s290
[10/09 16:30:04     68s] #number model r/c [1,1] [5,90] read
[10/09 16:30:04     68s] #0 rcmodel(s) requires rebuild
[10/09 16:30:04     68s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2837.53 (MB), peak = 2840.20 (MB)
[10/09 16:30:04     68s] #Finish check_net_pin_list step Enter extract
[10/09 16:30:04     68s] #Start init net ripin tree building
[10/09 16:30:04     68s] #Finish init net ripin tree building
[10/09 16:30:04     68s] #Cpu time = 00:00:00
[10/09 16:30:04     68s] #Elapsed time = 00:00:00
[10/09 16:30:04     68s] #Increased memory = 0.00 (MB)
[10/09 16:30:04     68s] #Total memory = 2837.53 (MB)
[10/09 16:30:04     68s] #Peak memory = 2840.20 (MB)
[10/09 16:30:04     68s] #begin processing metal fill model file
[10/09 16:30:04     68s] #end processing metal fill model file
[10/09 16:30:04     68s] #Length limit = 200 pitches
[10/09 16:30:04     68s] #opt mode = 2
[10/09 16:30:04     68s] #Finish check_net_pin_list step Fix net pin list
[10/09 16:30:04     68s] #Start generate extraction boxes.
[10/09 16:30:04     68s] #
[10/09 16:30:04     68s] #Extract using 30 x 30 Hboxes
[10/09 16:30:04     68s] #5x6 initial hboxes
[10/09 16:30:04     68s] #Use area based hbox pruning.
[10/09 16:30:04     68s] #0/0 hboxes pruned.
[10/09 16:30:04     68s] #Complete generating extraction boxes.
[10/09 16:30:04     68s] #Extract 20 hboxes with single thread on machine with  Xeon 2.77GHz 56320KB Cache 88CPU...
[10/09 16:30:04     68s] #Process 0 special clock nets for rc extraction
[10/09 16:30:04     68s] #Total 1237 nets were built. 563 nodes added to break long wires. 0 net(s) have incomplete routes.
[10/09 16:30:04     68s] #Start inst blockage merging.
[10/09 16:30:10     74s] #Run Statistics for Extraction:
[10/09 16:30:10     74s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[10/09 16:30:10     74s] #   Increased memory =    66.02 (MB), total memory =  2903.55 (MB), peak memory =  2903.80 (MB)
[10/09 16:30:10     74s] #Register nets and terms for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d
[10/09 16:30:10     74s] #Finish registering nets and terms for rcdb.
[10/09 16:30:10     74s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2858.46 (MB), peak = 2903.80 (MB)
[10/09 16:30:10     74s] #RC Statistics: 7216 Res, 5084 Ground Cap, 3143 XCap (Edge to Edge)
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED223 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED231 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED232 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED230 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED220 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED221 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED222 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED219 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED226 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED217 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED228 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED229 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED216 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED218 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED227 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED225 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED224 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED299 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED292 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (NREX-102) Net UNCONNECTED293 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:30:10     74s] #WARNING (EMS-27) Message (NREX-102) has exceeded the current message display limit of 20.
[10/09 16:30:10     74s] #To increase the message display limit, refer to the product command reference manual.
[10/09 16:30:10     74s] #RC V/H edge ratio: 0.74, Avg V/H Edge Length: 19275.44 (4554), Avg L-Edge Length: 15060.04 (2097)
[10/09 16:30:10     74s] #Nets and terms are pre-registered for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d.
[10/09 16:30:10     74s] #Start writing RC data.
[10/09 16:30:10     74s] #Finish writing RC data
[10/09 16:30:10     74s] #Finish writing rcdb with 8521 nodes, 7284 edges, and 8126 xcaps
[10/09 16:30:10     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2853.63 (MB), peak = 2903.80 (MB)
[10/09 16:30:10     74s] Restoring parasitic data from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d' ...
[10/09 16:30:10     74s] Opening parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d' for reading (mem: 2853.633M)
[10/09 16:30:10     74s] Reading RCDB with compressed RC data.
[10/09 16:30:10     74s] Opening parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d' for content verification (mem: 2853.633M)
[10/09 16:30:10     74s] Closing parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d': 0 access done (mem: 2853.820M)
[10/09 16:30:10     74s] Closing parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d': 0 access done (mem: 2853.820M)
[10/09 16:30:10     74s] Reading RCDB with compressed RC data.
[10/09 16:30:10     74s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2853.883M)
[10/09 16:30:10     74s] Following multi-corner parasitics specified:
[10/09 16:30:10     74s] Opening parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d' for reading (mem: 2854.359M)
[10/09 16:30:10     74s] 	/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d (rcdb)
[10/09 16:30:10     74s] Reading RCDB with compressed RC data.
[10/09 16:30:10     74s] 		Cell top_lvl has rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d specified
[10/09 16:30:10     74s] Cell top_lvl, hinst 
[10/09 16:30:10     74s] processing rcdb (/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d) for hinst (top) of cell (top_lvl);
[10/09 16:30:10     74s] Closing parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964yknumc.rcdb.d': 0 access done (mem: 2854.828M)
[10/09 16:30:10     74s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2854.617M)
[10/09 16:30:10     74s] Opening parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/top_lvl_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_mWfeAX.rcdb.d/top_lvl.rcdb.d' for reading (mem: 2854.617M)
[10/09 16:30:10     74s] Reading RCDB with compressed RC data.
[10/09 16:30:10     74s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2856.234M)
[10/09 16:30:10     74s] Closing parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/top_lvl_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_mWfeAX.rcdb.d/top_lvl.rcdb.d': 0 access done (mem: 2856.242M)
[10/09 16:30:10     74s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 2856.242M)
[10/09 16:30:10     74s] #
[10/09 16:30:10     74s] #Restore RCDB.
[10/09 16:30:10     74s] #
[10/09 16:30:10     74s] #Complete tQuantus RC extraction.
[10/09 16:30:10     74s] #Cpu time = 00:00:06
[10/09 16:30:10     74s] #Elapsed time = 00:00:06
[10/09 16:30:10     74s] #Increased memory = 25.76 (MB)
[10/09 16:30:10     74s] #Total memory = 2855.98 (MB)
[10/09 16:30:10     74s] #Peak memory = 2903.80 (MB)
[10/09 16:30:10     74s] #
[10/09 16:30:10     74s] #563 inserted nodes are removed
[10/09 16:30:10     74s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[10/09 16:30:10     74s] ### export design design signature (4): route=874744820 fixed_route=874744820 flt_obj=0 vio=1779865697 swire=282492057 shield_wire=1 net_attr=2142642907 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=2092179873 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1994657162 sns=1994657162 ppa_info=153838213
[10/09 16:30:11     74s] #Start Design Signature (0)
[10/09 16:30:11     74s] #Finish Inst Signature in MT(63185742)
[10/09 16:30:11     74s] #Finish Net Signature in MT(91589531)
[10/09 16:30:11     74s] #Finish SNet Signature in MT (141188610)
[10/09 16:30:11     74s] #Run time and memory report for RC extraction:
[10/09 16:30:11     74s] #RC extraction running on  Xeon 2.80GHz 56320KB Cache 88CPU.
[10/09 16:30:11     74s] #Run Statistics for snet signature:
[10/09 16:30:11     74s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:30:11     74s] #   Increased memory =     0.00 (MB), total memory =  2849.02 (MB), peak memory =  2903.80 (MB)
[10/09 16:30:11     74s] #Run Statistics for Net Final Signature:
[10/09 16:30:11     74s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:30:11     74s] #   Increased memory =     0.00 (MB), total memory =  2849.02 (MB), peak memory =  2903.80 (MB)
[10/09 16:30:11     74s] #Run Statistics for Net launch:
[10/09 16:30:11     74s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:30:11     74s] #   Increased memory =     0.00 (MB), total memory =  2849.02 (MB), peak memory =  2903.80 (MB)
[10/09 16:30:11     74s] #Run Statistics for Net init_dbsNet_slist:
[10/09 16:30:11     74s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:30:11     74s] #   Increased memory =     0.00 (MB), total memory =  2849.02 (MB), peak memory =  2903.80 (MB)
[10/09 16:30:11     74s] #Run Statistics for net signature:
[10/09 16:30:11     74s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:30:11     74s] #   Increased memory =     0.00 (MB), total memory =  2849.02 (MB), peak memory =  2903.80 (MB)
[10/09 16:30:11     74s] #Run Statistics for inst signature:
[10/09 16:30:11     74s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:30:11     74s] #   Increased memory =    -0.01 (MB), total memory =  2849.02 (MB), peak memory =  2903.80 (MB)
[10/09 16:30:11     74s] Opening parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/top_lvl_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_mWfeAX.rcdb.d/top_lvl.rcdb.d' for reading (mem: 2849.172M)
[10/09 16:30:11     74s] Reading RCDB with compressed RC data.
[10/09 16:30:11     74s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2849.5M)
[10/09 16:30:11     74s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2849.8M, EPOCH TIME: 1760041811.034699
[10/09 16:30:11     74s] Deleted 730 physical insts (cell FILL1 / prefix -).
[10/09 16:30:11     74s] Suspended 743 physical insts (cell FILL2 / prefix -).
[10/09 16:30:11     74s] Suspended 709 physical insts (cell FILL4 / prefix -).
[10/09 16:30:11     74s] Suspended 670 physical insts (cell FILL8 / prefix -).
[10/09 16:30:11     74s] Suspended 651 physical insts (cell FILL16 / prefix -).
[10/09 16:30:11     74s] Suspended 559 physical insts (cell FILL32 / prefix -).
[10/09 16:30:11     74s] Suspended 4404 physical insts (cell FILL64 / prefix -).
[10/09 16:30:11     74s] **Info: (IMPSP-2075): Transparent Filler is started (7736)!
[10/09 16:30:11     74s] 
[10/09 16:30:11     74s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2850.4M, EPOCH TIME: 1760041811.051872
[10/09 16:30:11     74s] Memory usage before memory release/compaction is 2850.4
[10/09 16:30:11     74s] Do memory release/compaction at beginning of DPlace-Init.
[10/09 16:30:11     74s] Memory usage at beginning of DPlace-Init is 2850.4M.
[10/09 16:30:11     74s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2850.4M, EPOCH TIME: 1760041811.052109
[10/09 16:30:11     74s] Processing tracks to init pin-track alignment.
[10/09 16:30:11     74s] z: 2, totalTracks: 1
[10/09 16:30:11     74s] z: 4, totalTracks: 1
[10/09 16:30:11     74s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/09 16:30:11     74s] Cell top_lvl LLGs are deleted
[10/09 16:30:11     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:11     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:11     74s] # Building top_lvl llgBox search-tree.
[10/09 16:30:11     74s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2850.5M, EPOCH TIME: 1760041811.079793
[10/09 16:30:11     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:11     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:11     74s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2850.5M, EPOCH TIME: 1760041811.080619
[10/09 16:30:11     74s] Max number of tech site patterns supported in site array is 256.
[10/09 16:30:11     74s] Core basic site is CoreSite
[10/09 16:30:11     74s] After signature check, allow fast init is true, keep pre-filter is true.
[10/09 16:30:11     74s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/09 16:30:11     74s] Fast DP-INIT is on for default
[10/09 16:30:11     74s] Keep-away cache is enable on metals: 1-5
[10/09 16:30:11     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/09 16:30:11     74s] Atter site array init, number of instance map data is 0.
[10/09 16:30:11     74s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.011, REAL:0.012, MEM:2850.5M, EPOCH TIME: 1760041811.092781
[10/09 16:30:11     74s] 
[10/09 16:30:11     74s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:11     74s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:11     74s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.017, REAL:0.019, MEM:2850.9M, EPOCH TIME: 1760041811.098409
[10/09 16:30:11     74s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2850.9M, EPOCH TIME: 1760041811.098502
[10/09 16:30:11     74s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2850.9M, EPOCH TIME: 1760041811.098643
[10/09 16:30:11     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2850.9MB).
[10/09 16:30:11     74s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.044, REAL:0.047, MEM:2850.9M, EPOCH TIME: 1760041811.099421
[10/09 16:30:11     74s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.044, REAL:0.048, MEM:2850.9M, EPOCH TIME: 1760041811.099460
[10/09 16:30:11     74s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:2850.9M, EPOCH TIME: 1760041811.106727
[10/09 16:30:11     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:208).
[10/09 16:30:11     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:11     74s] Cell top_lvl LLGs are deleted
[10/09 16:30:11     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:11     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:11     74s] # Resetting pin-track-align track data.
[10/09 16:30:11     74s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.005, REAL:0.005, MEM:2847.6M, EPOCH TIME: 1760041811.111720
[10/09 16:30:11     74s] Memory usage before memory release/compaction is 2847.6
[10/09 16:30:11     74s] Do memory release/compaction at end of DPlace-Cleanup.
[10/09 16:30:11     74s] Memory usage at end of DPlace-Cleanup is 2847.6M.
[10/09 16:30:11     74s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.074, REAL:0.078, MEM:2847.6M, EPOCH TIME: 1760041811.112261
[10/09 16:30:11     74s] ** INFO: Initializing Glitch Interface
[10/09 16:30:11     74s] ** INFO: Initializing Glitch Cache
[10/09 16:30:11     74s] Effort level <high> specified for reg2reg path_group
[10/09 16:30:11     74s] *** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:15.8/0:01:45.4 (0.7), mem = 2854.1M
[10/09 16:30:11     74s] AAE_INFO: switching set_db delaycal_enable_si from true to false ...
[10/09 16:30:11     74s] AAE_INFO: The setting is changed from true to false in set_db delaycal_enable_si
[10/09 16:30:11     75s] Starting delay calculation for Hold views
[10/09 16:30:11     75s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/09 16:30:11     75s] #################################################################################
[10/09 16:30:11     75s] # Design Stage: PostRoute
[10/09 16:30:11     75s] # Design Name: top_lvl
[10/09 16:30:11     75s] # Design Mode: 130nm
[10/09 16:30:11     75s] # Analysis Mode: MMMC OCV 
[10/09 16:30:11     75s] # Parasitics Mode: SPEF/RCDB 
[10/09 16:30:11     75s] # Signoff Settings: SI Off 
[10/09 16:30:11     75s] #################################################################################
[10/09 16:30:11     75s] Calculate late delays in OCV mode...
[10/09 16:30:11     75s] Calculate early delays in OCV mode...
[10/09 16:30:11     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 2885.4M, InitMEM = 2885.0M)
[10/09 16:30:11     75s] Start delay calculation (fullDC) (1 T). (MEM=2885.45)
[10/09 16:30:11     75s] Start AAE Lib Loading. (MEM=2904.117188)
[10/09 16:30:11     75s] End AAE Lib Loading. (MEM=2907.050781 CPU=0:00:00.0 Real=0:00:00.0)
[10/09 16:30:11     75s] End AAE Lib Interpolated Model. (MEM=2907.050781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:11     87s] Total number of fetched objects 1539
[10/09 16:30:11     87s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:30:12     87s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[10/09 16:30:12     87s] End delay calculation. (MEM=3180.24 CPU=0:00:12.0 REAL=0:00:01.0)
[10/09 16:30:14     89s] End delay calculation (fullDC). (MEM=3156.67 CPU=0:00:13.9 REAL=0:00:03.0)
[10/09 16:30:14     89s] *** CDM Built up (cpu=0:00:13.9  real=0:00:03.0  mem= 3071.1M) ***
[10/09 16:30:14     89s] *** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:03.0 totSessionCpu=0:01:30 mem=3077.1M)
[10/09 16:30:14     89s] Done building cte hold timing graph (HoldAware) cpu=0:00:14.5 real=0:00:03.0 totSessionCpu=0:01:30 mem=3077.1M ***
[10/09 16:30:14     89s] 
[10/09 16:30:14     89s] Creating Lib Analyzer ...
[10/09 16:30:14     89s] 
[10/09 16:30:14     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:30:14     89s] Summary for sequential cells identification: 
[10/09 16:30:14     89s]   Identified SBFF number: 16
[10/09 16:30:14     89s]   Identified MBFF number: 0
[10/09 16:30:14     89s]   Identified SB Latch number: 2
[10/09 16:30:14     89s]   Identified MB Latch number: 0
[10/09 16:30:14     89s]   Not identified SBFF number: 0
[10/09 16:30:14     89s]   Not identified MBFF number: 0
[10/09 16:30:14     89s]   Not identified SB Latch number: 0
[10/09 16:30:14     89s]   Not identified MB Latch number: 0
[10/09 16:30:14     89s]   Number of sequential cells which are not FFs: 1
[10/09 16:30:14     89s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:14     89s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[10/09 16:30:14     89s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[10/09 16:30:14     89s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:14     89s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[10/09 16:30:14     89s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[10/09 16:30:14     89s] TLC MultiMap info (StdDelay):
[10/09 16:30:14     89s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 30.2ps
[10/09 16:30:14     89s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 24.9ps
[10/09 16:30:14     89s]  Setting StdDelay to: 30.2ps
[10/09 16:30:14     89s] 
[10/09 16:30:14     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:30:14     89s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/09 16:30:14     89s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/09 16:30:14     89s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/09 16:30:14     89s] 
[10/09 16:30:14     89s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/09 16:30:14     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=3083.4M
[10/09 16:30:14     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=3083.4M
[10/09 16:30:14     89s] Creating Lib Analyzer, finished. 
[10/09 16:30:14     89s] AAE_INFO: switching set_db delaycal_enable_si from false to true ...
[10/09 16:30:15     89s] AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
[10/09 16:30:15     89s] 
[10/09 16:30:15     89s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:30:15     89s] Deleting Lib Analyzer.
[10/09 16:30:15     89s] 
[10/09 16:30:15     89s] TimeStamp Deleting Cell Server End ...
[10/09 16:30:15     89s] Starting delay calculation for Setup views
[10/09 16:30:15     89s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/09 16:30:15     89s] AAE_INFO: resetNetProps viewIdx 0 
[10/09 16:30:15     89s] Starting SI iteration 1 using Infinite Timing Windows
[10/09 16:30:15     89s] #################################################################################
[10/09 16:30:15     89s] # Design Stage: PostRoute
[10/09 16:30:15     89s] # Design Name: top_lvl
[10/09 16:30:15     89s] # Design Mode: 130nm
[10/09 16:30:15     89s] # Analysis Mode: MMMC OCV 
[10/09 16:30:15     89s] # Parasitics Mode: SPEF/RCDB 
[10/09 16:30:15     89s] # Signoff Settings: SI On 
[10/09 16:30:15     89s] #################################################################################
[10/09 16:30:15     89s] Setting infinite Tws ...
[10/09 16:30:15     89s] AAE_INFO: 1 threads acquired from CTE.
[10/09 16:30:15     90s] First Iteration Infinite Tw... 
[10/09 16:30:15     90s] Calculate early delays in OCV mode...
[10/09 16:30:15     90s] Calculate late delays in OCV mode...
[10/09 16:30:15     90s] Topological Sorting (REAL = 0:00:00.0, MEM = 3105.5M, InitMEM = 3104.8M)
[10/09 16:30:15     90s] Start delay calculation (fullDC) (1 T). (MEM=3105.48)
[10/09 16:30:15     90s] End AAE Lib Interpolated Model. (MEM=3115.957031 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:16     90s] Total number of fetched objects 1539
[10/09 16:30:16     90s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:30:16     90s] AAE_INFO-618: Total number of nets in the design is 1589,  100.0 percent of the nets selected for SI analysis
[10/09 16:30:16     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:16     90s] End delay calculation. (MEM=3128.02 CPU=0:00:00.7 REAL=0:00:01.0)
[10/09 16:30:16     90s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 3127.9M) ***
[10/09 16:30:16     90s] End delay calculation (fullDC). (MEM=3128.02 CPU=0:00:00.7 REAL=0:00:01.0)
[10/09 16:30:16     90s] Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/.AAE_F47iUu/.AAE_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964/waveform.data...
[10/09 16:30:16     90s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3128.2M)
[10/09 16:30:16     90s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/09 16:30:16     90s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3128.2M)
[10/09 16:30:16     90s] 
[10/09 16:30:16     90s] Executing IPO callback for view pruning ..
[10/09 16:30:16     91s] Starting SI iteration 2
[10/09 16:30:16     91s] Calculate early delays in OCV mode...
[10/09 16:30:16     91s] Calculate late delays in OCV mode...
[10/09 16:30:16     91s] Start delay calculation (fullDC) (1 T). (MEM=3086.46)
[10/09 16:30:16     91s] End AAE Lib Interpolated Model. (MEM=3086.460938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:16     91s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 32. 
[10/09 16:30:16     91s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1539. 
[10/09 16:30:16     91s] Total number of fetched objects 1539
[10/09 16:30:16     91s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:30:16     91s] AAE_INFO-618: Total number of nets in the design is 1589,  17.1 percent of the nets selected for SI analysis
[10/09 16:30:16     91s] End delay calculation. (MEM=3095.85 CPU=0:00:00.3 REAL=0:00:00.0)
[10/09 16:30:16     91s] End delay calculation (fullDC). (MEM=3095.85 CPU=0:00:00.3 REAL=0:00:00.0)
[10/09 16:30:16     91s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3080.2M) ***
[10/09 16:30:17     91s] 
[10/09 16:30:17     91s] Creating Lib Analyzer ...
[10/09 16:30:17     91s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/09 16:30:17     91s] 
[10/09 16:30:17     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:30:17     91s] Summary for sequential cells identification: 
[10/09 16:30:17     91s]   Identified SBFF number: 16
[10/09 16:30:17     91s]   Identified MBFF number: 0
[10/09 16:30:17     91s]   Identified SB Latch number: 2
[10/09 16:30:17     91s]   Identified MB Latch number: 0
[10/09 16:30:17     91s]   Not identified SBFF number: 0
[10/09 16:30:17     91s]   Not identified MBFF number: 0
[10/09 16:30:17     91s]   Not identified SB Latch number: 0
[10/09 16:30:17     91s]   Not identified MB Latch number: 0
[10/09 16:30:17     91s]   Number of sequential cells which are not FFs: 1
[10/09 16:30:17     91s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:17     91s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:17     91s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:17     91s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:17     91s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:17     91s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:17     91s] TLC MultiMap info (StdDelay):
[10/09 16:30:17     91s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:30:17     91s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:30:17     91s]  Setting StdDelay to: 37.6ps
[10/09 16:30:17     91s] 
[10/09 16:30:17     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:30:17     91s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/09 16:30:17     91s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/09 16:30:17     91s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/09 16:30:17     91s] 
[10/09 16:30:17     91s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/09 16:30:17     91s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=3086.1M
[10/09 16:30:17     91s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=3086.1M
[10/09 16:30:17     91s] Creating Lib Analyzer, finished. 
[10/09 16:30:17     92s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:01:33 mem=3089.3M)
[10/09 16:30:17     92s] End AAE Lib Interpolated Model. (MEM=3091.937500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:17     92s] Cell top_lvl LLGs are deleted
[10/09 16:30:17     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:17     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:17     92s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3092.6M, EPOCH TIME: 1760041817.584471
[10/09 16:30:17     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:17     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:17     92s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3092.6M, EPOCH TIME: 1760041817.585059
[10/09 16:30:17     92s] Max number of tech site patterns supported in site array is 256.
[10/09 16:30:17     92s] Core basic site is CoreSite
[10/09 16:30:17     92s] After signature check, allow fast init is true, keep pre-filter is true.
[10/09 16:30:17     92s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/09 16:30:17     92s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/09 16:30:17     92s] SiteArray: use 3,457,024 bytes
[10/09 16:30:17     92s] SiteArray: current memory after site array memory allocation 3095.8M
[10/09 16:30:17     92s] SiteArray: FP blocked sites are writable
[10/09 16:30:17     92s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3095.9M, EPOCH TIME: 1760041817.598180
[10/09 16:30:17     92s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[10/09 16:30:17     92s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.008, MEM:3095.9M, EPOCH TIME: 1760041817.606542
[10/09 16:30:17     92s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[10/09 16:30:17     92s] Atter site array init, number of instance map data is 0.
[10/09 16:30:17     92s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.023, REAL:0.024, MEM:3095.9M, EPOCH TIME: 1760041817.608671
[10/09 16:30:17     92s] 
[10/09 16:30:17     92s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:17     92s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:17     92s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.028, REAL:0.029, MEM:3096.0M, EPOCH TIME: 1760041817.613938
[10/09 16:30:17     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:208).
[10/09 16:30:17     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:17     92s] ** INFO: Initializing Glitch Interface
[10/09 16:30:17     92s] 
[10/09 16:30:17     92s] OptSummary:
[10/09 16:30:17     92s] 
[10/09 16:30:17     92s] ------------------------------------------------------------------
[10/09 16:30:17     92s]      Initial SI Timing Summary
[10/09 16:30:17     92s] ------------------------------------------------------------------
[10/09 16:30:17     92s] 
[10/09 16:30:17     92s] Setup views included:
[10/09 16:30:17     92s] 
[10/09 16:30:17     92s]  tt_v1.8_25C_Nominal_25_func 
[10/09 16:30:17     92s] 
[10/09 16:30:17     92s] +--------------------+---------+---------+---------+
[10/09 16:30:17     92s] |     Setup mode     |   all   | reg2reg | default |
[10/09 16:30:17     92s] +--------------------+---------+---------+---------+
[10/09 16:30:17     92s] |           WNS (ns):|  0.035  |  0.035  |  0.044  |
[10/09 16:30:17     92s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/09 16:30:17     92s] |    Violating Paths:|    0    |    0    |    0    |
[10/09 16:30:17     92s] |          All Paths:|   120   |   117   |   103   |
[10/09 16:30:17     92s] +--------------------+---------+---------+---------+
[10/09 16:30:17     92s] 
[10/09 16:30:17     92s] +----------------+-------------------------------+------------------+
[10/09 16:30:17     92s] |                |              Real             |       Total      |
[10/09 16:30:17     92s] |    DRVs        +------------------+------------+------------------|
[10/09 16:30:17     92s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/09 16:30:17     92s] +----------------+------------------+------------+------------------+
[10/09 16:30:17     92s] |   max_cap      |     34 (34)      |   -0.279   |     34 (34)      |
[10/09 16:30:17     92s] |   max_tran     |     15 (18)      |   -1.217   |     15 (18)      |
[10/09 16:30:17     92s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:30:17     92s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:30:17     92s] +----------------+------------------+------------+------------------+
[10/09 16:30:17     92s] 
[10/09 16:30:17     92s] Density: 2.866%
[10/09 16:30:17     92s] ------------------------------------------------------------------
[10/09 16:30:17     92s] *** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:17.4/0:00:06.5 (2.7), totSession cpu/real = 0:01:33.2/0:01:52.0 (0.8), mem = 3098.7M
[10/09 16:30:17     92s] 
[10/09 16:30:17     92s] =============================================================================================
[10/09 16:30:17     92s]  Step TAT Report : BuildHoldData #1 / opt_design #1                             25.11-s102_1
[10/09 16:30:17     92s] =============================================================================================
[10/09 16:30:17     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/09 16:30:17     92s] ---------------------------------------------------------------------------------------------
[10/09 16:30:17     92s] [ ViewPruning            ]      7   0:00:00.3  (   4.2 % )     0:00:00.4 /  0:00:00.4    1.0
[10/09 16:30:17     92s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[10/09 16:30:17     92s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[10/09 16:30:17     92s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:17     92s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:17     92s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/09 16:30:17     92s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    0.9
[10/09 16:30:17     92s] [ UpdateTimingGraph      ]      3   0:00:01.2  (  18.0 % )     0:00:05.7 /  0:00:16.6    2.9
[10/09 16:30:17     92s] [ FullDelayCalc          ]      3   0:00:04.0  (  60.8 % )     0:00:04.0 /  0:00:15.0    3.8
[10/09 16:30:17     92s] [ TimingUpdate           ]      4   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[10/09 16:30:17     92s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[10/09 16:30:17     92s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[10/09 16:30:17     92s] [ MISC                   ]          0:00:00.4  (   6.4 % )     0:00:00.4 /  0:00:00.4    1.0
[10/09 16:30:17     92s] ---------------------------------------------------------------------------------------------
[10/09 16:30:17     92s]  BuildHoldData #1 TOTAL             0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:17.4    2.7
[10/09 16:30:17     92s] ---------------------------------------------------------------------------------------------
[10/09 16:30:17     92s] **opt_design ... cpu = 0:00:26, real = 0:00:42, mem = 3093.9M, totSessionCpu=0:01:33 **
[10/09 16:30:17     92s] Begin: Collecting metrics
[10/09 16:30:17     92s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.035 | 0.035 |   0 |        2.87 | 0:00:06  |        3094 |   15 |  34 |
 ----------------------------------------------------------------------------------------------- 
[10/09 16:30:17     92s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3333.8M, current mem=3093.9M)

[10/09 16:30:17     92s] End: Collecting metrics
[10/09 16:30:17     92s] OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
[10/09 16:30:17     92s] OPTC: view 50.0:65.0 [ 0.0500 ]
[10/09 16:30:17     92s] Setting latch borrow mode to budget during optimization.
[10/09 16:30:18     92s] Info: Done creating the CCOpt slew target map.
[10/09 16:30:18     92s] **INFO: flowCheckPoint #2 OptimizationPass1
[10/09 16:30:18     92s] Glitch fixing enabled
[10/09 16:30:18     92s] *** ClockDrv #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:33.8/0:01:52.6 (0.8), mem = 3095.2M
[10/09 16:30:18     92s] Running CCOpt-PRO on entire clock network
[10/09 16:30:18     92s] Leaving CCOpt scope - Initializing power interface...
[10/09 16:30:18     92s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:18     92s] Net route status summary:
[10/09 16:30:18     92s]   Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[10/09 16:30:18     92s]   Non-clock:  1582 (unrouted=352, trialRouted=0, noStatus=0, routed=1230, fixed=0, [crossesIlmBoundary=0, tooFewTerms=352, (crossesIlmBoundary AND tooFewTerms=0)])
[10/09 16:30:18     92s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[10/09 16:30:18     92s] Clock tree cells fixed by user: 0 out of 6 (0%)
[10/09 16:30:18     92s] PRO...
[10/09 16:30:18     92s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[10/09 16:30:18     92s] Initializing clock structures...
[10/09 16:30:18     92s]   Creating own balancer
[10/09 16:30:18     92s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[10/09 16:30:18     92s]   Removing CTS place status from clock tree and sinks.
[10/09 16:30:18     92s]   Removed CTS place status from 6 clock cells (out of 8 ) and 0 clock sinks (out of 0 ).
[10/09 16:30:18     92s]   Initializing legalizer
[10/09 16:30:18     92s] Memory usage before memory release/compaction is 3095.5
[10/09 16:30:18     92s] Do memory release/compaction at beginning of DPlace-Init.
[10/09 16:30:18     92s]   Using cell based legalization.
[10/09 16:30:18     92s]   Initializing placement interface...
[10/09 16:30:18     92s]     Use check_library -place or consult logv if problems occur.
[10/09 16:30:18     92s]     Leaving CCOpt scope - Initializing placement interface...
[10/09 16:30:18     92s] Memory usage at beginning of DPlace-Init is 3095.5M.
[10/09 16:30:18     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:3095.5M, EPOCH TIME: 1760041818.324661
[10/09 16:30:18     92s] Processing tracks to init pin-track alignment.
[10/09 16:30:18     92s] z: 2, totalTracks: 1
[10/09 16:30:18     92s] z: 4, totalTracks: 1
[10/09 16:30:18     92s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/09 16:30:18     92s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3096.0M, EPOCH TIME: 1760041818.351014
[10/09 16:30:18     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:18     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:18     92s] 
[10/09 16:30:18     92s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:18     92s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:18     92s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.013, MEM:3096.0M, EPOCH TIME: 1760041818.364038
[10/09 16:30:18     92s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3096.0M, EPOCH TIME: 1760041818.364174
[10/09 16:30:18     92s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3096.0M, EPOCH TIME: 1760041818.364310
[10/09 16:30:18     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3096.0MB).
[10/09 16:30:18     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.047, REAL:0.049, MEM:3096.0M, EPOCH TIME: 1760041818.373331
[10/09 16:30:18     92s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3096.0M, EPOCH TIME: 1760041818.373585
[10/09 16:30:18     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:202).
[10/09 16:30:18     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:18     92s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:18     92s]   Initializing placement interface done.
[10/09 16:30:18     92s]   Leaving CCOpt scope - Cleaning up placement interface...
[10/09 16:30:18     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:18     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:18     92s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:3096.0M, EPOCH TIME: 1760041818.378330
[10/09 16:30:18     92s] Memory usage before memory release/compaction is 3096.0
[10/09 16:30:18     92s] Do memory release/compaction at end of DPlace-Cleanup.
[10/09 16:30:18     92s] Memory usage at end of DPlace-Cleanup is 3096.0M.
[10/09 16:30:18     92s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:18     92s]   PSR: n = 1105 unplaced = 0 placed = 1103 soft_fixed = 0 fixed = 2 covered = 0 unknown = 0
[10/09 16:30:18     92s]   CTS PSR unset = 1105 soft_fixed = 0 fixed = 0 unknown = 0
[10/09 16:30:18     92s]   Leaving CCOpt scope - Initializing placement interface...
[10/09 16:30:18     92s] Memory usage before memory release/compaction is 3096.0
[10/09 16:30:18     92s] Do memory release/compaction at beginning of DPlace-Init.
[10/09 16:30:18     92s] Memory usage at beginning of DPlace-Init is 3096.0M.
[10/09 16:30:18     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:3096.0M, EPOCH TIME: 1760041818.392714
[10/09 16:30:18     92s] Processing tracks to init pin-track alignment.
[10/09 16:30:18     92s] z: 2, totalTracks: 1
[10/09 16:30:18     92s] z: 4, totalTracks: 1
[10/09 16:30:18     92s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/09 16:30:18     92s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3096.0M, EPOCH TIME: 1760041818.418265
[10/09 16:30:18     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:18     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:18     92s] 
[10/09 16:30:18     92s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:18     92s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:18     92s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.012, MEM:3096.0M, EPOCH TIME: 1760041818.429802
[10/09 16:30:18     92s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3096.0M, EPOCH TIME: 1760041818.429907
[10/09 16:30:18     92s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3096.0M, EPOCH TIME: 1760041818.430043
[10/09 16:30:18     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3096.0MB).
[10/09 16:30:18     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.038, MEM:3096.0M, EPOCH TIME: 1760041818.430800
[10/09 16:30:18     92s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:18     92s] Set min layer with design mode ( 1 )
[10/09 16:30:18     92s] Set max layer with design mode ( 5 )
[10/09 16:30:18     92s] [PSP]    Load db... (mem=-1.8M)
[10/09 16:30:18     92s] [PSP]    Read data from FE... (mem=-1.8M)
[10/09 16:30:18     92s] (I)      Number of ignored instance 0
[10/09 16:30:18     92s] (I)      Number of inbound cells 0
[10/09 16:30:18     92s] (I)      Number of opened ILM blockages 0
[10/09 16:30:18     92s] (I)      Number of instances temporarily fixed by detailed placement 88
[10/09 16:30:18     92s] (I)      numMoveCells=1017, numMacros=2  numNoFlopBlockages=0  numPads=38  numMultiRowHeightInsts=0
[10/09 16:30:18     92s] (I)      cell height: 4140, count: 1103
[10/09 16:30:18     92s] [PSP]    Done Read data from FE (cpu=0.002s, mem=-1.8M)
[10/09 16:30:18     92s] 
[10/09 16:30:18     92s] [PSP]    Done Load db (cpu=0.002s, mem=-1.8M)
[10/09 16:30:18     92s] 
[10/09 16:30:18     92s] (I)      Constructing bin map
[10/09 16:30:18     92s] (I)      Initialize bin information with width=41400 height=41400
[10/09 16:30:18     92s] [PSP]    Constructing placeable region... (mem=-1.8M)
[10/09 16:30:18     92s] (I)      Done constructing bin map
[10/09 16:30:18     92s] [PSP]    Compute region effective width... (mem=-1.8M)
[10/09 16:30:18     92s]   Legalizer reserving space for clock trees
[10/09 16:30:18     92s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=-1.8M)
[10/09 16:30:18     92s] 
[10/09 16:30:18     92s] [PSP]    Done Constructing placeable region (cpu=0.001s, mem=-1.8M)
[10/09 16:30:18     92s] 
[10/09 16:30:18     92s]   SIAware is enabled.
[10/09 16:30:18     92s] End AAE Lib Interpolated Model. (MEM=3097.265625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:18     92s]   Reconstructing clock tree datastructures, skew aware...
[10/09 16:30:18     92s]     Validating CTS configuration...
[10/09 16:30:18     92s]     Checking module port directions...
[10/09 16:30:18     92s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:18     92s]     Non-default attributes:
[10/09 16:30:18     92s]       Public non-default attributes:
[10/09 16:30:18     92s]         cts_adjacent_rows_legal: true (default: false)
[10/09 16:30:18     92s]         cts_buffer_cells is set for at least one object
[10/09 16:30:18     92s]         cts_cell_density is set for at least one object
[10/09 16:30:18     92s]         cts_cell_halo_rows: 0 (default: 1)
[10/09 16:30:18     92s]         cts_cell_halo_sites: 0 (default: 4)
[10/09 16:30:18     92s]         cts_clock_gating_cells is set for at least one object
[10/09 16:30:18     92s]         cts_inverter_cells is set for at least one object
[10/09 16:30:18     92s]         cts_logic_cells is set for at least one object
[10/09 16:30:18     92s]         cts_primary_delay_corner: tt_v1.8_25C_Nominal_25 (default: )
[10/09 16:30:18     92s]         cts_skew_group_target_insertion_delay is set for at least one object
[10/09 16:30:18     92s]         cts_target_max_transition_time is set for at least one object
[10/09 16:30:18     92s]         cts_target_max_transition_time_sdc is set for at least one object
[10/09 16:30:18     92s]         cts_target_skew is set for at least one object
[10/09 16:30:18     92s]       Private non-default attributes:
[10/09 16:30:18     92s]         cts_allow_non_fterm_identical_swaps: false (default: true)
[10/09 16:30:18     92s]         cts_clock_nets_detailed_routed: true (default: false)
[10/09 16:30:18     92s]         cts_force_design_routing_status: 1 (default: auto)
[10/09 16:30:18     92s]         cts_last_virtual_delay_scaling_factor is set for at least one object
[10/09 16:30:18     92s]         cts_post_route_enable_post_commit_delay_update: true (default: false)
[10/09 16:30:18     92s]         cts_use_accurate_downstream_capacitance_in_optimization: true (default: false)
[10/09 16:30:18     92s]     Route type trimming info:
[10/09 16:30:18     92s]       No route type modifications were made.
[10/09 16:30:18     93s]     Library trimming buffers in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 3 cells
[10/09 16:30:18     93s]     Original list had 3 cells:
[10/09 16:30:18     93s]     CLKBUFX8 CLKBUFX4 CLKBUFX2 
[10/09 16:30:18     93s]     Library trimming was not able to trim any cells:
[10/09 16:30:18     93s]     CLKBUFX8 CLKBUFX4 CLKBUFX2 
[10/09 16:30:18     93s]     Library trimming inverters in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 4 cells
[10/09 16:30:18     93s]     Original list had 4 cells:
[10/09 16:30:18     93s]     CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
[10/09 16:30:18     93s]     Library trimming was not able to trim any cells:
[10/09 16:30:18     93s]     CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
[10/09 16:30:19     93s] **WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type leaf. CTS will proceed using 0.599ns.
[10/09 16:30:19     93s] **WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type trunk. CTS will proceed using 0.599ns.
[10/09 16:30:19     93s]     Clock tree balancer configuration for clock_tree core_clock:
[10/09 16:30:19     93s]     Non-default attributes:
[10/09 16:30:19     93s]       Public non-default attributes:
[10/09 16:30:19     93s]         cts_cell_density: 1 (default: 0.75)
[10/09 16:30:19     93s]       No private non-default attributes
[10/09 16:30:19     93s]     For power domain auto-default:
[10/09 16:30:19     93s]       Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2
[10/09 16:30:19     93s]       Inverters:   CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1
[10/09 16:30:19     93s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 628509.132um^2
[10/09 16:30:19     93s]     Top Routing info:
[10/09 16:30:19     93s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[10/09 16:30:19     93s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[10/09 16:30:19     93s]     Trunk Routing info:
[10/09 16:30:19     93s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[10/09 16:30:19     93s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/09 16:30:19     93s]     Leaf Routing info:
[10/09 16:30:19     93s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[10/09 16:30:19     93s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/09 16:30:19     93s]     For timing_corner tt_v1.8_25C_Nominal_25:both, late and power domain auto-default:
[10/09 16:30:19     93s]       Slew time target (leaf):    0.600ns
[10/09 16:30:19     93s]       Slew time target (trunk):   0.600ns
[10/09 16:30:19     93s]       Slew time target (top):     100.000ns (Note: no nets are considered top nets in this clock tree)
[10/09 16:30:19     93s]       Buffer unit delay: 0.183ns
[10/09 16:30:19     93s]       Buffer max distance: 2277.858um
[10/09 16:30:19     93s]     Fastest wire driving cells and distances:
[10/09 16:30:19     93s]       Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=2277.858um, saturatedSlew=0.419ns, speed=4723.886um per ns, cellArea=9.197um^2 per 1000um}
[10/09 16:30:19     93s]       Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=1965.116um, saturatedSlew=0.384ns, speed=5150.350um per ns, cellArea=8.722um^2 per 1000um}
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     Logic Sizing Table:
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     ----------------------------------------------------------
[10/09 16:30:19     93s]     Cell    Instance count    Source    Eligible library cells
[10/09 16:30:19     93s]     ----------------------------------------------------------
[10/09 16:30:19     93s]       (empty table)
[10/09 16:30:19     93s]     ----------------------------------------------------------
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     Clock tree balancer configuration for skew_group core_clock/func:
[10/09 16:30:19     93s]      Created from constraint modes: {[func]}
[10/09 16:30:19     93s]       Sources:                     pin clk
[10/09 16:30:19     93s]       Total number of sinks:       90
[10/09 16:30:19     93s]       Delay constrained sinks:     90
[10/09 16:30:19     93s]       Constrains:                  default
[10/09 16:30:19     93s]       Non-leaf sinks:              0
[10/09 16:30:19     93s]       Ignore pins:                 0
[10/09 16:30:19     93s]      Timing corner tt_v1.8_25C_Nominal_25:both.late:
[10/09 16:30:19     93s]       Skew target:                 0.183ns
[10/09 16:30:19     93s]     Primary reporting skew groups are:
[10/09 16:30:19     93s]     skew_group core_clock/func with 90 clock sinks
[10/09 16:30:19     93s]     Found 0/6 (0.000%) clock tree instances with fixed placement status.
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     Constraint summary
[10/09 16:30:19     93s]     ==================
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     Transition constraints are active in the following delay corners:
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     tt_v1.8_25C_Nominal_25:both.late
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     Cap constraints are active in the following delay corners:
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     tt_v1.8_25C_Nominal_25:both.late
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     Transition constraint summary:
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     ----------------------------------------------------------------------------------------------------------
[10/09 16:30:19     93s]     Delay corner                                  Target (ns)    Num pins    Target source       Clock tree(s)
[10/09 16:30:19     93s]     ----------------------------------------------------------------------------------------------------------
[10/09 16:30:19     93s]     tt_v1.8_25C_Nominal_25:both.late (primary)         -            -               -                  -
[10/09 16:30:19     93s]                         -                            0.150          86       liberty explicit    all
[10/09 16:30:19     93s]                         -                            0.500           4       liberty explicit    all
[10/09 16:30:19     93s]                         -                            0.600          12       liberty explicit    all
[10/09 16:30:19     93s]                         -                            0.600           2       tool modified       all
[10/09 16:30:19     93s]     ----------------------------------------------------------------------------------------------------------
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     Capacitance constraint summary:
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     ------------------------------------------------------------------------------------------------------------------
[10/09 16:30:19     93s]     Delay corner                                  Limit (pF)    Num nets    Target source                Clock tree(s)
[10/09 16:30:19     93s]     ------------------------------------------------------------------------------------------------------------------
[10/09 16:30:19     93s]     tt_v1.8_25C_Nominal_25:both.late (primary)        -            -                    -                      -
[10/09 16:30:19     93s]                         -                           0.165          1        library_or_sdc_constraint    all
[10/09 16:30:19     93s]                         -                           0.353          1        library_or_sdc_constraint    all
[10/09 16:30:19     93s]                         -                           0.716          5        library_or_sdc_constraint    all
[10/09 16:30:19     93s]     ------------------------------------------------------------------------------------------------------------------
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     
[10/09 16:30:19     93s]     Clock DAG hash initial state: 1570546d8d8abf1c 3bb63549a22ded2
[10/09 16:30:19     93s]     CTS services accumulated run-time stats initial state:
[10/09 16:30:19     93s]       delay calculator: calls=3321, total_wall_time=0.335s, mean_wall_time=0.101ms
[10/09 16:30:19     93s]       legalizer: calls=6, total_wall_time=0.000s, mean_wall_time=0.032ms
[10/09 16:30:19     93s]       steiner router: calls=3322, total_wall_time=0.041s, mean_wall_time=0.012ms
[10/09 16:30:19     93s]     Clock DAG stats initial state:
[10/09 16:30:19     93s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/09 16:30:19     93s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/09 16:30:19     93s]       misc counts      : r=1, pp=0, mci=0
[10/09 16:30:19     93s]       cell areas       : b=116.168um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=116.168um^2
[10/09 16:30:19     93s]       hp wire lengths  : top=0.000um, trunk=1477.520um, leaf=1273.630um, total=2751.150um
[10/09 16:30:19     93s]     Clock DAG library cell distribution initial state {count}:
[10/09 16:30:19     93s]        Bufs: CLKBUFX8: 5 CLKBUFX4: 1 
[10/09 16:30:19     94s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:30:19     94s] UM:*                                                                   InitialState
[10/09 16:30:19     94s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[10/09 16:30:19     94s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Layer information for route type default_route_type_leaf:
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     --------------------------------------------------------------------
[10/09 16:30:19     94s]     Layer    Preferred    Route    Res.          Cap.          RC
[10/09 16:30:19     94s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/09 16:30:19     94s]     --------------------------------------------------------------------
[10/09 16:30:19     94s]     met1     N            H          0.893         0.177         0.158
[10/09 16:30:19     94s]     met2     N            V          0.893         0.182         0.163
[10/09 16:30:19     94s]     met3     Y            H          0.157         0.297         0.047
[10/09 16:30:19     94s]     met4     Y            V          0.157         0.264         0.041
[10/09 16:30:19     94s]     met5     N            H          0.018         0.294         0.005
[10/09 16:30:19     94s]     --------------------------------------------------------------------
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[10/09 16:30:19     94s]     Unshielded; Mask Constraint: 0; Source: cts_route_type.
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Layer information for route type default_route_type_nonleaf:
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     --------------------------------------------------------------------
[10/09 16:30:19     94s]     Layer    Preferred    Route    Res.          Cap.          RC
[10/09 16:30:19     94s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/09 16:30:19     94s]     --------------------------------------------------------------------
[10/09 16:30:19     94s]     met1     N            H          0.893         0.244         0.218
[10/09 16:30:19     94s]     met2     N            V          0.893         0.245         0.219
[10/09 16:30:19     94s]     met3     Y            H          0.157         0.356         0.056
[10/09 16:30:19     94s]     met4     Y            V          0.157         0.327         0.051
[10/09 16:30:19     94s]     met5     N            H          0.018         0.309         0.006
[10/09 16:30:19     94s]     --------------------------------------------------------------------
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[10/09 16:30:19     94s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Layer information for route type default_route_type_nonleaf:
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     --------------------------------------------------------------------
[10/09 16:30:19     94s]     Layer    Preferred    Route    Res.          Cap.          RC
[10/09 16:30:19     94s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/09 16:30:19     94s]     --------------------------------------------------------------------
[10/09 16:30:19     94s]     met1     N            H          0.893         0.177         0.158
[10/09 16:30:19     94s]     met2     N            V          0.893         0.182         0.163
[10/09 16:30:19     94s]     met3     Y            H          0.157         0.297         0.047
[10/09 16:30:19     94s]     met4     Y            V          0.157         0.264         0.041
[10/09 16:30:19     94s]     met5     N            H          0.018         0.294         0.005
[10/09 16:30:19     94s]     --------------------------------------------------------------------
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Via selection for estimated routes (rule default):
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     ------------------------------------------------------------------
[10/09 16:30:19     94s]     Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[10/09 16:30:19     94s]     Range                      (Ohm)    (fF)     (fs)     Only
[10/09 16:30:19     94s]     ------------------------------------------------------------------
[10/09 16:30:19     94s]     met1-met2    M1M2_PR_MR    4.500    0.054    0.242    false
[10/09 16:30:19     94s]     met2-met3    M2M3_PR_MR    3.410    0.058    0.197    false
[10/09 16:30:19     94s]     met3-met4    M3M4_PR_MR    3.410    0.050    0.169    false
[10/09 16:30:19     94s]     met4-met5    M4M5_PR_MR    0.380    0.230    0.087    false
[10/09 16:30:19     94s]     ------------------------------------------------------------------
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     No ideal or dont_touch nets found in the clock tree
[10/09 16:30:19     94s]     No dont_touch hnets found in the clock tree
[10/09 16:30:19     94s]     No dont_touch hpins found in the clock network.
[10/09 16:30:19     94s]     Checking for illegal sizes of clock logic instances...
[10/09 16:30:19     94s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Filtering reasons for cell type: clock gate cell
[10/09 16:30:19     94s]     ================================================
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     ---------------------------------------------------------------------
[10/09 16:30:19     94s]     Clock trees    Power domain    Reason                   Library cells
[10/09 16:30:19     94s]     ---------------------------------------------------------------------
[10/09 16:30:19     94s]     all            auto-default    No test enable signal    { ICGX1 }
[10/09 16:30:19     94s]     all            auto-default    Is a clockgate cell      { ICGX1 }
[10/09 16:30:19     94s]     ---------------------------------------------------------------------
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[10/09 16:30:19     94s]     CCOpt configuration status: all checks passed.
[10/09 16:30:19     94s]   Reconstructing clock tree datastructures, skew aware done.
[10/09 16:30:19     94s] Initializing clock structures done.
[10/09 16:30:19     94s] PRO...
[10/09 16:30:19     94s]   PRO active optimizations:
[10/09 16:30:19     94s]    - DRV fixing with sizing
[10/09 16:30:19     94s]   
[10/09 16:30:19     94s]   Detected clock skew data from CTS
[10/09 16:30:19     94s]   ProEngine running partially connected to DB
[10/09 16:30:19     94s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[10/09 16:30:19     94s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:19     94s]   Clock DAG hash PRO initial state: 1570546d8d8abf1c 3bb63549a22ded2 78c13d4158065c0b 508c104751c5b4d1 977d7ed18480455d
[10/09 16:30:19     94s]   CTS services accumulated run-time stats PRO initial state:
[10/09 16:30:19     94s]     delay calculator: calls=3328, total_wall_time=0.336s, mean_wall_time=0.101ms
[10/09 16:30:19     94s]     legalizer: calls=6, total_wall_time=0.000s, mean_wall_time=0.032ms
[10/09 16:30:19     94s]     steiner router: calls=3322, total_wall_time=0.041s, mean_wall_time=0.012ms
[10/09 16:30:19     94s]   Clock DAG stats PRO initial state:
[10/09 16:30:19     94s]     cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/09 16:30:19     94s]     sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/09 16:30:19     94s]     misc counts      : r=1, pp=0, mci=0
[10/09 16:30:19     94s]     cell areas       : b=116.168um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=116.168um^2
[10/09 16:30:19     94s]     cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
[10/09 16:30:19     94s]     sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/09 16:30:19     94s]     wire capacitance : top=0.000pF, trunk=0.274pF, leaf=0.320pF, total=0.593pF
[10/09 16:30:19     94s]     wire lengths     : top=0.000um, trunk=1876.100um, leaf=1849.485um, total=3725.585um
[10/09 16:30:19     94s]     hp wire lengths  : top=0.000um, trunk=1477.520um, leaf=1273.630um, total=2751.150um
[10/09 16:30:19     94s]   Clock DAG net violations PRO initial state: none
[10/09 16:30:19     94s]   Clock DAG primary half-corner transition distribution PRO initial state:
[10/09 16:30:19     94s]     Trunk : target=0.600ns count=2 avg=0.116ns sd=0.159ns min=0.004ns max=0.229ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/09 16:30:19     94s]     Leaf  : target=0.150ns count=5 avg=0.110ns sd=0.021ns min=0.092ns max=0.145ns {0 <= 0.090ns, 4 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
[10/09 16:30:19     94s]   Clock DAG library cell distribution PRO initial state {count}:
[10/09 16:30:19     94s]      Bufs: CLKBUFX8: 5 CLKBUFX4: 1 
[10/09 16:30:19     94s]   Primary reporting skew groups PRO initial state:
[10/09 16:30:19     94s]         min path sink: u_resbuf_internal_buffer_reg[31]/CK
[10/09 16:30:19     94s]         max path sink: u_ctrl_w_ptr_reg[0]/CK
[10/09 16:30:19     94s]   Skew group summary PRO initial state:
[10/09 16:30:19     94s]     skew_group core_clock/func: insertion delay [min=0.408, max=0.443, avg=0.426, sd=0.012, skn=-0.165, kur=-0.930], skew [0.035 vs 0.183], 100% {0.408, 0.443} (wid=0.030 ws=0.024) (gid=0.435 gs=0.035)
[10/09 16:30:19     94s]   Recomputing CTS skew targets...
[10/09 16:30:19     94s]   Resolving skew group constraints...
[10/09 16:30:19     94s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[10/09 16:30:19     94s]   Resolving skew group constraints done.
[10/09 16:30:19     94s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:19     94s]   PRO Fixing DRVs...
[10/09 16:30:19     94s]     Clock DAG hash before 'PRO Fixing DRVs': 1570546d8d8abf1c 3bb63549a22ded2 78c13d4158065c0b 508c104751c5b4d1 977d7ed18480455d
[10/09 16:30:19     94s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[10/09 16:30:19     94s]       delay calculator: calls=3328, total_wall_time=0.336s, mean_wall_time=0.101ms
[10/09 16:30:19     94s]       legalizer: calls=6, total_wall_time=0.000s, mean_wall_time=0.032ms
[10/09 16:30:19     94s]       steiner router: calls=3322, total_wall_time=0.041s, mean_wall_time=0.012ms
[10/09 16:30:19     94s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/09 16:30:19     94s]     CCOpt-PRO: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Statistics: Fix DRVs (cell sizing):
[10/09 16:30:19     94s]     ===================================
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Cell changes by Net Type:
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     -------------------------------------------------------------------------------------------------
[10/09 16:30:19     94s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[10/09 16:30:19     94s]     -------------------------------------------------------------------------------------------------
[10/09 16:30:19     94s]     top                0            0           0            0                    0                0
[10/09 16:30:19     94s]     trunk              0            0           0            0                    0                0
[10/09 16:30:19     94s]     leaf               0            0           0            0                    0                0
[10/09 16:30:19     94s]     -------------------------------------------------------------------------------------------------
[10/09 16:30:19     94s]     Total              0            0           0            0                    0                0
[10/09 16:30:19     94s]     -------------------------------------------------------------------------------------------------
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/09 16:30:19     94s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/09 16:30:19     94s]     
[10/09 16:30:19     94s]     Clock DAG hash after 'PRO Fixing DRVs': 1570546d8d8abf1c 3bb63549a22ded2 78c13d4158065c0b 508c104751c5b4d1 977d7ed18480455d
[10/09 16:30:19     94s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[10/09 16:30:19     94s]       delay calculator: calls=3328, total_wall_time=0.336s, mean_wall_time=0.101ms
[10/09 16:30:19     94s]       legalizer: calls=6, total_wall_time=0.000s, mean_wall_time=0.032ms
[10/09 16:30:19     94s]       steiner router: calls=3322, total_wall_time=0.041s, mean_wall_time=0.012ms
[10/09 16:30:19     94s]     Clock DAG stats after 'PRO Fixing DRVs':
[10/09 16:30:19     94s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/09 16:30:19     94s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/09 16:30:19     94s]       misc counts      : r=1, pp=0, mci=0
[10/09 16:30:19     94s]       cell areas       : b=116.168um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=116.168um^2
[10/09 16:30:19     94s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
[10/09 16:30:19     94s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/09 16:30:19     94s]       wire capacitance : top=0.000pF, trunk=0.274pF, leaf=0.320pF, total=0.593pF
[10/09 16:30:19     94s]       wire lengths     : top=0.000um, trunk=1876.100um, leaf=1849.485um, total=3725.585um
[10/09 16:30:19     94s]       hp wire lengths  : top=0.000um, trunk=1477.520um, leaf=1273.630um, total=2751.150um
[10/09 16:30:19     94s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[10/09 16:30:19     94s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[10/09 16:30:19     94s]       Trunk : target=0.600ns count=2 avg=0.116ns sd=0.159ns min=0.004ns max=0.229ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/09 16:30:19     94s]       Leaf  : target=0.150ns count=5 avg=0.110ns sd=0.021ns min=0.092ns max=0.145ns {0 <= 0.090ns, 4 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
[10/09 16:30:19     94s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[10/09 16:30:19     94s]        Bufs: CLKBUFX8: 5 CLKBUFX4: 1 
[10/09 16:30:19     94s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[10/09 16:30:19     94s]           min path sink: u_resbuf_internal_buffer_reg[31]/CK
[10/09 16:30:19     94s]           max path sink: u_ctrl_w_ptr_reg[0]/CK
[10/09 16:30:19     94s]     Skew group summary after 'PRO Fixing DRVs':
[10/09 16:30:19     94s]       skew_group core_clock/func: insertion delay [min=0.408, max=0.443], skew [0.035 vs 0.183]
[10/09 16:30:19     94s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/09 16:30:19     94s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:19     94s]   
[10/09 16:30:19     94s]   Slew Diagnostics: After DRV fixing
[10/09 16:30:19     94s]   ==================================
[10/09 16:30:19     94s]   
[10/09 16:30:19     94s]   Global Causes:
[10/09 16:30:19     94s]   
[10/09 16:30:19     94s]   -------------------------------------
[10/09 16:30:19     94s]   Cause
[10/09 16:30:19     94s]   -------------------------------------
[10/09 16:30:19     94s]   DRV fixing with buffering is disabled
[10/09 16:30:19     94s]   -------------------------------------
[10/09 16:30:19     94s]   
[10/09 16:30:19     94s]   Top 5 overslews:
[10/09 16:30:19     94s]   
[10/09 16:30:19     94s]   ---------------------------------
[10/09 16:30:19     94s]   Overslew    Causes    Driving Pin
[10/09 16:30:19     94s]   ---------------------------------
[10/09 16:30:19     94s]     (empty table)
[10/09 16:30:19     94s]   ---------------------------------
[10/09 16:30:19     94s]   
[10/09 16:30:19     94s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/09 16:30:19     94s]   
[10/09 16:30:19     94s]   -------------------
[10/09 16:30:19     94s]   Cause    Occurences
[10/09 16:30:19     94s]   -------------------
[10/09 16:30:19     94s]     (empty table)
[10/09 16:30:19     94s]   -------------------
[10/09 16:30:19     94s]   
[10/09 16:30:19     94s]   Violation diagnostics counts from the 0 nodes that have violations:
[10/09 16:30:19     94s]   
[10/09 16:30:19     94s]   -------------------
[10/09 16:30:19     94s]   Cause    Occurences
[10/09 16:30:19     94s]   -------------------
[10/09 16:30:19     94s]     (empty table)
[10/09 16:30:19     94s]   -------------------
[10/09 16:30:19     94s]   
[10/09 16:30:19     94s]   Reconnecting optimized routes...
[10/09 16:30:19     94s]   Set dirty flag on 0 instances, 0 nets
[10/09 16:30:19     94s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:19     94s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[10/09 16:30:19     94s]   SIAware is enabled.
[10/09 16:30:19     94s] End AAE Lib Interpolated Model. (MEM=3129.187500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:19     94s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:19     94s]   Clock DAG hash PRO final: 1570546d8d8abf1c 3bb63549a22ded2 78c13d4158065c0b 508c104751c5b4d1 977d7ed18480455d
[10/09 16:30:19     94s]   CTS services accumulated run-time stats PRO final:
[10/09 16:30:19     94s]     delay calculator: calls=3335, total_wall_time=0.338s, mean_wall_time=0.101ms
[10/09 16:30:19     94s]     legalizer: calls=6, total_wall_time=0.000s, mean_wall_time=0.032ms
[10/09 16:30:19     94s]     steiner router: calls=3322, total_wall_time=0.041s, mean_wall_time=0.012ms
[10/09 16:30:19     94s]   Clock DAG stats PRO final:
[10/09 16:30:19     94s]     cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/09 16:30:19     94s]     sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/09 16:30:19     94s]     misc counts      : r=1, pp=0, mci=0
[10/09 16:30:19     94s]     cell areas       : b=116.168um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=116.168um^2
[10/09 16:30:19     94s]     cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
[10/09 16:30:19     94s]     sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/09 16:30:19     94s]     wire capacitance : top=0.000pF, trunk=0.274pF, leaf=0.320pF, total=0.593pF
[10/09 16:30:19     94s]     wire lengths     : top=0.000um, trunk=1876.100um, leaf=1849.485um, total=3725.585um
[10/09 16:30:19     94s]     hp wire lengths  : top=0.000um, trunk=1477.520um, leaf=1273.630um, total=2751.150um
[10/09 16:30:19     94s]   Clock DAG net violations PRO final: none
[10/09 16:30:19     94s]   Clock DAG primary half-corner transition distribution PRO final:
[10/09 16:30:19     94s]     Trunk : target=0.600ns count=2 avg=0.116ns sd=0.159ns min=0.004ns max=0.229ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/09 16:30:19     94s]     Leaf  : target=0.150ns count=5 avg=0.110ns sd=0.021ns min=0.092ns max=0.145ns {0 <= 0.090ns, 4 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
[10/09 16:30:19     94s]   Clock DAG library cell distribution PRO final {count}:
[10/09 16:30:19     94s]      Bufs: CLKBUFX8: 5 CLKBUFX4: 1 
[10/09 16:30:19     94s]   Primary reporting skew groups PRO final:
[10/09 16:30:19     94s]         min path sink: u_resbuf_internal_buffer_reg[31]/CK
[10/09 16:30:19     94s]         max path sink: u_ctrl_w_ptr_reg[0]/CK
[10/09 16:30:19     94s]   Skew group summary PRO final:
[10/09 16:30:19     94s]     skew_group core_clock/func: insertion delay [min=0.408, max=0.443, avg=0.426, sd=0.012, skn=-0.165, kur=-0.930], skew [0.035 vs 0.183], 100% {0.408, 0.443} (wid=0.030 ws=0.024) (gid=0.435 gs=0.035)
[10/09 16:30:19     94s]   Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/09 16:30:19     94s] PRO done.
[10/09 16:30:19     94s] Restoring CTS place status for unmodified clock tree cells and sinks.
[10/09 16:30:19     94s] numClockCells = 8, numClockCellsFixed = 0, numClockCellsRestored = 6, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[10/09 16:30:19     94s] Net route status summary:
[10/09 16:30:19     94s]   Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[10/09 16:30:19     94s]   Non-clock:  1582 (unrouted=352, trialRouted=0, noStatus=0, routed=1230, fixed=0, [crossesIlmBoundary=0, tooFewTerms=352, (crossesIlmBoundary AND tooFewTerms=0)])
[10/09 16:30:19     94s] Updating delays...
[10/09 16:30:20     94s] Updating delays done.
[10/09 16:30:20     94s] PRO done. (took cpu=0:00:01.7 real=0:00:01.7)
[10/09 16:30:20     94s] (I)      Release Steiner core (key=)
[10/09 16:30:20     94s] Leaving CCOpt scope - Cleaning up placement interface...
[10/09 16:30:20     94s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3141.1M, EPOCH TIME: 1760041820.017371
[10/09 16:30:20     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:288).
[10/09 16:30:20     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:20     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:20     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:20     94s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.006, REAL:0.006, MEM:3113.9M, EPOCH TIME: 1760041820.023861
[10/09 16:30:20     94s] Memory usage before memory release/compaction is 3113.9
[10/09 16:30:20     94s] Do memory release/compaction at end of DPlace-Cleanup.
[10/09 16:30:20     94s] Memory usage at end of DPlace-Cleanup is 3113.9M.
[10/09 16:30:20     94s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/09 16:30:20     94s] *** ClockDrv #1 [finish] (opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:35.5/0:01:54.3 (0.8), mem = 3113.9M
[10/09 16:30:20     94s] 
[10/09 16:30:20     94s] =============================================================================================
[10/09 16:30:20     94s]  Step TAT Report : ClockDrv #1 / opt_design #1                                  25.11-s102_1
[10/09 16:30:20     94s] =============================================================================================
[10/09 16:30:20     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/09 16:30:20     94s] ---------------------------------------------------------------------------------------------
[10/09 16:30:20     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.5
[10/09 16:30:20     94s] [ OptimizationStep       ]      1   0:00:01.2  (  70.9 % )     0:00:01.7 /  0:00:01.7    1.0
[10/09 16:30:20     94s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[10/09 16:30:20     94s] [ IncrDelayCalc          ]     14   0:00:00.4  (  22.2 % )     0:00:00.4 /  0:00:00.4    1.0
[10/09 16:30:20     94s] [ DetailPlaceInit        ]      2   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/09 16:30:20     94s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:20     94s] ---------------------------------------------------------------------------------------------
[10/09 16:30:20     94s]  ClockDrv #1 TOTAL                  0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[10/09 16:30:20     94s] ---------------------------------------------------------------------------------------------
[10/09 16:30:20     94s] Begin: Collecting metrics
[10/09 16:30:20     94s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.035 | 0.035 |   0 |        2.87 | 0:00:06  |        3094 |   15 |  34 |
| ccopt_pro       |           |       |     |             | 0:00:02  |        3126 |      |     |
 ----------------------------------------------------------------------------------------------- 
[10/09 16:30:20     94s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3125.7M, current mem=3113.8M)

[10/09 16:30:20     94s] End: Collecting metrics
[10/09 16:30:20     94s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/09 16:30:20     94s] Deleting Lib Analyzer.
[10/09 16:30:20     94s] **INFO: Start fixing DRV (Mem = 3109.79M) ...
[10/09 16:30:20     94s] Begin: GigaOpt DRV Optimization
[10/09 16:30:20     94s] Glitch fixing enabled
[10/09 16:30:20     94s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[10/09 16:30:20     94s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[10/09 16:30:20     94s] *** DrvOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:35.9/0:01:54.6 (0.8), mem = 3109.8M
[10/09 16:30:20     94s] Info: 7 clock nets excluded from IPO operation.
[10/09 16:30:20     94s] End AAE Lib Interpolated Model. (MEM=3109.910156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:20     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4WAdus0ske.1
[10/09 16:30:20     94s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/09 16:30:20     94s] 
[10/09 16:30:20     94s] Creating Lib Analyzer ...
[10/09 16:30:20     94s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/09 16:30:20     94s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/09 16:30:20     94s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/09 16:30:20     94s] 
[10/09 16:30:20     94s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/09 16:30:20     95s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:36 mem=3114.5M
[10/09 16:30:20     95s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:36 mem=3114.5M
[10/09 16:30:20     95s] Creating Lib Analyzer, finished. 
[10/09 16:30:20     95s] 
[10/09 16:30:20     95s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/09 16:30:20     95s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[10/09 16:30:20     95s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:36 mem=3114.8M
[10/09 16:30:20     95s] Memory usage before memory release/compaction is 3114.8
[10/09 16:30:20     95s] Do memory release/compaction at beginning of DPlace-Init.
[10/09 16:30:20     95s] Memory usage at beginning of DPlace-Init is 3112.8M.
[10/09 16:30:20     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:3112.8M, EPOCH TIME: 1760041820.795302
[10/09 16:30:20     95s] Processing tracks to init pin-track alignment.
[10/09 16:30:20     95s] z: 2, totalTracks: 1
[10/09 16:30:20     95s] z: 4, totalTracks: 1
[10/09 16:30:20     95s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/09 16:30:20     95s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3112.8M, EPOCH TIME: 1760041820.824831
[10/09 16:30:20     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:20     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:20     95s] 
[10/09 16:30:20     95s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:20     95s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:20     95s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.012, MEM:3112.8M, EPOCH TIME: 1760041820.836347
[10/09 16:30:20     95s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3112.8M, EPOCH TIME: 1760041820.836449
[10/09 16:30:20     95s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3112.8M, EPOCH TIME: 1760041820.836590
[10/09 16:30:20     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3112.8MB).
[10/09 16:30:20     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.042, MEM:3112.8M, EPOCH TIME: 1760041820.837288
[10/09 16:30:20     95s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[10/09 16:30:20     95s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=3112.8M
[10/09 16:30:20     95s] [oiPhyDebug] optDemand 587855196800.00, spDemand 18011815200.00.
[10/09 16:30:20     95s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1105
[10/09 16:30:20     95s] ### Creating RouteCongInterface, started
[10/09 16:30:20     95s] {MMLU 0 7 1539}
[10/09 16:30:20     95s] [oiLAM] Zs 5, 6
[10/09 16:30:20     95s] ### Creating LA Mngr. totSessionCpu=0:01:36 mem=3112.8M
[10/09 16:30:20     95s] ### Creating LA Mngr, finished. totSessionCpu=0:01:36 mem=3112.8M
[10/09 16:30:20     95s] ### Creating RouteCongInterface, finished
[10/09 16:30:20     95s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/09 16:30:21     95s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/09 16:30:21     95s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/09 16:30:21     95s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/09 16:30:21     95s] AoF 3623.2490um
[10/09 16:30:21     95s] **INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
[10/09 16:30:21     95s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
[10/09 16:30:21     95s] [GPS-DRV] Optimizer inputs ============================= 
[10/09 16:30:21     95s] [GPS-DRV] drvFixingStage: Small Scale
[10/09 16:30:21     95s] [GPS-DRV] costLowerBound: 0.1
[10/09 16:30:21     95s] [GPS-DRV] setupTNSCost  : 0.3
[10/09 16:30:21     95s] [GPS-DRV] maxIter       : 10
[10/09 16:30:21     95s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[10/09 16:30:21     95s] [GPS-DRV] Optimizer parameters ============================= 
[10/09 16:30:21     95s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[10/09 16:30:21     95s] [GPS-DRV] maxDensity (design): 0.95
[10/09 16:30:21     95s] [GPS-DRV] maxLocalDensity: 0.96
[10/09 16:30:21     95s] [GPS-DRV] MaxBufDistForPlaceBlk: 1um
[10/09 16:30:21     95s] [GPS-DRV] Dflt RT Characteristic Length 1600.39um AoF 3623.25um x 1
[10/09 16:30:21     95s] [GPS-DRV] isCPECostingOn: false
[10/09 16:30:21     95s] [GPS-DRV] MaintainWNS: 1
[10/09 16:30:21     95s] [GPS-DRV] all active and enabled setup drv original views
[10/09 16:30:21     95s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/09 16:30:21     95s] [GPS-DRV] All active and enabled setup views
[10/09 16:30:21     95s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/09 16:30:21     95s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 0.98 togFTermMaxTranMarginIPO: 0
[10/09 16:30:21     95s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 0.98 togFTermMaxCapMarginIPO: 0
[10/09 16:30:21     95s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[10/09 16:30:21     95s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[10/09 16:30:21     95s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/09 16:30:21     95s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[10/09 16:30:21     95s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 1.11839e-10; DynamicP: 5.7132e+06)DBU
[10/09 16:30:21     95s] ** INFO: Initializing Glitch Interface
[10/09 16:30:21     95s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/09 16:30:21     95s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/09 16:30:21     95s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/09 16:30:21     95s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/09 16:30:21     95s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/09 16:30:21     95s] Info: violation cost 126.194260 (cap = 115.160416, tran = 11.033844, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/09 16:30:21     95s] |    15|    18|    -1.23|    35|    35|    -0.28|     0|     0|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  2.87%|          |         |
[10/09 16:30:21     96s] Info: violation cost 79.208702 (cap = 77.897476, tran = 1.311224, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/09 16:30:21     96s] |     6|     6|    -0.01|    32|    32|    -0.26|     0|     0|     0|     0|     0|     0|     0.03|     0.00|      22|       0|      10|  2.92%| 0:00:00.0|  3145.4M|
[10/09 16:30:22     96s] Info: violation cost 44.811962 (cap = 43.500736, tran = 1.311224, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/09 16:30:22     96s] |     6|     6|    -0.01|    32|    32|    -0.17|     0|     0|     0|     0|     0|     0|     0.03|     0.00|      10|       0|       1|  2.94%| 0:00:01.0|  3146.2M|
[10/09 16:30:22     96s] Info: violation cost 44.811962 (cap = 43.500736, tran = 1.311224, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/09 16:30:22     96s] |     6|     6|    -0.01|    32|    32|    -0.17|     0|     0|     0|     0|     0|     0|     0.03|     0.00|       1|       0|       1|  2.94%| 0:00:00.0|  3146.4M|
[10/09 16:30:22     96s] Info: violation cost 43.075726 (cap = 41.990723, tran = 1.085000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/09 16:30:22     96s] |     6|     6|    -0.01|    32|    32|    -0.17|     0|     0|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  2.94%| 0:00:00.0|  3146.4M|
[10/09 16:30:22     96s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] ###############################################################################
[10/09 16:30:22     96s] #
[10/09 16:30:22     96s] #  Large fanout net report:  
[10/09 16:30:22     96s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/09 16:30:22     96s] #     - current density: 2.94
[10/09 16:30:22     96s] #
[10/09 16:30:22     96s] #  List of high fanout nets:
[10/09 16:30:22     96s] #
[10/09 16:30:22     96s] ###############################################################################
[10/09 16:30:22     96s] Bottom Preferred Layer:
[10/09 16:30:22     96s] +-------------+------------+----------+
[10/09 16:30:22     96s] |    Layer    |    CLK     |   Rule   |
[10/09 16:30:22     96s] +-------------+------------+----------+
[10/09 16:30:22     96s] | met3 (z=3)  |          7 | default  |
[10/09 16:30:22     96s] +-------------+------------+----------+
[10/09 16:30:22     96s] Via Pillar Rule:
[10/09 16:30:22     96s]     None
[10/09 16:30:22     96s] Finished writing unified metrics of routing constraints.
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] =======================================================================
[10/09 16:30:22     96s]                 Reasons for remaining drv violations
[10/09 16:30:22     96s] =======================================================================
[10/09 16:30:22     96s] *info: Total 37 net(s) have violations which can't be fixed by DRV optimization.
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] MultiBuffering failure reasons
[10/09 16:30:22     96s] ------------------------------------------------
[10/09 16:30:22     96s] *info:    28 net(s): Could not be fixed because of exceeding max local density.
[10/09 16:30:22     96s] *info:     2 net(s): Could not be fixed because buffering engine can't find a solution.
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] SingleBuffering failure reasons
[10/09 16:30:22     96s] ------------------------------------------------
[10/09 16:30:22     96s] *info:    33 net(s): Could not be fixed because of no legal loc.
[10/09 16:30:22     96s] *info:     2 net(s): Could not be fixed because of routing congestion.
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] Resizing failure reasons
[10/09 16:30:22     96s] ------------------------------------------------
[10/09 16:30:22     96s] *info:    32 net(s): Could not be fixed because instance couldn't be resized.
[10/09 16:30:22     96s] *info:     5 net(s): Could not be fixed because no move is found.
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=3146.4M) ***
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] Total-nets :: 1270, Stn-nets :: 56, ratio :: 4.40945 %, Total-len 190303, Stn-len 14557.4
[10/09 16:30:22     96s] CSM is empty.
[10/09 16:30:22     96s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1138
[10/09 16:30:22     96s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3146.4M, EPOCH TIME: 1760041822.386078
[10/09 16:30:22     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1540).
[10/09 16:30:22     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:22     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:22     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:22     96s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:3130.5M, EPOCH TIME: 1760041822.392031
[10/09 16:30:22     96s] Memory usage before memory release/compaction is 3130.5
[10/09 16:30:22     96s] Do memory release/compaction at end of DPlace-Cleanup.
[10/09 16:30:22     96s] Memory usage at end of DPlace-Cleanup is 3130.5M.
[10/09 16:30:22     96s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4WAdus0ske.1
[10/09 16:30:22     96s] *** DrvOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:37.9/0:01:56.7 (0.8), mem = 3130.6M
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] =============================================================================================
[10/09 16:30:22     96s]  Step TAT Report : DrvOpt #1 / opt_design #1                                    25.11-s102_1
[10/09 16:30:22     96s] =============================================================================================
[10/09 16:30:22     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/09 16:30:22     96s] ---------------------------------------------------------------------------------------------
[10/09 16:30:22     96s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:22     96s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  11.9 % )     0:00:00.2 /  0:00:00.3    1.0
[10/09 16:30:22     96s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[10/09 16:30:22     96s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/09 16:30:22     96s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:22     96s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/09 16:30:22     96s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:22     96s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[10/09 16:30:22     96s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[10/09 16:30:22     96s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:22     96s] [ OptEval                ]      3   0:00:01.0  (  48.0 % )     0:00:01.0 /  0:00:01.0    1.0
[10/09 16:30:22     96s] [ OptCommit              ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[10/09 16:30:22     96s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[10/09 16:30:22     96s] [ IncrDelayCalc          ]     13   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.1
[10/09 16:30:22     96s] [ AAESlewUpdate          ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[10/09 16:30:22     96s] [ DrvFindVioNets         ]      5   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/09 16:30:22     96s] [ DrvComputeSummary      ]      5   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/09 16:30:22     96s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:22     96s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/09 16:30:22     96s] [ TimingUpdate           ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[10/09 16:30:22     96s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[10/09 16:30:22     96s] [ MISC                   ]          0:00:00.4  (  20.7 % )     0:00:00.4 /  0:00:00.4    1.0
[10/09 16:30:22     96s] ---------------------------------------------------------------------------------------------
[10/09 16:30:22     96s]  DrvOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[10/09 16:30:22     96s] ---------------------------------------------------------------------------------------------
[10/09 16:30:22     96s] **INFO: Triggering refine place with 0 non-legal commits and 23 dirty legal commits
[10/09 16:30:22     96s] Running refinePlace -preserveRouting true -hardFence false
[10/09 16:30:22     96s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3130.6M, EPOCH TIME: 1760041822.443794
[10/09 16:30:22     96s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3130.6M, EPOCH TIME: 1760041822.443913
[10/09 16:30:22     96s] Memory usage before memory release/compaction is 3130.6
[10/09 16:30:22     96s] Do memory release/compaction at beginning of DPlace-Init.
[10/09 16:30:22     96s] Memory usage at beginning of DPlace-Init is 3130.6M.
[10/09 16:30:22     96s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3130.6M, EPOCH TIME: 1760041822.444763
[10/09 16:30:22     96s] Processing tracks to init pin-track alignment.
[10/09 16:30:22     96s] z: 2, totalTracks: 1
[10/09 16:30:22     96s] z: 4, totalTracks: 1
[10/09 16:30:22     96s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/09 16:30:22     96s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3130.6M, EPOCH TIME: 1760041822.471226
[10/09 16:30:22     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:22     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:22     96s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:22     96s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.011, REAL:0.011, MEM:3130.8M, EPOCH TIME: 1760041822.482435
[10/09 16:30:22     96s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3130.8M, EPOCH TIME: 1760041822.482533
[10/09 16:30:22     96s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3130.8M, EPOCH TIME: 1760041822.482668
[10/09 16:30:22     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3130.8MB).
[10/09 16:30:22     96s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.038, REAL:0.039, MEM:3130.8M, EPOCH TIME: 1760041822.483422
[10/09 16:30:22     96s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.038, REAL:0.040, MEM:3130.8M, EPOCH TIME: 1760041822.483498
[10/09 16:30:22     96s] TDRefine: refinePlace mode is spiral
[10/09 16:30:22     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4WAdus0ske.1
[10/09 16:30:22     96s] OPERPROF:   Starting Refine-Place at level 2, MEM:3130.8M, EPOCH TIME: 1760041822.484367
[10/09 16:30:22     96s] *** Starting place_detail (0:01:38 mem=3130.8M) ***
[10/09 16:30:22     96s] Total net bbox length = 1.680e+05 (9.287e+04 7.517e+04) (ext = 2.715e+04)
[10/09 16:30:22     96s] 
[10/09 16:30:22     96s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:22     96s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:22     96s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3131.1M, EPOCH TIME: 1760041822.487504
[10/09 16:30:22     96s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3131.1M, EPOCH TIME: 1760041822.487617
[10/09 16:30:22     96s] Set min layer with design mode ( 1 )
[10/09 16:30:22     96s] Set max layer with design mode ( 5 )
[10/09 16:30:22     96s] Set min layer with design mode ( 1 )
[10/09 16:30:22     96s] Set max layer with design mode ( 5 )
[10/09 16:30:22     96s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3131.1M, EPOCH TIME: 1760041822.493189
[10/09 16:30:22     96s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3131.1M, EPOCH TIME: 1760041822.493478
[10/09 16:30:22     96s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3131.1M, EPOCH TIME: 1760041822.493905
[10/09 16:30:22     96s] Starting refinePlace ...
[10/09 16:30:22     96s] Set min layer with design mode ( 1 )
[10/09 16:30:22     96s] Set max layer with design mode ( 5 )
[10/09 16:30:22     96s] One DDP V2 for no tweak run.
[10/09 16:30:22     96s] Set min layer with design mode ( 1 )
[10/09 16:30:22     96s] Set max layer with design mode ( 5 )
[10/09 16:30:22     97s] DDP initSite1 nrRow 300 nrJob 300
[10/09 16:30:22     97s] DDP markSite nrRow 300 nrJob 300
[10/09 16:30:22     97s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:3132.6M, EPOCH TIME: 1760041822.510345
[10/09 16:30:22     97s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:3132.6M, EPOCH TIME: 1760041822.510424
[10/09 16:30:22     97s]   Spread Effort: high, post-route mode, useDDP on.
[10/09 16:30:22     97s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3133.0MB) @(0:01:38 - 0:01:38).
[10/09 16:30:22     97s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/09 16:30:22     97s] wireLenOptFixPriorityInst 86 inst fixed
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s]  === Spiral for Logical I: (movable: 1130) ===
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s]  Info: 0 filler has been deleted!
[10/09 16:30:22     97s] Move report: legalization moved 39 insts, mean move: 7.69 um, max move: 18.40 um spiral
[10/09 16:30:22     97s] 	Max move on inst (postroute_FE_PDC27_r_data_A_0): (165.60, 638.48) --> (147.20, 638.48)
[10/09 16:30:22     97s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/09 16:30:22     97s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/09 16:30:22     97s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3143.3MB) @(0:01:38 - 0:01:38).
[10/09 16:30:22     97s] Move report: Detail placement moved 39 insts, mean move: 7.69 um, max move: 18.40 um 
[10/09 16:30:22     97s] 	Max move on inst (postroute_FE_PDC27_r_data_A_0): (165.60, 638.48) --> (147.20, 638.48)
[10/09 16:30:22     97s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3143.5MB
[10/09 16:30:22     97s] Statistics of distance of Instance movement in refine placement:
[10/09 16:30:22     97s]   maximum (X+Y) =        18.40 um
[10/09 16:30:22     97s]   inst (postroute_FE_PDC27_r_data_A_0) with max move: (165.6, 638.48) -> (147.2, 638.48)
[10/09 16:30:22     97s]   mean    (X+Y) =         7.69 um
[10/09 16:30:22     97s] 	Violation at original loc: Overlapping with other instance
[10/09 16:30:22     97s] Summary Report:
[10/09 16:30:22     97s] Instances moved: 39 (out of 1130 movable)
[10/09 16:30:22     97s] Instances flipped: 0
[10/09 16:30:22     97s] Mean displacement: 7.69 um
[10/09 16:30:22     97s] Max displacement: 18.40 um (Instance: postroute_FE_PDC27_r_data_A_0) (165.6, 638.48) -> (147.2, 638.48)
[10/09 16:30:22     97s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
[10/09 16:30:22     97s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/09 16:30:22     97s] Total instances moved : 39
[10/09 16:30:22     97s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.082, REAL:0.082, MEM:3143.5M, EPOCH TIME: 1760041822.576315
[10/09 16:30:22     97s] Total net bbox length = 1.683e+05 (9.307e+04 7.525e+04) (ext = 2.715e+04)
[10/09 16:30:22     97s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3143.5MB) @(0:01:38 - 0:01:38).
[10/09 16:30:22     97s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3143.5MB
[10/09 16:30:22     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4WAdus0ske.1
[10/09 16:30:22     97s] *** Finished place_detail (0:01:38 mem=3143.5M) ***
[10/09 16:30:22     97s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.091, REAL:0.093, MEM:3143.5M, EPOCH TIME: 1760041822.577749
[10/09 16:30:22     97s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3143.5M, EPOCH TIME: 1760041822.577820
[10/09 16:30:22     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1338).
[10/09 16:30:22     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:22     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:22     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:22     97s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:3138.8M, EPOCH TIME: 1760041822.583211
[10/09 16:30:22     97s] Memory usage before memory release/compaction is 3138.8
[10/09 16:30:22     97s] Do memory release/compaction at end of DPlace-Cleanup.
[10/09 16:30:22     97s] Memory usage at end of DPlace-Cleanup is 3138.8M.
[10/09 16:30:22     97s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.134, REAL:0.140, MEM:3138.8M, EPOCH TIME: 1760041822.583366
[10/09 16:30:22     97s] End: GigaOpt DRV Optimization
[10/09 16:30:22     97s] **opt_design ... cpu = 0:00:31, real = 0:00:47, mem = 3138.8M, totSessionCpu=0:01:38 **
[10/09 16:30:22     97s] Begin: Collecting metrics
[10/09 16:30:22     97s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.035 |    0.035 |           |        0 |        2.87 | 0:00:06  |        3094 |   15 |  34 |
| ccopt_pro       |           |          |           |          |             | 0:00:02  |        3126 |      |     |
| drv_eco_fixing  |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:02  |        3139 |    6 |  32 |
 ------------------------------------------------------------------------------------------------------------------- 
[10/09 16:30:22     97s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3138.8M, current mem=3138.8M)

[10/09 16:30:22     97s] End: Collecting metrics
[10/09 16:30:22     97s] *info:
[10/09 16:30:22     97s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3138.75M).
[10/09 16:30:22     97s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3138.8M, EPOCH TIME: 1760041822.804813
[10/09 16:30:22     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:22     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:22     97s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:22     97s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3138.8M, EPOCH TIME: 1760041822.815885
[10/09 16:30:22     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:208).
[10/09 16:30:22     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:22     97s] ** INFO: Initializing Glitch Interface
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] OptSummary:
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] ------------------------------------------------------------------
[10/09 16:30:22     97s]      SI Timing Summary (cpu=0.04min real=0.03min mem=3138.8M)
[10/09 16:30:22     97s] ------------------------------------------------------------------
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] Setup views included:
[10/09 16:30:22     97s]  tt_v1.8_25C_Nominal_25_func 
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] +--------------------+---------+---------+---------+
[10/09 16:30:22     97s] |     Setup mode     |   all   | reg2reg | default |
[10/09 16:30:22     97s] +--------------------+---------+-------[10/09 16:30:22     97s] 
--+---------+
[10/09 16:30:22     97s] |           WNS (ns):|  0.033  |  0.033  |  0.042  |
[10/09 16:30:22     97s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/09 16:30:22     97s] |    Violating Paths:|    0    |    0    |    0    |
[10/09 16:30:22     97s] |          All Paths:|   120   |   117   |   103   |
[10/09 16:30:22     97s] +--------------------+---------+---------+---------+
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] +----------------+-------------------------------+------------------+
[10/09 16:30:22     97s] |                |              Real             |       Total      |
[10/09 16:30:22     97s] |    DRVs        +------------------+------------+------------------|
[10/09 16:30:22     97s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/09 16:30:22     97s] +----------------+------------------+------------+------------------+
[10/09 16:30:22     97s] |   max_cap      |     32 (32)      |   -0.173   |     32 (32)      |
[10/09 16:30:22     97s] |   max_tran     |      6 (6)       |   -0.009   |      6 (6)       |
[10/09 16:30:22     97s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:30:22     97s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:30:22     97s] +----------------+------------------+------------+------------------+
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] Density: 2.935%
[10/09 16:30:22     97s] ------------------------------------------------------------------
[10/09 16:30:22     97s] **opt_design ... cpu = 0:00:31, real = 0:00:47, mem = 3139.4M, totSessionCpu=0:01:38 **
[10/09 16:30:22     97s] ** INFO: Initializing Glitch Interface
[10/09 16:30:22     97s]   DRV Snapshot: (REF)
[10/09 16:30:22     97s]          Tran DRV: 6 (6)
[10/09 16:30:22     97s]           Cap DRV: 32 (32)
[10/09 16:30:22     97s]        Fanout DRV: 0 (0)
[10/09 16:30:22     97s]            Glitch: 0 (0)
[10/09 16:30:22     97s] *** Timing Is met
[10/09 16:30:22     97s] *** Check timing (0:00:00.0)
[10/09 16:30:22     97s] *** Setup timing is met (target slack 0ns)
[10/09 16:30:22     97s]   Timing Snapshot: (REF)
[10/09 16:30:22     97s]      Weighted WNS: 0.000
[10/09 16:30:22     97s]       All  PG WNS: 0.000
[10/09 16:30:22     97s]       High PG WNS: 0.000
[10/09 16:30:22     97s]       All  PG TNS: 0.000
[10/09 16:30:22     97s]       High PG TNS: 0.000
[10/09 16:30:22     97s]       Low  PG TNS: 0.000
[10/09 16:30:22     97s]    Category Slack: { [L, 0.033] [H, 0.033] }
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] **INFO: flowCheckPoint #3 OptimizationHold
[10/09 16:30:22     97s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/09 16:30:22     97s] HoldOpt: Enabling setup slack weighting
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:30:22     97s] Deleting Lib Analyzer.
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] TimeStamp Deleting Cell Server End ...
[10/09 16:30:22     97s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:30:22     97s] Summary for sequential cells identification: 
[10/09 16:30:22     97s]   Identified SBFF number: 16
[10/09 16:30:22     97s]   Identified MBFF number: 0
[10/09 16:30:22     97s]   Identified SB Latch number: 2
[10/09 16:30:22     97s]   Identified MB Latch number: 0
[10/09 16:30:22     97s]   Not identified SBFF number: 0
[10/09 16:30:22     97s]   Not identified MBFF number: 0
[10/09 16:30:22     97s]   Not identified SB Latch number: 0
[10/09 16:30:22     97s]   Not identified MB Latch number: 0
[10/09 16:30:22     97s]   Number of sequential cells which are not FFs: 1
[10/09 16:30:22     97s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:22     97s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:22     97s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:22     97s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:22     97s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:22     97s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:22     97s] TLC MultiMap info (StdDelay):
[10/09 16:30:22     97s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:30:22     97s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:30:22     97s]  Setting StdDelay to: 37.6ps
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] TimeStamp Deleting Cell Server End ...
[10/09 16:30:22     97s] GigaOpt Hold Optimizer is used
[10/09 16:30:22     97s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[10/09 16:30:22     97s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[10/09 16:30:22     97s] End AAE Lib Interpolated Model. (MEM=3139.531250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] Creating Lib Analyzer ...
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:30:22     97s] Summary for sequential cells identification: 
[10/09 16:30:22     97s]   Identified SBFF number: 16
[10/09 16:30:22     97s]   Identified MBFF number: 0
[10/09 16:30:22     97s]   Identified SB Latch number: 2
[10/09 16:30:22     97s]   Identified MB Latch number: 0
[10/09 16:30:22     97s]   Not identified SBFF number: 0
[10/09 16:30:22     97s]   Not identified MBFF number: 0
[10/09 16:30:22     97s]   Not identified SB Latch number: 0
[10/09 16:30:22     97s]   Not identified MB Latch number: 0
[10/09 16:30:22     97s]   Number of sequential cells which are not FFs: 1
[10/09 16:30:22     97s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:22     97s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:22     97s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:22     97s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:22     97s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:22     97s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:22     97s] TLC MultiMap info (StdDelay):
[10/09 16:30:22     97s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:30:22     97s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:30:22     97s]  Setting StdDelay to: 37.6ps
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:30:22     97s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/09 16:30:22     97s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/09 16:30:22     97s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/09 16:30:22     97s] 
[10/09 16:30:22     97s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/09 16:30:23     97s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:39 mem=3139.5M
[10/09 16:30:23     97s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:39 mem=3139.5M
[10/09 16:30:23     97s] Creating Lib Analyzer, finished. 
[10/09 16:30:23     97s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:39 mem=3139.5M ***
[10/09 16:30:23     97s] *** BuildHoldData #2 [begin] (opt_design #1) : totSession cpu/real = 0:01:38.7/0:01:57.5 (0.8), mem = 3139.5M
[10/09 16:30:23     97s] Saving timing graph ...
[10/09 16:30:23     97s] TG backup dir: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/opt_timing_graph_u115qn
[10/09 16:30:23     97s] Disk Usage:
[10/09 16:30:23     97s] Filesystem                                          1K-blocks       Used  Available Use% Mounted on
[10/09 16:30:23     97s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 1863188480 2041154560  48% /nethome/dkhalil8
[10/09 16:30:23     97s] Done save timing graph
[10/09 16:30:23     97s] Disk Usage:
[10/09 16:30:23     97s] Filesystem                                          1K-blocks       Used  Available Use% Mounted on
[10/09 16:30:23     97s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 1863192576 2041150464  48% /nethome/dkhalil8
[10/09 16:30:23     97s] Latch borrow mode reset to max_borrow
[10/09 16:30:23     97s] 
[10/09 16:30:23     97s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:30:23     97s] Deleting Lib Analyzer.
[10/09 16:30:23     97s] 
[10/09 16:30:23     97s] TimeStamp Deleting Cell Server End ...
[10/09 16:30:23     98s] OPTC: user 20.0 (reset)
[10/09 16:30:23     98s] Starting delay calculation for Hold views
[10/09 16:30:23     98s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/09 16:30:23     98s] AAE_INFO: resetNetProps viewIdx 0 
[10/09 16:30:23     98s] Starting SI iteration 1 using Infinite Timing Windows
[10/09 16:30:23     98s] #################################################################################
[10/09 16:30:23     98s] # Design Stage: PostRoute
[10/09 16:30:23     98s] # Design Name: top_lvl
[10/09 16:30:23     98s] # Design Mode: 130nm
[10/09 16:30:23     98s] # Analysis Mode: MMMC OCV 
[10/09 16:30:23     98s] # Parasitics Mode: SPEF/RCDB 
[10/09 16:30:23     98s] # Signoff Settings: SI On 
[10/09 16:30:23     98s] #################################################################################
[10/09 16:30:23     98s] Setting infinite Tws ...
[10/09 16:30:23     98s] AAE_INFO: 1 threads acquired from CTE.
[10/09 16:30:23     98s] First Iteration Infinite Tw... 
[10/09 16:30:23     98s] Calculate late delays in OCV mode...
[10/09 16:30:23     98s] Calculate early delays in OCV mode...
[10/09 16:30:23     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 3161.9M, InitMEM = 3161.0M)
[10/09 16:30:23     98s] Start delay calculation (fullDC) (1 T). (MEM=3161.86)
[10/09 16:30:23     98s] End AAE Lib Interpolated Model. (MEM=3171.453125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:24     99s] Total number of fetched objects 1572
[10/09 16:30:24     99s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:30:24     99s] AAE_INFO-618: Total number of nets in the design is 1622,  100.0 percent of the nets selected for SI analysis
[10/09 16:30:24     99s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:24     99s] End delay calculation. (MEM=3178.99 CPU=0:00:00.7 REAL=0:00:00.0)
[10/09 16:30:24     99s] End delay calculation (fullDC). (MEM=3178.99 CPU=0:00:00.8 REAL=0:00:01.0)
[10/09 16:30:24     99s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 3177.5M) ***
[10/09 16:30:24     99s] Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/.AAE_F47iUu/.AAE_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964/waveform.data...
[10/09 16:30:24     99s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3177.5M)
[10/09 16:30:24     99s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/09 16:30:24     99s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3177.5M)
[10/09 16:30:24     99s] 
[10/09 16:30:24     99s] Executing IPO callback for view pruning ..
[10/09 16:30:24     99s] 
[10/09 16:30:24     99s] Active hold views:
[10/09 16:30:24     99s]  tt_v1.8_25C_Nominal_25_func
[10/09 16:30:24     99s]   Dominating endpoints: 0
[10/09 16:30:24     99s]   Dominating TNS: -0.000
[10/09 16:30:24     99s] 
[10/09 16:30:24     99s] Starting SI iteration 2
[10/09 16:30:25     99s] Calculate late delays in OCV mode...
[10/09 16:30:25     99s] Calculate early delays in OCV mode...
[10/09 16:30:25     99s] Start delay calculation (fullDC) (1 T). (MEM=3132.56)
[10/09 16:30:25     99s] End AAE Lib Interpolated Model. (MEM=3132.558594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:25     99s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 30. 
[10/09 16:30:25     99s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1572. 
[10/09 16:30:25     99s] Total number of fetched objects 1572
[10/09 16:30:25     99s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:30:25     99s] AAE_INFO-618: Total number of nets in the design is 1622,  17.8 percent of the nets selected for SI analysis
[10/09 16:30:25     99s] End delay calculation. (MEM=3141.54 CPU=0:00:00.3 REAL=0:00:00.0)
[10/09 16:30:25     99s] End delay calculation (fullDC). (MEM=3141.54 CPU=0:00:00.3 REAL=0:00:00.0)
[10/09 16:30:25     99s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3129.0M) ***
[10/09 16:30:25    100s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:01:41 mem=3132.9M)
[10/09 16:30:25    100s] Done building cte hold timing graph (fixHold) cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:01:41 mem=3132.9M ***
[10/09 16:30:25    100s] 
[10/09 16:30:25    100s] Creating Lib Analyzer ...
[10/09 16:30:25    100s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/09 16:30:25    100s] 
[10/09 16:30:25    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:30:25    100s] Summary for sequential cells identification: 
[10/09 16:30:25    100s]   Identified SBFF number: 16
[10/09 16:30:25    100s]   Identified MBFF number: 0
[10/09 16:30:25    100s]   Identified SB Latch number: 2
[10/09 16:30:25    100s]   Identified MB Latch number: 0
[10/09 16:30:25    100s]   Not identified SBFF number: 0
[10/09 16:30:25    100s]   Not identified MBFF number: 0
[10/09 16:30:25    100s]   Not identified SB Latch number: 0
[10/09 16:30:25    100s]   Not identified MB Latch number: 0
[10/09 16:30:25    100s]   Number of sequential cells which are not FFs: 1
[10/09 16:30:25    100s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[10/09 16:30:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[10/09 16:30:25    100s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[10/09 16:30:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[10/09 16:30:25    100s] TLC MultiMap info (StdDelay):
[10/09 16:30:25    100s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 30.2ps
[10/09 16:30:25    100s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 24.9ps
[10/09 16:30:25    100s]  Setting StdDelay to: 30.2ps
[10/09 16:30:25    100s] 
[10/09 16:30:25    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:30:25    100s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/09 16:30:25    100s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/09 16:30:25    100s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/09 16:30:25    100s] 
[10/09 16:30:25    100s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/09 16:30:25    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:41 mem=3138.7M
[10/09 16:30:25    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:41 mem=3138.7M
[10/09 16:30:25    100s] Creating Lib Analyzer, finished. 
[10/09 16:30:25    100s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:25    100s]    : PowerDomain = none : Weighted T : unweighted  = 30.20 (1.000) with rcCorner = 0
[10/09 16:30:25    100s]    : PowerDomain = none : Weighted T : unweighted  = 24.90 (1.000) with rcCorner = -1
[10/09 16:30:25    100s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:25    100s]    : PowerDomain = none : Weighted T : unweighted  = 30.20 (1.000) with rcCorner = 0
[10/09 16:30:25    100s]    : PowerDomain = none : Weighted T : unweighted  = 24.90 (1.000) with rcCorner = -1
[10/09 16:30:25    100s] TLC MultiMap info (StdDelay):
[10/09 16:30:25    100s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 30.2ps
[10/09 16:30:25    100s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 24.9ps
[10/09 16:30:25    100s]  Setting StdDelay to: 30.2ps
[10/09 16:30:25    100s] Done building hold timer [602 node(s), 656 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:01:41 mem=3139.0M ***
[10/09 16:30:25    100s] 
[10/09 16:30:25    100s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:30:25    100s] Deleting Lib Analyzer.
[10/09 16:30:25    100s] 
[10/09 16:30:25    100s] TimeStamp Deleting Cell Server End ...
[10/09 16:30:26    100s] OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
[10/09 16:30:26    100s] OPTC: view 50.0:65.0 [ 0.0500 ]
[10/09 16:30:26    100s] Restoring timing graph ...
[10/09 16:30:26    101s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[10/09 16:30:26    101s] Done restore timing graph
[10/09 16:30:26    101s] Done building cte setup timing graph (fixHold) cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:01:42 mem=3441.2M ***
[10/09 16:30:26    101s] *info: category slack lower bound [L 0.0] default
[10/09 16:30:26    101s] *info: category slack lower bound [H 0.0] reg2reg 
[10/09 16:30:26    101s] --------------------------------------------------- 
[10/09 16:30:26    101s]    Setup Violation Summary with Target Slack (0.000 ns)
[10/09 16:30:26    101s] --------------------------------------------------- 
[10/09 16:30:26    101s]          WNS    reg2regWNS
[10/09 16:30:26    101s]     0.033 ns      0.033 ns
[10/09 16:30:26    101s] --------------------------------------------------- 
[10/09 16:30:26    101s] Setting latch borrow mode to budget during optimization.
[10/09 16:30:26    101s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/09 16:30:26    101s] 
[10/09 16:30:26    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:30:26    101s] Summary for sequential cells identification: 
[10/09 16:30:26    101s]   Identified SBFF number: 16
[10/09 16:30:26    101s]   Identified MBFF number: 0
[10/09 16:30:26    101s]   Identified SB Latch number: 2
[10/09 16:30:26    101s]   Identified MB Latch number: 0
[10/09 16:30:26    101s]   Not identified SBFF number: 0
[10/09 16:30:26    101s]   Not identified MBFF number: 0
[10/09 16:30:26    101s]   Not identified SB Latch number: 0
[10/09 16:30:26    101s]   Not identified MB Latch number: 0
[10/09 16:30:26    101s]   Number of sequential cells which are not FFs: 1
[10/09 16:30:26    101s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:26    101s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:26    101s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:26    101s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:26    101s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:26    101s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:26    101s] TLC MultiMap info (StdDelay):
[10/09 16:30:26    101s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:30:26    101s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:30:26    101s]  Setting StdDelay to: 37.6ps
[10/09 16:30:26    101s] 
[10/09 16:30:26    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:30:26    101s] 
[10/09 16:30:26    101s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:30:26    101s] 
[10/09 16:30:26    101s] TimeStamp Deleting Cell Server End ...
[10/09 16:30:26    101s] 
[10/09 16:30:26    101s] Creating Lib Analyzer ...
[10/09 16:30:26    101s] 
[10/09 16:30:26    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:30:26    101s] Summary for sequential cells identification: 
[10/09 16:30:26    101s]   Identified SBFF number: 16
[10/09 16:30:26    101s]   Identified MBFF number: 0
[10/09 16:30:26    101s]   Identified SB Latch number: 2
[10/09 16:30:26    101s]   Identified MB Latch number: 0
[10/09 16:30:26    101s]   Not identified SBFF number: 0
[10/09 16:30:26    101s]   Not identified MBFF number: 0
[10/09 16:30:26    101s]   Not identified SB Latch number: 0
[10/09 16:30:26    101s]   Not identified MB Latch number: 0
[10/09 16:30:26    101s]   Number of sequential cells which are not FFs: 1
[10/09 16:30:26    101s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:26    101s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:26    101s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:26    101s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:26    101s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:26    101s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:26    101s] TLC MultiMap info (StdDelay):
[10/09 16:30:26    101s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:30:26    101s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:30:26    101s]  Setting StdDelay to: 37.6ps
[10/09 16:30:26    101s] 
[10/09 16:30:26    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:30:26    101s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/09 16:30:26    101s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/09 16:30:26    101s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/09 16:30:26    101s] 
[10/09 16:30:26    101s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/09 16:30:27    101s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:43 mem=3462.6M
[10/09 16:30:27    101s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:43 mem=3462.6M
[10/09 16:30:27    101s] Creating Lib Analyzer, finished. 
[10/09 16:30:27    101s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:27    101s]    : PowerDomain = none : Weighted T : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:27    101s]    : PowerDomain = none : Weighted T : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:27    101s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:27    101s]    : PowerDomain = none : Weighted T : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:27    101s]    : PowerDomain = none : Weighted T : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:27    101s] TLC MultiMap info (StdDelay):
[10/09 16:30:27    101s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:30:27    101s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:30:27    101s]  Setting StdDelay to: 37.6ps
[10/09 16:30:27    101s] Footprint list for hold buffering (delay unit: ps)
[10/09 16:30:27    101s] =================================================================
[10/09 16:30:27    101s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[10/09 16:30:27    101s] ------------------------------------------------------------------
[10/09 16:30:27    101s] *Info:       81.5       1.00     19.03    5.0  18.61 CLKBUFX2 (A,Y)
[10/09 16:30:27    101s] 
[10/09 16:30:27    101s] *Info: minBufDelay = 78.5 ps, libStdDelay = 37.6 ps, minBufSize = 9522000 (5.0)
[10/09 16:30:27    101s] *Info: worst delay setup view: tt_v1.8_25C_Nominal_25_func
[10/09 16:30:27    101s] *Info:       81.4       1.00     19.25    5.0  18.61 BUFX2 (A,Y)
[10/09 16:30:27    101s] *Info:       76.4       1.03     11.84    6.0   9.35 CLKBUFX4 (A,Y)
[10/09 16:30:27    101s] *Info:       75.6       1.06     12.05    6.0   9.38 BUFX4 (A,Y)
[10/09 16:30:27    101s] *Info:      176.2       1.00     35.74    8.0  35.89 DLY1X1 (A,Y)
[10/09 16:30:27    101s] *Info:      201.2       1.01     11.63   10.0   9.36 DLY1X4 (A,Y)
[10/09 16:30:27    101s] *Info:       77.5       1.05      6.77   11.0   4.71 CLKBUFX8 (A,Y)
[10/09 16:30:27    101s] *Info:       78.4       1.05      6.77   11.0   4.71 BUFX8 (A,Y)
[10/09 16:30:27    101s] *Info:      350.7       1.00     11.63   15.0   9.34 DLY2X4 (A,Y)
[10/09 16:30:27    101s] *Info:       84.4       1.06      4.02   20.0   2.41 BUFX16 (A,Y)
[10/09 16:30:27    101s] *Info:      656.3       1.00     11.42   25.0   9.34 DLY4X4 (A,Y)
[10/09 16:30:27    101s] =================================================================
[10/09 16:30:27    101s] Hold Timer stdDelay = 37.6ps
[10/09 16:30:27    101s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:27    101s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:27    101s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:27    101s] Hold Timer stdDelay = 37.6ps (tt_v1.8_25C_Nominal_25_func)
[10/09 16:30:27    101s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3463.3M, EPOCH TIME: 1760041827.210200
[10/09 16:30:27    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:27    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:27    101s] 
[10/09 16:30:27    101s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:27    101s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:27    101s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:3463.7M, EPOCH TIME: 1760041827.222355
[10/09 16:30:27    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:208).
[10/09 16:30:27    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:27    101s] ** INFO: Initializing Glitch Interface
[10/09 16:30:27    101s] 
[10/09 16:30:27    101s] OptSummary:
[10/09 16:30:27    101s] 
[10/09 16:30:27    101s] ------------------------------------------------------------------
[10/09 16:30:27    101s]      Hold Opt Initial Summary
[10/09 16:30:27    101s] ------------------------------------------------------------------
[10/09 16:30:27    101s] 
[10/09 16:30:27    101s] Setup views included:
[10/09 16:30:27    101s]  tt_v1.8_25C_Nominal_25_func
[10/09 16:30:27    101s] Hold views included:
[10/09 16:30:27    101s]  tt_v1.8_25C_Nominal_25_func
[10/09 16:30:27    101s] 
[10/09 16:30:27    101s] +--------------------+---------+---------+---------+
[10/09 16:30:27    101s] |     Setup mode     |   all   | reg2reg | default |
[10/09 16:30:27    101s] +--------------------+---------+---------+---------+
[10/09 16:30:27    101s] |           WNS (ns):|  0.033  |  0.033  |  0.042  |
[10/09 16:30:27    101s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/09 16:30:27    101s] |    Violating Paths:|    0    |    0    |    0    |
[10/09 16:30:27    101s] |          All Paths:|   120   |   117   |   103   |
[10/09 16:30:27    101s] +--------------------+---------+---------+---------+
[10/09 16:30:27    101s] 
[10/09 16:30:27    101s] +--------------------+---------+---------+---------+
[10/09 16:30:27    101s] |     Hold mode      |   all   | reg2reg | default |
[10/09 16:30:27    101s] +--------------------+---------+---------+---------+
[10/09 16:30:27    101s] |           WNS (ns):| -0.017  |  0.130  | -0.017  |
[10/09 16:30:27    101s] |           TNS (ns):| -0.022  |  0.000  | -0.022  |
[10/09 16:30:27    101s] |    Violating Paths:|    2    |    0    |    2    |
[10/09 16:30:27    101s] |          All Paths:|   120   |   117   |   103   |
[10/09 16:30:27    101s] +--------------------+---------+---------+---------+
[10/09 16:30:27    101s] 
[10/09 16:30:27    101s] +----------------+-------------------------------+------------------+
[10/09 16:30:27    101s] |                |              Real             |       Total      |
[10/09 16:30:27    101s] |    DRVs        +------------------+------------+------------------|
[10/09 16:30:27    101s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/09 16:30:27    101s] +----------------+------------------+------------+------------------+
[10/09 16:30:27    101s] |   max_cap      |     32 (32)      |   -0.173   |     32 (32)      |
[10/09 16:30:27    101s] |   max_tran     |      6 (6)       |   -0.009   |      6 (6)       |
[10/09 16:30:27    101s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:30:27    101s] 
[10/09 16:30:27    101s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:30:27    101s] +----------------+------------------+------------+------------------+
[10/09 16:30:27    101s] 
[10/09 16:30:27    101s] Density: 2.935%
[10/09 16:30:27    101s] ------------------------------------------------------------------
[10/09 16:30:27    101s] **INFO: Optimization is fixing the slack violation with the following view based weighting factors
[10/09 16:30:27    101s] slack weights for setup views:
[10/09 16:30:27    101s]     tt_v1.8_25C_Nominal_25_func: 1.000
[10/09 16:30:27    101s] **opt_design ... cpu = 0:00:36, real = 0:00:52, mem = 3171.5M, totSessionCpu=0:01:43 **
[10/09 16:30:27    101s] Begin: Collecting metrics
[10/09 16:30:27    101s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.035 |    0.035 |           |        0 |        2.87 | 0:00:06  |        3094 |   15 |  34 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3126 |      |     |
| drv_eco_fixing    |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:02  |        3139 |    6 |  32 |
| initial_summary_2 |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:04  |        3171 |    6 |  32 |
 --------------------------------------------------------------------------------------------------------------------- 
[10/09 16:30:27    101s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3463.8M, current mem=3171.5M)

[10/09 16:30:27    101s] End: Collecting metrics
[10/09 16:30:27    101s] *** BuildHoldData #2 [finish] (opt_design #1) : cpu/real = 0:00:04.2/0:00:04.3 (1.0), totSession cpu/real = 0:01:42.9/0:02:01.8 (0.8), mem = 3171.5M
[10/09 16:30:27    101s] 
[10/09 16:30:27    101s] =============================================================================================
[10/09 16:30:27    101s]  Step TAT Report : BuildHoldData #2 / opt_design #1                             25.11-s102_1
[10/09 16:30:27    101s] =============================================================================================
[10/09 16:30:27    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/09 16:30:27    101s] ---------------------------------------------------------------------------------------------
[10/09 16:30:27    101s] [ ViewPruning            ]      9   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[10/09 16:30:27    101s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[10/09 16:30:27    101s] [ MetricReport           ]      1   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/09 16:30:27    101s] [ DrvReport              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[10/09 16:30:27    101s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[10/09 16:30:27    101s] [ CellServerInit         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[10/09 16:30:27    101s] [ LibAnalyzerInit        ]      2   0:00:00.5  (  11.4 % )     0:00:00.5 /  0:00:00.5    1.0
[10/09 16:30:27    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[10/09 16:30:27    101s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[10/09 16:30:27    101s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:27    101s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[10/09 16:30:27    101s] [ UpdateTimingGraph      ]      5   0:00:00.8  (  18.1 % )     0:00:02.0 /  0:00:01.9    1.0
[10/09 16:30:27    101s] [ FullDelayCalc          ]      2   0:00:01.1  (  24.9 % )     0:00:01.1 /  0:00:01.1    1.1
[10/09 16:30:27    101s] [ TimingUpdate           ]      8   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.8
[10/09 16:30:27    101s] [ TimingReport           ]      2   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/09 16:30:27    101s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.1
[10/09 16:30:27    101s] [ SaveTimingGraph        ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[10/09 16:30:27    101s] [ RestoreTimingGraph     ]      1   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[10/09 16:30:27    101s] [ MISC                   ]          0:00:00.7  (  16.5 % )     0:00:00.7 /  0:00:00.7    1.0
[10/09 16:30:27    101s] ---------------------------------------------------------------------------------------------
[10/09 16:30:27    101s]  BuildHoldData #2 TOTAL             0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.2    1.0
[10/09 16:30:27    101s] ---------------------------------------------------------------------------------------------
[10/09 16:30:27    101s] *** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:42.9/0:02:01.8 (0.8), mem = 3171.5M
[10/09 16:30:27    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4WAdus0ske.2
[10/09 16:30:27    102s] 
[10/09 16:30:27    102s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/09 16:30:27    102s] HoldSingleBuffer minRootGain=19
[10/09 16:30:27    102s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4140 dbu)
[10/09 16:30:27    102s] HoldSingleBuffer minRootGain=19
[10/09 16:30:27    102s] HoldSingleBuffer minRootGain=19
[10/09 16:30:27    102s] HoldSingleBuffer minRootGain=19
[10/09 16:30:27    102s] *info: Run opt_design holdfix with 1 thread.
[10/09 16:30:27    102s] Info: 7 clock nets excluded from IPO operation.
[10/09 16:30:27    102s] --------------------------------------------------- 
[10/09 16:30:27    102s]    Hold Timing Summary  - Initial 
[10/09 16:30:27    102s] --------------------------------------------------- 
[10/09 16:30:27    102s]  Target slack:       0.0000 ns
[10/09 16:30:27    102s]  View: tt_v1.8_25C_Nominal_25_func 
[10/09 16:30:27    102s]    WNS:      -0.0175
[10/09 16:30:27    102s]    TNS:      -0.0217
[10/09 16:30:27    102s]    VP :            2
[10/09 16:30:27    102s]    Worst hold path end point: u_ctrl_r_ptr_reg[2]/SI 
[10/09 16:30:27    102s] --------------------------------------------------- 
[10/09 16:30:27    102s] Info: Do not create the CCOpt slew target map as it already exists.
[10/09 16:30:27    102s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/09 16:30:27    102s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:43 mem=3173.5M
[10/09 16:30:27    102s] Memory usage before memory release/compaction is 3173.5
[10/09 16:30:27    102s] Do memory release/compaction at beginning of DPlace-Init.
[10/09 16:30:27    102s] Memory usage at beginning of DPlace-Init is 3173.5M.
[10/09 16:30:27    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:3173.5M, EPOCH TIME: 1760041827.709023
[10/09 16:30:27    102s] Processing tracks to init pin-track alignment.
[10/09 16:30:27    102s] z: 2, totalTracks: 1
[10/09 16:30:27    102s] z: 4, totalTracks: 1
[10/09 16:30:27    102s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/09 16:30:27    102s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3173.5M, EPOCH TIME: 1760041827.736120
[10/09 16:30:27    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:27    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:27    102s] 
[10/09 16:30:27    102s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:27    102s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:27    102s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3173.6M, EPOCH TIME: 1760041827.747579
[10/09 16:30:27    102s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3173.6M, EPOCH TIME: 1760041827.747670
[10/09 16:30:27    102s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3173.6M, EPOCH TIME: 1760041827.747814
[10/09 16:30:27    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3173.6MB).
[10/09 16:30:27    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.040, MEM:3173.6M, EPOCH TIME: 1760041827.748651
[10/09 16:30:27    102s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[10/09 16:30:27    102s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=3173.9M
[10/09 16:30:27    102s] [oiPhyDebug] optDemand 588291304400.00, spDemand 18447922800.00.
[10/09 16:30:27    102s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1138
[10/09 16:30:27    102s] Optimizer Target Slack 0.000 StdDelay is 0.03760  
[10/09 16:30:27    102s] 
[10/09 16:30:27    102s] *** Starting Core Fixing (fixHold) cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:01:43 mem=3173.9M density=2.939% ***
[10/09 16:30:27    102s] ### Creating RouteCongInterface, started
[10/09 16:30:27    102s] ### Creating RouteCongInterface, finished
[10/09 16:30:27    102s] 
[10/09 16:30:27    102s] OptDebug: Start of Hold Fixing (weighted):
[10/09 16:30:27    102s] +----------+-----+-----+
[10/09 16:30:27    102s] |Path Group|  WNS|  TNS|
[10/09 16:30:27    102s] +----------+-----+-----+
[10/09 16:30:27    102s] |default   |0.042|0.000|
[10/09 16:30:27    102s] |reg2reg   |0.033|0.000|
[10/09 16:30:27    102s] |HEPG      |0.033|0.000|
[10/09 16:30:27    102s] |All Paths |0.033|0.000|
[10/09 16:30:27    102s] +----------+-----+-----+
[10/09 16:30:27    102s] 
[10/09 16:30:27    102s] *info: Hold Batch Commit is enabled
[10/09 16:30:27    102s] *info: Levelized Batch Commit is enabled
[10/09 16:30:27    102s] 
[10/09 16:30:27    102s] Phase I ......
[10/09 16:30:27    102s] Executing transform: LegalResize
[10/09 16:30:27    102s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[10/09 16:30:27    102s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[10/09 16:30:27    102s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[10/09 16:30:27    102s] Worst hold path end point:
[10/09 16:30:27    102s]   u_ctrl_r_ptr_reg[2]/SI
[10/09 16:30:27    102s]     net: n_833 (nrTerm=2)
[10/09 16:30:27    102s] |   0|    -0.018|     -0.02|       2|          0|       0(     0)|    2.94%|   0:00:00.0|  3174.3M|
[10/09 16:30:27    102s] Worst hold path end point:
[10/09 16:30:27    102s]   u_ctrl_r_ptr_reg[2]/SI
[10/09 16:30:27    102s]     net: n_833 (nrTerm=2)
[10/09 16:30:27    102s] |   1|    -0.018|     -0.02|       2|          0|       0(     0)|    2.94%|   0:00:00.0|  3175.5M|
[10/09 16:30:27    102s] Worst hold path end point:
[10/09 16:30:27    102s]   u_ctrl_r_ptr_reg[2]/SI
[10/09 16:30:27    102s]     net: n_833 (nrTerm=2)
[10/09 16:30:27    102s] |   2|    -0.018|     -0.02|       2|          0|       0(     0)|    2.94%|   0:00:00.0|  3175.5M|
[10/09 16:30:27    102s] Worst hold path end point:
[10/09 16:30:27    102s]   u_ctrl_r_ptr_reg[2]/SI
[10/09 16:30:27    102s]     net: n_833 (nrTerm=2)
[10/09 16:30:27    102s] |   3|    -0.018|     -0.02|       2|          0|       0(     0)|    2.94%|   0:00:00.0|  3175.5M|
[10/09 16:30:27    102s] Worst hold path end point:
[10/09 16:30:27    102s]   u_ctrl_r_ptr_reg[2]/SI
[10/09 16:30:27    102s]     net: n_833 (nrTerm=2)
[10/09 16:30:27    102s] |   4|    -0.018|     -0.02|       2|          0|       0(     0)|    2.94%|   0:00:00.0|  3175.5M|
[10/09 16:30:27    102s] Worst hold path end point:
[10/09 16:30:27    102s]   u_ctrl_r_ptr_reg[2]/SI
[10/09 16:30:27    102s]     net: n_833 (nrTerm=2)
[10/09 16:30:27    102s] |   5|    -0.018|     -0.02|       2|          0|       0(     0)|    2.94%|   0:00:00.0|  3175.5M|
[10/09 16:30:27    102s] Worst hold path end point:
[10/09 16:30:27    102s]   u_ctrl_r_ptr_reg[2]/SI
[10/09 16:30:27    102s]     net: n_833 (nrTerm=2)
[10/09 16:30:27    102s]    Hold Timing Snapshot:
[10/09 16:30:27    102s] |   6|    -0.018|     -0.02|       2|          0|       0(     0)|    2.94%[10/09 16:30:27    102s]              All PG WNS: -0.018
[10/09 16:30:27    102s]              All PG TNS: -0.022
|   0:00:00.0|  3175.5M|
[10/09 16:30:27    102s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[10/09 16:30:27    102s] --------------------------------------------------- 
[10/09 16:30:27    102s]    Hold Timing Summary  - After FlopOpt 
[10/09 16:30:27    102s] --------------------------------------------------- 
[10/09 16:30:27    102s]  Target slack:       0.0000 ns
[10/09 16:30:27    102s]  View: tt_v1.8_25C_Nominal_25_func 
[10/09 16:30:27    102s]    WNS:      -0.0175
[10/09 16:30:27    102s]    TNS:      -0.0217
[10/09 16:30:27    102s]    VP :            2
[10/09 16:30:27    102s]    Worst hold path end point: u_ctrl_r_ptr_reg[2]/SI 
[10/09 16:30:27    102s] --------------------------------------------------- 
[10/09 16:30:27    102s] 
[10/09 16:30:27    102s] OptDebug: After FlopOpt (weighted):
[10/09 16:30:27    102s] +----------+-----+-----+
[10/09 16:30:27    102s] |Path Group|  WNS|  TNS|
[10/09 16:30:27    102s] +----------+-----+-----+
[10/09 16:30:27    102s] |default   |0.042|0.000|
[10/09 16:30:27    102s] |reg2reg   |0.033|0.000|
[10/09 16:30:27    102s] |HEPG      |0.033|0.000|
[10/09 16:30:27    102s] |All Paths |0.033|0.000|
[10/09 16:30:27    102s] +----------+-----+-----+
[10/09 16:30:27    102s] 
[10/09 16:30:27    102s] HoldOpt setup target adjustment in phase 1 = 0.0
[10/09 16:30:27    102s] Executing transform: AddBuffer + LegalResize
[10/09 16:30:27    102s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[10/09 16:30:27    102s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[10/09 16:30:27    102s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[10/09 16:30:27    102s] Worst hold path end point:
[10/09 16:30:27    102s]   u_ctrl_r_ptr_reg[2]/SI
[10/09 16:30:27    102s]     net: n_833 (nrTerm=2)
[10/09 16:30:27    102s] |   0|    -0.018|     -0.02|       2|          0|       0(     0)|    2.94%|   0:00:00.0|  3175.5M|
[10/09 16:30:28    102s] Worst hold path end point:
[10/09 16:30:28    102s]   u_ctrl_r_ptr_reg[2]/SI
[10/09 16:30:28    102s]     net: n_833 (nrTerm=2)
[10/09 16:30:28    102s] |   1|    -0.018|     -0.02|       2|          0|       0(     0)|    2.94%|   0:00:01.0|  3188.7M|
[10/09 16:30:28    102s] Worst hold path end point:
[10/09 16:30:28    102s]   u_ctrl_r_ptr_reg[2]/SI
[10/09 16:30:28    102s]     net: n_833 (nrTerm=2)
[10/09 16:30:28    102s] |   2|    -0.018|     -0.02|       2|          0|       0(     0)|    2.94%|   0:00:00.0|  3188.7M|
[10/09 16:30:28    102s] Worst hold path end point:
[10/09 16:30:28    102s]   u_ctrl_r_ptr_reg[2]/SI
[10/09 16:30:28    102s]     net: n_833 (nrTerm=2)
[10/09 16:30:28    102s] |   3|    -0.018|     -0.02|       2|          0|       0(     0)|    2.94%|   0:00:00.0|  3188.7M|
[10/09 16:30:28    102s] Worst hold path end point:
[10/09 16:30:28    102s]   u_ctrl_w_ptr_reg[1]/SI
[10/09 16:30:28    102s]     net: n_112 (nrTerm=2)
[10/09 16:30:28    102s] |   4|    -0.004|     -0.00|       1|          1|       0(     0)|    2.94%|   0:00:00.0|  3188.8M|
[10/09 16:30:28    102s] Worst hold path end point:
[10/09 16:30:28    102s]   u_ctrl_w_ptr_reg[1]/SI
[10/09 16:30:28    102s]     net: n_112 (nrTerm=2)
[10/09 16:30:28    102s] |   5|    -0.004|     -0.00|       1|          0|       0(     0)|    2.94%|   0:00:00.0|  3188.8M|
[10/09 16:30:28    102s] Worst hold path end point:
[10/09 16:30:28    102s]   u_ctrl_w_ptr_reg[1]/SI
[10/09 16:30:28    102s]     net: n_112 (nrTerm=2)
[10/09 16:30:28    102s] |   6|    -0.004|     -0.00|       1|          0|       0(     0)|    2.94%|   0:00:00.0|  3188.8M|
[10/09 16:30:28    102s] Worst hold path end point:
[10/09 16:30:28    102s]   u_ctrl_w_ptr_reg[1]/SI
[10/09 16:30:28    102s]     net: n_112 (nrTerm=2)
[10/09 16:30:28    102s] |   7|    -0.004|     -0.00|       1|          0|       0(     0)|    2.94%|   0:00:00.0|  3188.8M|
[10/09 16:30:28    102s] Worst hold path end point:
[10/09 16:30:28    102s]   u_ctrl_w_ptr_reg[5]/SI
[10/09 16:30:28    102s]     net: n_817 (nrTerm=2)
[10/09 16:30:28    102s]    Hold Timing Snapshot:
[10/09 16:30:28    102s]              All PG WNS: 0.004
[10/09 16:30:28    102s] |   8|     0.004|      0.00|       0|          1|       0(     0)|    2.94%[10/09 16:30:28    102s]              All PG TNS: 0.000
|   0:00:00.0|  3188.8M|
[10/09 16:30:28    102s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] *info:    Total 2 cells added for Phase I
[10/09 16:30:28    102s] *info:        in which 0 is ripple commits (0.000%)
[10/09 16:30:28    102s] --------------------------------------------------- 
[10/09 16:30:28    102s]    Hold Timing Summary  - After Phase I 
[10/09 16:30:28    102s] --------------------------------------------------- 
[10/09 16:30:28    102s]  Target slack:       0.0000 ns
[10/09 16:30:28    102s]  View: tt_v1.8_25C_Nominal_25_func 
[10/09 16:30:28    102s]    WNS:       0.0038
[10/09 16:30:28    102s]    TNS:       0.0000
[10/09 16:30:28    102s]    VP :            0
[10/09 16:30:28    102s]    Worst hold path end point: u_ctrl_w_ptr_reg[5]/SI 
[10/09 16:30:28    102s] --------------------------------------------------- 
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] OptDebug: After Phase I (weighted):
[10/09 16:30:28    102s] +----------+-----+-----+
[10/09 16:30:28    102s] |Path Group|  WNS|  TNS|
[10/09 16:30:28    102s] +----------+-----+-----+
[10/09 16:30:28    102s] |default   |0.042|0.000|
[10/09 16:30:28    102s] |reg2reg   |0.033|0.000|
[10/09 16:30:28    102s] |HEPG      |0.033|0.000|
[10/09 16:30:28    102s] |All Paths |0.033|0.000|
[10/09 16:30:28    102s] +----------+-----+-----+
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] OptDebug: End of Hold Fixing (weighted):
[10/09 16:30:28    102s] +----------+-----+-----+
[10/09 16:30:28    102s] |Path Group|  WNS|  TNS|
[10/09 16:30:28    102s] +----------+-----+-----+
[10/09 16:30:28    102s] |default   |0.042|0.000|
[10/09 16:30:28    102s] |reg2reg   |0.033|0.000|
[10/09 16:30:28    102s] |HEPG      |0.033|0.000|
[10/09 16:30:28    102s] |All Paths |0.033|0.000|
[10/09 16:30:28    102s] +----------+-----+-----+
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] Bottom Preferred Layer:
[10/09 16:30:28    102s] +-------------+------------+----------+
[10/09 16:30:28    102s] |    Layer    |    CLK     |   Rule   |
[10/09 16:30:28    102s] +-------------+------------+----------+
[10/09 16:30:28    102s] | met3 (z=3)  |          7 | default  |
[10/09 16:30:28    102s] +-------------+------------+----------+
[10/09 16:30:28    102s] Via Pillar Rule:
[10/09 16:30:28    102s]     None
[10/09 16:30:28    102s] Finished writing unified metrics of routing constraints.
[10/09 16:30:28    102s] CSM is empty.
[10/09 16:30:28    102s] *info:          in which 0 termBuffering
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] *** Finished Core Fixing (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:01:44 mem=3148.8M density=2.942% ***
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] *info:
[10/09 16:30:28    102s] *info: Added a total of 2 cells to fix/reduce hold violation
[10/09 16:30:28    102s] *info:          in which 0 dummyBuffering
[10/09 16:30:28    102s] *info:
[10/09 16:30:28    102s] *info: Summary: 
[10/09 16:30:28    102s]  (6.0, 	9.385) (5.0, 	18.606)[10/09 16:30:28    102s] *info:            1 cell  of type 'BUFX4' used
[10/09 16:30:28    102s] *info:            1 cell  of type 'CLKBUFX2' used
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] Starting Hold Area Reclaim
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -strictCheck -legal -force -holdBufferReclaimMode -postRoute -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[10/09 16:30:28    102s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -strictCheck -legal -force -holdBufferReclaimMode -postRoute -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[10/09 16:30:28    102s] Info: 7 clock nets excluded from IPO operation.
[10/09 16:30:28    102s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=3148.8M
[10/09 16:30:28    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=3148.8M
[10/09 16:30:28    102s] End AAE Lib Interpolated Model. (MEM=3148.796875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:30:28    102s]  holdBufferReclaimMode 1
[10/09 16:30:28    102s] Active setup view: tt_v1.8_25C_Nominal_25_func
[10/09 16:30:28    102s] Active hold view: tt_v1.8_25C_Nominal_25_func
[10/09 16:30:28    102s] Begin: Area Reclaim Optimization
[10/09 16:30:28    102s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/09 16:30:28    102s] *** AreaOpt #1 [begin] (HoldOpt #1 / opt_design #1) : totSession cpu/real = 0:01:43.8/0:02:02.7 (0.8), mem = 3148.8M
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/09 16:30:28    102s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1140
[10/09 16:30:28    102s] ### Creating RouteCongInterface, started
[10/09 16:30:28    102s] ### Creating RouteCongInterface, finished
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] Weight factors:
[10/09 16:30:28    102s] View:tt_v1.8_25C_Nominal_25_func weight=1.000 stdDelay=37.600 [376]
[10/09 16:30:28    102s] stdDelay()=37.600 [376], (UnWeighted)stdDelay(false)=37.600 [376], (Weighted)stdDelay(true)=37.600 [376]
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] ** INFO: Initializing Glitch Interface
[10/09 16:30:28    102s] Reclaim Optimization WNS Slack 0.033  TNS Slack 0.000 Density 2.94
[10/09 16:30:28    102s] +---------+---------+--------+--------+------------+--------+
[10/09 16:30:28    102s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/09 16:30:28    102s] +---------+---------+--------+--------+------------+--------+
[10/09 16:30:28    102s] |    2.94%|        -|   0.033|   0.000|   0:00:00.0| 3149.1M|
[10/09 16:30:28    102s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/09 16:30:28    102s] |    2.94%|        0|   0.033|   0.000|   0:00:00.0| 3149.1M|
[10/09 16:30:28    102s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/09 16:30:28    102s] +---------+---------+--------+--------+------------+--------+
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/09 16:30:28    102s] --------------------------------------------------------------
[10/09 16:30:28    102s] |                                   | Total     | Sequential |
[10/09 16:30:28    102s] --------------------------------------------------------------
[10/09 16:30:28    102s] | Num insts resized                 |       0  |       0    |
[10/09 16:30:28    102s] | Num insts undone                  |       0  |       0    |
[10/09 16:30:28    102s] | Num insts Downsized               |       0  |       0    |
[10/09 16:30:28    102s] | Num insts Samesized               |       0  |       0    |
[10/09 16:30:28    102s] | Num insts Upsized                 |       0  |       0    |
[10/09 16:30:28    102s] | Num multiple commits+uncommits    |       0  |       -    |
[10/09 16:30:28    102s] --------------------------------------------------------------
[10/09 16:30:28    102s] Reclaim Optimization End WNS Slack 0.033  TNS Slack 0.000 Density 2.94
[10/09 16:30:28    102s] Bottom Preferred Layer:
[10/09 16:30:28    102s] +-------------+------------+----------+
[10/09 16:30:28    102s] |    Layer    |    CLK     |   Rule   |
[10/09 16:30:28    102s] +-------------+------------+----------+
[10/09 16:30:28    102s] | met3 (z=3)  |          7 | default  |
[10/09 16:30:28    102s] +-------------+------------+----------+
[10/09 16:30:28    102s] Via Pillar Rule:
[10/09 16:30:28    102s]     None
[10/09 16:30:28    102s] Finished writing unified metrics of routing constraints.
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[10/09 16:30:28    102s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[10/09 16:30:28    102s] CSM is empty.
[10/09 16:30:28    102s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1140
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] =============================================================================================
[10/09 16:30:28    102s]  Step TAT Report : AreaOpt #1 / HoldOpt #1 / opt_design #1                      25.11-s102_1
[10/09 16:30:28    102s] =============================================================================================
[10/09 16:30:28    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/09 16:30:28    102s] ---------------------------------------------------------------------------------------------
[10/09 16:30:28    102s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (  21.2 % )     0:00:00.0 /  0:00:00.0    0.8
[10/09 16:30:28    102s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    102s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  17.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/09 16:30:28    102s] [ OptimizationStep       ]      1   0:00:00.0  (  34.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/09 16:30:28    102s] [ OptSingleIteration     ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.1
[10/09 16:30:28    102s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    102s] [ OptEval                ]      1   0:00:00.0  (  11.0 % )     0:00:00.0 /  0:00:00.0    1.6
[10/09 16:30:28    102s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    102s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    102s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    102s] [ MISC                   ]          0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    102s] ---------------------------------------------------------------------------------------------
[10/09 16:30:28    102s]  AreaOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[10/09 16:30:28    102s] ---------------------------------------------------------------------------------------------
[10/09 16:30:28    102s] *** AreaOpt #1 [finish] (HoldOpt #1 / opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:43.9/0:02:02.8 (0.8), mem = 3149.1M
[10/09 16:30:28    102s] Executing incremental physical updates
[10/09 16:30:28    102s]    Hold Timing Snapshot:
[10/09 16:30:28    102s]              All PG WNS: 0.004
[10/09 16:30:28    102s]              All PG TNS: 0.000
[10/09 16:30:28    102s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3148.59M, totSessionCpu=0:01:44).
[10/09 16:30:28    102s] **INFO: total 0 insts unmarked don't touch
[10/09 16:30:28    102s] **INFO: total 0 insts, 0 nets unmarked don't touch
[10/09 16:30:28    102s] Total 0 insts deleted in Hold Area Reclaim
[10/09 16:30:28    102s] Total 8 insts excluded for Hold Area Reclaim [recoveryON]
[10/09 16:30:28    102s] Total 7 insts considered for Hold Area Reclaim
[10/09 16:30:28    102s] Finished Hold Area Reclaim
[10/09 16:30:28    102s] Capturing unweighted ref hold timing for Post Route hold recovery....
[10/09 16:30:28    102s] 
[10/09 16:30:28    102s] Capturing REF timing for hold recovery ...
[10/09 16:30:28    102s]    Hold Timing Snapshot:
[10/09 16:30:28    102s]              All PG WNS: 0.004
[10/09 16:30:28    102s]              All PG TNS: 0.000
[10/09 16:30:28    102s] *** Finish Post Route Hold Fixing (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:01:44 mem=3148.6M density=2.942%) ***
[10/09 16:30:28    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4WAdus0ske.2
[10/09 16:30:28    102s] **INFO: total 2 insts, 0 nets marked don't touch
[10/09 16:30:28    102s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1140
[10/09 16:30:28    102s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3143.1M, EPOCH TIME: 1760041828.544458
[10/09 16:30:28    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1542).
[10/09 16:30:28    102s] **INFO: total 2 insts, 0 nets marked don't touch DB property
[10/09 16:30:28    102s] **INFO: total 2 insts, 0 nets unmarked don't touch
[10/09 16:30:28    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:28    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:28    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:28    102s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:3136.3M, EPOCH TIME: 1760041828.550014
[10/09 16:30:28    102s] Memory usage before memory release/compaction is 3136.3
[10/09 16:30:28    102s] Do memory release/compaction at end of DPlace-Cleanup.
[10/09 16:30:28    102s] Memory usage at end of DPlace-Cleanup is 3136.3M.
[10/09 16:30:28    102s] Begin: Collecting metrics
[10/09 16:30:28    103s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.035 |    0.035 |           |        0 |        2.87 | 0:00:06  |        3094 |   15 |  34 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3126 |      |     |
| drv_eco_fixing    |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:02  |        3139 |    6 |  32 |
| initial_summary_2 |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:04  |        3171 |    6 |  32 |
| hold_fixing       |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:01  |        3136 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[10/09 16:30:28    103s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3171.5M, current mem=3136.3M)

[10/09 16:30:28    103s] End: Collecting metrics
[10/09 16:30:28    103s] *** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:44.2/0:02:03.0 (0.8), mem = 3136.3M
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] =============================================================================================
[10/09 16:30:28    103s]  Step TAT Report : HoldOpt #1 / opt_design #1                                   25.11-s102_1
[10/09 16:30:28    103s] =============================================================================================
[10/09 16:30:28    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/09 16:30:28    103s] ---------------------------------------------------------------------------------------------
[10/09 16:30:28    103s] [ AreaOpt                ]      1   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.1    0.9
[10/09 16:30:28    103s] [ MetricReport           ]      1   0:00:00.2  (  17.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/09 16:30:28    103s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    103s] [ PowerInterfaceInit     ]      2   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.0    0.9
[10/09 16:30:28    103s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/09 16:30:28    103s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    103s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[10/09 16:30:28    103s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    103s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.5
[10/09 16:30:28    103s] [ OptimizationStep       ]      2   0:00:00.0  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[10/09 16:30:28    103s] [ OptSingleIteration     ]     16   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[10/09 16:30:28    103s] [ OptGetWeight           ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    103s] [ OptEval                ]     14   0:00:00.3  (  25.3 % )     0:00:00.3 /  0:00:00.3    0.9
[10/09 16:30:28    103s] [ OptCommit              ]     14   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.8
[10/09 16:30:28    103s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[10/09 16:30:28    103s] [ IncrDelayCalc          ]      9   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.8
[10/09 16:30:28    103s] [ HoldReEval             ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[10/09 16:30:28    103s] [ HoldCollectNode        ]     19   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.5
[10/09 16:30:28    103s] [ HoldSortNodeList       ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    103s] [ HoldBottleneckCount    ]      2   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[10/09 16:30:28    103s] [ HoldCacheNodeWeight    ]     14   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    103s] [ HoldBuildSlackGraph    ]     14   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    103s] [ HoldDBCommit           ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    103s] [ HoldTimerCalcSummary   ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    103s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/09 16:30:28    103s] [ TimingUpdate           ]     11   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.1
[10/09 16:30:28    103s] [ IncrTimingUpdate       ]     22   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:30:28    103s] [ MISC                   ]          0:00:00.2  (  19.7 % )     0:00:00.2 /  0:00:00.2    0.9
[10/09 16:30:28    103s] ---------------------------------------------------------------------------------------------
[10/09 16:30:28    103s]  HoldOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[10/09 16:30:28    103s] ---------------------------------------------------------------------------------------------
[10/09 16:30:28    103s] **INFO: Skipping refine place as no non-legal commits were detected (2 dirty legal commits)
[10/09 16:30:28    103s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3136.3M, EPOCH TIME: 1760041828.798850
[10/09 16:30:28    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:28    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:28    103s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:28    103s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3136.3M, EPOCH TIME: 1760041828.810095
[10/09 16:30:28    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:208).
[10/09 16:30:28    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:30:28    103s] Deleting Lib Analyzer.
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] TimeStamp Deleting Cell Server End ...
[10/09 16:30:28    103s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:30:28    103s] Summary for sequential cells identification: 
[10/09 16:30:28    103s]   Identified SBFF number: 16
[10/09 16:30:28    103s]   Identified MBFF number: 0
[10/09 16:30:28    103s]   Identified SB Latch number: 2
[10/09 16:30:28    103s]   Identified MB Latch number: 0
[10/09 16:30:28    103s]   Not identified SBFF number: 0
[10/09 16:30:28    103s]   Not identified MBFF number: 0
[10/09 16:30:28    103s]   Not identified SB Latch number: 0
[10/09 16:30:28    103s]   Not identified MB Latch number: 0
[10/09 16:30:28    103s]   Number of sequential cells which are not FFs: 1
[10/09 16:30:28    103s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:28    103s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:28    103s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:28    103s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:28    103s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:28    103s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:28    103s] TLC MultiMap info (StdDelay):
[10/09 16:30:28    103s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:30:28    103s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:30:28    103s]  Setting StdDelay to: 37.6ps
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] TimeStamp Deleting Cell Server End ...
[10/09 16:30:28    103s] **INFO: flowCheckPoint #4 OptimizationPreEco
[10/09 16:30:28    103s] Running postRoute recovery in preEcoRoute mode
[10/09 16:30:28    103s] **opt_design ... cpu = 0:00:37, real = 0:00:53, mem = 3130.3M, totSessionCpu=0:01:44 **
[10/09 16:30:28    103s] ** INFO: Initializing Glitch Interface
[10/09 16:30:28    103s]   DRV Snapshot: (TGT)
[10/09 16:30:28    103s]          Tran DRV: 6 (6)
[10/09 16:30:28    103s]           Cap DRV: 32 (32)
[10/09 16:30:28    103s]        Fanout DRV: 0 (0)
[10/09 16:30:28    103s]            Glitch: 0 (0)
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] Creating Lib Analyzer ...
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:30:28    103s] Summary for sequential cells identification: 
[10/09 16:30:28    103s]   Identified SBFF number: 16
[10/09 16:30:28    103s]   Identified MBFF number: 0
[10/09 16:30:28    103s]   Identified SB Latch number: 2
[10/09 16:30:28    103s]   Identified MB Latch number: 0
[10/09 16:30:28    103s]   Not identified SBFF number: 0
[10/09 16:30:28    103s]   Not identified MBFF number: 0
[10/09 16:30:28    103s]   Not identified SB Latch number: 0
[10/09 16:30:28    103s]   Not identified MB Latch number: 0
[10/09 16:30:28    103s]   Number of sequential cells which are not FFs: 1
[10/09 16:30:28    103s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:28    103s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:28    103s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:28    103s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:30:28    103s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:30:28    103s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:30:28    103s] TLC MultiMap info (StdDelay):
[10/09 16:30:28    103s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:30:28    103s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:30:28    103s]  Setting StdDelay to: 37.6ps
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:30:28    103s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/09 16:30:28    103s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/09 16:30:28    103s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/09 16:30:28    103s] 
[10/09 16:30:28    103s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/09 16:30:29    103s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:45 mem=3134.2M
[10/09 16:30:29    103s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:45 mem=3134.2M
[10/09 16:30:29    103s] Creating Lib Analyzer, finished. 
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Checking DRV degradation...
[10/09 16:30:29    103s] Recovery Manager:
[10/09 16:30:29    103s]     Tran DRV degradation : 0 (6 -> 6, Margin 10) - Skip
[10/09 16:30:29    103s]      Cap DRV degradation : 0 (32 -> 32, Margin 10) - Skip
[10/09 16:30:29    103s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/09 16:30:29    103s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/09 16:30:29    103s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=3134.24M, totSessionCpu=0:01:45).
[10/09 16:30:29    103s] **opt_design ... cpu = 0:00:37, real = 0:00:54, mem = 3134.2M, totSessionCpu=0:01:45 **
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] ** INFO: Initializing Glitch Interface
[10/09 16:30:29    103s]   DRV Snapshot: (REF)
[10/09 16:30:29    103s]          Tran DRV: 6 (6)
[10/09 16:30:29    103s]           Cap DRV: 32 (32)
[10/09 16:30:29    103s]        Fanout DRV: 0 (0)
[10/09 16:30:29    103s]            Glitch: 0 (0)
[10/09 16:30:29    103s] Skipping pre eco harden opt
[10/09 16:30:29    103s] GigaOpt Checkpoint: Internal prLA -highEffortPathGroups -force   -noNdrAssignment
[10/09 16:30:29    103s] GigaOpt Checkpoint: Internal prLA -highEffortPathGroups -force   -noNdrAssignment
[10/09 16:30:29    103s] {MMLU 0 7 1574}
[10/09 16:30:29    103s] [oiLAM] Zs 5, 6
[10/09 16:30:29    103s] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=3134.3M
[10/09 16:30:29    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=3134.3M
[10/09 16:30:29    103s] Default Rule : ""
[10/09 16:30:29    103s] Non Default Rules :
[10/09 16:30:29    103s] Worst Slack : 0.033 ns
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Start Layer Assignment ...
[10/09 16:30:29    103s] WNS(0.033ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Selected 0 cadidates out of 1624.
[10/09 16:30:29    103s] No critical nets selected. Skipped !
[10/09 16:30:29    103s] GigaOpt: setting up router preferences
[10/09 16:30:29    103s] GigaOpt: 0 nets assigned router directives
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Start Assign Priority Nets ...
[10/09 16:30:29    103s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/09 16:30:29    103s] Existing Priority Nets 0 (0.0%)
[10/09 16:30:29    103s] Total Assign Priority Nets 20 (1.2%)
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Set Prefer Layer Routing Effort ...
[10/09 16:30:29    103s] Total Net(1622) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] CSM is empty.
[10/09 16:30:29    103s] GigaOpt Checkpoint: Internal prLA  -force   -noNdrAssignment
[10/09 16:30:29    103s] GigaOpt Checkpoint: Internal prLA  -force   -noNdrAssignment
[10/09 16:30:29    103s] {MMLU 0 7 1574}
[10/09 16:30:29    103s] [oiLAM] Zs 5, 6
[10/09 16:30:29    103s] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=3134.5M
[10/09 16:30:29    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=3134.5M
[10/09 16:30:29    103s] Default Rule : ""
[10/09 16:30:29    103s] Non Default Rules :
[10/09 16:30:29    103s] Worst Slack : 0.033 ns
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Start Layer Assignment ...
[10/09 16:30:29    103s] WNS(0.033ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Selected 0 cadidates out of 1624.
[10/09 16:30:29    103s] No critical nets selected. Skipped !
[10/09 16:30:29    103s] GigaOpt: setting up router preferences
[10/09 16:30:29    103s] GigaOpt: 1 nets assigned router directives
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Start Assign Priority Nets ...
[10/09 16:30:29    103s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/09 16:30:29    103s] Existing Priority Nets 0 (0.0%)
[10/09 16:30:29    103s] Total Assign Priority Nets 26 (1.6%)
[10/09 16:30:29    103s] CSM is empty.
[10/09 16:30:29    103s] Begin: Collecting metrics
[10/09 16:30:29    103s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.035 |    0.035 |           |        0 |        2.87 | 0:00:06  |        3094 |   15 |  34 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3126 |      |     |
| drv_eco_fixing    |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:02  |        3139 |    6 |  32 |
| initial_summary_2 |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:04  |        3171 |    6 |  32 |
| hold_fixing       |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:01  |        3136 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3134 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[10/09 16:30:29    103s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3136.3M, current mem=3134.4M)

[10/09 16:30:29    103s] End: Collecting metrics
[10/09 16:30:29    103s] Running refinePlace -preserveRouting true -hardFence false
[10/09 16:30:29    103s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3134.4M, EPOCH TIME: 1760041829.454698
[10/09 16:30:29    103s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3134.4M, EPOCH TIME: 1760041829.454814
[10/09 16:30:29    103s] Memory usage before memory release/compaction is 3134.4
[10/09 16:30:29    103s] Do memory release/compaction at beginning of DPlace-Init.
[10/09 16:30:29    103s] Memory usage at beginning of DPlace-Init is 3134.4M.
[10/09 16:30:29    103s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3134.4M, EPOCH TIME: 1760041829.455667
[10/09 16:30:29    103s] Processing tracks to init pin-track alignment.
[10/09 16:30:29    103s] z: 2, totalTracks: 1
[10/09 16:30:29    103s] z: 4, totalTracks: 1
[10/09 16:30:29    103s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/09 16:30:29    103s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3134.4M, EPOCH TIME: 1760041829.483009
[10/09 16:30:29    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:29    103s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:29    103s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.011, REAL:0.011, MEM:3134.6M, EPOCH TIME: 1760041829.494463
[10/09 16:30:29    103s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3134.6M, EPOCH TIME: 1760041829.494568
[10/09 16:30:29    103s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3134.6M, EPOCH TIME: 1760041829.494673
[10/09 16:30:29    103s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3134.6MB).
[10/09 16:30:29    103s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.038, REAL:0.040, MEM:3134.6M, EPOCH TIME: 1760041829.495437
[10/09 16:30:29    103s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.038, REAL:0.041, MEM:3134.6M, EPOCH TIME: 1760041829.495792
[10/09 16:30:29    103s] TDRefine: refinePlace mode is spiral
[10/09 16:30:29    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4WAdus0ske.2
[10/09 16:30:29    103s] OPERPROF:   Starting Refine-Place at level 2, MEM:3134.6M, EPOCH TIME: 1760041829.496196
[10/09 16:30:29    103s] *** Starting place_detail (0:01:45 mem=3134.6M) ***
[10/09 16:30:29    103s] Total net bbox length = 1.685e+05 (9.307e+04 7.541e+04) (ext = 2.638e+04)
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:29    103s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:29    103s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3134.6M, EPOCH TIME: 1760041829.499714
[10/09 16:30:29    103s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3134.6M, EPOCH TIME: 1760041829.499832
[10/09 16:30:29    103s] Set min layer with design mode ( 1 )
[10/09 16:30:29    103s] Set max layer with design mode ( 5 )
[10/09 16:30:29    103s] Set min layer with design mode ( 1 )
[10/09 16:30:29    103s] Set max layer with design mode ( 5 )
[10/09 16:30:29    103s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3134.6M, EPOCH TIME: 1760041829.504899
[10/09 16:30:29    103s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3134.6M, EPOCH TIME: 1760041829.505218
[10/09 16:30:29    103s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3134.6M, EPOCH TIME: 1760041829.505591
[10/09 16:30:29    103s] Starting refinePlace ...
[10/09 16:30:29    103s] Set min layer with design mode ( 1 )
[10/09 16:30:29    103s] Set max layer with design mode ( 5 )
[10/09 16:30:29    103s] One DDP V2 for no tweak run.
[10/09 16:30:29    103s] Set min layer with design mode ( 1 )
[10/09 16:30:29    103s] Set max layer with design mode ( 5 )
[10/09 16:30:29    103s] DDP initSite1 nrRow 300 nrJob 300
[10/09 16:30:29    103s] DDP markSite nrRow 300 nrJob 300
[10/09 16:30:29    103s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:3134.8M, EPOCH TIME: 1760041829.525529
[10/09 16:30:29    103s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:3134.8M, EPOCH TIME: 1760041829.525620
[10/09 16:30:29    103s]   Spread Effort: high, post-route mode, useDDP on.
[10/09 16:30:29    103s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3135.1MB) @(0:01:45 - 0:01:45).
[10/09 16:30:29    103s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/09 16:30:29    103s] wireLenOptFixPriorityInst 86 inst fixed
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s]  === Spiral for Logical I: (movable: 1132) ===
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s]  Info: 0 filler has been deleted!
[10/09 16:30:29    103s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/09 16:30:29    103s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/09 16:30:29    103s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/09 16:30:29    103s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3138.6MB) @(0:01:45 - 0:01:45).
[10/09 16:30:29    103s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/09 16:30:29    103s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3138.6MB
[10/09 16:30:29    103s] Statistics of distance of Instance movement in refine placement:
[10/09 16:30:29    103s]   maximum (X+Y) =         0.00 um
[10/09 16:30:29    103s]   mean    (X+Y) =         0.00 um
[10/09 16:30:29    103s] Total instances moved : 0
[10/09 16:30:29    103s] Summary Report:
[10/09 16:30:29    103s] Instances moved: 0 (out of 1132 movable)
[10/09 16:30:29    103s] Instances flipped: 0
[10/09 16:30:29    103s] Mean displacement: 0.00 um
[10/09 16:30:29    103s] Max displacement: 0.00 um 
[10/09 16:30:29    103s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/09 16:30:29    103s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.080, REAL:0.082, MEM:3138.6M, EPOCH TIME: 1760041829.588085
[10/09 16:30:29    103s] Total net bbox length = 1.685e+05 (9.307e+04 7.541e+04) (ext = 2.638e+04)
[10/09 16:30:29    103s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3138.6MB
[10/09 16:30:29    103s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3138.6MB) @(0:01:45 - 0:01:45).
[10/09 16:30:29    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4WAdus0ske.2
[10/09 16:30:29    103s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.090, REAL:0.096, MEM:3138.6M, EPOCH TIME: 1760041829.592045
[10/09 16:30:29    103s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3138.6M, EPOCH TIME: 1760041829.592103
[10/09 16:30:29    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1340).
[10/09 16:30:29    103s] *** Finished place_detail (0:01:45 mem=3138.6M) ***
[10/09 16:30:29    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    103s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:3138.5M, EPOCH TIME: 1760041829.597229
[10/09 16:30:29    103s] Memory usage before memory release/compaction is 3138.5
[10/09 16:30:29    103s] Do memory release/compaction at end of DPlace-Cleanup.
[10/09 16:30:29    103s] Memory usage at end of DPlace-Cleanup is 3138.5M.
[10/09 16:30:29    103s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.133, REAL:0.143, MEM:3138.5M, EPOCH TIME: 1760041829.597673
[10/09 16:30:29    103s] {MMLU 0 7 1574}
[10/09 16:30:29    103s] [oiLAM] Zs 5, 6
[10/09 16:30:29    103s] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=3138.5M
[10/09 16:30:29    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=3138.5M
[10/09 16:30:29    103s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3138.5M, EPOCH TIME: 1760041829.627876
[10/09 16:30:29    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    103s] 
[10/09 16:30:29    103s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:29    103s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:29    103s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:3138.5M, EPOCH TIME: 1760041829.639995
[10/09 16:30:29    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:208).
[10/09 16:30:29    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    104s] ** INFO: Initializing Glitch Interface
[10/09 16:30:29    104s] 
[10/09 16:30:29    104s] OptSummary:
[10/09 16:30:29    104s] 
[10/09 16:30:29    104s] ------------------------------------------------------------------
[10/09 16:30:29    104s]         Pre-ecoRoute Summary
[10/09 16:30:29    104s] ------------------------------------------------------------------
[10/09 16:30:29    104s] 
[10/09 16:30:29    104s] Setup views included:
[10/09 16:30:29    104s] 
[10/09 16:30:29    104s]  tt_v1.8_25C_Nominal_25_func 
[10/09 16:30:29    104s] 
[10/09 16:30:29    104s] +--------------------+---------+---------+---------+
[10/09 16:30:29    104s] |     Setup mode     |   all   | reg2reg | default |
[10/09 16:30:29    104s] +--------------------+---------+---------+---------+
[10/09 16:30:29    104s] |           WNS (ns):|  0.033  |  0.033  |  0.042  |
[10/09 16:30:29    104s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/09 16:30:29    104s] |    Violating Paths:|    0    |    0    |    0    |
[10/09 16:30:29    104s] |          All Paths:|   120   |   117   |   103   |
[10/09 16:30:29    104s] +--------------------+---------+---------+---------+
[10/09 16:30:29    104s] 
[10/09 16:30:29    104s] +----------------+-------------------------------+------------------+
[10/09 16:30:29    104s] |                |              Real             |       Total      |
[10/09 16:30:29    104s] |    DRVs        +------------------+------------+------------------|
[10/09 16:30:29    104s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/09 16:30:29    104s] +----------------+------------------+------------+------------------+
[10/09 16:30:29    104s] |   max_cap      |     32 (32)      |   -0.173   |     32 (32)      |
[10/09 16:30:29    104s] |   max_tran     |      6 (6)       |   -0.009   |      6 (6)       |
[10/09 16:30:29    104s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:30:29    104s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:30:29    104s] +----------------+------------------+------------+------------------+
[10/09 16:30:29    104s] 
[10/09 16:30:29    104s] Density: 2.939%
[10/09 16:30:29    104s] ------------------------------------------------------------------
[10/09 16:30:29    104s] **opt_design ... cpu = 0:00:38, real = 0:00:54, mem = 3136.4M, totSessionCpu=0:01:45 **
[10/09 16:30:29    104s] Begin: Collecting metrics
[10/09 16:30:29    104s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.035 |    0.035 |           |        0 |        2.87 | 0:00:06  |        3094 |   15 |  34 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3126 |      |     |
| drv_eco_fixing    |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:02  |        3139 |    6 |  32 |
| initial_summary_2 |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:04  |        3171 |    6 |  32 |
| hold_fixing       |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:01  |        3136 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3134 |      |     |
| pre_route_summary |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:00  |        3136 |    6 |  32 |
 --------------------------------------------------------------------------------------------------------------------- 
[10/09 16:30:29    104s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3136.4M, current mem=3136.4M)

[10/09 16:30:29    104s] End: Collecting metrics
[10/09 16:30:29    104s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[10/09 16:30:29    104s] ** INFO Cleaning up Glitch Interface
[10/09 16:30:29    104s] **Info: (IMPSP-2055): Transparent Filler Flow is ON !
[10/09 16:30:29    104s] 
[10/09 16:30:29    104s] **Info: (IMPSP-2075): Transparent Filler is finished (1)!
[10/09 16:30:29    104s] 
[10/09 16:30:29    104s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:3136.6M, EPOCH TIME: 1760041829.945992
[10/09 16:30:29    104s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3136.6M, EPOCH TIME: 1760041829.946125
[10/09 16:30:29    104s] Memory usage before memory release/compaction is 3136.6
[10/09 16:30:29    104s] Do memory release/compaction at beginning of DPlace-Init.
[10/09 16:30:29    104s] Memory usage at beginning of DPlace-Init is 3136.7M.
[10/09 16:30:29    104s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3136.7M, EPOCH TIME: 1760041829.946310
[10/09 16:30:29    104s] Processing tracks to init pin-track alignment.
[10/09 16:30:29    104s] z: 2, totalTracks: 1
[10/09 16:30:29    104s] z: 4, totalTracks: 1
[10/09 16:30:29    104s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/09 16:30:29    104s] Cell top_lvl LLGs are deleted
[10/09 16:30:29    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    104s] OPERPROF:       Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 4, MEM:3136.7M, EPOCH TIME: 1760041829.950258
[10/09 16:30:29    104s] OPERPROF:       Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3136.7M, EPOCH TIME: 1760041829.950319
[10/09 16:30:29    104s] # Building top_lvl llgBox search-tree.
[10/09 16:30:29    104s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3136.7M, EPOCH TIME: 1760041829.974734
[10/09 16:30:29    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:29    104s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3136.7M, EPOCH TIME: 1760041829.975434
[10/09 16:30:29    104s] Max number of tech site patterns supported in site array is 256.
[10/09 16:30:29    104s] Core basic site is CoreSite
[10/09 16:30:29    104s] After signature check, allow fast init is false, keep pre-filter is true.
[10/09 16:30:29    104s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/09 16:30:29    104s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/09 16:30:29    104s] SiteArray: use 3,457,024 bytes
[10/09 16:30:29    104s] SiteArray: current memory after site array memory allocation 3136.7M
[10/09 16:30:29    104s] SiteArray: FP blocked sites are writable
[10/09 16:30:29    104s] Keep-away cache is enable on metals: 1-5
[10/09 16:30:29    104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/09 16:30:29    104s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3136.7M, EPOCH TIME: 1760041829.993308
[10/09 16:30:30    104s] Process 42916 (called=268 computed=25) wires and vias for routing blockage analysis
[10/09 16:30:30    104s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.016, REAL:0.016, MEM:3136.7M, EPOCH TIME: 1760041830.009263
[10/09 16:30:30    104s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[10/09 16:30:30    104s] Atter site array init, number of instance map data is 0.
[10/09 16:30:30    104s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.035, REAL:0.036, MEM:3136.7M, EPOCH TIME: 1760041830.011676
[10/09 16:30:30    104s] 
[10/09 16:30:30    104s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:30    104s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:30    104s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.044, REAL:0.046, MEM:3136.7M, EPOCH TIME: 1760041830.020802
[10/09 16:30:30    104s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3136.7M, EPOCH TIME: 1760041830.020907
[10/09 16:30:30    104s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3136.7M, EPOCH TIME: 1760041830.021048
[10/09 16:30:30    104s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3136.7MB).
[10/09 16:30:30    104s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.074, REAL:0.077, MEM:3136.7M, EPOCH TIME: 1760041830.023338
[10/09 16:30:30    104s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.074, REAL:0.077, MEM:3136.7M, EPOCH TIME: 1760041830.023377
[10/09 16:30:30    104s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3136.7M, EPOCH TIME: 1760041830.023742
[10/09 16:30:30    104s]   Signal wire search tree: 23443 elements. (cpu=0:00:00.0, mem=0.0M)
[10/09 16:30:30    104s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.005, REAL:0.005, MEM:3136.7M, EPOCH TIME: 1760041830.029038
[10/09 16:30:30    104s] 
[10/09 16:30:30    104s] Running CheckPlace using 1 thread in normal mode...
[10/09 16:30:30    104s] 
[10/09 16:30:30    104s] ...checkPlace normal is done!
[10/09 16:30:30    104s] 
[10/09 16:30:30    104s] Total 7736 restored filler insts, overlapped: 74, violated: 0,  74 are deleted!
[10/09 16:30:30    104s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:3137.1M, EPOCH TIME: 1760041830.410626
[10/09 16:30:30    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9002).
[10/09 16:30:30    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:30    104s] Cell top_lvl LLGs are deleted
[10/09 16:30:30    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:30    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:30    104s] OPERPROF:     Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 3, MEM:3133.8M, EPOCH TIME: 1760041830.416428
[10/09 16:30:30    104s] OPERPROF:     Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3133.8M, EPOCH TIME: 1760041830.416748
[10/09 16:30:30    104s] # Resetting pin-track-align track data.
[10/09 16:30:30    104s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.006, REAL:0.007, MEM:3133.8M, EPOCH TIME: 1760041830.417214
[10/09 16:30:30    104s] Memory usage before memory release/compaction is 3133.8
[10/09 16:30:30    104s] Do memory release/compaction at end of DPlace-Cleanup.
[10/09 16:30:30    104s] Memory usage at end of DPlace-Cleanup is 3133.8M.
[10/09 16:30:30    104s] 
[10/09 16:30:30    104s] TransFiller Info: Number of restored fillers: 7736
[10/09 16:30:30    104s]                   Number of being kept:       7662
[10/09 16:30:30    104s]                   Keeping Rate:               99.043%
[10/09 16:30:30    104s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3133.8M, EPOCH TIME: 1760041830.417718
[10/09 16:30:30    104s] Memory usage before memory release/compaction is 3133.8
[10/09 16:30:30    104s] Do memory release/compaction at beginning of DPlace-Init.
[10/09 16:30:30    104s] Memory usage at beginning of DPlace-Init is 3133.8M.
[10/09 16:30:30    104s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3133.8M, EPOCH TIME: 1760041830.418173
[10/09 16:30:30    104s] Processing tracks to init pin-track alignment.
[10/09 16:30:30    104s] z: 2, totalTracks: 1
[10/09 16:30:30    104s] z: 4, totalTracks: 1
[10/09 16:30:30    104s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/09 16:30:30    104s] Cell top_lvl LLGs are deleted
[10/09 16:30:30    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:30    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:30    104s] OPERPROF:       Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 4, MEM:3133.8M, EPOCH TIME: 1760041830.421679
[10/09 16:30:30    104s] OPERPROF:       Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3133.8M, EPOCH TIME: 1760041830.421733
[10/09 16:30:30    104s] # Building top_lvl llgBox search-tree.
[10/09 16:30:30    104s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3133.8M, EPOCH TIME: 1760041830.446097
[10/09 16:30:30    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:30    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:30    104s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3133.8M, EPOCH TIME: 1760041830.446735
[10/09 16:30:30    104s] Max number of tech site patterns supported in site array is 256.
[10/09 16:30:30    104s] Core basic site is CoreSite
[10/09 16:30:30    104s] After signature check, allow fast init is true, keep pre-filter is true.
[10/09 16:30:30    104s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/09 16:30:30    104s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/09 16:30:30    104s] SiteArray: use 3,457,024 bytes
[10/09 16:30:30    104s] SiteArray: current memory after site array memory allocation 3137.0M
[10/09 16:30:30    104s] SiteArray: FP blocked sites are writable
[10/09 16:30:30    104s] Keep-away cache is enable on metals: 1-5
[10/09 16:30:30    104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/09 16:30:30    104s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3137.0M, EPOCH TIME: 1760041830.465371
[10/09 16:30:30    104s] Process 42916 (called=268 computed=25) wires and vias for routing blockage analysis
[10/09 16:30:30    104s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.015, REAL:0.015, MEM:3137.1M, EPOCH TIME: 1760041830.480868
[10/09 16:30:30    104s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[10/09 16:30:30    104s] Atter site array init, number of instance map data is 0.
[10/09 16:30:30    104s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.035, REAL:0.037, MEM:3137.1M, EPOCH TIME: 1760041830.483246
[10/09 16:30:30    104s] 
[10/09 16:30:30    104s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:30:30    104s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:30:30    104s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.043, REAL:0.045, MEM:3137.1M, EPOCH TIME: 1760041830.490701
[10/09 16:30:30    104s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3137.1M, EPOCH TIME: 1760041830.490778
[10/09 16:30:30    104s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3137.1M, EPOCH TIME: 1760041830.490911
[10/09 16:30:30    104s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3137.1MB).
[10/09 16:30:30    104s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.072, REAL:0.075, MEM:3137.1M, EPOCH TIME: 1760041830.492901
[10/09 16:30:30    104s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.073, REAL:0.076, MEM:3137.1M, EPOCH TIME: 1760041830.493302
[10/09 16:30:30    104s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3137.1M, EPOCH TIME: 1760041830.493349
[10/09 16:30:30    104s]   Signal wire search tree: 23443 elements. (cpu=0:00:00.0, mem=0.0M)
[10/09 16:30:30    104s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.005, REAL:0.005, MEM:3137.1M, EPOCH TIME: 1760041830.498554
[10/09 16:30:30    104s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:3137.1M, EPOCH TIME: 1760041830.521760
[10/09 16:30:30    104s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:3137.1M, EPOCH TIME: 1760041830.521907
[10/09 16:30:30    104s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:3137.1M, EPOCH TIME: 1760041830.521964
[10/09 16:30:30    104s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.002, MEM:3137.1M, EPOCH TIME: 1760041830.523898
[10/09 16:30:30    104s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:3137.1M, EPOCH TIME: 1760041830.524234
[10/09 16:30:30    104s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:3137.1M, EPOCH TIME: 1760041830.524315
[10/09 16:30:30    104s] AddFiller init all instances time CPU:0.001, REAL:0.001
[10/09 16:30:30    104s] AddFiller main function time CPU:0.035, REAL:0.055
[10/09 16:30:30    104s] Filler instance commit time CPU:0.000, REAL:0.000
[10/09 16:30:30    104s] *INFO: Adding fillers to top-module.
[10/09 16:30:30    104s] *INFO:   Added 3 filler insts (cell FILL32 / prefix FILLER).
[10/09 16:30:30    104s] *INFO:   Added 8 filler insts (cell FILL16 / prefix FILLER).
[10/09 16:30:30    104s] *INFO:   Added 8 filler insts (cell FILL8 / prefix FILLER).
[10/09 16:30:30    104s] *INFO:   Added 13 filler insts (cell FILL4 / prefix FILLER).
[10/09 16:30:30    104s] *INFO:   Added 19 filler insts (cell FILL2 / prefix FILLER).
[10/09 16:30:30    104s] *INFO:   Added 732 filler insts (cell FILL1 / prefix FILLER).
[10/09 16:30:30    104s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.063, REAL:0.057, MEM:3136.5M, EPOCH TIME: 1760041830.580983
[10/09 16:30:30    104s] *INFO: Total 783 filler insts added - prefix FILLER (CPU: 0:00:00.6).
[10/09 16:30:30    104s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.063, REAL:0.057, MEM:3136.5M, EPOCH TIME: 1760041830.581392
[10/09 16:30:30    104s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:3136.5M, EPOCH TIME: 1760041830.581441
[10/09 16:30:30    104s] For 783 new insts, 
[10/09 16:30:30    104s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.001, REAL:0.001, MEM:3136.7M, EPOCH TIME: 1760041830.582786
[10/09 16:30:30    104s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.065, REAL:0.061, MEM:3136.7M, EPOCH TIME: 1760041830.582840
[10/09 16:30:30    104s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.065, REAL:0.061, MEM:3136.7M, EPOCH TIME: 1760041830.582878
[10/09 16:30:30    104s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:3136.7M, EPOCH TIME: 1760041830.582926
[10/09 16:30:30    104s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:3136.7M, EPOCH TIME: 1760041830.582963
[10/09 16:30:30    104s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:3136.7M, EPOCH TIME: 1760041830.583007
[10/09 16:30:30    104s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[10/09 16:30:30    104s] *INFO: Second pass addFiller without DRC checking.
[10/09 16:30:30    104s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:3136.7M, EPOCH TIME: 1760041830.583227
[10/09 16:30:30    104s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:3136.7M, EPOCH TIME: 1760041830.583578
[10/09 16:30:30    104s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:3136.7M, EPOCH TIME: 1760041830.583646
[10/09 16:30:30    104s] AddFiller init all instances time CPU:0.000, REAL:0.000
[10/09 16:30:30    104s] AddFiller main function time CPU:0.003, REAL:0.017
[10/09 16:30:30    104s] Filler instance commit time CPU:0.000, REAL:0.000
[10/09 16:30:30    104s] *INFO: Adding fillers to top-module.
[10/09 16:30:30    104s] *INFO:   Added 4 filler insts (cell FILL1 / prefix FILLER_incr).
[10/09 16:30:30    104s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.022, REAL:0.018, MEM:3136.5M, EPOCH TIME: 1760041830.601661
[10/09 16:30:30    104s] *INFO: Total 4 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[10/09 16:30:30    104s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.022, REAL:0.019, MEM:3136.5M, EPOCH TIME: 1760041830.602329
[10/09 16:30:30    104s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:3136.5M, EPOCH TIME: 1760041830.602678
[10/09 16:30:30    104s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:3136.5M, EPOCH TIME: 1760041830.602934
[10/09 16:30:30    104s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.023, REAL:0.020, MEM:3136.5M, EPOCH TIME: 1760041830.602982
[10/09 16:30:30    104s] For 4 new insts, 
[10/09 16:30:30    104s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.023, REAL:0.020, MEM:3136.5M, EPOCH TIME: 1760041830.603020
[10/09 16:30:30    104s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:3136.5M, EPOCH TIME: 1760041830.603494
[10/09 16:30:30    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9991).
[10/09 16:30:30    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:30    104s] Cell top_lvl LLGs are deleted
[10/09 16:30:30    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:30    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:30:30    104s] OPERPROF:     Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 3, MEM:3133.4M, EPOCH TIME: 1760041830.609188
[10/09 16:30:30    104s] OPERPROF:     Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3133.4M, EPOCH TIME: 1760041830.609473
[10/09 16:30:30    104s] # Resetting pin-track-align track data.
[10/09 16:30:30    104s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.006, REAL:0.007, MEM:3133.4M, EPOCH TIME: 1760041830.610796
[10/09 16:30:30    104s] Memory usage before memory release/compaction is 3133.4
[10/09 16:30:30    104s] Do memory release/compaction at end of DPlace-Cleanup.
[10/09 16:30:30    104s] Memory usage at end of DPlace-Cleanup is 3133.4M.
[10/09 16:30:30    104s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.661, REAL:0.665, MEM:3133.4M, EPOCH TIME: 1760041830.611320
[10/09 16:30:30    104s] Finished add_fillers (CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3133.4MB)
[10/09 16:30:30    104s] -route_with_eco false                     # bool, default=false
[10/09 16:30:30    104s] -route_selected_net_only false            # bool, default=false
[10/09 16:30:30    104s] -route_with_timing_driven false           # bool, default=false
[10/09 16:30:30    104s] -route_with_si_driven false               # bool, default=false
[10/09 16:30:30    104s] Existing Dirty Nets : 60
[10/09 16:30:30    104s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/09 16:30:30    104s] Reset Dirty Nets : 60
[10/09 16:30:30    104s] *** EcoRoute #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:46.0/0:02:04.9 (0.8), mem = 3133.5M
[10/09 16:30:30    104s] 
[10/09 16:30:30    104s] route_global_detail
[10/09 16:30:30    104s] 
[10/09 16:30:30    104s] #Start route_global_detail on Thu Oct  9 16:30:30 2025
[10/09 16:30:30    104s] #
[10/09 16:30:30    104s] ### Time Record (route_global_detail) is installed.
[10/09 16:30:30    104s] ### Time Record (Pre Callback) is installed.
[10/09 16:30:30    104s] Closing parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/top_lvl_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_mWfeAX.rcdb.d/top_lvl.rcdb.d': 1414 access done (mem: 3134.453M)
[10/09 16:30:30    104s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/09 16:30:30    104s] ### Time Record (Pre Callback) is uninstalled.
[10/09 16:30:30    104s] ### Time Record (DB Import) is installed.
[10/09 16:30:30    104s] ### Time Record (Timing Data Generation) is installed.
[10/09 16:30:30    104s] ### Time Record (Timing Data Generation) is uninstalled.
[10/09 16:30:30    105s] ### Net info: total nets: 1624
[10/09 16:30:30    105s] ### Net info: dirty nets: 0
[10/09 16:30:30    105s] ### Net info: marked as disconnected nets: 0
[10/09 16:30:30    105s] ### Net info: fully routed nets: 1270
[10/09 16:30:30    105s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:30:30    105s] ### Net info: unrouted nets: 2
[10/09 16:30:30    105s] ### Net info: re-extraction nets: 0
[10/09 16:30:30    105s] ### Net info: ignored nets: 0
[10/09 16:30:30    105s] ### Net info: skip routing nets: 0
[10/09 16:30:30    105s] ### import design signature (5): route=1406867308 fixed_route=1432523816 flt_obj=0 vio=1934047811 swire=282492057 shield_wire=1 net_attr=912427432 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523693409 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:30:30    105s] ### Time Record (DB Import) is uninstalled.
[10/09 16:30:30    105s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[10/09 16:30:30    105s] #Skip comparing routing design signature in db-snapshot flow
[10/09 16:30:30    105s] ### Time Record (Data Preparation) is installed.
[10/09 16:30:30    105s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:30:30    105s] ### Time Record (Global Routing) is installed.
[10/09 16:30:30    105s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:30:30    105s] #Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
[10/09 16:30:30    105s] #Total number of routable nets = 1272.
[10/09 16:30:30    105s] #Total number of nets in the design = 1624.
[10/09 16:30:30    105s] #116 routable nets do not have any wires.
[10/09 16:30:30    105s] #1156 routable nets have routed wires.
[10/09 16:30:30    105s] #116 nets will be global routed.
[10/09 16:30:30    105s] #27 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/09 16:30:30    105s] ### Time Record (Data Preparation) is installed.
[10/09 16:30:30    105s] #Start routing data preparation on Thu Oct  9 16:30:30 2025
[10/09 16:30:30    105s] #
[10/09 16:30:30    105s] ### Time Record (Cell Pin Access) is installed.
[10/09 16:30:30    105s] #Rebuild pin access data for design.
[10/09 16:30:30    105s] #WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
[10/09 16:30:30    105s] #Initial pin access analysis.
[10/09 16:30:31    105s] #Detail pin access analysis.
[10/09 16:30:31    105s] ### Time Record (Cell Pin Access) is uninstalled.
[10/09 16:30:31    105s] #Done pin access analysis.
[10/09 16:30:31    105s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:30:31    105s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:30:31    105s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:30:31    105s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:30:31    105s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:30:31    105s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:30:31    105s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:30:31    105s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:30:31    105s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:30:31    105s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:30:31    105s] #Processed 273/0 dirty instances, 23/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(150 insts marked dirty, reset pre-exisiting dirty flag on 70 insts, 0 nets marked need extraction)
[10/09 16:30:31    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3146.35 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #Regenerating Ggrids automatically.
[10/09 16:30:31    105s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:30:31    105s] #Using automatically generated G-grids.
[10/09 16:30:31    105s] #Done routing data preparation.
[10/09 16:30:31    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3154.75 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #Found 0 nets for post-route si or timing fixing.
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Finished routing data preparation on Thu Oct  9 16:30:31 2025
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:30:31    105s] ### Time Record (Global Routing) is installed.
[10/09 16:30:31    105s] #Cpu time = 00:00:00
[10/09 16:30:31    105s] #Elapsed time = 00:00:00
[10/09 16:30:31    105s] #Increased memory = 18.70 (MB)
[10/09 16:30:31    105s] #Total memory = 3154.75 (MB)
[10/09 16:30:31    105s] #Peak memory = 3463.75 (MB)
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Start global routing on Thu Oct  9 16:30:31 2025
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Start global routing initialization on Thu Oct  9 16:30:31 2025
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Number of eco nets is 114
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Start global routing data preparation on Thu Oct  9 16:30:31 2025
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] ### build_merged_routing_blockage_rect_list starts on Thu Oct  9 16:30:31 2025 with memory = 3154.75 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] #Start routing resource analysis on Thu Oct  9 16:30:31 2025
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] ### init_is_bin_blocked starts on Thu Oct  9 16:30:31 2025 with memory = 3154.75 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Oct  9 16:30:31 2025 with memory = 3155.96 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### adjust_flow_cap starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### adjust_flow_per_partial_route_obs starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### set_via_blocked starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### copy_flow starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] #Routing resource analysis is done on Thu Oct  9 16:30:31 2025
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] ### report_flow_cap starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #  Resource Analysis:
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/09 16:30:31    105s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/09 16:30:31    105s] #  --------------------------------------------------------------
[10/09 16:30:31    105s] #  met1           H        1361        1468       15762    42.24%
[10/09 16:30:31    105s] #  met2           V        1007        1222       15762    42.61%
[10/09 16:30:31    105s] #  met3           H        1059        1057       15762    42.36%
[10/09 16:30:31    105s] #  met4           V         754         914       15762    43.19%
[10/09 16:30:31    105s] #  met5           H         208         147       15762    14.40%
[10/09 16:30:31    105s] #  --------------------------------------------------------------
[10/09 16:30:31    105s] #  Total                   4389      50.57%       78810    36.96%
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #  18 nets (1.11%) with 1 preferred extra spacing.
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### analyze_m2_tracks starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### report_initial_resource starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### mark_pg_pins_accessibility starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### set_net_region starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Global routing data preparation is done on Thu Oct  9 16:30:31 2025
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] ### prepare_level starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] ### init level 1 starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### Level 1 hgrid = 111 X 142
[10/09 16:30:31    105s] ### prepare_level_flow starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Global routing initialization is done on Thu Oct  9 16:30:31 2025
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #start global routing iteration 1...
[10/09 16:30:31    105s] ### init_flow_edge starts on Thu Oct  9 16:30:31 2025 with memory = 3156.21 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### routing at level 1 (topmost level) iter 0
[10/09 16:30:31    105s] ### measure_qor starts on Thu Oct  9 16:30:31 2025 with memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### measure_congestion starts on Thu Oct  9 16:30:31 2025 with memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #start global routing iteration 2...
[10/09 16:30:31    105s] ### routing at level 1 (topmost level) iter 1
[10/09 16:30:31    105s] ### measure_qor starts on Thu Oct  9 16:30:31 2025 with memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### measure_congestion starts on Thu Oct  9 16:30:31 2025 with memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] ### route_end starts on Thu Oct  9 16:30:31 2025 with memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
[10/09 16:30:31    105s] #Total number of routable nets = 1272.
[10/09 16:30:31    105s] #Total number of nets in the design = 1624.
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #1272 routable nets have routed wires.
[10/09 16:30:31    105s] #27 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Routed nets constraints summary:
[10/09 16:30:31    105s] #-----------------------------
[10/09 16:30:31    105s] #        Rules   Unconstrained  
[10/09 16:30:31    105s] #-----------------------------
[10/09 16:30:31    105s] #      Default             116  
[10/09 16:30:31    105s] #-----------------------------
[10/09 16:30:31    105s] #        Total             116  
[10/09 16:30:31    105s] #-----------------------------
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Routing constraints summary of the whole design:
[10/09 16:30:31    105s] #---------------------------------------------------------------
[10/09 16:30:31    105s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[10/09 16:30:31    105s] #---------------------------------------------------------------
[10/09 16:30:31    105s] #      Default                 18              9            1245  
[10/09 16:30:31    105s] #---------------------------------------------------------------
[10/09 16:30:31    105s] #        Total                 18              9            1245  
[10/09 16:30:31    105s] #---------------------------------------------------------------
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] ### adjust_flow_per_partial_route_obs starts on Thu Oct  9 16:30:31 2025 with memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### cal_base_flow starts on Thu Oct  9 16:30:31 2025 with memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### init_flow_edge starts on Thu Oct  9 16:30:31 2025 with memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### cal_flow starts on Thu Oct  9 16:30:31 2025 with memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### report_overcon starts on Thu Oct  9 16:30:31 2025 with memory = 3160.55 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #                 OverCon       OverCon       OverCon          
[10/09 16:30:31    105s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[10/09 16:30:31    105s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[10/09 16:30:31    105s] #  --------------------------------------------------------------------------
[10/09 16:30:31    105s] #  met1         72(0.79%)      8(0.09%)      0(0.00%)   (0.87%)     0.16  
[10/09 16:30:31    105s] #  met2         17(0.19%)      3(0.03%)      0(0.00%)   (0.22%)     0.21  
[10/09 16:30:31    105s] #  met3         45(0.49%)      7(0.08%)      1(0.01%)   (0.58%)     0.13  
[10/09 16:30:31    105s] #  met4          2(0.02%)      3(0.03%)      0(0.00%)   (0.06%)     0.04  
[10/09 16:30:31    105s] #  met5          2(0.01%)      0(0.00%)      0(0.00%)   (0.01%)     0.09  
[10/09 16:30:31    105s] #  --------------------------------------------------------------------------
[10/09 16:30:31    105s] #     Total    138(0.28%)     21(0.04%)      1(0.00%)   (0.32%)
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[10/09 16:30:31    105s] #  Overflow after GR: 0.27% H + 0.05% V
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### cal_base_flow starts on Thu Oct  9 16:30:31 2025 with memory = 3160.65 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### init_flow_edge starts on Thu Oct  9 16:30:31 2025 with memory = 3160.65 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### cal_flow starts on Thu Oct  9 16:30:31 2025 with memory = 3160.65 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### generate_cong_map_content starts on Thu Oct  9 16:30:31 2025 with memory = 3160.65 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### update starts on Thu Oct  9 16:30:31 2025 with memory = 3160.71 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #Complete Global Routing.
[10/09 16:30:31    105s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #  Routing Statistics
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #-------------+-----------+-----+
[10/09 16:30:31    105s] #  Layer      | Length(um)| Vias|
[10/09 16:30:31    105s] #-------------+-----------+-----+
[10/09 16:30:31    105s] #  poly ( 0H) |          0|    0|
[10/09 16:30:31    105s] #  met1 ( 1H) |      30407| 3841|
[10/09 16:30:31    105s] #  met2 ( 2V) |      65954| 1923|
[10/09 16:30:31    105s] #  met3 ( 3H) |      33634|  801|
[10/09 16:30:31    105s] #  met4 ( 4V) |      28996|  194|
[10/09 16:30:31    105s] #  met5 ( 5H) |      39429|    0|
[10/09 16:30:31    105s] #-------------+-----------+-----+
[10/09 16:30:31    105s] #  Total      |     198420| 6759|
[10/09 16:30:31    105s] #-------------+-----------+-----+
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:30:31    105s] ### update cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### report_overcon starts on Thu Oct  9 16:30:31 2025 with memory = 3160.90 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### report_overcon starts on Thu Oct  9 16:30:31 2025 with memory = 3160.90 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #Max overcon = 5 tracks.
[10/09 16:30:31    105s] #Total overcon = 0.32%.
[10/09 16:30:31    105s] #Worst layer Gcell overcon rate = 0.58%.
[10/09 16:30:31    105s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### global_route design signature (8): route=1782567725 net_attr=1874603545
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Global routing statistics:
[10/09 16:30:31    105s] #Cpu time = 00:00:00
[10/09 16:30:31    105s] #Elapsed time = 00:00:00
[10/09 16:30:31    105s] #Increased memory = 6.15 (MB)
[10/09 16:30:31    105s] #Total memory = 3160.90 (MB)
[10/09 16:30:31    105s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:30:31    105s] ### Time Record (Data Preparation) is installed.
[10/09 16:30:31    105s] #Peak memory = 3463.75 (MB)
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #Finished global routing on Thu Oct  9 16:30:31 2025
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] #
[10/09 16:30:31    105s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:30:31    105s] ### track-assign external-init starts on Thu Oct  9 16:30:31 2025 with memory = 3159.62 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### Time Record (Track Assignment) is installed.
[10/09 16:30:31    105s] ### Time Record (Data Preparation) is installed.
[10/09 16:30:31    105s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:30:31    105s] ### Time Record (Track Assignment) is uninstalled.
[10/09 16:30:31    105s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3159.62 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### track-assign engine-init starts on Thu Oct  9 16:30:31 2025 with memory = 3159.62 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] ### Time Record (Track Assignment) is installed.
[10/09 16:30:31    105s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    105s] ### track-assign core-engine starts on Thu Oct  9 16:30:31 2025 with memory = 3159.62 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    105s] #Start Track Assignment.
[10/09 16:30:31    105s] #Done with 73 horizontal wires in 5 hboxes and 83 vertical wires in 4 hboxes.
[10/09 16:30:31    105s] #Done with 10 horizontal wires in 5 hboxes and 14 vertical wires in 4 hboxes.
[10/09 16:30:31    106s] #Complete Track Assignment.
[10/09 16:30:31    106s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:30:31    106s] #
[10/09 16:30:31    106s] #  Routing Statistics
[10/09 16:30:31    106s] #
[10/09 16:30:31    106s] #-------------+-----------+-----+
[10/09 16:30:31    106s] #  Layer      | Length(um)| Vias|
[10/09 16:30:31    106s] #-------------+-----------+-----+
[10/09 16:30:31    106s] #  poly ( 0H) |          0|    0|
[10/09 16:30:31    106s] #  met1 ( 1H) |      30415| 3841|
[10/09 16:30:31    106s] #  met2 ( 2V) |      65918| 1923|
[10/09 16:30:31    106s] #  met3 ( 3H) |      33621|  801|
[10/09 16:30:31    106s] #  met4 ( 4V) |      28970|  194|
[10/09 16:30:31    106s] #  met5 ( 5H) |      39419|    0|
[10/09 16:30:31    106s] #-------------+-----------+-----+
[10/09 16:30:31    106s] #  Total      |     198344| 6759|
[10/09 16:30:31    106s] #-------------+-----------+-----+
[10/09 16:30:31    106s] #
[10/09 16:30:31    106s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:30:31    106s] ### track_assign design signature (11): route=71762672
[10/09 16:30:31    106s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:30:31    106s] ### Time Record (Track Assignment) is uninstalled.
[10/09 16:30:31    106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3161.44 (MB), peak = 3463.75 (MB)
[10/09 16:30:31    106s] #
[10/09 16:30:31    106s] #number of short segments in preferred routing layers
[10/09 16:30:31    106s] #	
[10/09 16:30:31    106s] #	
[10/09 16:30:31    106s] #
[10/09 16:30:31    106s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/09 16:30:31    106s] #Cpu time = 00:00:01
[10/09 16:30:31    106s] #Elapsed time = 00:00:01
[10/09 16:30:31    106s] #Increased memory = 25.39 (MB)
[10/09 16:30:31    106s] #Total memory = 3161.44 (MB)
[10/09 16:30:31    106s] #Peak memory = 3463.75 (MB)
[10/09 16:30:31    106s] ### Time Record (Detail Routing) is installed.
[10/09 16:30:31    106s] ### Time Record (Data Preparation) is installed.
[10/09 16:30:31    106s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:30:31    106s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:30:31    106s] #
[10/09 16:30:31    106s] #Start Detail Routing..
[10/09 16:30:31    106s] #start initial detail routing ...
[10/09 16:30:31    106s] ### Design has 0 dirty nets, 1044 dirty-areas)
[10/09 16:30:36    110s] # ECO: 18.06% of the total area was rechecked for DRC, and 4.63% required routing.
[10/09 16:30:36    110s] #   number of violations = 1815
[10/09 16:30:36    110s] #
[10/09 16:30:36    110s] #  By Layer and Type:
[10/09 16:30:36    110s] #
[10/09 16:30:36    110s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:30:36    110s] #  -      | MetSpc| Short| Loop| CutSpc| CShort| Mar| Totals|
[10/09 16:30:36    110s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:30:36    110s] #  met1   |      7|   211|    0|      0|      2|   0|    220|
[10/09 16:30:36    110s] #  met2   |     83|   641|    1|      0|      1|   0|    726|
[10/09 16:30:36    110s] #  met3   |    198|   208|    0|      1|      5|  48|    460|
[10/09 16:30:36    110s] #  met4   |     65|   184|    0|      2|      6|   0|    257|
[10/09 16:30:36    110s] #  met5   |     37|   115|    0|      0|      0|   0|    152|
[10/09 16:30:36    110s] #  Totals |    390|  1359|    1|      3|     14|  48|   1815|
[10/09 16:30:36    110s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:30:36    110s] #
[10/09 16:30:36    110s] #150 out of 9589 instances (1.6%) need to be verified(marked ipoed), dirty area = 0.1%.
[10/09 16:30:36    110s] #0.00% of the total area is being checked for drcs
[10/09 16:30:36    110s] #0.0% of the total area was checked
[10/09 16:30:36    110s] ### Gcell dirty-map stats: routing = 5.82%, drc-check-only = 19.32%, dirty-area = 6.13%
[10/09 16:30:36    110s] ### Gcell ext dirty-map stats: fill = 3828[24.29%] (met1 = 1452[9.21%], met2 = 2099[13.32%], met3 = 1598[10.14%], met4 = 1250[7.93%], met5 = 1558[9.88%]), total gcell = 15762
[10/09 16:30:36    110s] #   number of violations = 1815
[10/09 16:30:36    110s] #
[10/09 16:30:36    110s] #  By Layer and Type:
[10/09 16:30:36    110s] #
[10/09 16:30:36    110s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:30:36    110s] #  -      | MetSpc| Short| Loop| CutSpc| CShort| Mar| Totals|
[10/09 16:30:36    110s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:30:36    110s] #  met1   |      7|   211|    0|      0|      2|   0|    220|
[10/09 16:30:36    110s] #  met2   |     83|   641|    1|      0|      1|   0|    726|
[10/09 16:30:36    110s] #  met3   |    198|   208|    0|      1|      5|  48|    460|
[10/09 16:30:36    110s] #  met4   |     65|   184|    0|      2|      6|   0|    257|
[10/09 16:30:36    110s] #  met5   |     37|   115|    0|      0|      0|   0|    152|
[10/09 16:30:36    110s] #  Totals |    390|  1359|    1|      3|     14|  48|   1815|
[10/09 16:30:36    110s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:30:36    110s] #
[10/09 16:30:36    110s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3177.61 (MB), peak = 3463.75 (MB)
[10/09 16:30:36    110s] #start 1st optimization iteration ...
[10/09 16:31:09    144s] ### Gcell dirty-map stats: routing = 15.30%, drc-check-only = 11.12%, dirty-area = 6.13%
[10/09 16:31:09    144s] ### Gcell ext dirty-map stats: fill = 3988[25.30%] (met1 = 1455[9.23%], met2 = 2116[13.42%], met3 = 1606[10.19%], met4 = 1268[8.04%], met5 = 1714[10.87%]), total gcell = 15762
[10/09 16:31:09    144s] #   number of violations = 1793
[10/09 16:31:09    144s] #
[10/09 16:31:09    144s] #  By Layer and Type:
[10/09 16:31:09    144s] #
[10/09 16:31:09    144s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:31:09    144s] #  -      | MetSpc| Short| CutSpc| CShort| MinWid| Mar| Totals|
[10/09 16:31:09    144s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:31:09    144s] #  met1   |      2|   206|      0|      1|      0|   0|    209|
[10/09 16:31:09    144s] #  met2   |     72|   703|      0|      1|      0|   0|    776|
[10/09 16:31:09    144s] #  met3   |    191|   143|      0|      5|      0|  36|    375|
[10/09 16:31:09    144s] #  met4   |    100|   178|      1|      4|      0|   0|    283|
[10/09 16:31:09    144s] #  met5   |     23|   125|      0|      0|      2|   0|    150|
[10/09 16:31:09    144s] #  Totals |    388|  1355|      1|     11|      2|  36|   1793|
[10/09 16:31:09    144s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:31:09    144s] #
[10/09 16:31:09    144s] #    number of process antenna violations = 335
[10/09 16:31:09    144s] #cpu time = 00:00:33, elapsed time = 00:00:33, memory = 3177.26 (MB), peak = 3463.75 (MB)
[10/09 16:31:09    144s] #start 2nd optimization iteration ...
[10/09 16:31:45    180s] ### Gcell dirty-map stats: routing = 15.99%, drc-check-only = 10.60%, dirty-area = 6.13%
[10/09 16:31:45    180s] ### Gcell ext dirty-map stats: fill = 3996[25.35%] (met1 = 1455[9.23%], met2 = 2116[13.42%], met3 = 1606[10.19%], met4 = 1268[8.04%], met5 = 1724[10.94%]), total gcell = 15762
[10/09 16:31:45    180s] #   number of violations = 1696
[10/09 16:31:45    180s] #
[10/09 16:31:45    180s] #  By Layer and Type:
[10/09 16:31:45    180s] #
[10/09 16:31:45    180s] #---------+-------+------+-----+-------+----+-------+
[10/09 16:31:45    180s] #  -      | MetSpc| Short| Loop| CShort| Mar| Totals|
[10/09 16:31:45    180s] #---------+-------+------+-----+-------+----+-------+
[10/09 16:31:45    180s] #  met1   |      2|   198|    0|      0|   0|    200|
[10/09 16:31:45    180s] #  met2   |     59|   681|    1|      2|   0|    743|
[10/09 16:31:45    180s] #  met3   |    178|   127|    0|      5|  30|    340|
[10/09 16:31:45    180s] #  met4   |     77|   197|    0|      7|   0|    281|
[10/09 16:31:45    180s] #  met5   |     26|   106|    0|      0|   0|    132|
[10/09 16:31:45    180s] #  Totals |    342|  1309|    1|     14|  30|   1696|
[10/09 16:31:45    180s] #---------+-------+------+-----+-------+----+-------+
[10/09 16:31:45    180s] #
[10/09 16:31:45    180s] #    number of process antenna violations = 335
[10/09 16:31:45    180s] #cpu time = 00:00:36, elapsed time = 00:00:36, memory = 3177.31 (MB), peak = 3463.75 (MB)
[10/09 16:31:45    180s] #start 3rd optimization iteration ...
[10/09 16:32:14    208s] ### Gcell dirty-map stats: routing = 17.81%, drc-check-only = 10.17%, dirty-area = 6.13%
[10/09 16:32:14    208s] ### Gcell ext dirty-map stats: fill = 4011[25.45%] (met1 = 1456[9.24%], met2 = 2116[13.42%], met3 = 1607[10.20%], met4 = 1273[8.08%], met5 = 1742[11.05%]), total gcell = 15762
[10/09 16:32:14    208s] #   number of violations = 1580
[10/09 16:32:14    208s] #
[10/09 16:32:14    208s] #  By Layer and Type:
[10/09 16:32:14    208s] #
[10/09 16:32:14    208s] #---------+-------+------+-----+-------+-------+-------+----+-------+
[10/09 16:32:14    208s] #  -      | MetSpc| Short| Loop| CutSpc| CShort| MinWid| Mar| Totals|
[10/09 16:32:14    208s] #---------+-------+------+-----+-------+-------+-------+----+-------+
[10/09 16:32:14    208s] #  met1   |      1|   186|    0|      0|      3|      0|   0|    190|
[10/09 16:32:14    208s] #  met2   |     47|   650|    0|      1|      1|      0|   0|    699|
[10/09 16:32:14    208s] #  met3   |    172|   124|    0|      0|      2|      0|  30|    328|
[10/09 16:32:14    208s] #  met4   |     64|   161|    1|      1|      7|      0|   0|    234|
[10/09 16:32:14    208s] #  met5   |     32|    96|    0|      0|      0|      1|   0|    129|
[10/09 16:32:14    208s] #  Totals |    316|  1217|    1|      2|     13|      1|  30|   1580|
[10/09 16:32:14    208s] #---------+-------+------+-----+-------+-------+-------+----+-------+
[10/09 16:32:14    208s] #
[10/09 16:32:14    208s] #    number of process antenna violations = 339
[10/09 16:32:14    208s] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 3177.48 (MB), peak = 3463.75 (MB)
[10/09 16:32:14    208s] #WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
[10/09 16:32:14    208s] #Complete Detail Routing.
[10/09 16:32:14    208s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:32:14    208s] #
[10/09 16:32:14    208s] #  Routing Statistics
[10/09 16:32:14    208s] #
[10/09 16:32:14    208s] #-------------+-----------+-----+
[10/09 16:32:14    208s] #  Layer      | Length(um)| Vias|
[10/09 16:32:14    208s] #-------------+-----------+-----+
[10/09 16:32:14    208s] #  poly ( 0H) |          0|    0|
[10/09 16:32:14    208s] #  met1 ( 1H) |      29538| 3894|
[10/09 16:32:14    208s] #  met2 ( 2V) |      67098| 2074|
[10/09 16:32:14    208s] #  met3 ( 3H) |      33087|  879|
[10/09 16:32:14    208s] #  met4 ( 4V) |      29039|  194|
[10/09 16:32:14    208s] #  met5 ( 5H) |      38751|    0|
[10/09 16:32:14    208s] #-------------+-----------+-----+
[10/09 16:32:14    208s] #  Total      |     197512| 7041|
[10/09 16:32:14    208s] #-------------+-----------+-----+
[10/09 16:32:14    208s] #
[10/09 16:32:14    208s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:32:14    208s] #Total number of DRC violations = 1580
[10/09 16:32:14    208s] #Total number of process antenna violations = 155
[10/09 16:32:14    208s] #Total number of net violated process antenna rule = 116
[10/09 16:32:14    208s] ### Time Record (Detail Routing) is uninstalled.
[10/09 16:32:14    208s] ### Time Record (Antenna Fixing) is installed.
[10/09 16:32:14    208s] #Cpu time = 00:01:43
[10/09 16:32:14    208s] #Elapsed time = 00:01:43
[10/09 16:32:14    208s] #Increased memory = 12.59 (MB)
[10/09 16:32:14    208s] #Total memory = 3174.03 (MB)
[10/09 16:32:14    208s] #Peak memory = 3463.75 (MB)
[10/09 16:32:14    208s] #
[10/09 16:32:14    208s] #start routing for process antenna violation fix ...
[10/09 16:32:14    208s] ### Time Record (Data Preparation) is installed.
[10/09 16:32:14    208s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:32:14    208s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:32:14    208s] #- start antenna fix number of process antenna vio = 123.
[10/09 16:32:14    208s] #- start antenna fix number of net violated process antenna rule = 85.
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #  By Layer and Type:
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #---------+-------+------+-----+-------+-------+-------+----+-------+
[10/09 16:32:17    211s] #  -      | MetSpc| Short| Loop| CutSpc| CShort| MinWid| Mar| Totals|
[10/09 16:32:17    211s] #---------+-------+------+-----+-------+-------+-------+----+-------+
[10/09 16:32:17    211s] #  met1   |      1|   199|    0|      0|      3|      0|   0|    203|
[10/09 16:32:17    211s] #  met2   |     47|   664|    0|      1|      1|      0|   0|    713|
[10/09 16:32:17    211s] #  met3   |    172|   123|    0|      0|      2|      0|  30|    327|
[10/09 16:32:17    211s] #  met4   |     64|   157|    1|      1|      7|      0|   0|    230|
[10/09 16:32:17    211s] #  met5   |     34|    99|    0|      0|      0|      1|   0|    134|
[10/09 16:32:17    211s] #  Totals |    318|  1242|    1|      2|     13|      1|  30|   1607|
[10/09 16:32:17    211s] #---------+-------+------+-----+-------+-------+-------+----+-------+
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3178.65 (MB), peak = 3463.75 (MB)
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #  Routing Statistics
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #-------------+-----------+-----+
[10/09 16:32:17    211s] #  Layer      | Length(um)| Vias|
[10/09 16:32:17    211s] #-------------+-----------+-----+
[10/09 16:32:17    211s] #  poly ( 0H) |          0|    0|
[10/09 16:32:17    211s] #  met1 ( 1H) |      29538| 3894|
[10/09 16:32:17    211s] #  met2 ( 2V) |      66764| 2188|
[10/09 16:32:17    211s] #  met3 ( 3H) |      33032|  993|
[10/09 16:32:17    211s] #  met4 ( 4V) |      29293|  348|
[10/09 16:32:17    211s] #  met5 ( 5H) |      39124|    0|
[10/09 16:32:17    211s] #-------------+-----------+-----+
[10/09 16:32:17    211s] #  Total      |     197750| 7423|
[10/09 16:32:17    211s] #-------------+-----------+-----+
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:32:17    211s] #Total number of DRC violations = 1607
[10/09 16:32:17    211s] #Total number of process antenna violations = 59
[10/09 16:32:17    211s] #Total number of net violated process antenna rule = 51
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #  Routing Statistics
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #-------------+-----------+-----+
[10/09 16:32:17    211s] #  Layer      | Length(um)| Vias|
[10/09 16:32:17    211s] #-------------+-----------+-----+
[10/09 16:32:17    211s] #  poly ( 0H) |          0|    0|
[10/09 16:32:17    211s] #  met1 ( 1H) |      29538| 3894|
[10/09 16:32:17    211s] #  met2 ( 2V) |      66764| 2188|
[10/09 16:32:17    211s] #  met3 ( 3H) |      33032|  993|
[10/09 16:32:17    211s] #  met4 ( 4V) |      29293|  348|
[10/09 16:32:17    211s] #  met5 ( 5H) |      39124|    0|
[10/09 16:32:17    211s] #-------------+-----------+-----+
[10/09 16:32:17    211s] #  Total      |     197750| 7423|
[10/09 16:32:17    211s] #-------------+-----------+-----+
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:32:17    211s] #Total number of DRC violations = 1607
[10/09 16:32:17    211s] #Total number of process antenna violations = 59
[10/09 16:32:17    211s] #Total number of net violated process antenna rule = 51
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] ### Gcell dirty-map stats: routing = 20.52%, drc-check-only = 8.57%, dirty-area = 6.13%
[10/09 16:32:17    211s] ### Gcell ext dirty-map stats: fill = 4025[25.54%] (met1 = 1456[9.24%], met2 = 2123[13.47%], met3 = 1631[10.35%], met4 = 1339[8.50%], met5 = 1837[11.65%]), total gcell = 15762
[10/09 16:32:17    211s] ### Time Record (Antenna Fixing) is uninstalled.
[10/09 16:32:17    211s] ### Time Record (Data Preparation) is installed.
[10/09 16:32:17    211s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:32:17    211s] ### Time Record (Post Route Wire Spreading) is installed.
[10/09 16:32:17    211s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #Start Post Route wire spreading..
[10/09 16:32:17    211s] ### Time Record (Data Preparation) is installed.
[10/09 16:32:17    211s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #Start data preparation for wire spreading...
[10/09 16:32:17    211s] ### track-assign engine-init starts on Thu Oct  9 16:32:17 2025 with memory = 3179.09 (MB), peak = 3463.75 (MB)
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #Data preparation is done on Thu Oct  9 16:32:17 2025
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:32:17    211s] #
[10/09 16:32:17    211s] #Start Post Route Wire Spread.
[10/09 16:32:17    212s] #Done with 89 horizontal wires in 9 hboxes and 485 vertical wires in 7 hboxes.
[10/09 16:32:17    212s] #Complete Post Route Wire Spread.
[10/09 16:32:17    212s] #
[10/09 16:32:17    212s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:32:17    212s] #
[10/09 16:32:17    212s] #  Routing Statistics
[10/09 16:32:17    212s] #
[10/09 16:32:17    212s] #-------------+-----------+-----+
[10/09 16:32:17    212s] #  Layer      | Length(um)| Vias|
[10/09 16:32:17    212s] #-------------+-----------+-----+
[10/09 16:32:17    212s] #  poly ( 0H) |          0|    0|
[10/09 16:32:17    212s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:32:17    212s] #  met2 ( 2V) |      67103| 2188|
[10/09 16:32:17    212s] #  met3 ( 3H) |      33131|  993|
[10/09 16:32:17    212s] #  met4 ( 4V) |      29368|  348|
[10/09 16:32:17    212s] #  met5 ( 5H) |      39124|    0|
[10/09 16:32:17    212s] #-------------+-----------+-----+
[10/09 16:32:17    212s] #  Total      |     198267| 7423|
[10/09 16:32:17    212s] #-------------+-----------+-----+
[10/09 16:32:17    212s] #
[10/09 16:32:17    212s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:32:18    212s] #   number of violations = 1607
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] #  By Layer and Type:
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] #---------+-------+------+-----+-------+-------+-------+----+-------+
[10/09 16:32:18    212s] #  -      | MetSpc| Short| Loop| CutSpc| CShort| MinWid| Mar| Totals|
[10/09 16:32:18    212s] #---------+-------+------+-----+-------+-------+-------+----+-------+
[10/09 16:32:18    212s] #  met1   |      1|   199|    0|      0|      3|      0|   0|    203|
[10/09 16:32:18    212s] #  met2   |     47|   664|    0|      1|      1|      0|   0|    713|
[10/09 16:32:18    212s] #  met3   |    172|   123|    0|      0|      2|      0|  30|    327|
[10/09 16:32:18    212s] #  met4   |     64|   157|    1|      1|      7|      0|   0|    230|
[10/09 16:32:18    212s] #  met5   |     34|    99|    0|      0|      0|      1|   0|    134|
[10/09 16:32:18    212s] #  Totals |    318|  1242|    1|      2|     13|      1|  30|   1607|
[10/09 16:32:18    212s] #---------+-------+------+-----+-------+-------+-------+----+-------+
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3178.36 (MB), peak = 3463.75 (MB)
[10/09 16:32:18    212s] #CELL_VIEW top_lvl,init has 1607 DRC violations
[10/09 16:32:18    212s] #Total number of DRC violations = 1607
[10/09 16:32:18    212s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/09 16:32:18    212s] #Total number of process antenna violations = 59
[10/09 16:32:18    212s] #Total number of net violated process antenna rule = 51
[10/09 16:32:18    212s] #Post Route wire spread is done.
[10/09 16:32:18    212s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] #  Routing Statistics
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] #-------------+-----------+-----+
[10/09 16:32:18    212s] #  Layer      | Length(um)| Vias|
[10/09 16:32:18    212s] #-------------+-----------+-----+
[10/09 16:32:18    212s] #  poly ( 0H) |          0|    0|
[10/09 16:32:18    212s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:32:18    212s] #  met2 ( 2V) |      67103| 2188|
[10/09 16:32:18    212s] #  met3 ( 3H) |      33131|  993|
[10/09 16:32:18    212s] #  met4 ( 4V) |      29368|  348|
[10/09 16:32:18    212s] #  met5 ( 5H) |      39124|    0|
[10/09 16:32:18    212s] #-------------+-----------+-----+
[10/09 16:32:18    212s] #  Total      |     198267| 7423|
[10/09 16:32:18    212s] #-------------+-----------+-----+
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:32:18    212s] #route_detail Statistics:
[10/09 16:32:18    212s] #Cpu time = 00:01:46
[10/09 16:32:18    212s] #Elapsed time = 00:01:46
[10/09 16:32:18    212s] #Increased memory = 16.92 (MB)
[10/09 16:32:18    212s] #Total memory = 3178.36 (MB)
[10/09 16:32:18    212s] #Peak memory = 3463.75 (MB)
[10/09 16:32:18    212s] ### global_detail_route design signature (170): route=2074854505 flt_obj=0 vio=352194628 shield_wire=1
[10/09 16:32:18    212s] ### Time Record (DB Export) is installed.
[10/09 16:32:18    212s] ### export design design signature (171): route=2074854505 fixed_route=1432523816 flt_obj=0 vio=352194628 swire=282492057 shield_wire=1 net_attr=1582491412 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:32:18    212s] ### Time Record (DB Export) is uninstalled.
[10/09 16:32:18    212s] ### Time Record (Post Callback) is installed.
[10/09 16:32:18    212s] ### Time Record (Post Callback) is uninstalled.
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] #route_global_detail statistics:
[10/09 16:32:18    212s] #Cpu time = 00:01:48
[10/09 16:32:18    212s] #Elapsed time = 00:01:48
[10/09 16:32:18    212s] #Increased memory = -34.62 (MB)
[10/09 16:32:18    212s] #Total memory = 3099.40 (MB)
[10/09 16:32:18    212s] #Peak memory = 3463.75 (MB)
[10/09 16:32:18    212s] #Number of warnings = 2
[10/09 16:32:18    212s] #Total number of warnings = 24
[10/09 16:32:18    212s] #Number of fails = 0
[10/09 16:32:18    212s] #Total number of fails = 0
[10/09 16:32:18    212s] #Complete route_global_detail on Thu Oct  9 16:32:18 2025
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] ### Time Record (route_global_detail) is uninstalled.
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] #  Scalability Statistics
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] #----------------------------+---------+-------------+------------+
[10/09 16:32:18    212s] #  route_global_detail       | cpu time| elapsed time| scalability|
[10/09 16:32:18    212s] #----------------------------+---------+-------------+------------+
[10/09 16:32:18    212s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[10/09 16:32:18    212s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[10/09 16:32:18    212s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[10/09 16:32:18    212s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[10/09 16:32:18    212s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[10/09 16:32:18    212s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[10/09 16:32:18    212s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[10/09 16:32:18    212s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[10/09 16:32:18    212s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[10/09 16:32:18    212s] #  Detail Routing            | 00:01:43|     00:01:43|         1.0|
[10/09 16:32:18    212s] #  Antenna Fixing            | 00:00:03|     00:00:03|         1.0|
[10/09 16:32:18    212s] #  Post Route Wire Spreading | 00:00:01|     00:00:01|         1.0|
[10/09 16:32:18    212s] #  Entire Command            | 00:01:48|     00:01:48|         1.0|
[10/09 16:32:18    212s] #----------------------------+---------+-------------+------------+
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] *** EcoRoute #1 [finish] (opt_design #1) : cpu/real = 0:01:47.6/0:01:47.8 (1.0), totSession cpu/real = 0:03:33.6/0:03:52.7 (0.9), mem = 3099.3M
[10/09 16:32:18    212s] 
[10/09 16:32:18    212s] =============================================================================================
[10/09 16:32:18    212s]  Step TAT Report : EcoRoute #1 / opt_design #1                                  25.11-s102_1
[10/09 16:32:18    212s] =============================================================================================
[10/09 16:32:18    212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/09 16:32:18    212s] ---------------------------------------------------------------------------------------------
[10/09 16:32:18    212s] [ GlobalRoute            ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[10/09 16:32:18    212s] [ DetailRoute            ]      1   0:01:43.0  (  95.6 % )     0:01:43.0 /  0:01:42.9    1.0
[10/09 16:32:18    212s] [ MISC                   ]          0:00:04.5  (   4.2 % )     0:00:04.5 /  0:00:04.5    1.0
[10/09 16:32:18    212s] ---------------------------------------------------------------------------------------------
[10/09 16:32:18    212s]  EcoRoute #1 TOTAL                  0:01:47.8  ( 100.0 % )     0:01:47.8 /  0:01:47.6    1.0
[10/09 16:32:18    212s] ---------------------------------------------------------------------------------------------
[10/09 16:32:18    212s] **opt_design ... cpu = 0:02:27, real = 0:02:43, mem = 3096.7M, totSessionCpu=0:03:34 **
[10/09 16:32:18    212s] New Signature Flow (restoreNanoRouteOptions) ....
[10/09 16:32:18    212s] Begin: Collecting metrics
[10/09 16:32:18    212s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.035 |    0.035 |           |        0 |        2.87 | 0:00:06  |        3094 |   15 |  34 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3126 |      |     |
| drv_eco_fixing    |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:02  |        3139 |    6 |  32 |
| initial_summary_2 |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:04  |        3171 |    6 |  32 |
| hold_fixing       |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:01  |        3136 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3134 |      |     |
| pre_route_summary |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:00  |        3136 |    6 |  32 |
| eco_route         |           |          |           |          |             | 0:01:48  |        3097 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[10/09 16:32:18    212s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3279.4M, current mem=3096.7M)

[10/09 16:32:18    212s] End: Collecting metrics
[10/09 16:32:18    212s] **INFO: flowCheckPoint #6 PostEcoSummary
[10/09 16:32:18    212s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[10/09 16:32:18    212s] ### Net info: total nets: 1624
[10/09 16:32:18    212s] ### Net info: dirty nets: 0
[10/09 16:32:18    212s] ### Net info: marked as disconnected nets: 0
[10/09 16:32:18    212s] ### Net info: fully routed nets: 1272
[10/09 16:32:18    212s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:32:18    212s] ### Net info: unrouted nets: 0
[10/09 16:32:18    212s] ### Net info: re-extraction nets: 0
[10/09 16:32:18    212s] ### Net info: ignored nets: 0
[10/09 16:32:18    212s] ### Net info: skip routing nets: 0
[10/09 16:32:18    212s] ### import design signature (172): route=1071429017 fixed_route=1071429017 flt_obj=0 vio=1417692721 swire=282492057 shield_wire=1 net_attr=828858770 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:32:18    212s] #Extract in post route mode
[10/09 16:32:18    212s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[10/09 16:32:18    212s] #Fast data preparation for tQuantus.
[10/09 16:32:18    212s] #Start routing data preparation on Thu Oct  9 16:32:18 2025
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:32:18    212s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:32:18    212s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:32:18    212s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:32:18    212s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:32:18    212s] #Regenerating Ggrids automatically.
[10/09 16:32:18    212s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:32:18    212s] #Using automatically generated G-grids.
[10/09 16:32:18    212s] #Done routing data preparation.
[10/09 16:32:18    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3102.03 (MB), peak = 3463.75 (MB)
[10/09 16:32:18    212s] #Start routing data preparation on Thu Oct  9 16:32:18 2025
[10/09 16:32:18    212s] #
[10/09 16:32:18    212s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:32:18    212s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:32:18    212s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:32:18    212s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:32:18    212s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:32:18    213s] #Regenerating Ggrids automatically.
[10/09 16:32:18    213s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:32:18    213s] #Using automatically generated G-grids.
[10/09 16:32:18    213s] #Done routing data preparation.
[10/09 16:32:18    213s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3115.57 (MB), peak = 3463.75 (MB)
[10/09 16:32:18    213s] #
[10/09 16:32:18    213s] #Start tQuantus RC extraction...
[10/09 16:32:18    213s] #Start building rc corner(s)...
[10/09 16:32:18    213s] #Number of RC Corner = 1
[10/09 16:32:18    213s] #Corner Nominal_25C /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
[10/09 16:32:18    213s] #(i=5, n=5 1000)
[10/09 16:32:18    213s] #metal1 -> met1 (1)
[10/09 16:32:18    213s] #metal2 -> met2 (2)
[10/09 16:32:18    213s] #metal3 -> met3 (3)
[10/09 16:32:18    213s] #metal4 -> met4 (4)
[10/09 16:32:18    213s] #metal5 -> met5 (5)
[10/09 16:32:18    213s] #SADV-On
[10/09 16:32:18    213s] # Corner(s) : 
[10/09 16:32:18    213s] #Nominal_25C [25.00]
[10/09 16:32:19    213s] # Corner id: 0
[10/09 16:32:19    213s] # Layout Scale: 1.000000
[10/09 16:32:19    213s] # Has Metal Fill model: yes
[10/09 16:32:19    213s] # Temperature was set
[10/09 16:32:19    213s] # Temperature : 25.000000
[10/09 16:32:19    213s] # Ref. Temp   : 25.000000
[10/09 16:32:19    213s] #SADV-Off
[10/09 16:32:19    213s] #
[10/09 16:32:19    213s] #layer[5] tech width 1600 != ict width 800.0
[10/09 16:32:19    213s] #
[10/09 16:32:19    213s] #layer[5] tech spc 1600 != ict spc 800.0
[10/09 16:32:19    213s] #total pattern=35 [5, 90]
[10/09 16:32:19    213s] #Reading previously stored rc_model file ( /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/misc/rc_model.bin ) ...
[10/09 16:32:19    213s] #found CAPMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile
[10/09 16:32:19    213s] #found RESMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 
[10/09 16:32:19    213s] #CCE Version read = IQuantus/TQuantus 24.1.0-s290
[10/09 16:32:19    213s] #number model r/c [1,1] [5,90] read
[10/09 16:32:19    213s] #0 rcmodel(s) requires rebuild
[10/09 16:32:19    213s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3117.10 (MB), peak = 3463.75 (MB)
[10/09 16:32:19    213s] #Finish check_net_pin_list step Enter extract
[10/09 16:32:19    213s] #Start init net ripin tree building
[10/09 16:32:19    213s] #Finish init net ripin tree building
[10/09 16:32:19    213s] #Cpu time = 00:00:00
[10/09 16:32:19    213s] #Elapsed time = 00:00:00
[10/09 16:32:19    213s] #Increased memory = 0.00 (MB)
[10/09 16:32:19    213s] #Total memory = 3117.10 (MB)
[10/09 16:32:19    213s] #Peak memory = 3463.75 (MB)
[10/09 16:32:19    213s] #begin processing metal fill model file
[10/09 16:32:19    213s] #end processing metal fill model file
[10/09 16:32:19    213s] #Length limit = 200 pitches
[10/09 16:32:19    213s] #opt mode = 2
[10/09 16:32:19    213s] #Finish check_net_pin_list step Fix net pin list
[10/09 16:32:19    213s] #Start generate extraction boxes.
[10/09 16:32:19    213s] #
[10/09 16:32:19    213s] #Extract using 30 x 30 Hboxes
[10/09 16:32:19    213s] #5x6 initial hboxes
[10/09 16:32:19    213s] #Use area based hbox pruning.
[10/09 16:32:19    213s] #0/0 hboxes pruned.
[10/09 16:32:19    213s] #Complete generating extraction boxes.
[10/09 16:32:19    213s] #Extract 20 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
[10/09 16:32:19    213s] #Process 0 special clock nets for rc extraction
[10/09 16:32:19    213s] #Total 1272 nets were built. 549 nodes added to break long wires. 0 net(s) have incomplete routes.
[10/09 16:32:19    213s] #Start inst blockage merging.
[10/09 16:32:25    219s] #Run Statistics for Extraction:
[10/09 16:32:25    219s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[10/09 16:32:25    219s] #   Increased memory =    74.75 (MB), total memory =  3191.85 (MB), peak memory =  3463.75 (MB)
[10/09 16:32:25    219s] #Register nets and terms for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d
[10/09 16:32:25    219s] #Finish registering nets and terms for rcdb.
[10/09 16:32:25    219s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3128.55 (MB), peak = 3463.75 (MB)
[10/09 16:32:25    219s] #RC Statistics: 7388 Res, 5220 Ground Cap, 3762 XCap (Edge to Edge)
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED223 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED231 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED232 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED230 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED220 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED221 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED222 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED219 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED226 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED217 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED228 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED229 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED216 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED218 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED227 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED225 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED224 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED299 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED292 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (NREX-102) Net UNCONNECTED293 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[10/09 16:32:25    219s] #WARNING (EMS-27) Message (NREX-102) has exceeded the current message display limit of 20.
[10/09 16:32:25    219s] #To increase the message display limit, refer to the product command reference manual.
[10/09 16:32:25    219s] #RC V/H edge ratio: 0.70, Avg V/H Edge Length: 19349.36 (4600), Avg L-Edge Length: 16938.38 (2241)
[10/09 16:32:25    219s] #Nets and terms are pre-registered for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d.
[10/09 16:32:25    219s] #Start writing RC data.
[10/09 16:32:25    219s] #Finish writing RC data
[10/09 16:32:25    219s] #Finish writing rcdb with 8727 nodes, 7455 edges, and 9646 xcaps
[10/09 16:32:25    219s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3124.70 (MB), peak = 3463.75 (MB)
[10/09 16:32:25    219s] Restoring parasitic data from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d' ...
[10/09 16:32:25    219s] Opening parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d' for reading (mem: 3124.699M)
[10/09 16:32:25    219s] Reading RCDB with compressed RC data.
[10/09 16:32:25    219s] Opening parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d' for content verification (mem: 3124.699M)
[10/09 16:32:25    219s] Closing parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d': 0 access done (mem: 3124.699M)
[10/09 16:32:25    219s] Closing parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d': 0 access done (mem: 3124.699M)
[10/09 16:32:25    219s] Reading RCDB with compressed RC data.
[10/09 16:32:25    219s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3124.703M)
[10/09 16:32:25    219s] Following multi-corner parasitics specified:
[10/09 16:32:25    219s] 	/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d (rcdb)
[10/09 16:32:25    219s] Opening parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d' for reading (mem: 3124.703M)
[10/09 16:32:25    219s] Reading RCDB with compressed RC data.
[10/09 16:32:25    219s] 		Cell top_lvl has rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d specified
[10/09 16:32:25    219s] Cell top_lvl, hinst 
[10/09 16:32:25    219s] processing rcdb (/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d) for hinst (top) of cell (top_lvl);
[10/09 16:32:25    219s] Closing parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/nr0_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964zVBgbw.rcdb.d': 0 access done (mem: 3124.879M)
[10/09 16:32:25    219s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3124.664M)
[10/09 16:32:25    219s] Opening parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/top_lvl_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_22mtS7.rcdb.d/top_lvl.rcdb.d' for reading (mem: 3124.664M)
[10/09 16:32:25    219s] Reading RCDB with compressed RC data.
[10/09 16:32:25    219s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=3127.051M)
[10/09 16:32:25    219s] Closing parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/top_lvl_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_22mtS7.rcdb.d/top_lvl.rcdb.d': 0 access done (mem: 3126.996M)
[10/09 16:32:25    219s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3126.996M)
[10/09 16:32:25    219s] #
[10/09 16:32:25    219s] #Restore RCDB.
[10/09 16:32:25    219s] #
[10/09 16:32:25    219s] #Complete tQuantus RC extraction.
[10/09 16:32:25    219s] #Cpu time = 00:00:07
[10/09 16:32:25    219s] #Elapsed time = 00:00:07
[10/09 16:32:25    219s] #Increased memory = 10.07 (MB)
[10/09 16:32:25    219s] #Total memory = 3125.64 (MB)
[10/09 16:32:25    219s] #Peak memory = 3463.75 (MB)
[10/09 16:32:25    219s] #
[10/09 16:32:25    219s] #549 inserted nodes are removed
[10/09 16:32:25    219s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[10/09 16:32:25    219s] ### export design design signature (174): route=722229881 fixed_route=722229881 flt_obj=0 vio=1417692721 swire=282492057 shield_wire=1 net_attr=206021198 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:32:25    219s] #Start Design Signature (0)
[10/09 16:32:25    219s] #Finish Inst Signature in MT(13107448)
[10/09 16:32:25    219s] #Finish Net Signature in MT(61487602)
[10/09 16:32:25    219s] #Finish SNet Signature in MT (111086681)
[10/09 16:32:25    219s] #Run time and memory report for RC extraction:
[10/09 16:32:25    219s] #RC extraction running on  Xeon 2.80GHz 56320KB Cache 88CPU.
[10/09 16:32:25    219s] #Run Statistics for snet signature:
[10/09 16:32:25    219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:32:25    219s] #   Increased memory =     0.00 (MB), total memory =  3107.75 (MB), peak memory =  3463.75 (MB)
[10/09 16:32:25    219s] #Run Statistics for Net Final Signature:
[10/09 16:32:25    219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:32:25    219s] #   Increased memory =     0.00 (MB), total memory =  3107.75 (MB), peak memory =  3463.75 (MB)
[10/09 16:32:25    219s] #Run Statistics for Net launch:
[10/09 16:32:25    219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:32:25    219s] #   Increased memory =     0.00 (MB), total memory =  3107.75 (MB), peak memory =  3463.75 (MB)
[10/09 16:32:25    219s] #Run Statistics for Net init_dbsNet_slist:
[10/09 16:32:25    219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:32:25    219s] #   Increased memory =     0.00 (MB), total memory =  3107.75 (MB), peak memory =  3463.75 (MB)
[10/09 16:32:25    219s] #Run Statistics for net signature:
[10/09 16:32:25    219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:32:25    219s] #   Increased memory =     0.00 (MB), total memory =  3107.75 (MB), peak memory =  3463.75 (MB)
[10/09 16:32:25    219s] #Run Statistics for inst signature:
[10/09 16:32:25    219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/09 16:32:25    219s] #   Increased memory =    -0.73 (MB), total memory =  3107.75 (MB), peak memory =  3463.75 (MB)
[10/09 16:32:25    219s] **opt_design ... cpu = 0:02:34, real = 0:02:50, mem = 3107.7M, totSessionCpu=0:03:41 **
[10/09 16:32:25    219s] Starting delay calculation for Setup views
[10/09 16:32:25    219s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/09 16:32:25    219s] AAE_INFO: resetNetProps viewIdx 0 
[10/09 16:32:25    219s] Starting SI iteration 1 using Infinite Timing Windows
[10/09 16:32:25    219s] #################################################################################
[10/09 16:32:25    219s] # Design Stage: PostRoute
[10/09 16:32:25    219s] # Design Name: top_lvl
[10/09 16:32:25    219s] # Design Mode: 130nm
[10/09 16:32:25    219s] # Analysis Mode: MMMC OCV 
[10/09 16:32:25    219s] # Parasitics Mode: SPEF/RCDB 
[10/09 16:32:25    219s] # Signoff Settings: SI On 
[10/09 16:32:25    219s] #################################################################################
[10/09 16:32:25    219s] Setting infinite Tws ...
[10/09 16:32:25    219s] AAE_INFO: 1 threads acquired from CTE.
[10/09 16:32:25    219s] First Iteration Infinite Tw... 
[10/09 16:32:25    219s] Calculate early delays in OCV mode...
[10/09 16:32:25    219s] Calculate late delays in OCV mode...
[10/09 16:32:25    219s] Topological Sorting (REAL = 0:00:00.0, MEM = 3143.0M, InitMEM = 3143.0M)
[10/09 16:32:25    219s] eee: escapedRCCornerName (Nominal_25C)
[10/09 16:32:25    219s] Start delay calculation (fullDC) (1 T). (MEM=3143.02)
[10/09 16:32:25    219s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/09 16:32:25    220s] eee: pegSigSF=1.070000
[10/09 16:32:25    220s] Initializing multi-corner resistance tables ...
[10/09 16:32:25    220s] eee: Grid unit RC data computation started
[10/09 16:32:25    220s] eee: Grid unit RC data computation completed
[10/09 16:32:25    220s] eee: l=1 avDens=0.198300 usedTrk=7934.143705 availTrk=40010.819975 sigTrk=7934.143705
[10/09 16:32:25    220s] eee: l=2 avDens=0.078541 usedTrk=1623.658361 availTrk=20672.646114 sigTrk=1623.658361
[10/09 16:32:25    220s] eee: l=3 avDens=0.049183 usedTrk=831.041956 availTrk=16897.083624 sigTrk=831.041956
[10/09 16:32:25    220s] eee: l=4 avDens=0.066230 usedTrk=2110.662292 availTrk=31868.806606 sigTrk=2110.662292
[10/09 16:32:25    220s] eee: l=5 avDens=0.261244 usedTrk=2364.046303 availTrk=9049.180328 sigTrk=2369.475650
[10/09 16:32:25    220s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/09 16:32:25    220s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.421776 uaWl=1.000000 uaWlH=0.340900 aWlH=0.000000 lMod=0 pMax=0.891400 pMod=79 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/09 16:32:26    220s] eee: NetCapCache creation started. (Current Mem: 3143.023M) 
[10/09 16:32:26    220s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3143.309M) 
[10/09 16:32:26    220s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/09 16:32:26    220s] eee: Metal Layers Info:
[10/09 16:32:26    220s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/09 16:32:26    220s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/09 16:32:26    220s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/09 16:32:26    220s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/09 16:32:26    220s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/09 16:32:26    220s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/09 16:32:26    220s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/09 16:32:26    220s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/09 16:32:26    220s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/09 16:32:26    220s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/09 16:32:26    220s] eee: +-----------------------NDR Info-----------------------+
[10/09 16:32:26    220s] eee: NDR Count = 0, Fake NDR = 0
[10/09 16:32:26    220s] End AAE Lib Interpolated Model. (MEM=3153.117188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:32:26    220s] Opening parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/top_lvl_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_22mtS7.rcdb.d/top_lvl.rcdb.d' for reading (mem: 3153.125M)
[10/09 16:32:26    220s] Reading RCDB with compressed RC data.
[10/09 16:32:26    220s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3153.4M)
[10/09 16:32:26    220s] Total number of fetched objects 1574
[10/09 16:32:26    220s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:32:26    220s] AAE_INFO-618: Total number of nets in the design is 1624,  100.0 percent of the nets selected for SI analysis
[10/09 16:32:26    220s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:32:26    220s] End delay calculation. (MEM=3161.73 CPU=0:00:00.7 REAL=0:00:00.0)
[10/09 16:32:26    220s] End delay calculation (fullDC). (MEM=3161.73 CPU=0:00:00.8 REAL=0:00:01.0)
[10/09 16:32:26    220s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 3161.7M) ***
[10/09 16:32:26    220s] Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/.AAE_F47iUu/.AAE_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964/waveform.data...
[10/09 16:32:27    221s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3161.8M)
[10/09 16:32:27    221s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/09 16:32:27    221s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3161.8M)
[10/09 16:32:27    221s] Starting SI iteration 2
[10/09 16:32:27    221s] Calculate early delays in OCV mode...
[10/09 16:32:27    221s] Calculate late delays in OCV mode...
[10/09 16:32:27    221s] Start delay calculation (fullDC) (1 T). (MEM=3157.14)
[10/09 16:32:27    221s] End AAE Lib Interpolated Model. (MEM=3157.144531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:32:27    221s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 42. 
[10/09 16:32:27    221s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1574. 
[10/09 16:32:27    221s] Total number of fetched objects 1574
[10/09 16:32:27    221s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:32:27    221s] AAE_INFO-618: Total number of nets in the design is 1624,  16.6 percent of the nets selected for SI analysis
[10/09 16:32:27    221s] End delay calculation. (MEM=3164.91 CPU=0:00:00.3 REAL=0:00:00.0)
[10/09 16:32:27    221s] End delay calculation (fullDC). (MEM=3164.91 CPU=0:00:00.3 REAL=0:00:00.0)
[10/09 16:32:27    221s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3156.3M) ***
[10/09 16:32:27    221s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:03:43 mem=3159.9M)
[10/09 16:32:27    221s] End AAE Lib Interpolated Model. (MEM=3162.414062 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:32:27    221s] Cell top_lvl LLGs are deleted
[10/09 16:32:27    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:32:27    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:32:27    221s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3162.7M, EPOCH TIME: 1760041947.776278
[10/09 16:32:27    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:32:27    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:32:27    221s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3162.7M, EPOCH TIME: 1760041947.776939
[10/09 16:32:27    221s] Max number of tech site patterns supported in site array is 256.
[10/09 16:32:27    221s] Core basic site is CoreSite
[10/09 16:32:27    221s] After signature check, allow fast init is false, keep pre-filter is true.
[10/09 16:32:27    221s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/09 16:32:27    221s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/09 16:32:27    221s] SiteArray: use 3,457,024 bytes
[10/09 16:32:27    221s] SiteArray: current memory after site array memory allocation 3165.8M
[10/09 16:32:27    221s] SiteArray: FP blocked sites are writable
[10/09 16:32:27    221s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3166.1M, EPOCH TIME: 1760041947.790091
[10/09 16:32:27    221s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[10/09 16:32:27    221s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.008, MEM:3166.1M, EPOCH TIME: 1760041947.798352
[10/09 16:32:27    221s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[10/09 16:32:27    221s] Atter site array init, number of instance map data is 0.
[10/09 16:32:27    221s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.023, REAL:0.024, MEM:3166.1M, EPOCH TIME: 1760041947.800660
[10/09 16:32:27    221s] 
[10/09 16:32:27    221s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:32:27    221s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:32:27    221s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.031, REAL:0.033, MEM:3166.4M, EPOCH TIME: 1760041947.808823
[10/09 16:32:27    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:208).
[10/09 16:32:27    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:32:27    221s] ** INFO: Initializing Glitch Interface
[10/09 16:32:27    221s] 
[10/09 16:32:27    221s] OptSummary:
[10/09 16:32:27    221s] 
[10/09 16:32:27    221s] ------------------------------------------------------------------
[10/09 16:32:27    221s]        Post-ecoRoute Summary
[10/09 16:32:27    221s] ------------------------------------------------------------------
[10/09 16:32:27    221s] 
[10/09 16:32:27    221s] Setup views included:
[10/09 16:32:27    221s]  tt_v1.8_25C_Nominal_25_func 
[10/09 16:32:27    221s] 
[10/09 16:32:27    221s] +--------------------+---------+---------+---------+
[10/09 16:32:27    221s] 
[10/09 16:32:27    221s] |     Setup mode     |   all   | reg2reg | default |
[10/09 16:32:27    221s] +--------------------+---------+---------+---------+
[10/09 16:32:27    221s] |           WNS (ns):|  0.035  |  0.035  |  0.046  |
[10/09 16:32:27    221s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/09 16:32:27    221s] |    Violating Paths:|    0    |    0    |    0    |
[10/09 16:32:27    221s] |          All Paths:|   120   |   117   |   103   |
[10/09 16:32:27    221s] +--------------------+---------+---------+---------+
[10/09 16:32:27    221s] 
[10/09 16:32:27    221s] +----------------+-------------------------------+------------------+
[10/09 16:32:27    221s] |                |              Real             |       Total      |
[10/09 16:32:27    221s] |    DRVs        +------------------+------------+------------------|
[10/09 16:32:27    221s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/09 16:32:27    221s] +----------------+------------------+------------+------------------+
[10/09 16:32:27    221s] |   max_cap      |     32 (32)      |   -0.323   |     32 (32)      |
[10/09 16:32:27    221s] |   max_tran     |      7 (7)       |   -0.025   |      7 (7)       |
[10/09 16:32:27    221s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:32:27    221s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:32:27    221s] +----------------+------------------+------------+------------------+
[10/09 16:32:27    221s] 
[10/09 16:32:27    221s] Density: 2.939%
[10/09 16:32:27    221s]        (100.000% with Fillers)
[10/09 16:32:27    221s] ------------------------------------------------------------------
[10/09 16:32:27    221s] **opt_design ... cpu = 0:02:36, real = 0:02:52, mem = 3162.6M, totSessionCpu=0:03:43 **
[10/09 16:32:27    221s] Begin: Collecting metrics
[10/09 16:32:28    222s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.035 |    0.035 |           |        0 |        2.87 | 0:00:06  |        3094 |   15 |  34 |
| ccopt_pro          |           |          |           |          |             | 0:00:02  |        3126 |      |     |
| drv_eco_fixing     |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:02  |        3139 |    6 |  32 |
| initial_summary_2  |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:04  |        3171 |    6 |  32 |
| hold_fixing        |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:01  |        3136 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3134 |      |     |
| pre_route_summary  |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:00  |        3136 |    6 |  32 |
| eco_route          |           |          |           |          |             | 0:01:48  |        3097 |      |     |
| post_route_summary |     0.035 |    0.035 |           |        0 |        2.94 | 0:00:03  |        3163 |    7 |  32 |
 ---------------------------------------------------------------------------------------------------------------------- 
[10/09 16:32:28    222s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3191.7M, current mem=3162.7M)

[10/09 16:32:28    222s] End: Collecting metrics
[10/09 16:32:28    222s] Executing marking Critical Nets1
[10/09 16:32:28    222s] ** INFO: Initializing Glitch Interface
[10/09 16:32:28    222s] ** INFO: Initializing Glitch Cache
[10/09 16:32:28    222s] **INFO: flowCheckPoint #7 OptimizationRecovery
[10/09 16:32:28    222s] *** Timing Is met
[10/09 16:32:28    222s] *** Check timing (0:00:00.0)
[10/09 16:32:28    222s] Running postRoute recovery in postEcoRoute mode
[10/09 16:32:28    222s] **opt_design ... cpu = 0:02:36, real = 0:02:53, mem = 3162.7M, totSessionCpu=0:03:43 **
[10/09 16:32:28    222s] ** INFO: Initializing Glitch Interface
[10/09 16:32:28    222s]   Timing/DRV Snapshot: (TGT)
[10/09 16:32:28    222s]      Weighted WNS: 0.000
[10/09 16:32:28    222s]       All  PG WNS: 0.000
[10/09 16:32:28    222s]       High PG WNS: 0.000
[10/09 16:32:28    222s]       All  PG TNS: 0.000
[10/09 16:32:28    222s]       High PG TNS: 0.000
[10/09 16:32:28    222s]       Low  PG TNS: 0.000
[10/09 16:32:28    222s]          Tran DRV: 7 (7)
[10/09 16:32:28    222s]           Cap DRV: 32 (32)
[10/09 16:32:28    222s]        Fanout DRV: 0 (0)
[10/09 16:32:28    222s]            Glitch: 0 (0)
[10/09 16:32:28    222s]    Category Slack: { [L, 0.035] [H, 0.035] }
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] Checking setup slack degradation ...
[10/09 16:32:28    222s] Recovery Manager:
[10/09 16:32:28    222s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[10/09 16:32:28    222s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[10/09 16:32:28    222s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[10/09 16:32:28    222s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] Recovery Manager:
[10/09 16:32:28    222s]     Tran DRV degradation : 1 (6 -> 7, Margin 20) - Skip
[10/09 16:32:28    222s]      Cap DRV degradation : 0 (32 -> 32, Margin 20) - Skip
[10/09 16:32:28    222s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/09 16:32:28    222s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] Checking DRV degradation...
[10/09 16:32:28    222s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:32:28    222s] Deleting Lib Analyzer.
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] TimeStamp Deleting Cell Server End ...
[10/09 16:32:28    222s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:32:28    222s] Summary for sequential cells identification: 
[10/09 16:32:28    222s]   Identified SBFF number: 16
[10/09 16:32:28    222s]   Identified MBFF number: 0
[10/09 16:32:28    222s]   Identified SB Latch number: 2
[10/09 16:32:28    222s]   Identified MB Latch number: 0
[10/09 16:32:28    222s]   Not identified SBFF number: 0
[10/09 16:32:28    222s]   Not identified MBFF number: 0
[10/09 16:32:28    222s]   Not identified SB Latch number: 0
[10/09 16:32:28    222s]   Not identified MB Latch number: 0
[10/09 16:32:28    222s]   Number of sequential cells which are not FFs: 1
[10/09 16:32:28    222s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:32:28    222s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:32:28    222s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:32:28    222s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:32:28    222s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:32:28    222s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:32:28    222s] TLC MultiMap info (StdDelay):
[10/09 16:32:28    222s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:32:28    222s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:32:28    222s]  Setting StdDelay to: 37.6ps
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] TimeStamp Deleting Cell Server End ...
[10/09 16:32:28    222s] GigaOpt Hold Optimizer is used
[10/09 16:32:28    222s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -recovery -evaluateHoldTiming
[10/09 16:32:28    222s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -recovery -evaluateHoldTiming
[10/09 16:32:28    222s] End AAE Lib Interpolated Model. (MEM=3163.105469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] Creating Lib Analyzer ...
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:32:28    222s] Summary for sequential cells identification: 
[10/09 16:32:28    222s]   Identified SBFF number: 16
[10/09 16:32:28    222s]   Identified MBFF number: 0
[10/09 16:32:28    222s]   Identified SB Latch number: 2
[10/09 16:32:28    222s]   Identified MB Latch number: 0
[10/09 16:32:28    222s]   Not identified SBFF number: 0
[10/09 16:32:28    222s]   Not identified MBFF number: 0
[10/09 16:32:28    222s]   Not identified SB Latch number: 0
[10/09 16:32:28    222s]   Not identified MB Latch number: 0
[10/09 16:32:28    222s]   Number of sequential cells which are not FFs: 1
[10/09 16:32:28    222s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:32:28    222s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:32:28    222s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:32:28    222s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:32:28    222s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:32:28    222s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:32:28    222s] TLC MultiMap info (StdDelay):
[10/09 16:32:28    222s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:32:28    222s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:32:28    222s]  Setting StdDelay to: 37.6ps
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:32:28    222s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/09 16:32:28    222s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/09 16:32:28    222s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/09 16:32:28    222s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:43 mem=3163.2M
[10/09 16:32:28    222s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:43 mem=3163.2M
[10/09 16:32:28    222s] Creating Lib Analyzer, finished. 
[10/09 16:32:28    222s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:43 mem=3163.2M ***
[10/09 16:32:28    222s] *** BuildHoldData #3 [begin] (opt_design #1) : totSession cpu/real = 0:03:43.4/0:04:02.7 (0.9), mem = 3163.2M
[10/09 16:32:28    222s] Saving timing graph ...
[10/09 16:32:28    222s] TG backup dir: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/opt_timing_graph_AAE3VP
[10/09 16:32:28    222s] Disk Usage:
[10/09 16:32:28    222s] Filesystem                                          1K-blocks       Used  Available Use% Mounted on
[10/09 16:32:28    222s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 1864324096 2040018944  48% /nethome/dkhalil8
[10/09 16:32:28    222s] Done save timing graph
[10/09 16:32:28    222s] Disk Usage:
[10/09 16:32:28    222s] Filesystem                                          1K-blocks       Used  Available Use% Mounted on
[10/09 16:32:28    222s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 1864328192 2040014848  48% /nethome/dkhalil8
[10/09 16:32:28    222s] Latch borrow mode reset to max_borrow
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:32:28    222s] Deleting Lib Analyzer.
[10/09 16:32:28    222s] 
[10/09 16:32:28    222s] TimeStamp Deleting Cell Server End ...
[10/09 16:32:28    222s] OPTC: user 20.0 (reset)
[10/09 16:32:28    222s] Starting delay calculation for Hold views
[10/09 16:32:29    222s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/09 16:32:29    222s] AAE_INFO: resetNetProps viewIdx 0 
[10/09 16:32:29    222s] Starting SI iteration 1 using Infinite Timing Windows
[10/09 16:32:29    223s] #################################################################################
[10/09 16:32:29    223s] # Design Stage: PostRoute
[10/09 16:32:29    223s] # Design Name: top_lvl
[10/09 16:32:29    223s] # Design Mode: 130nm
[10/09 16:32:29    223s] # Analysis Mode: MMMC OCV 
[10/09 16:32:29    223s] # Parasitics Mode: SPEF/RCDB 
[10/09 16:32:29    223s] # Signoff Settings: SI On 
[10/09 16:32:29    223s] #################################################################################
[10/09 16:32:29    223s] Setting infinite Tws ...
[10/09 16:32:29    223s] AAE_INFO: 1 threads acquired from CTE.
[10/09 16:32:29    223s] First Iteration Infinite Tw... 
[10/09 16:32:29    223s] Calculate late delays in OCV mode...
[10/09 16:32:29    223s] Calculate early delays in OCV mode...
[10/09 16:32:29    223s] Topological Sorting (REAL = 0:00:00.0, MEM = 3185.5M, InitMEM = 3184.8M)
[10/09 16:32:29    223s] Start delay calculation (fullDC) (1 T). (MEM=3185.45)
[10/09 16:32:29    223s] End AAE Lib Interpolated Model. (MEM=3195.046875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:32:29    223s] Total number of fetched objects 1574
[10/09 16:32:29    223s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:32:29    223s] AAE_INFO-618: Total number of nets in the design is 1624,  100.0 percent of the nets selected for SI analysis
[10/09 16:32:29    223s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:32:29    223s] End delay calculation. (MEM=3200.21 CPU=0:00:00.6 REAL=0:00:00.0)
[10/09 16:32:29    223s] End delay calculation (fullDC). (MEM=3200.21 CPU=0:00:00.7 REAL=0:00:00.0)
[10/09 16:32:29    223s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3198.5M) ***
[10/09 16:32:29    223s] Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/.AAE_F47iUu/.AAE_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964/waveform.data...
[10/09 16:32:30    224s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3198.6M)
[10/09 16:32:30    224s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/09 16:32:30    224s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3198.6M)
[10/09 16:32:30    224s] 
[10/09 16:32:30    224s] Executing IPO callback for view pruning ..
[10/09 16:32:30    224s] Starting SI iteration 2
[10/09 16:32:30    224s] Calculate late delays in OCV mode...
[10/09 16:32:30    224s] Calculate early delays in OCV mode...
[10/09 16:32:30    224s] Start delay calculation (fullDC) (1 T). (MEM=3156.89)
[10/09 16:32:30    224s] End AAE Lib Interpolated Model. (MEM=3156.894531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:32:30    224s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 42. 
[10/09 16:32:30    224s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1574. 
[10/09 16:32:30    224s] Total number of fetched objects 1574
[10/09 16:32:30    224s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:32:30    224s] AAE_INFO-618: Total number of nets in the design is 1624,  17.4 percent of the nets selected for SI analysis
[10/09 16:32:30    224s] End delay calculation. (MEM=3165.48 CPU=0:00:00.3 REAL=0:00:00.0)
[10/09 16:32:30    224s] End delay calculation (fullDC). (MEM=3165.48 CPU=0:00:00.3 REAL=0:00:00.0)
[10/09 16:32:30    224s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3154.8M) ***
[10/09 16:32:30    224s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:03:46 mem=3160.0M)
[10/09 16:32:30    224s] Done building cte hold timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:03:46 mem=3160.2M ***
[10/09 16:32:30    224s] 
[10/09 16:32:30    224s] Capturing TGT timing for hold recovery ...
[10/09 16:32:30    224s]    Hold Timing Snapshot:
[10/09 16:32:30    224s]              All PG WNS: 0.001
[10/09 16:32:30    224s]              All PG TNS: 0.000
[10/09 16:32:30    224s] 
[10/09 16:32:30    224s] Recovery Manager:
[10/09 16:32:30    224s]   Hold WNS Jump: 0.003 (REF:0.004, TGT:0.001, Threshold: 0.100) - Skip
[10/09 16:32:30    224s]   Hold TNS Jump: 0.000 (REF:0.000, TGT:0.000, Threshold: 5.000) - Skip
[10/09 16:32:30    224s] 
[10/09 16:32:30    224s] Creating Lib Analyzer ...
[10/09 16:32:30    224s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/09 16:32:30    224s] 
[10/09 16:32:30    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:32:30    224s] Summary for sequential cells identification: 
[10/09 16:32:30    224s]   Identified SBFF number: 16
[10/09 16:32:30    224s]   Identified MBFF number: 0
[10/09 16:32:30    224s]   Identified SB Latch number: 2
[10/09 16:32:30    224s]   Identified MB Latch number: 0
[10/09 16:32:30    224s]   Not identified SBFF number: 0
[10/09 16:32:30    224s]   Not identified MBFF number: 0
[10/09 16:32:30    224s]   Not identified SB Latch number: 0
[10/09 16:32:30    224s]   Not identified MB Latch number: 0
[10/09 16:32:30    224s]   Number of sequential cells which are not FFs: 1
[10/09 16:32:30    224s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:32:30    224s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[10/09 16:32:30    224s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[10/09 16:32:30    224s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:32:30    224s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[10/09 16:32:30    224s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[10/09 16:32:30    224s] TLC MultiMap info (StdDelay):
[10/09 16:32:30    224s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 30.2ps
[10/09 16:32:30    224s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 24.9ps
[10/09 16:32:30    224s]  Setting StdDelay to: 30.2ps
[10/09 16:32:30    224s] 
[10/09 16:32:30    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:32:30    224s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/09 16:32:30    224s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/09 16:32:30    224s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/09 16:32:30    224s] 
[10/09 16:32:30    224s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/09 16:32:30    224s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:46 mem=3165.5M
[10/09 16:32:30    224s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:46 mem=3165.5M
[10/09 16:32:30    224s] Creating Lib Analyzer, finished. 
[10/09 16:32:30    224s] 
[10/09 16:32:30    224s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:32:30    224s] Deleting Lib Analyzer.
[10/09 16:32:30    224s] 
[10/09 16:32:30    224s] TimeStamp Deleting Cell Server End ...
[10/09 16:32:31    224s] OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
[10/09 16:32:31    224s] OPTC: view 50.0:65.0 [ 0.0500 ]
[10/09 16:32:31    224s] Restoring timing graph ...
[10/09 16:32:31    225s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[10/09 16:32:31    225s] Done restore timing graph
[10/09 16:32:31    225s] Done building cte setup timing graph (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:03:46 mem=3273.7M ***
[10/09 16:32:31    225s] *info: category slack lower bound [L 0.0] default
[10/09 16:32:31    225s] *info: category slack lower bound [H 0.0] reg2reg 
[10/09 16:32:31    225s] --------------------------------------------------- 
[10/09 16:32:31    225s]    Setup Violation Summary with Target Slack (0.000 ns)
[10/09 16:32:31    225s] --------------------------------------------------- 
[10/09 16:32:31    225s]          WNS    reg2regWNS
[10/09 16:32:31    225s]     0.035 ns      0.035 ns
[10/09 16:32:31    225s] --------------------------------------------------- 
[10/09 16:32:31    225s] Setting latch borrow mode to budget during optimization.
[10/09 16:32:31    225s] **INFO: total 0 insts, 0 nets marked don't touch
[10/09 16:32:31    225s] **INFO: total 2 insts, 0 nets marked don't touch
[10/09 16:32:31    225s] **INFO: total 2 insts, 0 nets marked don't touch DB property
[10/09 16:32:31    225s] **INFO: total 2 insts, 0 nets unmarked don't touch
[10/09 16:32:31    225s] Begin: Collecting metrics
[10/09 16:32:31    225s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.035 |    0.035 |           |        0 |        2.87 | 0:00:06  |        3094 |   15 |  34 |
| ccopt_pro          |           |          |           |          |             | 0:00:02  |        3126 |      |     |
| drv_eco_fixing     |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:02  |        3139 |    6 |  32 |
| initial_summary_2  |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:04  |        3171 |    6 |  32 |
| hold_fixing        |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:01  |        3136 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3134 |      |     |
| pre_route_summary  |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:00  |        3136 |    6 |  32 |
| eco_route          |           |          |           |          |             | 0:01:48  |        3097 |      |     |
| post_route_summary |     0.035 |    0.035 |           |        0 |        2.94 | 0:00:03  |        3163 |    7 |  32 |
| initial_summary_3  |     0.035 |    0.035 |           |        0 |             | 0:00:03  |        3213 |      |     |
 ---------------------------------------------------------------------------------------------------------------------- 
[10/09 16:32:32    225s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3213.0M, current mem=3213.0M)

[10/09 16:32:32    225s] End: Collecting metrics
[10/09 16:32:32    225s] *** BuildHoldData #3 [finish] (opt_design #1) : cpu/real = 0:00:03.4/0:00:03.6 (1.0), totSession cpu/real = 0:03:46.9/0:04:06.3 (0.9), mem = 3213.0M
[10/09 16:32:32    225s] 
[10/09 16:32:32    225s] =============================================================================================
[10/09 16:32:32    225s]  Step TAT Report : BuildHoldData #3 / opt_design #1                             25.11-s102_1
[10/09 16:32:32    225s] =============================================================================================
[10/09 16:32:32    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/09 16:32:32    225s] ---------------------------------------------------------------------------------------------
[10/09 16:32:32    225s] [ ViewPruning            ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:32:32    225s] [ MetricReport           ]      1   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/09 16:32:32    225s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[10/09 16:32:32    225s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:32:32    225s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.3    1.0
[10/09 16:32:32    225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[10/09 16:32:32    225s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[10/09 16:32:32    225s] [ UpdateTimingGraph      ]      5   0:00:00.7  (  18.8 % )     0:00:01.8 /  0:00:01.7    0.9
[10/09 16:32:32    225s] [ FullDelayCalc          ]      2   0:00:01.0  (  27.8 % )     0:00:01.0 /  0:00:01.0    1.0
[10/09 16:32:32    225s] [ TimingUpdate           ]      7   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.9
[10/09 16:32:32    225s] [ TimingReport           ]      2   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[10/09 16:32:32    225s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[10/09 16:32:32    225s] [ SaveTimingGraph        ]      1   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.2    1.0
[10/09 16:32:32    225s] [ RestoreTimingGraph     ]      1   0:00:00.3  (   7.9 % )     0:00:00.3 /  0:00:00.3    1.0
[10/09 16:32:32    225s] [ MISC                   ]          0:00:00.6  (  16.1 % )     0:00:00.6 /  0:00:00.5    0.9
[10/09 16:32:32    225s] ---------------------------------------------------------------------------------------------
[10/09 16:32:32    225s]  BuildHoldData #3 TOTAL             0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.4    1.0
[10/09 16:32:32    225s] ---------------------------------------------------------------------------------------------
[10/09 16:32:32    225s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/09 16:32:32    225s] 
[10/09 16:32:32    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:32:32    225s] Summary for sequential cells identification: 
[10/09 16:32:32    225s]   Identified SBFF number: 16
[10/09 16:32:32    225s]   Identified MBFF number: 0
[10/09 16:32:32    225s]   Identified SB Latch number: 2
[10/09 16:32:32    225s]   Identified MB Latch number: 0
[10/09 16:32:32    225s]   Not identified SBFF number: 0
[10/09 16:32:32    225s]   Not identified MBFF number: 0
[10/09 16:32:32    225s]   Not identified SB Latch number: 0
[10/09 16:32:32    225s]   Not identified MB Latch number: 0
[10/09 16:32:32    225s]   Number of sequential cells which are not FFs: 1
[10/09 16:32:32    225s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:32:32    225s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:32:32    225s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:32:32    225s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:32:32    225s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:32:32    225s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:32:32    225s] TLC MultiMap info (StdDelay):
[10/09 16:32:32    225s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:32:32    225s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:32:32    225s]  Setting StdDelay to: 37.6ps
[10/09 16:32:32    225s] 
[10/09 16:32:32    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:32:32    225s] 
[10/09 16:32:32    225s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:32:32    225s] 
[10/09 16:32:32    225s] TimeStamp Deleting Cell Server End ...
[10/09 16:32:32    225s] ** INFO Cleaning up Glitch Interface
[10/09 16:32:32    225s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:04, real=0:00:04, mem=3213.18M, totSessionCpu=0:03:47).
[10/09 16:32:32    225s] **opt_design ... cpu = 0:02:40, real = 0:02:57, mem = 3213.2M, totSessionCpu=0:03:47 **
[10/09 16:32:32    225s] 
[10/09 16:32:32    225s] Latch borrow mode reset to max_borrow
[10/09 16:32:32    226s] **INFO: flowCheckPoint #8 FinalSummary
[10/09 16:32:32    226s] OPTC: user 20.0 (reset)
[10/09 16:32:32    226s] Effort level <high> specified for reg2reg path_group
[10/09 16:32:32    226s] Reported timing to dir debug
[10/09 16:32:32    226s] **opt_design ... cpu = 0:02:41, real = 0:02:57, mem = 3216.4M, totSessionCpu=0:03:48 **
[10/09 16:32:32    226s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3216.5M, EPOCH TIME: 1760041952.823985
[10/09 16:32:32    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:32:32    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:32:32    226s] 
[10/09 16:32:32    226s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/09 16:32:32    226s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/09 16:32:32    226s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.014, MEM:3217.0M, EPOCH TIME: 1760041952.837701
[10/09 16:32:32    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:208).
[10/09 16:32:32    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:32:32    226s] Saving timing graph ...
[10/09 16:32:32    226s] TG backup dir: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/opt_timing_graph_cLyy0f
[10/09 16:32:32    226s] Disk Usage:
[10/09 16:32:32    226s] Filesystem                                          1K-blocks       Used  Available Use% Mounted on
[10/09 16:32:32    226s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 1864324096 2040018944  48% /nethome/dkhalil8
[10/09 16:32:33    226s] Done save timing graph
[10/09 16:32:33    226s] Disk Usage:
[10/09 16:32:33    226s] Filesystem                                          1K-blocks       Used  Available Use% Mounted on
[10/09 16:32:33    226s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 1864328192 2040014848  48% /nethome/dkhalil8
[10/09 16:32:33    227s] Starting delay calculation for Hold views
[10/09 16:32:33    227s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/09 16:32:33    227s] AAE_INFO: resetNetProps viewIdx 0 
[10/09 16:32:33    227s] Starting SI iteration 1 using Infinite Timing Windows
[10/09 16:32:33    227s] #################################################################################
[10/09 16:32:33    227s] # Design Stage: PostRoute
[10/09 16:32:33    227s] # Design Name: top_lvl
[10/09 16:32:33    227s] # Design Mode: 130nm
[10/09 16:32:33    227s] # Analysis Mode: MMMC OCV 
[10/09 16:32:33    227s] # Parasitics Mode: SPEF/RCDB 
[10/09 16:32:33    227s] # Signoff Settings: SI On 
[10/09 16:32:33    227s] #################################################################################
[10/09 16:32:33    227s] Setting infinite Tws ...
[10/09 16:32:33    227s] AAE_INFO: 1 threads acquired from CTE.
[10/09 16:32:33    227s] First Iteration Infinite Tw... 
[10/09 16:32:33    227s] Calculate late delays in OCV mode...
[10/09 16:32:33    227s] Calculate early delays in OCV mode...
[10/09 16:32:33    227s] Topological Sorting (REAL = 0:00:00.0, MEM = 3197.2M, InitMEM = 3196.5M)
[10/09 16:32:33    227s] Start delay calculation (fullDC) (1 T). (MEM=3197.2)
[10/09 16:32:33    227s] End AAE Lib Interpolated Model. (MEM=3206.777344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:32:34    227s] Total number of fetched objects 1574
[10/09 16:32:34    227s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:32:34    227s] AAE_INFO-618: Total number of nets in the design is 1624,  100.0 percent of the nets selected for SI analysis
[10/09 16:32:34    227s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:32:34    227s] End delay calculation. (MEM=3213.58 CPU=0:00:00.6 REAL=0:00:01.0)
[10/09 16:32:34    227s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 3211.9M) ***
[10/09 16:32:34    227s] End delay calculation (fullDC). (MEM=3213.58 CPU=0:00:00.7 REAL=0:00:01.0)
[10/09 16:32:34    227s] Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/.AAE_F47iUu/.AAE_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964/waveform.data...
[10/09 16:32:34    228s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3211.9M)
[10/09 16:32:34    228s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/09 16:32:34    228s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3211.9M)
[10/09 16:32:34    228s] Starting SI iteration 2
[10/09 16:32:34    228s] Calculate late delays in OCV mode...
[10/09 16:32:34    228s] Calculate early delays in OCV mode...
[10/09 16:32:34    228s] Start delay calculation (fullDC) (1 T). (MEM=3170.53)
[10/09 16:32:34    228s] End AAE Lib Interpolated Model. (MEM=3170.531250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:32:34    228s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 42. 
[10/09 16:32:34    228s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1574. 
[10/09 16:32:34    228s] Total number of fetched objects 1574
[10/09 16:32:34    228s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:32:34    228s] AAE_INFO-618: Total number of nets in the design is 1624,  17.4 percent of the nets selected for SI analysis
[10/09 16:32:34    228s] End delay calculation. (MEM=3176.97 CPU=0:00:00.3 REAL=0:00:00.0)
[10/09 16:32:34    228s] End delay calculation (fullDC). (MEM=3176.97 CPU=0:00:00.3 REAL=0:00:00.0)
[10/09 16:32:34    228s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3168.6M) ***
[10/09 16:32:35    228s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:03:50 mem=3168.6M)
[10/09 16:32:35    229s] Restoring timing graph ...
[10/09 16:32:35    229s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[10/09 16:32:35    229s] Done restore timing graph
[10/09 16:32:36    229s] ** INFO: Initializing Glitch Interface
[10/09 16:32:37    229s] ** INFO: Initializing Glitch Interface
[10/09 16:32:38    229s] 
[10/09 16:32:38    229s] OptSummary:
[10/09 16:32:38    229s] 
[10/09 16:32:38    229s] ------------------------------------------------------------------
[10/09 16:32:38    229s]      opt_design Final SI Timing Summary
[10/09 16:32:38    229s] ------------------------------------------------------------------
[10/09 16:32:38    229s] 
[10/09 16:32:38    229s] Setup views included:
[10/09 16:32:38    229s]  tt_v1.8_25C_Nominal_25_func 
[10/09 16:32:38    229s] Hold views included:
[10/09 16:32:38    229s]  tt_v1.8_25C_Nominal_25_func
[10/09 16:32:38    229s] 
[10/09 16:32:38    229s] +--------------------+---------+---------+---------+
[10/09 16:32:38    229s] |     Setup mode     |   all   | reg2reg | default |
[10/09 16:32:38    229s] +--------------------+---------+---------+---------+
[10/09 16:32:38    229s] |           WNS (ns):|  0.035  |  0.035  |  0.046  |
[10/09 16:32:38    229s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/09 16:32:38    229s] |    Violating Paths:|    0    |    0    |    0    |
[10/09 16:32:38    229s] |          All Paths:|   120   |   117   |   103   |
[10/09 16:32:38    229s] +--------------------+---------+---------+---------+
[10/09 16:32:38    229s] 
[10/09 16:32:38    229s] +--------------------+---------+---------+---------+
[10/09 16:32:38    229s] |     Hold mode      |   all   | reg2reg | default |
[10/09 16:32:38    229s] +--------------------+---------+---------+---------+
[10/09 16:32:38    229s] |           WNS (ns):|  0.001  |  0.130  |  0.001  |
[10/09 16:32:38    229s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/09 16:32:38    229s] |    Violating Paths:|    0    |    0    |    0    |
[10/09 16:32:38    229s] |          All Paths:|   120   |   117   |   103   |
[10/09 16:32:38    229s] +--------------------+---------+---------+---------+
[10/09 16:32:38    229s] 
[10/09 16:32:38    229s] +----------------+-------------------------------+------------------+
[10/09 16:32:38    229s] |                |              Real             |       Total      |
[10/09 16:32:38    229s] |    DRVs        +------------------+------------+------------------|
[10/09 16:32:38    229s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/09 16:32:38    229s] +----------------+------------------+------------+------------------+
[10/09 16:32:38    229s] |   max_cap      |[10/09 16:32:38    229s] 
     32 (32)      |   -0.323   |     32 (32)      |
[10/09 16:32:38    229s] |   max_tran     |      7 (7)       |   -0.025   |      7 (7)       |
[10/09 16:32:38    229s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:32:38    229s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/09 16:32:38    229s] +----------------+------------------+------------+------------------+
[10/09 16:32:38    229s] 
[10/09 16:32:38    229s] Density: 2.939%
[10/09 16:32:38    229s]        (100.000% with Fillers)
[10/09 16:32:38    229s] ------------------------------------------------------------------
[10/09 16:32:38    229s] *** Final Summary (holdfix) CPU=0:00:03.3, REAL=0:00:06.0, MEM=3224.3M
[10/09 16:32:38    229s] Begin: Collecting metrics
[10/09 16:32:38    229s]  
[10/09 16:32:39      0s] 
[10/09 16:32:39      0s] =============================================================================================
[10/09 16:32:39      0s]  Step TAT Report : QThreadWorker #1 / opt_design #1                             25.11-s102_1
[10/09 16:32:39      0s] =============================================================================================
[10/09 16:32:39      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/09 16:32:39      0s] ---------------------------------------------------------------------------------------------
[10/09 16:32:39      0s] [ MISC                   ]          0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[10/09 16:32:39      0s] ---------------------------------------------------------------------------------------------
[10/09 16:32:39      0s]  QThreadWorker #1 TOTAL             0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[10/09 16:32:39      0s] ---------------------------------------------------------------------------------------------

 
[10/09 16:32:40    230s]  ---------------------------------------------------------------------------------------------------------------------- 
[10/09 16:32:40    230s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[10/09 16:32:40    230s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[10/09 16:32:40    230s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[10/09 16:32:40    230s] | initial_summary    |     0.035 |    0.035 |           |        0 |        2.87 | 0:00:06  |        3094 |   15 |  34 |
[10/09 16:32:40    230s] | ccopt_pro          |           |          |           |          |             | 0:00:02  |        3126 |      |     |
[10/09 16:32:40    230s] | drv_eco_fixing     |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:02  |        3139 |    6 |  32 |
[10/09 16:32:40    230s] | initial_summary_2  |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:04  |        3171 |    6 |  32 |
[10/09 16:32:40    230s] | hold_fixing        |     0.033 |    0.033 |         0 |        0 |        2.94 | 0:00:01  |        3136 |      |     |
[10/09 16:32:40    230s] | route_type_fixing  |           |          |           |          |             | 0:00:00  |        3134 |      |     |
[10/09 16:32:40    230s] | pre_route_summary  |     0.033 |    0.033 |           |        0 |        2.94 | 0:00:00  |        3136 |    6 |  32 |
[10/09 16:32:40    230s] | eco_route          |           |          |           |          |             | 0:01:48  |        3097 |      |     |
[10/09 16:32:40    230s] | post_route_summary |     0.035 |    0.035 |           |        0 |        2.94 | 0:00:03  |        3163 |    7 |  32 |
[10/09 16:32:40    230s] | initial_summary_3  |     0.035 |    0.035 |           |        0 |             | 0:00:03  |        3213 |      |     |
[10/09 16:32:40    230s] | final_summary      |     0.035 |    0.035 |           |        0 |        2.94 | 0:00:08  |        3225 |    7 |  32 |
[10/09 16:32:40    230s]  ---------------------------------------------------------------------------------------------------------------------- 
Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:02.0, peak res=3224.7M, current mem=3224.7M)

[10/09 16:32:40    230s] End: Collecting metrics
[10/09 16:32:40    230s] **opt_design ... cpu = 0:02:44, real = 0:03:05, mem = 3224.7M, totSessionCpu=0:03:51 **
[10/09 16:32:40    230s]  ReSet Options after AAE Based Opt flow 
[10/09 16:32:40    230s] *** Finished opt_design ***
[10/09 16:32:40    230s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:32:40    230s] UM:*                                                                   final
[10/09 16:32:40    230s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:32:40    230s] UM:*                                                                   opt_design_postroute
[10/09 16:32:44    230s] Info: final physical memory for 2 CRR processes is 1087.37MB.
[10/09 16:32:46    230s] Info: Summary of CRR changes:
[10/09 16:32:46    230s]       - Timing transform commits:       0
[10/09 16:32:46    230s] 
[10/09 16:32:46    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:32:46    230s] Summary for sequential cells identification: 
[10/09 16:32:46    230s]   Identified SBFF number: 16
[10/09 16:32:46    230s]   Identified MBFF number: 0
[10/09 16:32:46    230s]   Identified SB Latch number: 2
[10/09 16:32:46    230s]   Identified MB Latch number: 0
[10/09 16:32:46    230s]   Not identified SBFF number: 0
[10/09 16:32:46    230s]   Not identified MBFF number: 0
[10/09 16:32:46    230s]   Not identified SB Latch number: 0
[10/09 16:32:46    230s]   Not identified MB Latch number: 0
[10/09 16:32:46    230s]   Number of sequential cells which are not FFs: 1
[10/09 16:32:46    230s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:32:46    230s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:32:46    230s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:32:46    230s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:32:46    230s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:32:46    230s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:32:46    230s] TLC MultiMap info (StdDelay):
[10/09 16:32:46    230s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:32:46    230s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:32:46    230s]  Setting StdDelay to: 37.6ps
[10/09 16:32:46    230s] 
[10/09 16:32:46    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:32:46    230s] Info: Destroy the CCOpt slew target map.
[10/09 16:32:46    230s] 
[10/09 16:32:46    230s] *** Summary of all messages that are not suppressed in this session:
[10/09 16:32:46    230s] Severity  ID               Count  Summary                                  
[10/09 16:32:46    230s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[10/09 16:32:46    230s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[10/09 16:32:46    230s] WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
[10/09 16:32:46    230s] WARNING   NREX-102           352  Net %s is not extracted due to %s. The r...
[10/09 16:32:46    230s] *** Message Summary: 356 warning(s), 0 error(s)
[10/09 16:32:46    230s] 
[10/09 16:32:46    230s] clean pInstBBox. size 0
[10/09 16:32:46    230s] Cell top_lvl LLGs are deleted
[10/09 16:32:46    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:32:46    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/09 16:32:46    230s] Info: pop threads available for lower-level modules during optimization.
[10/09 16:32:46    230s] *** opt_design #1 [finish] () : cpu/real = 0:02:44.7/0:03:11.3 (0.9), totSession cpu/real = 0:03:51.8/0:04:20.9 (0.9), mem = 3225.3M
[10/09 16:32:46    230s] 
[10/09 16:32:46    230s] =============================================================================================
[10/09 16:32:46    230s]  Final TAT Report : opt_design #1                                               25.11-s102_1
[10/09 16:32:46    230s] =============================================================================================
[10/09 16:32:46    230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/09 16:32:46    230s] ---------------------------------------------------------------------------------------------
[10/09 16:32:46    230s] [ InitOpt                ]      1   0:00:28.7  (  15.0 % )     0:00:29.0 /  0:00:02.0    0.1
[10/09 16:32:46    230s] [ DrvOpt                 ]      1   0:00:02.0  (   1.1 % )     0:00:02.0 /  0:00:02.0    1.0
[10/09 16:32:46    230s] [ HoldOpt                ]      1   0:00:00.9  (   0.5 % )     0:00:01.3 /  0:00:01.3    1.0
[10/09 16:32:46    230s] [ AreaOpt                ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/09 16:32:46    230s] [ ViewPruning            ]     31   0:00:00.3  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[10/09 16:32:46    230s] [ LayerAssignment        ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[10/09 16:32:46    230s] [ BuildHoldData          ]      3   0:00:03.9  (   2.1 % )     0:00:14.4 /  0:00:25.1    1.7
[10/09 16:32:46    230s] [ OptSummaryReport       ]      6   0:00:01.4  (   0.7 % )     0:00:06.2 /  0:00:03.9    0.6
[10/09 16:32:46    230s] [ MetricReport           ]     11   0:00:04.0  (   2.1 % )     0:00:04.0 /  0:00:02.5    0.6
[10/09 16:32:46    230s] [ DrvReport              ]     10   0:00:02.5  (   1.3 % )     0:00:02.5 /  0:00:00.3    0.1
[10/09 16:32:46    230s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:32:46    230s] [ CellServerInit         ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[10/09 16:32:46    230s] [ LibAnalyzerInit        ]      3   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[10/09 16:32:46    230s] [ CheckPlace             ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/09 16:32:46    230s] [ RefinePlace            ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[10/09 16:32:46    230s] [ AddFiller              ]      1   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:00.7    1.0
[10/09 16:32:46    230s] [ DeleteFiller           ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/09 16:32:46    230s] [ ClockDrv               ]      1   0:00:01.7  (   0.9 % )     0:00:01.7 /  0:00:01.7    1.0
[10/09 16:32:46    230s] [ EcoRoute               ]      1   0:01:47.8  (  56.3 % )     0:01:47.8 /  0:01:47.6    1.0
[10/09 16:32:46    230s] [ ExtractRC              ]      2   0:00:13.7  (   7.2 % )     0:00:13.7 /  0:00:13.5    1.0
[10/09 16:32:46    230s] [ UpdateTimingGraph      ]     25   0:00:04.1  (   2.1 % )     0:00:13.6 /  0:00:24.3    1.8
[10/09 16:32:46    230s] [ FullDelayCalc          ]     11   0:00:08.3  (   4.3 % )     0:00:08.3 /  0:00:19.3    2.3
[10/09 16:32:46    230s] [ TimingUpdate           ]     54   0:00:01.7  (   0.9 % )     0:00:01.7 /  0:00:01.7    1.0
[10/09 16:32:46    230s] [ TimingReport           ]     10   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[10/09 16:32:46    230s] [ GenerateReports        ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    0.9
[10/09 16:32:46    230s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/09 16:32:46    230s] [ MISC                   ]          0:00:07.0  (   3.6 % )     0:00:07.0 /  0:00:01.0    0.2
[10/09 16:32:46    230s] ---------------------------------------------------------------------------------------------
[10/09 16:32:46    230s]  opt_design #1 TOTAL                0:03:11.3  ( 100.0 % )     0:03:11.3 /  0:02:44.7    0.9
[10/09 16:32:46    230s] ---------------------------------------------------------------------------------------------
[10/09 16:32:46    230s] 
[10/09 16:32:46    230s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:32:46    230s] 
[10/09 16:32:46    230s] TimeStamp Deleting Cell Server End ...
[10/09 16:32:46    230s] #@ End verbose flow_step implementation.postroute.run_opt_postroute
[10/09 16:32:48    232s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:32:48    232s] UM:         171.49            197          0.000 ns          0.035 ns  run_opt_postroute
[10/09 16:32:53    237s] #@ Begin verbose flow_step implementation.postroute.remove_blockages_halos
[10/09 16:32:53    237s] @flow 2: apply {{} {
[10/09 16:32:53    237s]     delete_place_halo -all_blocks
[10/09 16:32:53    237s]     delete_obj [get_db place_blockages]
[10/09 16:32:53    237s]     delete_route_blockages -type all
[10/09 16:32:53    237s]     delete_route_halo -all_blocks
[10/09 16:32:53    237s]   }}
[10/09 16:32:53    237s] **WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
[10/09 16:32:53    237s] #@ End verbose flow_step implementation.postroute.remove_blockages_halos
[10/09 16:32:55    239s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:32:55    239s] UM:           7.05              6                                      remove_blockages_halos
[10/09 16:33:00    244s] #@ Begin verbose flow_step implementation.postroute.fix_antenna
[10/09 16:33:00    244s] @flow 2: apply {{} {
[10/09 16:33:00    244s]     delete_markers
[10/09 16:33:00    244s]     check_antenna
[10/09 16:33:00    244s]     set antennaMList [get_db markers]
[10/09 16:33:00    244s]     set antenna_iter 0
[10/09 16:33:00    244s]     set max_antenna_iter 4
[10/09 16:33:00    244s]     while { ([llength $antennaMList] > 0) && ($antenna_iter < $max_antenna_iter) } {
[10/09 16:33:00    244s]       puts "Found [llength $antennaMList] antenna markers. Starting route_eco to fix antennas (iteration $antenna_iter)"
[10/09 16:33:00    244s]       route_global_detail
[10/09 16:33:00    244s]       delete_markers
[10/09 16:33:00    244s]       check_antenna
[10/09 16:33:00    244s]       set antennaMList [get_db markers]
[10/09 16:33:00    244s]       incr antenna_iter
[10/09 16:33:00    244s]     }
[10/09 16:33:00    244s]     puts "Antenna fixing completed after $antenna_iter iterations. Remaining antennas are [llength $antennaMList]."
[10/09 16:33:00    244s]   }}
[10/09 16:33:00    244s] Deleted 4954 marker(s)
[10/09 16:33:00    244s]  *** Starting Verify Antenna (MEM: 3288.4) ***
[10/09 16:33:00    244s] 
[10/09 16:33:00    244s] Report File: top_lvl.verify_antenna.rpt
[10/09 16:33:00    244s]   VERIFY Antenna ...... Starting Verification
[10/09 16:33:00    244s] ### import design signature (175): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[10/09 16:33:00    244s]   VERIFY Antenna ...... Using new threading
[10/09 16:33:01    245s] Verification Complete: 59 Violations
[10/09 16:33:01    245s]  *** End Verify Antenna (CPU: 0:00:00.3  ELAPSED TIME: 0:00:01.0  MEM: -73.0M) ***
[10/09 16:33:01    245s] 
[10/09 16:33:01    245s] ******* DONE VERIFY ANTENNA ********
[10/09 16:33:01    245s] Found 59 antenna markers. Starting route_eco to fix antennas (iteration 0)
[10/09 16:33:01    245s] 
[10/09 16:33:01    245s] route_global_detail
[10/09 16:33:01    245s] 
[10/09 16:33:01    245s] #Start route_global_detail on Thu Oct  9 16:33:01 2025
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] ### Time Record (route_global_detail) is installed.
[10/09 16:33:01    245s] ### Time Record (Pre Callback) is installed.
[10/09 16:33:01    245s] Closing parasitic data file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/top_lvl_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_22mtS7.rcdb.d/top_lvl.rcdb.d': 1272 access done (mem: 3215.090M)
[10/09 16:33:01    245s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/09 16:33:01    245s] ### Time Record (Pre Callback) is uninstalled.
[10/09 16:33:01    245s] ### Time Record (DB Import) is installed.
[10/09 16:33:01    245s] ### Time Record (Timing Data Generation) is installed.
[10/09 16:33:01    245s] ### Time Record (Timing Data Generation) is uninstalled.
[10/09 16:33:01    245s] #Warning: design is detail-routed. Trial route is skipped!
[10/09 16:33:01    245s] ### Net info: total nets: 1624
[10/09 16:33:01    245s] ### Net info: dirty nets: 0
[10/09 16:33:01    245s] ### Net info: marked as disconnected nets: 0
[10/09 16:33:01    245s] ### Net info: fully routed nets: 1272
[10/09 16:33:01    245s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:33:01    245s] ### Net info: unrouted nets: 0
[10/09 16:33:01    245s] ### Net info: re-extraction nets: 0
[10/09 16:33:01    245s] ### Net info: ignored nets: 0
[10/09 16:33:01    245s] ### Net info: skip routing nets: 0
[10/09 16:33:01    245s] ### import design signature (176): route=1533768832 fixed_route=1432523816 flt_obj=0 vio=1644624733 swire=282492057 shield_wire=1 net_attr=828858770 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:33:01    245s] ### Time Record (DB Import) is uninstalled.
[10/09 16:33:01    245s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:01    245s] ### Time Record (Global Routing) is installed.
[10/09 16:33:01    245s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:33:01    245s] #Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
[10/09 16:33:01    245s] #Total number of routable nets = 1272.
[10/09 16:33:01    245s] #Total number of nets in the design = 1624.
[10/09 16:33:01    245s] #1272 routable nets have routed wires.
[10/09 16:33:01    245s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/09 16:33:01    245s] #No nets have been global routed.
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:01    245s] #Start routing data preparation on Thu Oct  9 16:33:01 2025
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] ### Time Record (Cell Pin Access) is installed.
[10/09 16:33:01    245s] #Initial pin access analysis.
[10/09 16:33:01    245s] #Detail pin access analysis.
[10/09 16:33:01    245s] ### Time Record (Cell Pin Access) is uninstalled.
[10/09 16:33:01    245s] #Done pin access analysis.
[10/09 16:33:01    245s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:33:01    245s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:33:01    245s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:33:01    245s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:33:01    245s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:33:01    245s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:33:01    245s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:33:01    245s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:33:01    245s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:33:01    245s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:33:01    245s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3221.62 (MB), peak = 3463.75 (MB)
[10/09 16:33:01    245s] #Regenerating Ggrids automatically.
[10/09 16:33:01    245s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:33:01    245s] #Using automatically generated G-grids.
[10/09 16:33:01    245s] #Done routing data preparation.
[10/09 16:33:01    245s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3231.38 (MB), peak = 3463.75 (MB)
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] #Finished routing data preparation on Thu Oct  9 16:33:01 2025
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:01    245s] ### Time Record (Global Routing) is installed.
[10/09 16:33:01    245s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:01    245s] #Cpu time = 00:00:00
[10/09 16:33:01    245s] #Elapsed time = 00:00:00
[10/09 16:33:01    245s] #Increased memory = 17.44 (MB)
[10/09 16:33:01    245s] #Total memory = 3231.38 (MB)
[10/09 16:33:01    245s] #Peak memory = 3463.75 (MB)
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] #Start global routing on Thu Oct  9 16:33:01 2025
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] #Start global routing initialization on Thu Oct  9 16:33:01 2025
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] #WARNING (NRGR-22) Design is already detail routed.
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:01    245s] ### track-assign external-init starts on Thu Oct  9 16:33:01 2025 with memory = 3231.38 (MB), peak = 3463.75 (MB)
[10/09 16:33:01    245s] ### Time Record (Track Assignment) is installed.
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:01    245s] ### Time Record (Track Assignment) is uninstalled.
[10/09 16:33:01    245s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:33:01    245s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/09 16:33:01    245s] #Cpu time = 00:00:00
[10/09 16:33:01    245s] #Elapsed time = 00:00:00
[10/09 16:33:01    245s] #Increased memory = 17.57 (MB)
[10/09 16:33:01    245s] #Total memory = 3231.51 (MB)
[10/09 16:33:01    245s] #Peak memory = 3463.75 (MB)
[10/09 16:33:01    245s] ### Time Record (Detail Routing) is installed.
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:01    245s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] #Start Detail Routing..
[10/09 16:33:01    245s] #start initial detail routing ...
[10/09 16:33:01    245s] ### Design has 0 dirty nets, has valid drcs
[10/09 16:33:01    245s] ### Gcell dirty-map stats: routing = 0.00%
[10/09 16:33:01    245s] ### Gcell ext dirty-map stats: fill = 4062[25.77%] (met1 = 1456[9.24%], met2 = 2146[13.62%], met3 = 1644[10.43%], met4 = 1355[8.60%], met5 = 1844[11.70%]), total gcell = 15762
[10/09 16:33:01    245s] #   number of violations = 0
[10/09 16:33:01    245s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3235.73 (MB), peak = 3463.75 (MB)
[10/09 16:33:01    245s] #Complete Detail Routing.
[10/09 16:33:01    245s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] #  Routing Statistics
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] #-------------+-----------+-----+
[10/09 16:33:01    245s] #  Layer      | Length(um)| Vias|
[10/09 16:33:01    245s] #-------------+-----------+-----+
[10/09 16:33:01    245s] #  poly ( 0H) |          0|    0|
[10/09 16:33:01    245s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:01    245s] #  met2 ( 2V) |      67103| 2188|
[10/09 16:33:01    245s] #  met3 ( 3H) |      33131|  993|
[10/09 16:33:01    245s] #  met4 ( 4V) |      29368|  348|
[10/09 16:33:01    245s] #  met5 ( 5H) |      39124|    0|
[10/09 16:33:01    245s] #-------------+-----------+-----+
[10/09 16:33:01    245s] #  Total      |     198267| 7423|
[10/09 16:33:01    245s] #-------------+-----------+-----+
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:01    245s] #Total number of DRC violations = 0
[10/09 16:33:01    245s] ### Time Record (Detail Routing) is uninstalled.
[10/09 16:33:01    245s] ### Time Record (Antenna Fixing) is installed.
[10/09 16:33:01    245s] #Cpu time = 00:00:00
[10/09 16:33:01    245s] #Elapsed time = 00:00:00
[10/09 16:33:01    245s] #Increased memory = 4.21 (MB)
[10/09 16:33:01    245s] #Total memory = 3235.73 (MB)
[10/09 16:33:01    245s] #Peak memory = 3463.75 (MB)
[10/09 16:33:01    245s] #
[10/09 16:33:01    245s] #start routing for process antenna violation fix ...
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:01    245s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:01    245s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:33:01    245s] #- start antenna fix number of process antenna vio = 26.
[10/09 16:33:01    245s] #- start antenna fix number of net violated process antenna rule = 16.
[10/09 16:33:03    246s] #
[10/09 16:33:03    246s] #  By Layer and Type:
[10/09 16:33:03    246s] #
[10/09 16:33:03    246s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:03    246s] #  -      | MetSpc| Short| CutSpc| CShort| MinWid| Mar| Totals|
[10/09 16:33:03    246s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:03    246s] #  met1   |      1|   135|      0|      3|      0|   0|    139|
[10/09 16:33:03    246s] #  met2   |     37|   453|      1|      1|      0|   0|    492|
[10/09 16:33:03    246s] #  met3   |    103|    93|      0|      2|      0|  29|    227|
[10/09 16:33:03    246s] #  met4   |     56|   127|      0|      6|      0|   0|    189|
[10/09 16:33:03    246s] #  met5   |     21|    44|      0|      0|      1|   0|     66|
[10/09 16:33:03    246s] #  Totals |    218|   852|      1|     12|      1|  29|   1113|
[10/09 16:33:03    246s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:03    246s] #
[10/09 16:33:03    246s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3235.92 (MB), peak = 3463.75 (MB)
[10/09 16:33:03    246s] #
[10/09 16:33:03    246s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:03    246s] #
[10/09 16:33:03    246s] #  Routing Statistics
[10/09 16:33:03    246s] #
[10/09 16:33:03    246s] #-------------+-----------+-----+
[10/09 16:33:03    246s] #  Layer      | Length(um)| Vias|
[10/09 16:33:03    246s] #-------------+-----------+-----+
[10/09 16:33:03    246s] #  poly ( 0H) |          0|    0|
[10/09 16:33:03    246s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:03    246s] #  met2 ( 2V) |      67103| 2196|
[10/09 16:33:03    246s] #  met3 ( 3H) |      33106| 1005|
[10/09 16:33:03    246s] #  met4 ( 4V) |      29375|  352|
[10/09 16:33:03    246s] #  met5 ( 5H) |      39153|    0|
[10/09 16:33:03    246s] #-------------+-----------+-----+
[10/09 16:33:03    246s] #  Total      |     198278| 7447|
[10/09 16:33:03    246s] #-------------+-----------+-----+
[10/09 16:33:03    246s] #
[10/09 16:33:03    246s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:03    246s] #Total number of DRC violations = 1113
[10/09 16:33:03    246s] #Total number of process antenna violations = 73
[10/09 16:33:03    246s] #Total number of net violated process antenna rule = 55
[10/09 16:33:03    246s] #
[10/09 16:33:03    246s] #WARNING (NRDR-309) There are more than 100 DRCs. The router will not invoke the process of delete and reroute to fix antenna violation. 
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #  Routing Statistics
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #-------------+-----------+-----+
[10/09 16:33:03    247s] #  Layer      | Length(um)| Vias|
[10/09 16:33:03    247s] #-------------+-----------+-----+
[10/09 16:33:03    247s] #  poly ( 0H) |          0|    0|
[10/09 16:33:03    247s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:03    247s] #  met2 ( 2V) |      67103| 2196|
[10/09 16:33:03    247s] #  met3 ( 3H) |      33106| 1005|
[10/09 16:33:03    247s] #  met4 ( 4V) |      29375|  352|
[10/09 16:33:03    247s] #  met5 ( 5H) |      39153|    0|
[10/09 16:33:03    247s] #-------------+-----------+-----+
[10/09 16:33:03    247s] ### Gcell dirty-map stats: routing = 2.49%
[10/09 16:33:03    247s] #  Total      |     198278| 7447|
[10/09 16:33:03    247s] #-------------+-----------+-----+
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:03    247s] #Total number of DRC violations = 1113
[10/09 16:33:03    247s] #Total number of process antenna violations = 73
[10/09 16:33:03    247s] #Total number of net violated process antenna rule = 55
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] ### Gcell ext dirty-map stats: fill = 4066[25.80%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1650[10.47%], met4 = 1363[8.65%], met5 = 1846[11.71%]), total gcell = 15762
[10/09 16:33:03    247s] ### Time Record (Antenna Fixing) is uninstalled.
[10/09 16:33:03    247s] #route_detail Statistics:
[10/09 16:33:03    247s] #Cpu time = 00:00:02
[10/09 16:33:03    247s] #Elapsed time = 00:00:02
[10/09 16:33:03    247s] #Increased memory = 1.66 (MB)
[10/09 16:33:03    247s] #Total memory = 3233.18 (MB)
[10/09 16:33:03    247s] #Peak memory = 3463.75 (MB)
[10/09 16:33:03    247s] ### global_detail_route design signature (328): route=731151097 flt_obj=0 vio=1537352203 shield_wire=1
[10/09 16:33:03    247s] ### Time Record (DB Export) is installed.
[10/09 16:33:03    247s] ### export design design signature (329): route=731151097 fixed_route=1432523816 flt_obj=0 vio=1537352203 swire=282492057 shield_wire=1 net_attr=2006644914 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:33:03    247s] ### Time Record (DB Export) is uninstalled.
[10/09 16:33:03    247s] ### Time Record (Post Callback) is installed.
[10/09 16:33:03    247s] ### Time Record (Post Callback) is uninstalled.
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #route_global_detail statistics:
[10/09 16:33:03    247s] #Cpu time = 00:00:02
[10/09 16:33:03    247s] #Elapsed time = 00:00:02
[10/09 16:33:03    247s] #Increased memory = -49.55 (MB)
[10/09 16:33:03    247s] #Total memory = 3165.81 (MB)
[10/09 16:33:03    247s] #Peak memory = 3463.75 (MB)
[10/09 16:33:03    247s] #Number of warnings = 2
[10/09 16:33:03    247s] #Total number of warnings = 47
[10/09 16:33:03    247s] #Number of fails = 0
[10/09 16:33:03    247s] #Total number of fails = 0
[10/09 16:33:03    247s] #Complete route_global_detail on Thu Oct  9 16:33:03 2025
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] ### import design signature (330): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[10/09 16:33:03    247s] ### Time Record (route_global_detail) is uninstalled.
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #  Scalability Statistics
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #-------------------------+---------+-------------+------------+
[10/09 16:33:03    247s] #  route_global_detail    | cpu time| elapsed time| scalability|
[10/09 16:33:03    247s] #-------------------------+---------+-------------+------------+
[10/09 16:33:03    247s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:03    247s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:03    247s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:03    247s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:03    247s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:03    247s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:03    247s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:03    247s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:03    247s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:03    247s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:03    247s] #  Antenna Fixing         | 00:00:02|     00:00:02|         1.0|
[10/09 16:33:03    247s] #  Entire Command         | 00:00:02|     00:00:02|         1.0|
[10/09 16:33:03    247s] #-------------------------+---------+-------------+------------+
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] Deleted 2360 marker(s)
[10/09 16:33:03    247s]  *** Starting Verify Antenna (MEM: 3165.1) ***
[10/09 16:33:03    247s] 
[10/09 16:33:03    247s] Report File: top_lvl.verify_antenna.rpt
[10/09 16:33:03    247s]   VERIFY Antenna ...... Starting Verification
[10/09 16:33:03    247s]   VERIFY Antenna ...... Using new threading
[10/09 16:33:03    247s] Verification Complete: 64 Violations
[10/09 16:33:03    247s]  *** End Verify Antenna (CPU: 0:00:00.2  ELAPSED TIME: 0:00:00.0  MEM: 0.7M) ***
[10/09 16:33:03    247s] 
[10/09 16:33:03    247s] ******* DONE VERIFY ANTENNA ********
[10/09 16:33:03    247s] Found 64 antenna markers. Starting route_eco to fix antennas (iteration 1)
[10/09 16:33:03    247s] 
[10/09 16:33:03    247s] route_global_detail
[10/09 16:33:03    247s] 
[10/09 16:33:03    247s] #Start route_global_detail on Thu Oct  9 16:33:03 2025
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] ### Time Record (route_global_detail) is installed.
[10/09 16:33:03    247s] ### Time Record (Pre Callback) is installed.
[10/09 16:33:03    247s] ### Time Record (Pre Callback) is uninstalled.
[10/09 16:33:03    247s] ### Time Record (DB Import) is installed.
[10/09 16:33:03    247s] ### Time Record (Timing Data Generation) is installed.
[10/09 16:33:03    247s] ### Time Record (Timing Data Generation) is uninstalled.
[10/09 16:33:03    247s] #Warning: design is detail-routed. Trial route is skipped!
[10/09 16:33:03    247s] ### Net info: total nets: 1624
[10/09 16:33:03    247s] ### Net info: dirty nets: 0
[10/09 16:33:03    247s] ### Net info: marked as disconnected nets: 0
[10/09 16:33:03    247s] ### Net info: fully routed nets: 1272
[10/09 16:33:03    247s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:33:03    247s] ### Net info: unrouted nets: 0
[10/09 16:33:03    247s] ### Net info: re-extraction nets: 0
[10/09 16:33:03    247s] ### Net info: ignored nets: 0
[10/09 16:33:03    247s] ### Net info: skip routing nets: 0
[10/09 16:33:03    247s] ### import design signature (331): route=201489871 fixed_route=1432523816 flt_obj=0 vio=471859866 swire=282492057 shield_wire=1 net_attr=828858770 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:33:03    247s] ### Time Record (DB Import) is uninstalled.
[10/09 16:33:03    247s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[10/09 16:33:03    247s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:03    247s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:03    247s] ### Time Record (Global Routing) is installed.
[10/09 16:33:03    247s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:33:03    247s] #Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
[10/09 16:33:03    247s] #Total number of routable nets = 1272.
[10/09 16:33:03    247s] #Total number of nets in the design = 1624.
[10/09 16:33:03    247s] #1272 routable nets have routed wires.
[10/09 16:33:03    247s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/09 16:33:03    247s] #No nets have been global routed.
[10/09 16:33:03    247s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:03    247s] #Start routing data preparation on Thu Oct  9 16:33:03 2025
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] ### Time Record (Cell Pin Access) is installed.
[10/09 16:33:03    247s] #Initial pin access analysis.
[10/09 16:33:03    247s] #Detail pin access analysis.
[10/09 16:33:03    247s] ### Time Record (Cell Pin Access) is uninstalled.
[10/09 16:33:03    247s] #Done pin access analysis.
[10/09 16:33:03    247s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:33:03    247s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:33:03    247s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:33:03    247s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:33:03    247s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:33:03    247s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:33:03    247s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:33:03    247s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:33:03    247s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:33:03    247s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:33:03    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3174.07 (MB), peak = 3463.75 (MB)
[10/09 16:33:03    247s] #Regenerating Ggrids automatically.
[10/09 16:33:03    247s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:33:03    247s] #Using automatically generated G-grids.
[10/09 16:33:03    247s] #Done routing data preparation.
[10/09 16:33:03    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3183.96 (MB), peak = 3463.75 (MB)
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #Finished routing data preparation on Thu Oct  9 16:33:03 2025
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:03    247s] ### Time Record (Global Routing) is installed.
[10/09 16:33:03    247s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:33:03    247s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:03    247s] #Cpu time = 00:00:00
[10/09 16:33:03    247s] #Elapsed time = 00:00:00
[10/09 16:33:03    247s] #Increased memory = 17.63 (MB)
[10/09 16:33:03    247s] #Total memory = 3183.96 (MB)
[10/09 16:33:03    247s] #Peak memory = 3463.75 (MB)
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #Start global routing on Thu Oct  9 16:33:03 2025
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #Start global routing initialization on Thu Oct  9 16:33:03 2025
[10/09 16:33:03    247s] #
[10/09 16:33:03    247s] #WARNING (NRGR-22) Design is already detail routed.
[10/09 16:33:03    247s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:03    247s] ### track-assign external-init starts on Thu Oct  9 16:33:03 2025 with memory = 3183.96 (MB), peak = 3463.75 (MB)
[10/09 16:33:03    247s] ### Time Record (Track Assignment) is installed.
[10/09 16:33:03    247s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:03    247s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:03    247s] ### Time Record (Track Assignment) is uninstalled.
[10/09 16:33:03    247s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:33:03    247s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/09 16:33:03    247s] #Cpu time = 00:00:00
[10/09 16:33:03    247s] #Elapsed time = 00:00:00
[10/09 16:33:03    247s] #Increased memory = 17.63 (MB)
[10/09 16:33:03    247s] #Total memory = 3183.96 (MB)
[10/09 16:33:03    247s] #Peak memory = 3463.75 (MB)
[10/09 16:33:03    247s] ### Time Record (Detail Routing) is installed.
[10/09 16:33:03    247s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:03    247s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:03    247s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:33:04    247s] #
[10/09 16:33:04    247s] #Start Detail Routing..
[10/09 16:33:04    247s] #start initial detail routing ...
[10/09 16:33:04    247s] ### Design has 0 dirty nets, has valid drcs
[10/09 16:33:04    247s] ### Gcell dirty-map stats: routing = 0.00%
[10/09 16:33:04    247s] ### Gcell ext dirty-map stats: fill = 4066[25.80%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1650[10.47%], met4 = 1363[8.65%], met5 = 1846[11.71%]), total gcell = 15762
[10/09 16:33:04    247s] #   number of violations = 0
[10/09 16:33:04    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3187.72 (MB), peak = 3463.75 (MB)
[10/09 16:33:04    247s] #Complete Detail Routing.
[10/09 16:33:04    247s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:04    247s] #
[10/09 16:33:04    247s] #  Routing Statistics
[10/09 16:33:04    247s] #
[10/09 16:33:04    247s] #-------------+-----------+-----+
[10/09 16:33:04    247s] #  Layer      | Length(um)| Vias|
[10/09 16:33:04    247s] #-------------+-----------+-----+
[10/09 16:33:04    247s] #  poly ( 0H) |          0|    0|
[10/09 16:33:04    247s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:04    247s] #  met2 ( 2V) |      67103| 2196|
[10/09 16:33:04    247s] #  met3 ( 3H) |      33106| 1005|
[10/09 16:33:04    247s] #  met4 ( 4V) |      29375|  352|
[10/09 16:33:04    247s] #  met5 ( 5H) |      39153|    0|
[10/09 16:33:04    247s] #-------------+-----------+-----+
[10/09 16:33:04    247s] #  Total      |     198278| 7447|
[10/09 16:33:04    247s] #-------------+-----------+-----+
[10/09 16:33:04    247s] #
[10/09 16:33:04    247s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:04    247s] #Total number of DRC violations = 0
[10/09 16:33:04    247s] ### Time Record (Detail Routing) is uninstalled.
[10/09 16:33:04    247s] #Cpu time = 00:00:00
[10/09 16:33:04    247s] #Elapsed time = 00:00:00
[10/09 16:33:04    247s] #Increased memory = 1.23 (MB)
[10/09 16:33:04    247s] #Total memory = 3185.19 (MB)
[10/09 16:33:04    247s] ### Time Record (Antenna Fixing) is installed.
[10/09 16:33:04    247s] #Peak memory = 3463.75 (MB)
[10/09 16:33:04    247s] #
[10/09 16:33:04    247s] #start routing for process antenna violation fix ...
[10/09 16:33:04    247s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:04    247s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:04    247s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:33:04    248s] #- start antenna fix number of process antenna vio = 25.
[10/09 16:33:04    248s] #- start antenna fix number of net violated process antenna rule = 15.
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #  By Layer and Type:
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:05    249s] #  -      | MetSpc| Short| CutSpc| CShort| MinWid| Mar| Totals|
[10/09 16:33:05    249s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:05    249s] #  met1   |      1|   135|      0|      3|      0|   0|    139|
[10/09 16:33:05    249s] #  met2   |     37|   453|      1|      1|      0|   0|    492|
[10/09 16:33:05    249s] #  met3   |    103|    93|      0|      2|      0|  29|    227|
[10/09 16:33:05    249s] #  met4   |     56|   127|      0|      6|      0|   0|    189|
[10/09 16:33:05    249s] #  met5   |     21|    44|      0|      0|      1|   0|     66|
[10/09 16:33:05    249s] #  Totals |    218|   852|      1|     12|      1|  29|   1113|
[10/09 16:33:05    249s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3185.81 (MB), peak = 3463.75 (MB)
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #  Routing Statistics
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #-------------+-----------+-----+
[10/09 16:33:05    249s] #  Layer      | Length(um)| Vias|
[10/09 16:33:05    249s] #-------------+-----------+-----+
[10/09 16:33:05    249s] #  poly ( 0H) |          0|    0|
[10/09 16:33:05    249s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:05    249s] #  met2 ( 2V) |      67102| 2200|
[10/09 16:33:05    249s] #  met3 ( 3H) |      33105| 1013|
[10/09 16:33:05    249s] #  met4 ( 4V) |      29381|  354|
[10/09 16:33:05    249s] #  met5 ( 5H) |      39155|    0|
[10/09 16:33:05    249s] #-------------+-----------+-----+
[10/09 16:33:05    249s] #  Total      |     198283| 7461|
[10/09 16:33:05    249s] #-------------+-----------+-----+
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:05    249s] #Total number of DRC violations = 1113
[10/09 16:33:05    249s] #Total number of process antenna violations = 83
[10/09 16:33:05    249s] #Total number of net violated process antenna rule = 59
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #WARNING (NRDR-309) There are more than 100 DRCs. The router will not invoke the process of delete and reroute to fix antenna violation. 
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #  Routing Statistics
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #-------------+-----------+-----+
[10/09 16:33:05    249s] #  Layer      | Length(um)| Vias|
[10/09 16:33:05    249s] #-------------+-----------+-----+
[10/09 16:33:05    249s] #  poly ( 0H) |          0|    0|
[10/09 16:33:05    249s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:05    249s] #  met2 ( 2V) |      67102| 2200|
[10/09 16:33:05    249s] #  met3 ( 3H) |      33105| 1013|
[10/09 16:33:05    249s] #  met4 ( 4V) |      29381|  354|
[10/09 16:33:05    249s] ### Gcell dirty-map stats: routing = 2.43%
[10/09 16:33:05    249s] #  met5 ( 5H) |      39155|    0|
[10/09 16:33:05    249s] #-------------+-----------+-----+
[10/09 16:33:05    249s] #  Total      |     198283| 7461|
[10/09 16:33:05    249s] #-------------+-----------+-----+
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:05    249s] #Total number of DRC violations = 1113
[10/09 16:33:05    249s] #Total number of process antenna violations = 83
[10/09 16:33:05    249s] #Total number of net violated process antenna rule = 59
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] ### Gcell ext dirty-map stats: fill = 4066[25.80%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1652[10.48%], met4 = 1368[8.68%], met5 = 1848[11.72%]), total gcell = 15762
[10/09 16:33:05    249s] ### Time Record (Antenna Fixing) is uninstalled.
[10/09 16:33:05    249s] #route_detail Statistics:
[10/09 16:33:05    249s] #Cpu time = 00:00:02
[10/09 16:33:05    249s] #Elapsed time = 00:00:02
[10/09 16:33:05    249s] #Increased memory = -2.12 (MB)
[10/09 16:33:05    249s] #Total memory = 3181.84 (MB)
[10/09 16:33:05    249s] #Peak memory = 3463.75 (MB)
[10/09 16:33:05    249s] ### global_detail_route design signature (483): route=904565131 flt_obj=0 vio=1057571565 shield_wire=1
[10/09 16:33:05    249s] ### Time Record (DB Export) is installed.
[10/09 16:33:05    249s] ### export design design signature (484): route=904565131 fixed_route=1432523816 flt_obj=0 vio=1057571565 swire=282492057 shield_wire=1 net_attr=1912227835 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:33:05    249s] ### Time Record (DB Export) is uninstalled.
[10/09 16:33:05    249s] ### Time Record (Post Callback) is installed.
[10/09 16:33:05    249s] ### Time Record (Post Callback) is uninstalled.
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #route_global_detail statistics:
[10/09 16:33:05    249s] #Cpu time = 00:00:02
[10/09 16:33:05    249s] #Elapsed time = 00:00:02
[10/09 16:33:05    249s] #Increased memory = 1.77 (MB)
[10/09 16:33:05    249s] #Total memory = 3167.59 (MB)
[10/09 16:33:05    249s] #Peak memory = 3463.75 (MB)
[10/09 16:33:05    249s] #Number of warnings = 2
[10/09 16:33:05    249s] #Total number of warnings = 49
[10/09 16:33:05    249s] #Number of fails = 0
[10/09 16:33:05    249s] #Total number of fails = 0
[10/09 16:33:05    249s] #Complete route_global_detail on Thu Oct  9 16:33:05 2025
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] ### import design signature (485): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[10/09 16:33:05    249s] ### Time Record (route_global_detail) is uninstalled.
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #  Scalability Statistics
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] #-------------------------+---------+-------------+------------+
[10/09 16:33:05    249s] #  route_global_detail    | cpu time| elapsed time| scalability|
[10/09 16:33:05    249s] #-------------------------+---------+-------------+------------+
[10/09 16:33:05    249s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:05    249s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:05    249s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:05    249s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:05    249s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:05    249s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:05    249s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:05    249s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:05    249s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:05    249s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:05    249s] #  Antenna Fixing         | 00:00:02|     00:00:02|         1.0|
[10/09 16:33:05    249s] #  Entire Command         | 00:00:02|     00:00:02|         1.0|
[10/09 16:33:05    249s] #-------------------------+---------+-------------+------------+
[10/09 16:33:05    249s] #
[10/09 16:33:05    249s] Deleted 2370 marker(s)
[10/09 16:33:05    249s]  *** Starting Verify Antenna (MEM: 3167.8) ***
[10/09 16:33:05    249s] 
[10/09 16:33:05    249s] Report File: top_lvl.verify_antenna.rpt
[10/09 16:33:05    249s]   VERIFY Antenna ...... Starting Verification
[10/09 16:33:05    249s]   VERIFY Antenna ...... Using new threading
[10/09 16:33:06    249s] Verification Complete: 66 Violations
[10/09 16:33:06    249s]  *** End Verify Antenna (CPU: 0:00:00.2  ELAPSED TIME: 0:00:01.0  MEM: 0.0M) ***
[10/09 16:33:06    249s] 
[10/09 16:33:06    249s] ******* DONE VERIFY ANTENNA ********
[10/09 16:33:06    249s] Found 66 antenna markers. Starting route_eco to fix antennas (iteration 2)
[10/09 16:33:06    249s] 
[10/09 16:33:06    249s] route_global_detail
[10/09 16:33:06    249s] 
[10/09 16:33:06    249s] #Start route_global_detail on Thu Oct  9 16:33:06 2025
[10/09 16:33:06    249s] #
[10/09 16:33:06    249s] ### Time Record (route_global_detail) is installed.
[10/09 16:33:06    249s] ### Time Record (Pre Callback) is installed.
[10/09 16:33:06    249s] ### Time Record (Pre Callback) is uninstalled.
[10/09 16:33:06    249s] ### Time Record (DB Import) is installed.
[10/09 16:33:06    249s] ### Time Record (Timing Data Generation) is installed.
[10/09 16:33:06    249s] ### Time Record (Timing Data Generation) is uninstalled.
[10/09 16:33:06    249s] #Warning: design is detail-routed. Trial route is skipped!
[10/09 16:33:06    249s] ### Net info: total nets: 1624
[10/09 16:33:06    249s] ### Net info: dirty nets: 0
[10/09 16:33:06    249s] ### Net info: marked as disconnected nets: 0
[10/09 16:33:06    250s] ### Net info: fully routed nets: 1272
[10/09 16:33:06    250s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:33:06    250s] ### Net info: unrouted nets: 0
[10/09 16:33:06    250s] ### Net info: re-extraction nets: 0
[10/09 16:33:06    250s] ### Net info: ignored nets: 0
[10/09 16:33:06    250s] ### Net info: skip routing nets: 0
[10/09 16:33:06    250s] ### import design signature (486): route=315596954 fixed_route=1432523816 flt_obj=0 vio=761033788 swire=282492057 shield_wire=1 net_attr=828858770 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:33:06    250s] ### Time Record (DB Import) is uninstalled.
[10/09 16:33:06    250s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:06    250s] ### Time Record (Global Routing) is installed.
[10/09 16:33:06    250s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:33:06    250s] #Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
[10/09 16:33:06    250s] #Total number of routable nets = 1272.
[10/09 16:33:06    250s] #Total number of nets in the design = 1624.
[10/09 16:33:06    250s] #1272 routable nets have routed wires.
[10/09 16:33:06    250s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/09 16:33:06    250s] #No nets have been global routed.
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:06    250s] #Start routing data preparation on Thu Oct  9 16:33:06 2025
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] ### Time Record (Cell Pin Access) is installed.
[10/09 16:33:06    250s] #Initial pin access analysis.
[10/09 16:33:06    250s] #Detail pin access analysis.
[10/09 16:33:06    250s] ### Time Record (Cell Pin Access) is uninstalled.
[10/09 16:33:06    250s] #Done pin access analysis.
[10/09 16:33:06    250s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:33:06    250s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:33:06    250s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:33:06    250s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:33:06    250s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:33:06    250s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:33:06    250s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:33:06    250s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:33:06    250s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:33:06    250s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:33:06    250s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3175.89 (MB), peak = 3463.75 (MB)
[10/09 16:33:06    250s] #Regenerating Ggrids automatically.
[10/09 16:33:06    250s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:33:06    250s] #Using automatically generated G-grids.
[10/09 16:33:06    250s] #Done routing data preparation.
[10/09 16:33:06    250s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3185.59 (MB), peak = 3463.75 (MB)
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] #Finished routing data preparation on Thu Oct  9 16:33:06 2025
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] #Cpu time = 00:00:00
[10/09 16:33:06    250s] #Elapsed time = 00:00:00
[10/09 16:33:06    250s] #Increased memory = 17.69 (MB)
[10/09 16:33:06    250s] #Total memory = 3185.59 (MB)
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:06    250s] ### Time Record (Global Routing) is installed.
[10/09 16:33:06    250s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:06    250s] #Peak memory = 3463.75 (MB)
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] #Start global routing on Thu Oct  9 16:33:06 2025
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] #Start global routing initialization on Thu Oct  9 16:33:06 2025
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] #WARNING (NRGR-22) Design is already detail routed.
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:06    250s] ### track-assign external-init starts on Thu Oct  9 16:33:06 2025 with memory = 3185.59 (MB), peak = 3463.75 (MB)
[10/09 16:33:06    250s] ### Time Record (Track Assignment) is installed.
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:06    250s] ### Time Record (Track Assignment) is uninstalled.
[10/09 16:33:06    250s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:33:06    250s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/09 16:33:06    250s] #Cpu time = 00:00:00
[10/09 16:33:06    250s] #Elapsed time = 00:00:00
[10/09 16:33:06    250s] #Increased memory = 17.69 (MB)
[10/09 16:33:06    250s] #Total memory = 3185.59 (MB)
[10/09 16:33:06    250s] #Peak memory = 3463.75 (MB)
[10/09 16:33:06    250s] ### Time Record (Detail Routing) is installed.
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:06    250s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] #Start Detail Routing..
[10/09 16:33:06    250s] #start initial detail routing ...
[10/09 16:33:06    250s] ### Design has 0 dirty nets, has valid drcs
[10/09 16:33:06    250s] ### Gcell dirty-map stats: routing = 0.00%
[10/09 16:33:06    250s] ### Gcell ext dirty-map stats: fill = 4066[25.80%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1652[10.48%], met4 = 1368[8.68%], met5 = 1848[11.72%]), total gcell = 15762
[10/09 16:33:06    250s] #   number of violations = 0
[10/09 16:33:06    250s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3189.42 (MB), peak = 3463.75 (MB)
[10/09 16:33:06    250s] #Complete Detail Routing.
[10/09 16:33:06    250s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] #  Routing Statistics
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] #-------------+-----------+-----+
[10/09 16:33:06    250s] #  Layer      | Length(um)| Vias|
[10/09 16:33:06    250s] #-------------+-----------+-----+
[10/09 16:33:06    250s] #  poly ( 0H) |          0|    0|
[10/09 16:33:06    250s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:06    250s] #  met2 ( 2V) |      67102| 2200|
[10/09 16:33:06    250s] #  met3 ( 3H) |      33105| 1013|
[10/09 16:33:06    250s] #  met4 ( 4V) |      29381|  354|
[10/09 16:33:06    250s] #  met5 ( 5H) |      39155|    0|
[10/09 16:33:06    250s] #-------------+-----------+-----+
[10/09 16:33:06    250s] #  Total      |     198283| 7461|
[10/09 16:33:06    250s] #-------------+-----------+-----+
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:06    250s] #Total number of DRC violations = 0
[10/09 16:33:06    250s] ### Time Record (Detail Routing) is uninstalled.
[10/09 16:33:06    250s] ### Time Record (Antenna Fixing) is installed.
[10/09 16:33:06    250s] #Cpu time = 00:00:00
[10/09 16:33:06    250s] #Elapsed time = 00:00:00
[10/09 16:33:06    250s] #Increased memory = -1.22 (MB)
[10/09 16:33:06    250s] #Total memory = 3184.37 (MB)
[10/09 16:33:06    250s] #Peak memory = 3463.75 (MB)
[10/09 16:33:06    250s] #
[10/09 16:33:06    250s] #start routing for process antenna violation fix ...
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:06    250s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:06    250s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:33:06    250s] #- start antenna fix number of process antenna vio = 27.
[10/09 16:33:06    250s] #- start antenna fix number of net violated process antenna rule = 15.
[10/09 16:33:07    251s] #
[10/09 16:33:07    251s] #  By Layer and Type:
[10/09 16:33:07    251s] #
[10/09 16:33:07    251s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:07    251s] #  -      | MetSpc| Short| CutSpc| CShort| MinWid| Mar| Totals|
[10/09 16:33:07    251s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:07    251s] #  met1   |      1|   135|      0|      3|      0|   0|    139|
[10/09 16:33:07    251s] #  met2   |     37|   453|      1|      1|      0|   0|    492|
[10/09 16:33:07    251s] #  met3   |    103|    93|      0|      2|      0|  29|    227|
[10/09 16:33:07    251s] #  met4   |     56|   127|      0|      6|      0|   0|    189|
[10/09 16:33:07    251s] #  met5   |     21|    44|      0|      0|      1|   0|     66|
[10/09 16:33:07    251s] #  Totals |    218|   852|      1|     12|      1|  29|   1113|
[10/09 16:33:07    251s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:07    251s] #
[10/09 16:33:07    251s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3186.92 (MB), peak = 3463.75 (MB)
[10/09 16:33:07    251s] #
[10/09 16:33:07    251s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:07    251s] #
[10/09 16:33:07    251s] #  Routing Statistics
[10/09 16:33:07    251s] #
[10/09 16:33:07    251s] #-------------+-----------+-----+
[10/09 16:33:07    251s] #  Layer      | Length(um)| Vias|
[10/09 16:33:07    251s] #-------------+-----------+-----+
[10/09 16:33:07    251s] #  poly ( 0H) |          0|    0|
[10/09 16:33:07    251s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:07    251s] #  met2 ( 2V) |      67102| 2200|
[10/09 16:33:07    251s] #  met3 ( 3H) |      33093| 1025|
[10/09 16:33:07    251s] #  met4 ( 4V) |      29392|  356|
[10/09 16:33:07    251s] #  met5 ( 5H) |      39164|    0|
[10/09 16:33:07    251s] #-------------+-----------+-----+
[10/09 16:33:07    251s] #  Total      |     198292| 7475|
[10/09 16:33:07    251s] #-------------+-----------+-----+
[10/09 16:33:07    251s] #
[10/09 16:33:07    251s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:07    251s] #Total number of DRC violations = 1113
[10/09 16:33:07    251s] #Total number of process antenna violations = 85
[10/09 16:33:07    251s] #Total number of net violated process antenna rule = 60
[10/09 16:33:07    251s] #
[10/09 16:33:07    251s] #WARNING (NRDR-309) There are more than 100 DRCs. The router will not invoke the process of delete and reroute to fix antenna violation. 
[10/09 16:33:08    251s] #
[10/09 16:33:08    251s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:08    251s] #
[10/09 16:33:08    251s] #  Routing Statistics
[10/09 16:33:08    251s] #
[10/09 16:33:08    251s] #-------------+-----------+-----+
[10/09 16:33:08    251s] #  Layer      | Length(um)| Vias|
[10/09 16:33:08    251s] #-------------+-----------+-----+
[10/09 16:33:08    251s] #  poly ( 0H) |          0|    0|
[10/09 16:33:08    251s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:08    251s] #  met2 ( 2V) |      67102| 2200|
[10/09 16:33:08    251s] #  met3 ( 3H) |      33093| 1025|
[10/09 16:33:08    251s] #  met4 ( 4V) |      29392|  356|
[10/09 16:33:08    251s] #  met5 ( 5H) |      39164|    0|
[10/09 16:33:08    251s] #-------------+-----------+-----+
[10/09 16:33:08    251s] #  Total      |     198292| 7475|
[10/09 16:33:08    251s] #-------------+-----------+-----+
[10/09 16:33:08    251s] #
[10/09 16:33:08    251s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:08    251s] ### Gcell dirty-map stats: routing = 2.43%
[10/09 16:33:08    251s] #Total number of DRC violations = 1113
[10/09 16:33:08    251s] #Total number of process antenna violations = 85
[10/09 16:33:08    251s] #Total number of net violated process antenna rule = 60
[10/09 16:33:08    251s] #
[10/09 16:33:08    251s] ### Gcell ext dirty-map stats: fill = 4068[25.81%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1850[11.74%]), total gcell = 15762
[10/09 16:33:08    251s] ### Time Record (Antenna Fixing) is uninstalled.
[10/09 16:33:08    251s] #route_detail Statistics:
[10/09 16:33:08    251s] #Cpu time = 00:00:02
[10/09 16:33:08    251s] #Elapsed time = 00:00:02
[10/09 16:33:08    251s] #Increased memory = -1.28 (MB)
[10/09 16:33:08    251s] #Total memory = 3184.32 (MB)
[10/09 16:33:08    251s] #Peak memory = 3463.75 (MB)
[10/09 16:33:08    251s] ### global_detail_route design signature (638): route=1117976540 flt_obj=0 vio=1002836566 shield_wire=1
[10/09 16:33:08    251s] ### Time Record (DB Export) is installed.
[10/09 16:33:08    251s] ### export design design signature (639): route=1117976540 fixed_route=1432523816 flt_obj=0 vio=1002836566 swire=282492057 shield_wire=1 net_attr=2015717019 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:33:08    252s] ### Time Record (DB Export) is uninstalled.
[10/09 16:33:08    252s] ### Time Record (Post Callback) is installed.
[10/09 16:33:08    252s] ### Time Record (Post Callback) is uninstalled.
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #route_global_detail statistics:
[10/09 16:33:08    252s] #Cpu time = 00:00:02
[10/09 16:33:08    252s] #Elapsed time = 00:00:02
[10/09 16:33:08    252s] #Increased memory = 2.25 (MB)
[10/09 16:33:08    252s] #Total memory = 3170.04 (MB)
[10/09 16:33:08    252s] #Peak memory = 3463.75 (MB)
[10/09 16:33:08    252s] #Number of warnings = 2
[10/09 16:33:08    252s] #Total number of warnings = 51
[10/09 16:33:08    252s] #Number of fails = 0
[10/09 16:33:08    252s] #Total number of fails = 0
[10/09 16:33:08    252s] #Complete route_global_detail on Thu Oct  9 16:33:08 2025
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] ### import design signature (640): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[10/09 16:33:08    252s] ### Time Record (route_global_detail) is uninstalled.
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #  Scalability Statistics
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #-------------------------+---------+-------------+------------+
[10/09 16:33:08    252s] #  route_global_detail    | cpu time| elapsed time| scalability|
[10/09 16:33:08    252s] #-------------------------+---------+-------------+------------+
[10/09 16:33:08    252s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:08    252s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:08    252s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:08    252s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:08    252s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:08    252s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:08    252s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:08    252s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:08    252s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:08    252s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:08    252s] #  Antenna Fixing         | 00:00:02|     00:00:02|         1.0|
[10/09 16:33:08    252s] #  Entire Command         | 00:00:02|     00:00:02|         1.0|
[10/09 16:33:08    252s] #-------------------------+---------+-------------+------------+
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] Deleted 2372 marker(s)
[10/09 16:33:08    252s]  *** Starting Verify Antenna (MEM: 3170.1) ***
[10/09 16:33:08    252s] 
[10/09 16:33:08    252s] Report File: top_lvl.verify_antenna.rpt
[10/09 16:33:08    252s]   VERIFY Antenna ...... Starting Verification
[10/09 16:33:08    252s]   VERIFY Antenna ...... Using new threading
[10/09 16:33:08    252s] Verification Complete: 66 Violations
[10/09 16:33:08    252s]  *** End Verify Antenna (CPU: 0:00:00.2  ELAPSED TIME: 0:00:00.0  MEM: 0.0M) ***
[10/09 16:33:08    252s] 
[10/09 16:33:08    252s] ******* DONE VERIFY ANTENNA ********
[10/09 16:33:08    252s] Found 66 antenna markers. Starting route_eco to fix antennas (iteration 3)
[10/09 16:33:08    252s] 
[10/09 16:33:08    252s] route_global_detail
[10/09 16:33:08    252s] 
[10/09 16:33:08    252s] #Start route_global_detail on Thu Oct  9 16:33:08 2025
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] ### Time Record (route_global_detail) is installed.
[10/09 16:33:08    252s] ### Time Record (Pre Callback) is installed.
[10/09 16:33:08    252s] ### Time Record (Pre Callback) is uninstalled.
[10/09 16:33:08    252s] ### Time Record (DB Import) is installed.
[10/09 16:33:08    252s] ### Time Record (Timing Data Generation) is installed.
[10/09 16:33:08    252s] ### Time Record (Timing Data Generation) is uninstalled.
[10/09 16:33:08    252s] #Warning: design is detail-routed. Trial route is skipped!
[10/09 16:33:08    252s] ### Net info: total nets: 1624
[10/09 16:33:08    252s] ### Net info: dirty nets: 0
[10/09 16:33:08    252s] ### Net info: marked as disconnected nets: 0
[10/09 16:33:08    252s] ### Net info: fully routed nets: 1272
[10/09 16:33:08    252s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:33:08    252s] ### Net info: unrouted nets: 0
[10/09 16:33:08    252s] ### Net info: re-extraction nets: 0
[10/09 16:33:08    252s] ### Net info: ignored nets: 0
[10/09 16:33:08    252s] ### Net info: skip routing nets: 0
[10/09 16:33:08    252s] ### import design signature (641): route=516279484 fixed_route=1432523816 flt_obj=0 vio=516161246 swire=282492057 shield_wire=1 net_attr=828858770 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:33:08    252s] ### Time Record (DB Import) is uninstalled.
[10/09 16:33:08    252s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:08    252s] ### Time Record (Global Routing) is installed.
[10/09 16:33:08    252s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:33:08    252s] #Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
[10/09 16:33:08    252s] #Total number of routable nets = 1272.
[10/09 16:33:08    252s] #Total number of nets in the design = 1624.
[10/09 16:33:08    252s] #1272 routable nets have routed wires.
[10/09 16:33:08    252s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/09 16:33:08    252s] #No nets have been global routed.
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:08    252s] #Start routing data preparation on Thu Oct  9 16:33:08 2025
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] ### Time Record (Cell Pin Access) is installed.
[10/09 16:33:08    252s] #Initial pin access analysis.
[10/09 16:33:08    252s] ### Time Record (Cell Pin Access) is uninstalled.
[10/09 16:33:08    252s] #Detail pin access analysis.
[10/09 16:33:08    252s] #Done pin access analysis.
[10/09 16:33:08    252s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:33:08    252s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:33:08    252s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:33:08    252s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:33:08    252s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:33:08    252s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:33:08    252s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:33:08    252s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:33:08    252s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:33:08    252s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:33:08    252s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3178.14 (MB), peak = 3463.75 (MB)
[10/09 16:33:08    252s] #Regenerating Ggrids automatically.
[10/09 16:33:08    252s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:33:08    252s] #Using automatically generated G-grids.
[10/09 16:33:08    252s] #Done routing data preparation.
[10/09 16:33:08    252s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3187.79 (MB), peak = 3463.75 (MB)
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #Finished routing data preparation on Thu Oct  9 16:33:08 2025
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:08    252s] ### Time Record (Global Routing) is installed.
[10/09 16:33:08    252s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:08    252s] #Cpu time = 00:00:00
[10/09 16:33:08    252s] #Elapsed time = 00:00:00
[10/09 16:33:08    252s] #Increased memory = 17.63 (MB)
[10/09 16:33:08    252s] #Total memory = 3187.79 (MB)
[10/09 16:33:08    252s] #Peak memory = 3463.75 (MB)
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #Start global routing on Thu Oct  9 16:33:08 2025
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #Start global routing initialization on Thu Oct  9 16:33:08 2025
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #WARNING (NRGR-22) Design is already detail routed.
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:08    252s] ### track-assign external-init starts on Thu Oct  9 16:33:08 2025 with memory = 3187.79 (MB), peak = 3463.75 (MB)
[10/09 16:33:08    252s] ### Time Record (Track Assignment) is installed.
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:08    252s] ### Time Record (Track Assignment) is uninstalled.
[10/09 16:33:08    252s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:33:08    252s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/09 16:33:08    252s] #Cpu time = 00:00:00
[10/09 16:33:08    252s] #Elapsed time = 00:00:00
[10/09 16:33:08    252s] #Increased memory = 17.63 (MB)
[10/09 16:33:08    252s] #Total memory = 3187.79 (MB)
[10/09 16:33:08    252s] #Peak memory = 3463.75 (MB)
[10/09 16:33:08    252s] ### Time Record (Detail Routing) is installed.
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:08    252s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #Start Detail Routing..
[10/09 16:33:08    252s] #start initial detail routing ...
[10/09 16:33:08    252s] ### Design has 0 dirty nets, has valid drcs
[10/09 16:33:08    252s] ### Gcell dirty-map stats: routing = 0.00%
[10/09 16:33:08    252s] ### Gcell ext dirty-map stats: fill = 4068[25.81%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1850[11.74%]), total gcell = 15762
[10/09 16:33:08    252s] #   number of violations = 0
[10/09 16:33:08    252s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3191.37 (MB), peak = 3463.75 (MB)
[10/09 16:33:08    252s] #Complete Detail Routing.
[10/09 16:33:08    252s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #  Routing Statistics
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #-------------+-----------+-----+
[10/09 16:33:08    252s] #  Layer      | Length(um)| Vias|
[10/09 16:33:08    252s] #-------------+-----------+-----+
[10/09 16:33:08    252s] #  poly ( 0H) |          0|    0|
[10/09 16:33:08    252s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:08    252s] #  met2 ( 2V) |      67102| 2200|
[10/09 16:33:08    252s] #  met3 ( 3H) |      33093| 1025|
[10/09 16:33:08    252s] #  met4 ( 4V) |      29392|  356|
[10/09 16:33:08    252s] #  met5 ( 5H) |      39164|    0|
[10/09 16:33:08    252s] #-------------+-----------+-----+
[10/09 16:33:08    252s] #  Total      |     198292| 7475|
[10/09 16:33:08    252s] #-------------+-----------+-----+
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:08    252s] #Total number of DRC violations = 0
[10/09 16:33:08    252s] ### Time Record (Detail Routing) is uninstalled.
[10/09 16:33:08    252s] ### Time Record (Antenna Fixing) is installed.
[10/09 16:33:08    252s] #Cpu time = 00:00:00
[10/09 16:33:08    252s] #Elapsed time = 00:00:00
[10/09 16:33:08    252s] #Increased memory = 0.08 (MB)
[10/09 16:33:08    252s] #Total memory = 3187.88 (MB)
[10/09 16:33:08    252s] #Peak memory = 3463.75 (MB)
[10/09 16:33:08    252s] #
[10/09 16:33:08    252s] #start routing for process antenna violation fix ...
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:08    252s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:08    252s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:33:08    252s] #- start antenna fix number of process antenna vio = 21.
[10/09 16:33:08    252s] #- start antenna fix number of net violated process antenna rule = 13.
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #  By Layer and Type:
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:10    254s] #  -      | MetSpc| Short| CutSpc| CShort| MinWid| Mar| Totals|
[10/09 16:33:10    254s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:10    254s] #  met1   |      1|   135|      0|      3|      0|   0|    139|
[10/09 16:33:10    254s] #  met2   |     37|   453|      1|      1|      0|   0|    492|
[10/09 16:33:10    254s] #  met3   |    103|    93|      0|      2|      0|  29|    227|
[10/09 16:33:10    254s] #  met4   |     56|   127|      0|      6|      0|   0|    189|
[10/09 16:33:10    254s] #  met5   |     21|    44|      0|      0|      1|   0|     66|
[10/09 16:33:10    254s] #  Totals |    218|   852|      1|     12|      1|  29|   1113|
[10/09 16:33:10    254s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3191.27 (MB), peak = 3463.75 (MB)
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #  Routing Statistics
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #-------------+-----------+-----+
[10/09 16:33:10    254s] #  Layer      | Length(um)| Vias|
[10/09 16:33:10    254s] #-------------+-----------+-----+
[10/09 16:33:10    254s] #  poly ( 0H) |          0|    0|
[10/09 16:33:10    254s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:10    254s] #  met2 ( 2V) |      67102| 2200|
[10/09 16:33:10    254s] #  met3 ( 3H) |      33093| 1025|
[10/09 16:33:10    254s] #  met4 ( 4V) |      29392|  356|
[10/09 16:33:10    254s] #  met5 ( 5H) |      39164|    0|
[10/09 16:33:10    254s] #-------------+-----------+-----+
[10/09 16:33:10    254s] #  Total      |     198292| 7475|
[10/09 16:33:10    254s] #-------------+-----------+-----+
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:10    254s] #Total number of DRC violations = 1113
[10/09 16:33:10    254s] #Total number of process antenna violations = 96
[10/09 16:33:10    254s] #Total number of net violated process antenna rule = 65
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #WARNING (NRDR-309) There are more than 100 DRCs. The router will not invoke the process of delete and reroute to fix antenna violation. 
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #  Routing Statistics
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #-------------+-----------+-----+
[10/09 16:33:10    254s] #  Layer      | Length(um)| Vias|
[10/09 16:33:10    254s] #-------------+-----------+-----+
[10/09 16:33:10    254s] #  poly ( 0H) |          0|    0|
[10/09 16:33:10    254s] #  met1 ( 1H) |      29542| 3894|
[10/09 16:33:10    254s] #  met2 ( 2V) |      67102| 2200|
[10/09 16:33:10    254s] #  met3 ( 3H) |      33093| 1025|
[10/09 16:33:10    254s] #  met4 ( 4V) |      29392|  356|
[10/09 16:33:10    254s] #  met5 ( 5H) |      39164|    0|
[10/09 16:33:10    254s] #-------------+-----------+-----+
[10/09 16:33:10    254s] #  Total      |     198292| 7475|
[10/09 16:33:10    254s] #-------------+-----------+-----+
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:33:10    254s] #Total number of DRC violations = 1113
[10/09 16:33:10    254s] #Total number of process antenna violations = 96
[10/09 16:33:10    254s] #Total number of net violated process antenna rule = 65
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] ### Gcell dirty-map stats: routing = 2.30%
[10/09 16:33:10    254s] ### Gcell ext dirty-map stats: fill = 4068[25.81%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1850[11.74%]), total gcell = 15762
[10/09 16:33:10    254s] ### Time Record (Antenna Fixing) is uninstalled.
[10/09 16:33:10    254s] #route_detail Statistics:
[10/09 16:33:10    254s] #Cpu time = 00:00:02
[10/09 16:33:10    254s] #Elapsed time = 00:00:02
[10/09 16:33:10    254s] #Increased memory = 1.23 (MB)
[10/09 16:33:10    254s] #Total memory = 3189.03 (MB)
[10/09 16:33:10    254s] #Peak memory = 3463.75 (MB)
[10/09 16:33:10    254s] ### global_detail_route design signature (793): route=1117976540 flt_obj=0 vio=1998229013 shield_wire=1
[10/09 16:33:10    254s] ### Time Record (DB Export) is installed.
[10/09 16:33:10    254s] ### export design design signature (794): route=1117976540 fixed_route=1432523816 flt_obj=0 vio=1998229013 swire=282492057 shield_wire=1 net_attr=955845448 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:33:10    254s] ### Time Record (DB Export) is uninstalled.
[10/09 16:33:10    254s] ### Time Record (Post Callback) is installed.
[10/09 16:33:10    254s] ### Time Record (Post Callback) is uninstalled.
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #route_global_detail statistics:
[10/09 16:33:10    254s] #Cpu time = 00:00:02
[10/09 16:33:10    254s] #Elapsed time = 00:00:02
[10/09 16:33:10    254s] #Increased memory = 4.68 (MB)
[10/09 16:33:10    254s] #Total memory = 3174.75 (MB)
[10/09 16:33:10    254s] #Peak memory = 3463.75 (MB)
[10/09 16:33:10    254s] #Number of warnings = 2
[10/09 16:33:10    254s] #Total number of warnings = 53
[10/09 16:33:10    254s] #Number of fails = 0
[10/09 16:33:10    254s] #Total number of fails = 0
[10/09 16:33:10    254s] #Complete route_global_detail on Thu Oct  9 16:33:10 2025
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] ### import design signature (795): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[10/09 16:33:10    254s] ### Time Record (route_global_detail) is uninstalled.
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #  Scalability Statistics
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] #-------------------------+---------+-------------+------------+
[10/09 16:33:10    254s] #  route_global_detail    | cpu time| elapsed time| scalability|
[10/09 16:33:10    254s] #-------------------------+---------+-------------+------------+
[10/09 16:33:10    254s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:10    254s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:10    254s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:10    254s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:10    254s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:10    254s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:10    254s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:10    254s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:10    254s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:10    254s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[10/09 16:33:10    254s] #  Antenna Fixing         | 00:00:02|     00:00:02|         1.0|
[10/09 16:33:10    254s] #  Entire Command         | 00:00:02|     00:00:02|         1.0|
[10/09 16:33:10    254s] #-------------------------+---------+-------------+------------+
[10/09 16:33:10    254s] #
[10/09 16:33:10    254s] Deleted 2383 marker(s)
[10/09 16:33:10    254s]  *** Starting Verify Antenna (MEM: 3174.7) ***
[10/09 16:33:10    254s] 
[10/09 16:33:10    254s] Report File: top_lvl.verify_antenna.rpt
[10/09 16:33:10    254s]   VERIFY Antenna ...... Starting Verification
[10/09 16:33:10    254s]   VERIFY Antenna ...... Using new threading
[10/09 16:33:10    254s] Verification Complete: 66 Violations
[10/09 16:33:10    254s]  *** End Verify Antenna (CPU: 0:00:00.2  ELAPSED TIME: 0:00:00.0  MEM: 0.0M) ***
[10/09 16:33:10    254s] 
[10/09 16:33:10    254s] ******* DONE VERIFY ANTENNA ********
[10/09 16:33:10    254s] Antenna fixing completed after 4 iterations. Remaining antennas are 66.
[10/09 16:33:10    254s] #@ End verbose flow_step implementation.postroute.fix_antenna
[10/09 16:33:12    256s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:33:12    256s] UM:          16.73             16                                      fix_antenna
[10/09 16:33:17    261s] #@ Begin verbose flow_step implementation.postroute.fix_drc
[10/09 16:33:17    261s] @flow 2: apply {{} {
[10/09 16:33:17    261s]     delete_markers
[10/09 16:33:17    261s]     check_drc -limit 100000
[10/09 16:33:17    261s]     set drcMList [get_db markers]
[10/09 16:33:17    261s]     set drc_iter 0
[10/09 16:33:17    261s]     set max_drc_iter 4
[10/09 16:33:17    261s]     while { ([llength $drcMList] > 0) && ($drc_iter < $max_drc_iter) } {
[10/09 16:33:17    261s]       puts "Found [llength $drcMList] DRC markers. Starting route_eco to fix DRCs (iteration $drc_iter)"
[10/09 16:33:17    261s]       route_eco -fix_drc
[10/09 16:33:17    261s]       delete_markers
[10/09 16:33:17    261s]       check_drc -limit 100000
[10/09 16:33:17    261s]       set drcMList [get_db markers]
[10/09 16:33:17    261s]       incr drc_iter
[10/09 16:33:17    261s]     }
[10/09 16:33:17    261s]     puts "DRC fixing completed after $drc_iter iterations. Remaining DRCs are [llength $drcMList]."
[10/09 16:33:17    261s]     if { ([llength $drcMList] > 0) } {
[10/09 16:33:17    261s]       delete_routes -regular_wire_with_drc
[10/09 16:33:17    261s]       route_global_detail
[10/09 16:33:17    261s]       check_drc -limit 100000
[10/09 16:33:17    261s]       set drcMList [get_db markers]
[10/09 16:33:17    261s]       puts "Last round of DRC fixing completed after $drc_iter iterations. Remaining DRCs are [llength $drcMList]."
[10/09 16:33:17    261s]     }
[10/09 16:33:17    261s]   }}
[10/09 16:33:17    261s] Deleted 66 marker(s)
[10/09 16:33:17    261s] #-limit 100000                           # int, default=100000, user setting
[10/09 16:33:17    261s] #-check_same_via_cell true               # bool, default=false, user setting
[10/09 16:33:17    261s]  *** Starting Verify DRC (MEM: 3211.1) ***
[10/09 16:33:17    261s] 
[10/09 16:33:17    261s]   VERIFY DRC ...... Starting Verification
[10/09 16:33:17    261s]   VERIFY DRC ...... Initializing
[10/09 16:33:17    261s]   VERIFY DRC ...... Deleting Existing Violations
[10/09 16:33:17    261s]   VERIFY DRC ...... Creating Sub-Areas
[10/09 16:33:17    261s]   VERIFY DRC ...... Using new threading
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 7 complete 36 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 8 complete 271 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 9 complete 293 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 10 complete 282 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 11 complete 229 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 13 complete 46 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 14 complete 322 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 15 complete 322 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 16 complete 322 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 17 complete 276 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[10/09 16:33:19    261s]   VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 19 complete 146 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 20 complete 676 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 21 complete 541 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 22 complete 506 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 23 complete 489 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 25 complete 46 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 26 complete 322 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 27 complete 322 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 28 complete 322 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 29 complete 276 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 31 complete 28 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 32 complete 201 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 33 complete 214 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 34 complete 211 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 35 complete 173 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
[10/09 16:33:19    262s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[10/09 16:33:19    262s] 
[10/09 16:33:19    262s]   Verification Complete : 6872 Viols.
[10/09 16:33:19    262s] 
[10/09 16:33:20    262s]  Violation Summary By Layer and Type:
[10/09 16:33:20    262s] 
[10/09 16:33:20    262s] 	          Short   MetSpc      Mar   CShort   CutSpc   MinWid   Totals
[10/09 16:33:20    262s] 	met1        287        1        0        0        0        0      288
[10/09 16:33:20    262s] 	via           0        0        0        3        0        0        3
[10/09 16:33:20    262s] 	met2       2992       46        0        0        0        0     3038
[10/09 16:33:20    262s] 	via2          0        0        0        1        1        0        2
[10/09 16:33:20    262s] 	met3       2796      202       30        0        0        0     3028
[10/09 16:33:20    262s] 	via3          0        0        0        2        0        0        2
[10/09 16:33:20    262s] 	met4        343       73        0        0        0        0      416
[10/09 16:33:20    262s] 	via4          0        0        0        7        1        0        8
[10/09 16:33:20    262s] 	met5         54       32        0        0        0        1       87
[10/09 16:33:20    262s] 	Totals     6472      354       30       13        2        1     6872
[10/09 16:33:20    262s] 
[10/09 16:33:20    262s]  *** End Verify DRC (CPU TIME: 0:00:00.9  ELAPSED TIME: 0:00:02.0  MEM: 2.8M) ***
[10/09 16:33:20    262s] 
[10/09 16:33:20    262s] Found 6872 DRC markers. Starting route_eco to fix DRCs (iteration 0)
[10/09 16:33:20    262s] ### Time Record (ecoRoute) is installed.
[10/09 16:33:20    262s] **INFO: User settings:
[10/09 16:33:20    262s] design_bottom_routing_layer                                                         met1
[10/09 16:33:20    262s] design_flow_effort                                                                  standard
[10/09 16:33:20    262s] design_power_effort                                                                 none
[10/09 16:33:20    262s] design_process_node                                                                 130
[10/09 16:33:20    262s] design_top_routing_layer                                                            met5
[10/09 16:33:20    262s] extract_design_signature                                                            111086681
[10/09 16:33:20    262s] extract_rc_model_file                                                               /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/misc/rc_model.bin
[10/09 16:33:20    262s] route_detail_antenna_factor                                                         1.0
[10/09 16:33:20    262s] route_detail_post_route_spread_wire                                                 auto
[10/09 16:33:20    262s] route_detail_use_lef_pin_taper_rule                                                 true
[10/09 16:33:20    262s] route_detail_use_min_spacing_for_blockage                                           auto
[10/09 16:33:20    262s] route_exp_design_mode_bottom_routing_layer                                          1
[10/09 16:33:20    262s] route_exp_design_mode_top_routing_layer                                             5
[10/09 16:33:20    262s] route_exp_import_backside_layer_on_frontside                                        true
[10/09 16:33:20    262s] route_extract_third_party_compatible                                                false
[10/09 16:33:20    262s] route_global_exp_timing_driven_std_delay                                            37.6
[10/09 16:33:20    262s] route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
[10/09 16:33:20    262s] route_re_insert_filler_cell_list                                                    {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[10/09 16:33:20    262s] route_re_insert_filler_cell_list_from_file                                          false
[10/09 16:33:20    262s] route_route_side                                                                    none
[10/09 16:33:20    262s] route_strict_honor_route_rule                                                       false
[10/09 16:33:20    262s] route_with_si_post_route_fix                                                        false
[10/09 16:33:20    262s] setNanoRouteMode -drouteStartIteration                                              0
[10/09 16:33:20    262s] setNanoRouteMode -timingEngine                                                      .timing_file_3433875_7e1c7c2e-7dbc-4ff9-97fe-edd19d446846.tif.gz
[10/09 16:33:20    262s] setActiveLogicViewMode -keepHighFanoutCriticalInsts                                 false
[10/09 16:33:20    262s] getAnalysisMode -monteCarlo                                                         false
[10/09 16:33:20    262s] getDelayCalMode -enable_hier_save_restore_flow                                      false
[10/09 16:33:20    262s] getDelayCalMode -engine                                                             aae
[10/09 16:33:20    262s] getImportMode -config                                                               true
[10/09 16:33:20    262s] getHierMode -disableArt                                                             false
[10/09 16:33:20    262s] getHierMode -reportPostRouteArtTiming                                               false
[10/09 16:33:20    262s] get_power_analysis_mode -honor_net_activity_for_tcf                                 false
[10/09 16:33:20    262s] get_power_analysis_mode -honor_sublevel_activity                                    true
[10/09 16:33:20    262s] get_power_analysis_mode -report_power_quiet                                         false
[10/09 16:33:20    262s] getNanoRouteMode -drouteStartIteration                                              0
[10/09 16:33:20    262s] getNanoRouteMode -timingEngine                                                      .timing_file_3433875_7e1c7c2e-7dbc-4ff9-97fe-edd19d446846.tif.gz
[10/09 16:33:20    262s] getAnalysisMode -monteCarlo                                                         false
[10/09 16:33:20    262s] 
[10/09 16:33:20    262s] route_detail -fix_drc
[10/09 16:33:20    262s] 
[10/09 16:33:20    262s] #Start route_detail on Thu Oct  9 16:33:20 2025
[10/09 16:33:20    262s] #
[10/09 16:33:20    262s] ### Time Record (route_detail) is installed.
[10/09 16:33:20    262s] ### Time Record (Pre Callback) is installed.
[10/09 16:33:20    262s] ### Time Record (Pre Callback) is uninstalled.
[10/09 16:33:20    262s] ### Time Record (DB Import) is installed.
[10/09 16:33:20    262s] ### Time Record (Timing Data Generation) is installed.
[10/09 16:33:20    262s] ### Time Record (Timing Data Generation) is uninstalled.
[10/09 16:33:20    262s] ### Net info: total nets: 1624
[10/09 16:33:20    262s] ### Net info: dirty nets: 0
[10/09 16:33:20    262s] ### Net info: marked as disconnected nets: 0
[10/09 16:33:20    262s] ### Net info: fully routed nets: 1272
[10/09 16:33:20    262s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:33:20    262s] ### Net info: unrouted nets: 0
[10/09 16:33:20    262s] ### Net info: re-extraction nets: 0
[10/09 16:33:20    262s] ### Net info: ignored nets: 0
[10/09 16:33:20    262s] ### Net info: skip routing nets: 0
[10/09 16:33:20    262s] ### import design signature (796): route=516279484 fixed_route=1432523816 flt_obj=0 vio=617948988 swire=282492057 shield_wire=1 net_attr=828858770 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:33:20    262s] ### Time Record (DB Import) is uninstalled.
[10/09 16:33:20    262s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[10/09 16:33:20    262s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[10/09 16:33:20    262s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:20    262s] #Start routing data preparation on Thu Oct  9 16:33:20 2025
[10/09 16:33:20    262s] #
[10/09 16:33:20    262s] ### Time Record (Cell Pin Access) is installed.
[10/09 16:33:20    262s] #Initial pin access analysis.
[10/09 16:33:20    262s] #Detail pin access analysis.
[10/09 16:33:20    262s] ### Time Record (Cell Pin Access) is uninstalled.
[10/09 16:33:20    262s] #Done pin access analysis.
[10/09 16:33:20    262s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:33:20    262s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:33:20    262s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:33:20    262s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:33:20    262s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:33:20    262s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:33:20    262s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:33:20    262s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:33:20    262s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:33:20    262s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:33:20    262s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/09 16:33:20    262s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3200.04 (MB), peak = 3463.75 (MB)
[10/09 16:33:20    262s] #Regenerating Ggrids automatically.
[10/09 16:33:20    262s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:33:20    262s] #Using automatically generated G-grids.
[10/09 16:33:20    262s] #Done routing data preparation.
[10/09 16:33:20    262s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:20    262s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3209.68 (MB), peak = 3463.75 (MB)
[10/09 16:33:20    262s] ### Time Record (Detail Routing) is installed.
[10/09 16:33:20    262s] ### Time Record (Data Preparation) is installed.
[10/09 16:33:20    262s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:33:20    262s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:33:20    262s] #
[10/09 16:33:20    262s] #Start Detail Routing..
[10/09 16:33:20    262s] #start initial detail routing ...
[10/09 16:33:20    262s] ### Design has 0 dirty nets, has valid drcs
[10/09 16:33:20    262s] ### Gcell dirty-map stats: routing = 0.00%
[10/09 16:33:20    262s] ### Gcell ext dirty-map stats: fill = 4068[25.81%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1850[11.74%]), total gcell = 15762
[10/09 16:33:20    262s] #   number of violations = 1084
[10/09 16:33:20    262s] #
[10/09 16:33:20    262s] #  By Layer and Type:
[10/09 16:33:20    262s] #
[10/09 16:33:20    262s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:20    262s] #  -      | MetSpc| Short| CutSpc| CShort| MinWid| Mar| Totals|
[10/09 16:33:20    262s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:20    262s] #  met1   |      1|    87|      0|      3|      0|   0|     91|
[10/09 16:33:20    262s] #  met2   |     46|   292|      1|      1|      0|   0|    340|
[10/09 16:33:20    262s] #  met3   |    175|   123|      0|      2|      0|  30|    330|
[10/09 16:33:20    262s] #  met4   |     63|   165|      1|      7|      0|   0|    236|
[10/09 16:33:20    262s] #  met5   |     32|    54|      0|      0|      1|   0|     87|
[10/09 16:33:20    262s] #  Totals |    317|   721|      2|     13|      1|  30|   1084|
[10/09 16:33:20    262s] #---------+-------+------+-------+-------+-------+----+-------+
[10/09 16:33:20    262s] #
[10/09 16:33:20    262s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3214.00 (MB), peak = 3463.75 (MB)
[10/09 16:33:20    262s] #start 1st fixing drc iteration ...
[10/09 16:34:12    314s] ### Gcell dirty-map stats: routing = 3.82%
[10/09 16:34:12    314s] ### Gcell ext dirty-map stats: fill = 4068[25.81%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1850[11.74%]), total gcell = 15762
[10/09 16:34:12    314s] #   number of violations = 1340
[10/09 16:34:12    314s] #
[10/09 16:34:12    314s] #  By Layer and Type:
[10/09 16:34:12    314s] #
[10/09 16:34:12    314s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:34:12    314s] #  -      | MetSpc| Short| CutSpc| CShort| Mar| Totals|
[10/09 16:34:12    314s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:34:12    314s] #  met1   |      1|   146|      0|      1|   0|    148|
[10/09 16:34:12    314s] #  met2   |     39|   529|      0|      1|   0|    569|
[10/09 16:34:12    314s] #  met3   |    149|   106|      0|      2|  24|    281|
[10/09 16:34:12    314s] #  met4   |     55|   172|      1|      4|   0|    232|
[10/09 16:34:12    314s] #  met5   |     33|    77|      0|      0|   0|    110|
[10/09 16:34:12    314s] #  Totals |    277|  1030|      1|      8|  24|   1340|
[10/09 16:34:12    314s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:34:12    314s] #
[10/09 16:34:12    314s] #cpu time = 00:00:52, elapsed time = 00:00:52, memory = 3212.14 (MB), peak = 3463.75 (MB)
[10/09 16:34:12    314s] #start 2nd fixing drc iteration ...
[10/09 16:34:47    350s] ### Gcell dirty-map stats: routing = 5.84%
[10/09 16:34:47    350s] ### Gcell ext dirty-map stats: fill = 4068[25.81%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1850[11.74%]), total gcell = 15762
[10/09 16:34:47    350s] #   number of violations = 1273
[10/09 16:34:47    350s] #
[10/09 16:34:47    350s] #  By Layer and Type:
[10/09 16:34:47    350s] #
[10/09 16:34:47    350s] #---------+-------+------+-------+----+-------+
[10/09 16:34:47    350s] #  -      | MetSpc| Short| CShort| Mar| Totals|
[10/09 16:34:47    350s] #---------+-------+------+-------+----+-------+
[10/09 16:34:47    350s] #  met1   |      0|   144|      0|   0|    144|
[10/09 16:34:47    350s] #  met2   |     45|   496|      1|   0|    542|
[10/09 16:34:47    350s] #  met3   |    135|   108|      2|  23|    268|
[10/09 16:34:47    350s] #  met4   |     49|   151|      5|   0|    205|
[10/09 16:34:47    350s] #  met5   |     32|    82|      0|   0|    114|
[10/09 16:34:47    350s] #  Totals |    261|   981|      8|  23|   1273|
[10/09 16:34:47    350s] #---------+-------+------+-------+----+-------+
[10/09 16:34:47    350s] #
[10/09 16:34:47    350s] #cpu time = 00:00:35, elapsed time = 00:00:35, memory = 3211.16 (MB), peak = 3463.75 (MB)
[10/09 16:34:47    350s] #start 3rd fixing drc iteration ...
[10/09 16:35:14    376s] ### Gcell dirty-map stats: routing = 9.60%
[10/09 16:35:14    376s] ### Gcell ext dirty-map stats: fill = 4070[25.82%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1852[11.75%]), total gcell = 15762
[10/09 16:35:14    376s] #   number of violations = 1261
[10/09 16:35:14    376s] #
[10/09 16:35:14    376s] #  By Layer and Type:
[10/09 16:35:14    376s] #
[10/09 16:35:14    376s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:35:14    376s] #  -      | MetSpc| Short| Loop| CutSpc| CShort| Mar| Totals|
[10/09 16:35:14    376s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:35:14    376s] #  met1   |      0|   158|    0|      0|      1|   0|    159|
[10/09 16:35:14    376s] #  met2   |     48|   484|    0|      0|      0|   0|    532|
[10/09 16:35:14    376s] #  met3   |    125|    98|    0|      0|      2|  23|    248|
[10/09 16:35:14    376s] #  met4   |     48|   143|    1|      3|      5|   0|    200|
[10/09 16:35:14    376s] #  met5   |     32|    90|    0|      0|      0|   0|    122|
[10/09 16:35:14    376s] #  Totals |    253|   973|    1|      3|      8|  23|   1261|
[10/09 16:35:14    376s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:35:14    376s] #
[10/09 16:35:14    376s] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 3211.22 (MB), peak = 3463.75 (MB)
[10/09 16:35:14    376s] #WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
[10/09 16:35:14    376s] #Complete Detail Routing.
[10/09 16:35:14    376s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:35:14    376s] #
[10/09 16:35:14    376s] #  Routing Statistics
[10/09 16:35:14    376s] #
[10/09 16:35:14    376s] #-------------+-----------+-----+
[10/09 16:35:14    376s] #  Layer      | Length(um)| Vias|
[10/09 16:35:14    376s] #-------------+-----------+-----+
[10/09 16:35:14    376s] #  poly ( 0H) |          0|    0|
[10/09 16:35:14    376s] #  met1 ( 1H) |      29579| 3880|
[10/09 16:35:14    376s] #  met2 ( 2V) |      66755| 2180|
[10/09 16:35:14    376s] #  met3 ( 3H) |      32986| 1017|
[10/09 16:35:14    376s] #  met4 ( 4V) |      29347|  344|
[10/09 16:35:14    376s] #  met5 ( 5H) |      38839|    0|
[10/09 16:35:14    376s] #-------------+-----------+-----+
[10/09 16:35:14    376s] #  Total      |     197506| 7421|
[10/09 16:35:14    376s] #-------------+-----------+-----+
[10/09 16:35:14    376s] #
[10/09 16:35:14    376s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:35:14    376s] #Total number of DRC violations = 1261
[10/09 16:35:14    376s] ### Time Record (Detail Routing) is uninstalled.
[10/09 16:35:14    376s] #Cpu time = 00:01:54
[10/09 16:35:14    376s] #Elapsed time = 00:01:54
[10/09 16:35:14    376s] #Increased memory = 15.00 (MB)
[10/09 16:35:14    376s] #Total memory = 3207.38 (MB)
[10/09 16:35:14    376s] #Peak memory = 3463.75 (MB)
[10/09 16:35:14    376s] ### detail_route design signature (807): route=1561167815 flt_obj=0 vio=877701376 shield_wire=1
[10/09 16:35:14    376s] ### Time Record (DB Export) is installed.
[10/09 16:35:14    376s] ### export design design signature (808): route=1561167815 fixed_route=1432523816 flt_obj=0 vio=877701376 swire=282492057 shield_wire=1 net_attr=1158233956 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:35:14    376s] ### Time Record (DB Export) is uninstalled.
[10/09 16:35:14    376s] ### Time Record (Post Callback) is installed.
[10/09 16:35:14    376s] ### Time Record (Post Callback) is uninstalled.
[10/09 16:35:14    376s] #
[10/09 16:35:14    376s] #route_detail statistics:
[10/09 16:35:14    376s] #Cpu time = 00:01:54
[10/09 16:35:14    376s] #Elapsed time = 00:01:54
[10/09 16:35:14    376s] #Increased memory = -20.80 (MB)
[10/09 16:35:14    376s] #Total memory = 3193.15 (MB)
[10/09 16:35:14    376s] #Peak memory = 3463.75 (MB)
[10/09 16:35:14    376s] #Number of warnings = 2
[10/09 16:35:14    376s] #Total number of warnings = 55
[10/09 16:35:14    376s] #Number of fails = 0
[10/09 16:35:14    376s] #Total number of fails = 0
[10/09 16:35:14    376s] #Complete route_detail on Thu Oct  9 16:35:14 2025
[10/09 16:35:14    376s] #
[10/09 16:35:14    376s] ### import design signature (809): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[10/09 16:35:14    376s] ### Time Record (route_detail) is uninstalled.
[10/09 16:35:14    376s] ### Time Record (ecoRoute) is uninstalled.
[10/09 16:35:14    376s] #
[10/09 16:35:14    376s] #  Scalability Statistics
[10/09 16:35:14    376s] #
[10/09 16:35:14    376s] #-------------------------+---------+-------------+------------+
[10/09 16:35:14    376s] #  ecoRoute               | cpu time| elapsed time| scalability|
[10/09 16:35:14    376s] #-------------------------+---------+-------------+------------+
[10/09 16:35:14    376s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[10/09 16:35:14    376s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[10/09 16:35:14    376s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[10/09 16:35:14    376s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[10/09 16:35:14    376s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[10/09 16:35:14    376s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[10/09 16:35:14    376s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[10/09 16:35:14    376s] #  Detail Routing         | 00:01:54|     00:01:54|         1.0|
[10/09 16:35:14    376s] #  Entire Command         | 00:01:54|     00:01:55|         1.0|
[10/09 16:35:14    376s] #-------------------------+---------+-------------+------------+
[10/09 16:35:14    376s] #
[10/09 16:35:14    376s] Deleted 6778 marker(s)
[10/09 16:35:14    376s] #-limit 100000                           # int, default=100000, user setting
[10/09 16:35:14    376s] #-check_same_via_cell true               # bool, default=false, user setting
[10/09 16:35:14    376s]  *** Starting Verify DRC (MEM: 3193.1) ***
[10/09 16:35:14    376s] 
[10/09 16:35:14    376s]   VERIFY DRC ...... Starting Verification
[10/09 16:35:14    376s]   VERIFY DRC ...... Initializing
[10/09 16:35:14    376s]   VERIFY DRC ...... Deleting Existing Violations
[10/09 16:35:14    376s]   VERIFY DRC ...... Creating Sub-Areas
[10/09 16:35:14    376s]   VERIFY DRC ...... Using new threading
[10/09 16:35:15    376s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
[10/09 16:35:15    376s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area : 7 complete 36 Viols.
[10/09 16:35:16    376s]   VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area : 8 complete 272 Viols.
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area : 9 complete 293 Viols.
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area : 10 complete 282 Viols.
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area : 11 complete 229 Viols.
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area : 13 complete 46 Viols.
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area : 14 complete 322 Viols.
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area : 15 complete 322 Viols.
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area : 16 complete 322 Viols.
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area : 17 complete 276 Viols.
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[10/09 16:35:16    377s]   VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 19 complete 116 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 20 complete 646 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 21 complete 526 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 22 complete 476 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 23 complete 439 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 25 complete 46 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 26 complete 322 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 27 complete 322 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 28 complete 322 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 29 complete 276 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 31 complete 28 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 32 complete 201 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 33 complete 214 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 34 complete 211 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 35 complete 173 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
[10/09 16:35:17    377s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[10/09 16:35:17    377s] 
[10/09 16:35:17    377s]   Verification Complete : 6718 Viols.
[10/09 16:35:17    377s] 
[10/09 16:35:17    377s]  Violation Summary By Layer and Type:
[10/09 16:35:17    377s] 
[10/09 16:35:17    377s] 	          Short   MetSpc      Mar   CShort   CutSpc   Totals
[10/09 16:35:17    377s] 	met1        278        0        0        0        0      278
[10/09 16:35:17    377s] 	via           0        0        0        1        0        1
[10/09 16:35:17    377s] 	met2       2962       47        0        0        0     3009
[10/09 16:35:17    377s] 	met3       2769      153       23        0        0     2945
[10/09 16:35:17    377s] 	via3          0        0        0        2        0        2
[10/09 16:35:17    377s] 	met4        336       57        0        0        0      393
[10/09 16:35:17    377s] 	via4          0        0        0        5        3        8
[10/09 16:35:17    377s] 	met5         51       31        0        0        0       82
[10/09 16:35:17    377s] 	Totals     6396      288       23        8        3     6718
[10/09 16:35:17    377s] 
[10/09 16:35:17    377s]  *** End Verify DRC (CPU TIME: 0:00:00.9  ELAPSED TIME: 0:00:03.0  MEM: 0.1M) ***
[10/09 16:35:17    377s] 
[10/09 16:35:17    377s] Found 6718 DRC markers. Starting route_eco to fix DRCs (iteration 1)
[10/09 16:35:17    377s] ### Time Record (ecoRoute) is installed.
[10/09 16:35:17    377s] **INFO: User settings:
[10/09 16:35:17    377s] design_bottom_routing_layer                                                         met1
[10/09 16:35:17    377s] design_flow_effort                                                                  standard
[10/09 16:35:17    377s] design_power_effort                                                                 none
[10/09 16:35:17    377s] design_process_node                                                                 130
[10/09 16:35:17    377s] design_top_routing_layer                                                            met5
[10/09 16:35:17    377s] extract_design_signature                                                            111086681
[10/09 16:35:17    377s] extract_rc_model_file                                                               /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/misc/rc_model.bin
[10/09 16:35:17    377s] route_detail_antenna_factor                                                         1.0
[10/09 16:35:17    377s] route_detail_post_route_spread_wire                                                 auto
[10/09 16:35:17    377s] route_detail_use_lef_pin_taper_rule                                                 true
[10/09 16:35:17    377s] route_detail_use_min_spacing_for_blockage                                           auto
[10/09 16:35:17    377s] route_exp_design_mode_bottom_routing_layer                                          1
[10/09 16:35:17    377s] route_exp_design_mode_top_routing_layer                                             5
[10/09 16:35:17    377s] route_exp_import_backside_layer_on_frontside                                        true
[10/09 16:35:17    377s] route_extract_third_party_compatible                                                false
[10/09 16:35:17    377s] route_global_exp_timing_driven_std_delay                                            37.6
[10/09 16:35:17    377s] route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
[10/09 16:35:17    377s] route_re_insert_filler_cell_list                                                    {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[10/09 16:35:17    377s] route_re_insert_filler_cell_list_from_file                                          false
[10/09 16:35:17    377s] route_route_side                                                                    none
[10/09 16:35:17    377s] route_strict_honor_route_rule                                                       false
[10/09 16:35:17    377s] route_with_si_post_route_fix                                                        false
[10/09 16:35:17    377s] setNanoRouteMode -drouteStartIteration                                              0
[10/09 16:35:17    377s] setNanoRouteMode -timingEngine                                                      .timing_file_3433875_7e1c7c2e-7dbc-4ff9-97fe-edd19d446846.tif.gz
[10/09 16:35:17    377s] setActiveLogicViewMode -keepHighFanoutCriticalInsts                                 false
[10/09 16:35:17    377s] getAnalysisMode -monteCarlo                                                         false
[10/09 16:35:17    377s] getDelayCalMode -enable_hier_save_restore_flow                                      false
[10/09 16:35:17    377s] getDelayCalMode -engine                                                             aae
[10/09 16:35:17    377s] getImportMode -config                                                               true
[10/09 16:35:17    377s] getHierMode -disableArt                                                             false
[10/09 16:35:17    377s] getHierMode -reportPostRouteArtTiming                                               false
[10/09 16:35:17    377s] get_power_analysis_mode -honor_net_activity_for_tcf                                 false
[10/09 16:35:17    377s] get_power_analysis_mode -honor_sublevel_activity                                    true
[10/09 16:35:17    377s] get_power_analysis_mode -report_power_quiet                                         false
[10/09 16:35:17    377s] getNanoRouteMode -drouteStartIteration                                              0
[10/09 16:35:17    377s] getNanoRouteMode -timingEngine                                                      .timing_file_3433875_7e1c7c2e-7dbc-4ff9-97fe-edd19d446846.tif.gz
[10/09 16:35:17    377s] getAnalysisMode -monteCarlo                                                         false
[10/09 16:35:17    377s] 
[10/09 16:35:17    377s] route_detail -fix_drc
[10/09 16:35:17    377s] 
[10/09 16:35:17    377s] #Start route_detail on Thu Oct  9 16:35:17 2025
[10/09 16:35:17    377s] #
[10/09 16:35:17    377s] ### Time Record (route_detail) is installed.
[10/09 16:35:17    377s] ### Time Record (Pre Callback) is installed.
[10/09 16:35:17    377s] ### Time Record (Pre Callback) is uninstalled.
[10/09 16:35:17    377s] ### Time Record (DB Import) is installed.
[10/09 16:35:17    377s] ### Time Record (Timing Data Generation) is installed.
[10/09 16:35:17    377s] ### Time Record (Timing Data Generation) is uninstalled.
[10/09 16:35:17    377s] ### Net info: total nets: 1624
[10/09 16:35:17    377s] ### Net info: dirty nets: 0
[10/09 16:35:17    377s] ### Net info: marked as disconnected nets: 0
[10/09 16:35:17    377s] ### Net info: fully routed nets: 1272
[10/09 16:35:17    377s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:35:17    377s] ### Net info: unrouted nets: 0
[10/09 16:35:17    377s] ### Net info: re-extraction nets: 0
[10/09 16:35:17    377s] ### Net info: ignored nets: 0
[10/09 16:35:17    377s] ### Net info: skip routing nets: 0
[10/09 16:35:17    378s] ### import design signature (810): route=628608569 fixed_route=1432523816 flt_obj=0 vio=385416663 swire=282492057 shield_wire=1 net_attr=828858770 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:35:17    378s] ### Time Record (DB Import) is uninstalled.
[10/09 16:35:17    378s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[10/09 16:35:17    378s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[10/09 16:35:17    378s] ### Time Record (Data Preparation) is installed.
[10/09 16:35:17    378s] #Start routing data preparation on Thu Oct  9 16:35:17 2025
[10/09 16:35:17    378s] #
[10/09 16:35:17    378s] ### Time Record (Cell Pin Access) is installed.
[10/09 16:35:17    378s] #Initial pin access analysis.
[10/09 16:35:17    378s] #Detail pin access analysis.
[10/09 16:35:17    378s] ### Time Record (Cell Pin Access) is uninstalled.
[10/09 16:35:17    378s] #Done pin access analysis.
[10/09 16:35:17    378s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:35:17    378s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:35:17    378s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:35:17    378s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:35:17    378s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:35:17    378s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:35:17    378s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:35:17    378s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:35:17    378s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:35:17    378s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:35:17    378s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/09 16:35:17    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3201.57 (MB), peak = 3463.75 (MB)
[10/09 16:35:17    378s] #Regenerating Ggrids automatically.
[10/09 16:35:17    378s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:35:17    378s] #Using automatically generated G-grids.
[10/09 16:35:17    378s] #Done routing data preparation.
[10/09 16:35:17    378s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:35:17    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3211.22 (MB), peak = 3463.75 (MB)
[10/09 16:35:17    378s] ### Time Record (Detail Routing) is installed.
[10/09 16:35:17    378s] ### Time Record (Data Preparation) is installed.
[10/09 16:35:17    378s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:35:17    378s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:35:17    378s] #
[10/09 16:35:17    378s] #Start Detail Routing..
[10/09 16:35:17    378s] #start initial detail routing ...
[10/09 16:35:17    378s] ### Design has 0 dirty nets, has valid drcs
[10/09 16:35:18    378s] ### Gcell dirty-map stats: routing = 0.00%
[10/09 16:35:18    378s] ### Gcell ext dirty-map stats: fill = 4070[25.82%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1852[11.75%]), total gcell = 15762
[10/09 16:35:18    378s] #   number of violations = 931
[10/09 16:35:18    378s] #
[10/09 16:35:18    378s] #  By Layer and Type:
[10/09 16:35:18    378s] #
[10/09 16:35:18    378s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:35:18    378s] #  -      | MetSpc| Short| CutSpc| CShort| Mar| Totals|
[10/09 16:35:18    378s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:35:18    378s] #  met1   |      0|    78|      0|      1|   0|     79|
[10/09 16:35:18    378s] #  met2   |     47|   262|      0|      0|   0|    309|
[10/09 16:35:18    378s] #  met3   |    126|    96|      0|      2|  23|    247|
[10/09 16:35:18    378s] #  met4   |     48|   158|      3|      5|   0|    214|
[10/09 16:35:18    378s] #  met5   |     31|    51|      0|      0|   0|     82|
[10/09 16:35:18    378s] #  Totals |    252|   645|      3|      8|  23|    931|
[10/09 16:35:18    378s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:35:18    378s] #
[10/09 16:35:18    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3214.97 (MB), peak = 3463.75 (MB)
[10/09 16:35:18    378s] #start 1st fixing drc iteration ...
[10/09 16:36:01    422s] ### Gcell dirty-map stats: routing = 2.92%
[10/09 16:36:01    422s] ### Gcell ext dirty-map stats: fill = 4070[25.82%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1852[11.75%]), total gcell = 15762
[10/09 16:36:01    422s] #   number of violations = 1135
[10/09 16:36:01    422s] #
[10/09 16:36:01    422s] #  By Layer and Type:
[10/09 16:36:01    422s] #
[10/09 16:36:01    422s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:36:01    422s] #  -      | MetSpc| Short| CutSpc| CShort| Mar| Totals|
[10/09 16:36:01    422s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:36:01    422s] #  met1   |      1|   150|      0|      2|   0|    153|
[10/09 16:36:01    422s] #  met2   |     43|   408|      0|      0|   0|    451|
[10/09 16:36:01    422s] #  met3   |    134|    99|      0|      5|  20|    258|
[10/09 16:36:01    422s] #  met4   |     50|   120|      2|      7|   0|    179|
[10/09 16:36:01    422s] #  met5   |     27|    67|      0|      0|   0|     94|
[10/09 16:36:01    422s] #  Totals |    255|   844|      2|     14|  20|   1135|
[10/09 16:36:01    422s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:36:01    422s] #
[10/09 16:36:01    422s] #cpu time = 00:00:44, elapsed time = 00:00:44, memory = 3215.74 (MB), peak = 3463.75 (MB)
[10/09 16:36:01    422s] #start 2nd fixing drc iteration ...
[10/09 16:36:36    456s] ### Gcell dirty-map stats: routing = 5.61%
[10/09 16:36:36    456s] ### Gcell ext dirty-map stats: fill = 4073[25.84%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1855[11.77%]), total gcell = 15762
[10/09 16:36:36    456s] #   number of violations = 1177
[10/09 16:36:36    456s] #
[10/09 16:36:36    456s] #  By Layer and Type:
[10/09 16:36:36    456s] #
[10/09 16:36:36    456s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:36:36    456s] #  -      | MetSpc| Short| CutSpc| CShort| Mar| Totals|
[10/09 16:36:36    456s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:36:36    456s] #  met1   |      0|   152|      0|      1|   0|    153|
[10/09 16:36:36    456s] #  met2   |     39|   451|      0|      0|   0|    490|
[10/09 16:36:36    456s] #  met3   |    136|   102|      0|      5|  22|    265|
[10/09 16:36:36    456s] #  met4   |     52|   116|      1|      5|   0|    174|
[10/09 16:36:36    456s] #  met5   |     26|    69|      0|      0|   0|     95|
[10/09 16:36:36    456s] #  Totals |    253|   890|      1|     11|  22|   1177|
[10/09 16:36:36    456s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:36:36    456s] #
[10/09 16:36:36    456s] #cpu time = 00:00:34, elapsed time = 00:00:34, memory = 3215.53 (MB), peak = 3463.75 (MB)
[10/09 16:36:36    456s] #start 3rd fixing drc iteration ...
[10/09 16:37:01    482s] ### Gcell dirty-map stats: routing = 9.01%
[10/09 16:37:01    482s] ### Gcell ext dirty-map stats: fill = 4074[25.85%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1856[11.78%]), total gcell = 15762
[10/09 16:37:01    482s] #   number of violations = 1170
[10/09 16:37:01    482s] #
[10/09 16:37:01    482s] #  By Layer and Type:
[10/09 16:37:01    482s] #
[10/09 16:37:01    482s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:37:01    482s] #  -      | MetSpc| Short| Loop| CutSpc| CShort| Mar| Totals|
[10/09 16:37:01    482s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:37:01    482s] #  met1   |      0|   150|    0|      0|      2|   0|    152|
[10/09 16:37:01    482s] #  met2   |     40|   443|    0|      0|      0|   0|    483|
[10/09 16:37:01    482s] #  met3   |    126|    99|    0|      0|      5|  21|    251|
[10/09 16:37:01    482s] #  met4   |     51|   117|    1|      1|      5|   0|    175|
[10/09 16:37:01    482s] #  met5   |     24|    85|    0|      0|      0|   0|    109|
[10/09 16:37:01    482s] #  Totals |    241|   894|    1|      1|     12|  21|   1170|
[10/09 16:37:01    482s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:37:01    482s] #
[10/09 16:37:01    482s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 3215.48 (MB), peak = 3463.75 (MB)
[10/09 16:37:01    482s] #WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
[10/09 16:37:01    482s] #Complete Detail Routing.
[10/09 16:37:01    482s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:37:01    482s] #
[10/09 16:37:01    482s] #  Routing Statistics
[10/09 16:37:01    482s] #
[10/09 16:37:01    482s] #-------------+-----------+-----+
[10/09 16:37:01    482s] #  Layer      | Length(um)| Vias|
[10/09 16:37:01    482s] #-------------+-----------+-----+
[10/09 16:37:01    482s] #  poly ( 0H) |          0|    0|
[10/09 16:37:01    482s] #  met1 ( 1H) |      29616| 3866|
[10/09 16:37:01    482s] #  met2 ( 2V) |      66745| 2178|
[10/09 16:37:01    482s] #  met3 ( 3H) |      32975| 1011|
[10/09 16:37:01    482s] #  met4 ( 4V) |      29359|  342|
[10/09 16:37:01    482s] #  met5 ( 5H) |      38812|    0|
[10/09 16:37:01    482s] #-------------+-----------+-----+
[10/09 16:37:01    482s] #  Total      |     197506| 7397|
[10/09 16:37:01    482s] #-------------+-----------+-----+
[10/09 16:37:01    482s] #
[10/09 16:37:01    482s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:37:01    482s] #Total number of DRC violations = 1170
[10/09 16:37:01    482s] ### Time Record (Detail Routing) is uninstalled.
[10/09 16:37:01    482s] #Cpu time = 00:01:44
[10/09 16:37:01    482s] #Elapsed time = 00:01:44
[10/09 16:37:01    482s] #Increased memory = 17.74 (MB)
[10/09 16:37:01    482s] #Total memory = 3211.64 (MB)
[10/09 16:37:01    482s] #Peak memory = 3463.75 (MB)
[10/09 16:37:01    482s] ### detail_route design signature (821): route=1144478814 flt_obj=0 vio=1471214668 shield_wire=1
[10/09 16:37:01    482s] ### Time Record (DB Export) is installed.
[10/09 16:37:01    482s] ### export design design signature (822): route=1144478814 fixed_route=1432523816 flt_obj=0 vio=1471214668 swire=282492057 shield_wire=1 net_attr=2016235164 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:37:02    482s] ### Time Record (DB Export) is uninstalled.
[10/09 16:37:02    482s] ### Time Record (Post Callback) is installed.
[10/09 16:37:02    482s] ### Time Record (Post Callback) is uninstalled.
[10/09 16:37:02    482s] #
[10/09 16:37:02    482s] #route_detail statistics:
[10/09 16:37:02    482s] #Cpu time = 00:01:44
[10/09 16:37:02    482s] #Elapsed time = 00:01:44
[10/09 16:37:02    482s] #Increased memory = 4.00 (MB)
[10/09 16:37:02    482s] #Total memory = 3197.41 (MB)
[10/09 16:37:02    482s] #Peak memory = 3463.75 (MB)
[10/09 16:37:02    482s] #Number of warnings = 2
[10/09 16:37:02    482s] #Total number of warnings = 57
[10/09 16:37:02    482s] #Number of fails = 0
[10/09 16:37:02    482s] #Total number of fails = 0
[10/09 16:37:02    482s] #Complete route_detail on Thu Oct  9 16:37:02 2025
[10/09 16:37:02    482s] #
[10/09 16:37:02    482s] ### import design signature (823): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[10/09 16:37:02    482s] ### Time Record (route_detail) is uninstalled.
[10/09 16:37:02    482s] ### Time Record (ecoRoute) is uninstalled.
[10/09 16:37:02    482s] #
[10/09 16:37:02    482s] #  Scalability Statistics
[10/09 16:37:02    482s] #
[10/09 16:37:02    482s] #-------------------------+---------+-------------+------------+
[10/09 16:37:02    482s] #  ecoRoute               | cpu time| elapsed time| scalability|
[10/09 16:37:02    482s] #-------------------------+---------+-------------+------------+
[10/09 16:37:02    482s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[10/09 16:37:02    482s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[10/09 16:37:02    482s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[10/09 16:37:02    482s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[10/09 16:37:02    482s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[10/09 16:37:02    482s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[10/09 16:37:02    482s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[10/09 16:37:02    482s] #  Detail Routing         | 00:01:44|     00:01:44|         1.0|
[10/09 16:37:02    482s] #  Entire Command         | 00:01:44|     00:01:45|         1.0|
[10/09 16:37:02    482s] #-------------------------+---------+-------------+------------+
[10/09 16:37:02    482s] #
[10/09 16:37:02    482s] Deleted 6319 marker(s)
[10/09 16:37:02    482s] #-limit 100000                           # int, default=100000, user setting
[10/09 16:37:02    482s] #-check_same_via_cell true               # bool, default=false, user setting
[10/09 16:37:02    482s]  *** Starting Verify DRC (MEM: 3197.4) ***
[10/09 16:37:02    482s] 
[10/09 16:37:02    482s]   VERIFY DRC ...... Starting Verification
[10/09 16:37:02    482s]   VERIFY DRC ...... Initializing
[10/09 16:37:02    482s]   VERIFY DRC ...... Deleting Existing Violations
[10/09 16:37:02    482s]   VERIFY DRC ...... Creating Sub-Areas
[10/09 16:37:02    482s]   VERIFY DRC ...... Using new threading
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 7 complete 36 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 8 complete 272 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 9 complete 293 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 10 complete 282 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 11 complete 229 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 13 complete 46 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 14 complete 322 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 15 complete 322 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 16 complete 322 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 17 complete 276 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 19 complete 110 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 20 complete 624 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 21 complete 512 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area : 22 complete 478 Viols.
[10/09 16:37:03    482s]   VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area : 23 complete 416 Viols.
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area : 25 complete 46 Viols.
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area : 26 complete 322 Viols.
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area : 27 complete 322 Viols.
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area : 28 complete 322 Viols.
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area : 29 complete 276 Viols.
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area : 31 complete 28 Viols.
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area : 32 complete 201 Viols.
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area : 33 complete 214 Viols.
[10/09 16:37:04    482s]   VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area : 34 complete 211 Viols.
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area : 35 complete 173 Viols.
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
[10/09 16:37:04    483s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[10/09 16:37:04    483s] 
[10/09 16:37:04    483s]   Verification Complete : 6655 Viols.
[10/09 16:37:04    483s] 
[10/09 16:37:04    483s]  Violation Summary By Layer and Type:
[10/09 16:37:04    483s] 
[10/09 16:37:04    483s] 	          Short   MetSpc      Mar   CShort   CutSpc   Totals
[10/09 16:37:04    483s] 	met1        268        0        0        0        0      268
[10/09 16:37:04    483s] 	via           0        0        0        2        0        2
[10/09 16:37:04    483s] 	met2       2934       39        0        0        0     2973
[10/09 16:37:04    483s] 	met3       2775      155       21        0        0     2951
[10/09 16:37:04    483s] 	via3          0        0        0        5        0        5
[10/09 16:37:04    483s] 	met4        316       60        0        0        0      376
[10/09 16:37:04    483s] 	via4          0        0        0        5        1        6
[10/09 16:37:04    483s] 	met5         50       24        0        0        0       74
[10/09 16:37:04    483s] 	Totals     6343      278       21       12        1     6655
[10/09 16:37:04    483s] 
[10/09 16:37:04    483s]  *** End Verify DRC (CPU TIME: 0:00:00.9  ELAPSED TIME: 0:00:02.0  MEM: 0.1M) ***
[10/09 16:37:04    483s] 
[10/09 16:37:04    483s] Found 6655 DRC markers. Starting route_eco to fix DRCs (iteration 2)
[10/09 16:37:04    483s] ### Time Record (ecoRoute) is installed.
[10/09 16:37:04    483s] **INFO: User settings:
[10/09 16:37:04    483s] design_bottom_routing_layer                                                         met1
[10/09 16:37:04    483s] design_flow_effort                                                                  standard
[10/09 16:37:04    483s] design_power_effort                                                                 none
[10/09 16:37:04    483s] design_process_node                                                                 130
[10/09 16:37:04    483s] design_top_routing_layer                                                            met5
[10/09 16:37:04    483s] extract_design_signature                                                            111086681
[10/09 16:37:04    483s] extract_rc_model_file                                                               /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/misc/rc_model.bin
[10/09 16:37:04    483s] route_detail_antenna_factor                                                         1.0
[10/09 16:37:04    483s] route_detail_post_route_spread_wire                                                 auto
[10/09 16:37:04    483s] route_detail_use_lef_pin_taper_rule                                                 true
[10/09 16:37:04    483s] route_detail_use_min_spacing_for_blockage                                           auto
[10/09 16:37:04    483s] route_exp_design_mode_bottom_routing_layer                                          1
[10/09 16:37:04    483s] route_exp_design_mode_top_routing_layer                                             5
[10/09 16:37:04    483s] route_exp_import_backside_layer_on_frontside                                        true
[10/09 16:37:04    483s] route_extract_third_party_compatible                                                false
[10/09 16:37:04    483s] route_global_exp_timing_driven_std_delay                                            37.6
[10/09 16:37:04    483s] route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
[10/09 16:37:04    483s] route_re_insert_filler_cell_list                                                    {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[10/09 16:37:04    483s] route_re_insert_filler_cell_list_from_file                                          false
[10/09 16:37:04    483s] route_route_side                                                                    none
[10/09 16:37:04    483s] route_strict_honor_route_rule                                                       false
[10/09 16:37:04    483s] route_with_si_post_route_fix                                                        false
[10/09 16:37:04    483s] setNanoRouteMode -drouteStartIteration                                              0
[10/09 16:37:04    483s] setNanoRouteMode -timingEngine                                                      .timing_file_3433875_7e1c7c2e-7dbc-4ff9-97fe-edd19d446846.tif.gz
[10/09 16:37:04    483s] setActiveLogicViewMode -keepHighFanoutCriticalInsts                                 false
[10/09 16:37:04    483s] getAnalysisMode -monteCarlo                                                         false
[10/09 16:37:04    483s] getDelayCalMode -enable_hier_save_restore_flow                                      false
[10/09 16:37:04    483s] getDelayCalMode -engine                                                             aae
[10/09 16:37:04    483s] getImportMode -config                                                               true
[10/09 16:37:04    483s] getHierMode -disableArt                                                             false
[10/09 16:37:04    483s] getHierMode -reportPostRouteArtTiming                                               false
[10/09 16:37:04    483s] get_power_analysis_mode -honor_net_activity_for_tcf                                 false
[10/09 16:37:04    483s] get_power_analysis_mode -honor_sublevel_activity                                    true
[10/09 16:37:04    483s] get_power_analysis_mode -report_power_quiet                                         false
[10/09 16:37:04    483s] getNanoRouteMode -drouteStartIteration                                              0
[10/09 16:37:04    483s] getNanoRouteMode -timingEngine                                                      .timing_file_3433875_7e1c7c2e-7dbc-4ff9-97fe-edd19d446846.tif.gz
[10/09 16:37:04    483s] getAnalysisMode -monteCarlo                                                         false
[10/09 16:37:04    483s] 
[10/09 16:37:04    483s] route_detail -fix_drc
[10/09 16:37:04    483s] 
[10/09 16:37:04    483s] #Start route_detail on Thu Oct  9 16:37:04 2025
[10/09 16:37:04    483s] #
[10/09 16:37:04    483s] ### Time Record (route_detail) is installed.
[10/09 16:37:04    483s] ### Time Record (Pre Callback) is installed.
[10/09 16:37:04    483s] ### Time Record (Pre Callback) is uninstalled.
[10/09 16:37:04    483s] ### Time Record (DB Import) is installed.
[10/09 16:37:04    483s] ### Time Record (Timing Data Generation) is installed.
[10/09 16:37:04    483s] ### Time Record (Timing Data Generation) is uninstalled.
[10/09 16:37:04    483s] ### Net info: total nets: 1624
[10/09 16:37:04    483s] ### Net info: dirty nets: 0
[10/09 16:37:04    483s] ### Net info: marked as disconnected nets: 0
[10/09 16:37:04    483s] ### Net info: fully routed nets: 1272
[10/09 16:37:04    483s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:37:04    483s] ### Net info: unrouted nets: 0
[10/09 16:37:04    483s] ### Net info: re-extraction nets: 0
[10/09 16:37:04    483s] ### Net info: ignored nets: 0
[10/09 16:37:04    483s] ### Net info: skip routing nets: 0
[10/09 16:37:04    483s] ### import design signature (824): route=1682028641 fixed_route=1432523816 flt_obj=0 vio=122324962 swire=282492057 shield_wire=1 net_attr=828858770 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:37:04    483s] ### Time Record (DB Import) is uninstalled.
[10/09 16:37:04    483s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[10/09 16:37:04    483s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[10/09 16:37:04    483s] ### Time Record (Data Preparation) is installed.
[10/09 16:37:04    483s] #Start routing data preparation on Thu Oct  9 16:37:04 2025
[10/09 16:37:04    483s] #
[10/09 16:37:04    483s] ### Time Record (Cell Pin Access) is installed.
[10/09 16:37:04    483s] #Initial pin access analysis.
[10/09 16:37:04    483s] #Detail pin access analysis.
[10/09 16:37:04    483s] ### Time Record (Cell Pin Access) is uninstalled.
[10/09 16:37:04    483s] #Done pin access analysis.
[10/09 16:37:04    483s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:37:04    483s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:37:04    483s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:37:04    483s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:37:04    483s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:37:04    483s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:37:04    483s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:37:04    483s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:37:04    483s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:37:04    483s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:37:04    483s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/09 16:37:04    483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3205.61 (MB), peak = 3463.75 (MB)
[10/09 16:37:04    483s] #Regenerating Ggrids automatically.
[10/09 16:37:04    483s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:37:04    483s] #Using automatically generated G-grids.
[10/09 16:37:04    483s] #Done routing data preparation.
[10/09 16:37:04    483s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:37:04    483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3215.33 (MB), peak = 3463.75 (MB)
[10/09 16:37:04    483s] ### Time Record (Detail Routing) is installed.
[10/09 16:37:04    483s] ### Time Record (Data Preparation) is installed.
[10/09 16:37:04    483s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:37:04    483s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:37:04    483s] #
[10/09 16:37:04    483s] #Start Detail Routing..
[10/09 16:37:04    483s] #start initial detail routing ...
[10/09 16:37:04    483s] ### Design has 0 dirty nets, has valid drcs
[10/09 16:37:04    483s] ### Gcell dirty-map stats: routing = 0.00%
[10/09 16:37:04    483s] ### Gcell ext dirty-map stats: fill = 4074[25.85%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1856[11.78%]), total gcell = 15762
[10/09 16:37:04    483s] #   number of violations = 868
[10/09 16:37:04    483s] #
[10/09 16:37:04    483s] #  By Layer and Type:
[10/09 16:37:04    483s] #
[10/09 16:37:04    483s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:37:04    483s] #  -      | MetSpc| Short| CutSpc| CShort| Mar| Totals|
[10/09 16:37:04    483s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:37:04    483s] #  met1   |      0|    68|      0|      2|   0|     70|
[10/09 16:37:04    483s] #  met2   |     39|   234|      0|      0|   0|    273|
[10/09 16:37:04    483s] #  met3   |    128|   102|      0|      5|  21|    256|
[10/09 16:37:04    483s] #  met4   |     51|   138|      1|      5|   0|    195|
[10/09 16:37:04    483s] #  met5   |     24|    50|      0|      0|   0|     74|
[10/09 16:37:04    483s] #  Totals |    242|   592|      1|     12|  21|    868|
[10/09 16:37:04    483s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:37:04    483s] #
[10/09 16:37:04    483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3219.10 (MB), peak = 3463.75 (MB)
[10/09 16:37:04    483s] #start 1st fixing drc iteration ...
[10/09 16:37:47    525s] ### Gcell dirty-map stats: routing = 2.24%
[10/09 16:37:47    525s] ### Gcell ext dirty-map stats: fill = 4074[25.85%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1856[11.78%]), total gcell = 15762
[10/09 16:37:47    525s] #   number of violations = 928
[10/09 16:37:47    525s] #
[10/09 16:37:47    525s] #  By Layer and Type:
[10/09 16:37:47    525s] #
[10/09 16:37:47    525s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:37:47    525s] #  -      | MetSpc| Short| Loop| CutSpc| CShort| Mar| Totals|
[10/09 16:37:47    525s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:37:47    525s] #  met1   |      0|    92|    0|      0|      2|   0|     94|
[10/09 16:37:47    525s] #  met2   |     39|   300|    1|      0|      1|   0|    341|
[10/09 16:37:47    525s] #  met3   |    120|   100|    0|      0|      6|  20|    246|
[10/09 16:37:47    525s] #  met4   |     45|   122|    0|      2|      4|   0|    173|
[10/09 16:37:47    525s] #  met5   |     21|    53|    0|      0|      0|   0|     74|
[10/09 16:37:47    525s] #  Totals |    225|   667|    1|      2|     13|  20|    928|
[10/09 16:37:47    525s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:37:47    525s] #
[10/09 16:37:47    525s] #cpu time = 00:00:42, elapsed time = 00:00:42, memory = 3219.45 (MB), peak = 3463.75 (MB)
[10/09 16:37:47    525s] #start 2nd fixing drc iteration ...
[10/09 16:38:29    568s] ### Gcell dirty-map stats: routing = 2.94%
[10/09 16:38:29    568s] ### Gcell ext dirty-map stats: fill = 4074[25.85%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1856[11.78%]), total gcell = 15762
[10/09 16:38:29    568s] #   number of violations = 989
[10/09 16:38:29    568s] #
[10/09 16:38:29    568s] #  By Layer and Type:
[10/09 16:38:29    568s] #
[10/09 16:38:29    568s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:38:29    568s] #  -      | MetSpc| Short| Loop| CShort| MinWid| Mar| Totals|
[10/09 16:38:29    568s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:38:29    568s] #  met1   |      0|   108|    0|      2|      0|   0|    110|
[10/09 16:38:29    568s] #  met2   |     36|   354|    1|      1|      0|   0|    392|
[10/09 16:38:29    568s] #  met3   |    121|    97|    0|      6|      0|  17|    241|
[10/09 16:38:29    568s] #  met4   |     42|   118|    0|      3|      0|   0|    163|
[10/09 16:38:29    568s] #  met5   |     22|    60|    0|      0|      1|   0|     83|
[10/09 16:38:29    568s] #  Totals |    221|   737|    1|     12|      1|  17|    989|
[10/09 16:38:29    568s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:38:29    568s] #
[10/09 16:38:29    568s] #cpu time = 00:00:43, elapsed time = 00:00:43, memory = 3219.95 (MB), peak = 3463.75 (MB)
[10/09 16:38:29    568s] #start 3rd fixing drc iteration ...
[10/09 16:39:17    616s] ### Gcell dirty-map stats: routing = 3.90%
[10/09 16:39:17    616s] ### Gcell ext dirty-map stats: fill = 4074[25.85%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1856[11.78%]), total gcell = 15762
[10/09 16:39:17    616s] #   number of violations = 992
[10/09 16:39:17    616s] #
[10/09 16:39:17    616s] #  By Layer and Type:
[10/09 16:39:17    616s] #
[10/09 16:39:17    616s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:39:17    616s] #  -      | MetSpc| Short| Loop| CShort| MinWid| Mar| Totals|
[10/09 16:39:17    616s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:39:17    616s] #  met1   |      0|   113|    0|      2|      0|   0|    115|
[10/09 16:39:17    616s] #  met2   |     40|   361|    1|      1|      0|   0|    403|
[10/09 16:39:17    616s] #  met3   |    116|    90|    0|      5|      0|  18|    229|
[10/09 16:39:17    616s] #  met4   |     41|   116|    0|      3|      0|   0|    160|
[10/09 16:39:17    616s] #  met5   |     23|    61|    0|      0|      1|   0|     85|
[10/09 16:39:17    616s] #  Totals |    220|   741|    1|     11|      1|  18|    992|
[10/09 16:39:17    616s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:39:17    616s] #
[10/09 16:39:17    616s] #cpu time = 00:00:48, elapsed time = 00:00:48, memory = 3220.04 (MB), peak = 3463.75 (MB)
[10/09 16:39:17    616s] #WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
[10/09 16:39:17    616s] #Complete Detail Routing.
[10/09 16:39:17    616s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:39:17    616s] #
[10/09 16:39:17    616s] #  Routing Statistics
[10/09 16:39:17    616s] #
[10/09 16:39:17    616s] #-------------+-----------+-----+
[10/09 16:39:17    616s] #  Layer      | Length(um)| Vias|
[10/09 16:39:17    616s] #-------------+-----------+-----+
[10/09 16:39:17    616s] #  poly ( 0H) |          0|    0|
[10/09 16:39:17    616s] #  met1 ( 1H) |      29308| 3874|
[10/09 16:39:17    616s] #  met2 ( 2V) |      66594| 2182|
[10/09 16:39:17    616s] #  met3 ( 3H) |      32946| 1017|
[10/09 16:39:17    616s] #  met4 ( 4V) |      29305|  336|
[10/09 16:39:17    616s] #  met5 ( 5H) |      38661|    0|
[10/09 16:39:17    616s] #-------------+-----------+-----+
[10/09 16:39:17    616s] #  Total      |     196814| 7409|
[10/09 16:39:17    616s] #-------------+-----------+-----+
[10/09 16:39:17    616s] #
[10/09 16:39:17    616s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:39:17    616s] #Total number of DRC violations = 992
[10/09 16:39:17    616s] ### Time Record (Detail Routing) is uninstalled.
[10/09 16:39:17    616s] #Cpu time = 00:02:13
[10/09 16:39:17    616s] #Elapsed time = 00:02:13
[10/09 16:39:17    616s] #Increased memory = 18.16 (MB)
[10/09 16:39:17    616s] #Total memory = 3216.11 (MB)
[10/09 16:39:17    616s] #Peak memory = 3463.75 (MB)
[10/09 16:39:17    616s] ### detail_route design signature (835): route=575840426 flt_obj=0 vio=106770774 shield_wire=1
[10/09 16:39:17    616s] ### Time Record (DB Export) is installed.
[10/09 16:39:17    616s] ### export design design signature (836): route=575840426 fixed_route=1432523816 flt_obj=0 vio=106770774 swire=282492057 shield_wire=1 net_attr=2023579885 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:39:17    616s] ### Time Record (DB Export) is uninstalled.
[10/09 16:39:17    616s] ### Time Record (Post Callback) is installed.
[10/09 16:39:17    616s] ### Time Record (Post Callback) is uninstalled.
[10/09 16:39:17    616s] #
[10/09 16:39:17    616s] #route_detail statistics:
[10/09 16:39:17    616s] #Cpu time = 00:02:13
[10/09 16:39:17    616s] #Elapsed time = 00:02:13
[10/09 16:39:17    616s] #Increased memory = 4.44 (MB)
[10/09 16:39:17    616s] #Total memory = 3201.89 (MB)
[10/09 16:39:17    616s] #Peak memory = 3463.75 (MB)
[10/09 16:39:17    616s] #Number of warnings = 2
[10/09 16:39:17    616s] #Total number of warnings = 59
[10/09 16:39:17    616s] #Number of fails = 0
[10/09 16:39:17    616s] #Total number of fails = 0
[10/09 16:39:17    616s] #Complete route_detail on Thu Oct  9 16:39:17 2025
[10/09 16:39:17    616s] #
[10/09 16:39:17    616s] ### import design signature (837): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[10/09 16:39:17    616s] ### Time Record (route_detail) is uninstalled.
[10/09 16:39:17    616s] ### Time Record (ecoRoute) is uninstalled.
[10/09 16:39:17    616s] #
[10/09 16:39:17    616s] #  Scalability Statistics
[10/09 16:39:17    616s] #
[10/09 16:39:17    616s] #-------------------------+---------+-------------+------------+
[10/09 16:39:17    616s] #  ecoRoute               | cpu time| elapsed time| scalability|
[10/09 16:39:17    616s] #-------------------------+---------+-------------+------------+
[10/09 16:39:17    616s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[10/09 16:39:17    616s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[10/09 16:39:17    616s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[10/09 16:39:17    616s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[10/09 16:39:17    616s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[10/09 16:39:17    616s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[10/09 16:39:17    616s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[10/09 16:39:17    616s] #  Detail Routing         | 00:02:13|     00:02:13|         1.0|
[10/09 16:39:17    616s] #  Entire Command         | 00:02:13|     00:02:13|         1.0|
[10/09 16:39:17    616s] #-------------------------+---------+-------------+------------+
[10/09 16:39:17    616s] #
[10/09 16:39:17    616s] Deleted 4044 marker(s)
[10/09 16:39:17    616s] #-limit 100000                           # int, default=100000, user setting
[10/09 16:39:17    616s] #-check_same_via_cell true               # bool, default=false, user setting
[10/09 16:39:17    616s]  *** Starting Verify DRC (MEM: 3201.8) ***
[10/09 16:39:17    616s] 
[10/09 16:39:17    616s]   VERIFY DRC ...... Starting Verification
[10/09 16:39:17    616s]   VERIFY DRC ...... Initializing
[10/09 16:39:17    616s]   VERIFY DRC ...... Deleting Existing Violations
[10/09 16:39:17    616s]   VERIFY DRC ...... Creating Sub-Areas
[10/09 16:39:17    616s]   VERIFY DRC ...... Using new threading
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 7 complete 36 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 8 complete 272 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 9 complete 293 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 10 complete 282 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 11 complete 229 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 13 complete 46 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 14 complete 322 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 15 complete 322 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 16 complete 322 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 17 complete 276 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 19 complete 110 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 20 complete 611 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 21 complete 489 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 22 complete 465 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 23 complete 413 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 25 complete 46 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 26 complete 322 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area : 27 complete 322 Viols.
[10/09 16:39:19    616s]   VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
[10/09 16:39:20    616s]   VERIFY DRC ...... Sub-Area : 28 complete 322 Viols.
[10/09 16:39:20    616s]   VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
[10/09 16:39:20    616s]   VERIFY DRC ...... Sub-Area : 29 complete 276 Viols.
[10/09 16:39:20    616s]   VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
[10/09 16:39:20    616s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[10/09 16:39:20    616s]   VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
[10/09 16:39:20    616s]   VERIFY DRC ...... Sub-Area : 31 complete 28 Viols.
[10/09 16:39:20    616s]   VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area : 32 complete 201 Viols.
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area : 33 complete 214 Viols.
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area : 34 complete 211 Viols.
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area : 35 complete 173 Viols.
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
[10/09 16:39:20    617s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[10/09 16:39:20    617s] 
[10/09 16:39:20    617s]   Verification Complete : 6603 Viols.
[10/09 16:39:20    617s] 
[10/09 16:39:20    617s]  Violation Summary By Layer and Type:
[10/09 16:39:20    617s] 
[10/09 16:39:20    617s] 	          Short   MetSpc      Mar   CShort   MinWid   Totals
[10/09 16:39:20    617s] 	met1        265        0        0        0        0      265
[10/09 16:39:20    617s] 	via           0        0        0        2        0        2
[10/09 16:39:20    617s] 	met2       2929       40        0        0        0     2969
[10/09 16:39:20    617s] 	via2          0        0        0        1        0        1
[10/09 16:39:20    617s] 	met3       2760      142       18        0        0     2920
[10/09 16:39:20    617s] 	via3          0        0        0        5        0        5
[10/09 16:39:20    617s] 	met4        321       50        0        0        0      371
[10/09 16:39:20    617s] 	via4          0        0        0        3        0        3
[10/09 16:39:20    617s] 	met5         44       22        0        0        1       67
[10/09 16:39:20    617s] 	Totals     6319      254       18       11        1     6603
[10/09 16:39:20    617s] 
[10/09 16:39:20    617s]  *** End Verify DRC (CPU TIME: 0:00:00.9  ELAPSED TIME: 0:00:03.0  MEM: 0.1M) ***
[10/09 16:39:20    617s] 
[10/09 16:39:20    617s] Found 6603 DRC markers. Starting route_eco to fix DRCs (iteration 3)
[10/09 16:39:20    617s] ### Time Record (ecoRoute) is installed.
[10/09 16:39:20    617s] **INFO: User settings:
[10/09 16:39:20    617s] design_bottom_routing_layer                                                         met1
[10/09 16:39:20    617s] design_flow_effort                                                                  standard
[10/09 16:39:20    617s] design_power_effort                                                                 none
[10/09 16:39:20    617s] design_process_node                                                                 130
[10/09 16:39:20    617s] design_top_routing_layer                                                            met5
[10/09 16:39:20    617s] extract_design_signature                                                            111086681
[10/09 16:39:20    617s] extract_rc_model_file                                                               /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/misc/rc_model.bin
[10/09 16:39:20    617s] route_detail_antenna_factor                                                         1.0
[10/09 16:39:20    617s] route_detail_post_route_spread_wire                                                 auto
[10/09 16:39:20    617s] route_detail_use_lef_pin_taper_rule                                                 true
[10/09 16:39:20    617s] route_detail_use_min_spacing_for_blockage                                           auto
[10/09 16:39:20    617s] route_exp_design_mode_bottom_routing_layer                                          1
[10/09 16:39:20    617s] route_exp_design_mode_top_routing_layer                                             5
[10/09 16:39:20    617s] route_exp_import_backside_layer_on_frontside                                        true
[10/09 16:39:20    617s] route_extract_third_party_compatible                                                false
[10/09 16:39:20    617s] route_global_exp_timing_driven_std_delay                                            37.6
[10/09 16:39:20    617s] route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
[10/09 16:39:20    617s] route_re_insert_filler_cell_list                                                    {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[10/09 16:39:20    617s] route_re_insert_filler_cell_list_from_file                                          false
[10/09 16:39:20    617s] route_route_side                                                                    none
[10/09 16:39:20    617s] route_strict_honor_route_rule                                                       false
[10/09 16:39:20    617s] route_with_si_post_route_fix                                                        false
[10/09 16:39:20    617s] setNanoRouteMode -drouteStartIteration                                              0
[10/09 16:39:20    617s] setNanoRouteMode -timingEngine                                                      .timing_file_3433875_7e1c7c2e-7dbc-4ff9-97fe-edd19d446846.tif.gz
[10/09 16:39:20    617s] setActiveLogicViewMode -keepHighFanoutCriticalInsts                                 false
[10/09 16:39:20    617s] getAnalysisMode -monteCarlo                                                         false
[10/09 16:39:20    617s] getDelayCalMode -enable_hier_save_restore_flow                                      false
[10/09 16:39:20    617s] getDelayCalMode -engine                                                             aae
[10/09 16:39:20    617s] getImportMode -config                                                               true
[10/09 16:39:20    617s] getHierMode -disableArt                                                             false
[10/09 16:39:20    617s] getHierMode -reportPostRouteArtTiming                                               false
[10/09 16:39:20    617s] get_power_analysis_mode -honor_net_activity_for_tcf                                 false
[10/09 16:39:20    617s] get_power_analysis_mode -honor_sublevel_activity                                    true
[10/09 16:39:20    617s] get_power_analysis_mode -report_power_quiet                                         false
[10/09 16:39:20    617s] getNanoRouteMode -drouteStartIteration                                              0
[10/09 16:39:20    617s] getNanoRouteMode -timingEngine                                                      .timing_file_3433875_7e1c7c2e-7dbc-4ff9-97fe-edd19d446846.tif.gz
[10/09 16:39:20    617s] getAnalysisMode -monteCarlo                                                         false
[10/09 16:39:20    617s] 
[10/09 16:39:20    617s] route_detail -fix_drc
[10/09 16:39:20    617s] 
[10/09 16:39:20    617s] #Start route_detail on Thu Oct  9 16:39:20 2025
[10/09 16:39:20    617s] #
[10/09 16:39:20    617s] ### Time Record (route_detail) is installed.
[10/09 16:39:20    617s] ### Time Record (Pre Callback) is installed.
[10/09 16:39:20    617s] ### Time Record (Pre Callback) is uninstalled.
[10/09 16:39:20    617s] ### Time Record (DB Import) is installed.
[10/09 16:39:20    617s] ### Time Record (Timing Data Generation) is installed.
[10/09 16:39:20    617s] ### Time Record (Timing Data Generation) is uninstalled.
[10/09 16:39:20    617s] ### Net info: total nets: 1624
[10/09 16:39:20    617s] ### Net info: dirty nets: 0
[10/09 16:39:20    617s] ### Net info: marked as disconnected nets: 0
[10/09 16:39:20    617s] ### Net info: fully routed nets: 1272
[10/09 16:39:20    617s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:39:20    617s] ### Net info: unrouted nets: 0
[10/09 16:39:20    617s] ### Net info: re-extraction nets: 0
[10/09 16:39:20    617s] ### Net info: ignored nets: 0
[10/09 16:39:20    617s] ### Net info: skip routing nets: 0
[10/09 16:39:20    617s] ### import design signature (838): route=1148428091 fixed_route=1432523816 flt_obj=0 vio=182721900 swire=282492057 shield_wire=1 net_attr=828858770 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:39:20    617s] ### Time Record (DB Import) is uninstalled.
[10/09 16:39:20    617s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[10/09 16:39:20    617s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[10/09 16:39:20    617s] ### Time Record (Data Preparation) is installed.
[10/09 16:39:20    617s] #Start routing data preparation on Thu Oct  9 16:39:20 2025
[10/09 16:39:20    617s] #
[10/09 16:39:20    617s] ### Time Record (Cell Pin Access) is installed.
[10/09 16:39:20    617s] #Initial pin access analysis.
[10/09 16:39:20    617s] #Detail pin access analysis.
[10/09 16:39:20    617s] ### Time Record (Cell Pin Access) is uninstalled.
[10/09 16:39:20    617s] #Done pin access analysis.
[10/09 16:39:20    617s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:39:20    617s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:39:20    617s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:39:20    617s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:39:20    617s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:39:20    617s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:39:20    617s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:39:20    617s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:39:20    617s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:39:20    617s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:39:20    617s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/09 16:39:20    617s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3210.04 (MB), peak = 3463.75 (MB)
[10/09 16:39:20    617s] #Regenerating Ggrids automatically.
[10/09 16:39:20    617s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:39:20    617s] #Using automatically generated G-grids.
[10/09 16:39:20    617s] #Done routing data preparation.
[10/09 16:39:20    617s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:39:20    617s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3219.75 (MB), peak = 3463.75 (MB)
[10/09 16:39:20    617s] ### Time Record (Detail Routing) is installed.
[10/09 16:39:20    617s] ### Time Record (Data Preparation) is installed.
[10/09 16:39:20    617s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:39:20    617s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:39:20    617s] #
[10/09 16:39:20    617s] #Start Detail Routing..
[10/09 16:39:20    617s] #start initial detail routing ...
[10/09 16:39:20    617s] ### Design has 0 dirty nets, has valid drcs
[10/09 16:39:20    617s] ### Gcell dirty-map stats: routing = 0.00%
[10/09 16:39:20    617s] ### Gcell ext dirty-map stats: fill = 4074[25.85%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1856[11.78%]), total gcell = 15762
[10/09 16:39:20    617s] #   number of violations = 816
[10/09 16:39:20    617s] #
[10/09 16:39:20    617s] #  By Layer and Type:
[10/09 16:39:20    617s] #
[10/09 16:39:20    617s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:39:20    617s] #  -      | MetSpc| Short| CShort| MinWid| Mar| Totals|
[10/09 16:39:20    617s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:39:20    617s] #  met1   |      0|    65|      2|      0|   0|     67|
[10/09 16:39:20    617s] #  met2   |     40|   229|      1|      0|   0|    270|
[10/09 16:39:20    617s] #  met3   |    115|    87|      5|      0|  18|    225|
[10/09 16:39:20    617s] #  met4   |     41|   143|      3|      0|   0|    187|
[10/09 16:39:20    617s] #  met5   |     22|    44|      0|      1|   0|     67|
[10/09 16:39:20    617s] #  Totals |    218|   568|     11|      1|  18|    816|
[10/09 16:39:20    617s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:39:20    617s] #
[10/09 16:39:20    617s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3223.46 (MB), peak = 3463.75 (MB)
[10/09 16:39:20    617s] #start 1st fixing drc iteration ...
[10/09 16:40:01    658s] ### Gcell dirty-map stats: routing = 2.19%
[10/09 16:40:01    658s] ### Gcell ext dirty-map stats: fill = 4074[25.85%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1856[11.78%]), total gcell = 15762
[10/09 16:40:01    658s] #   number of violations = 877
[10/09 16:40:01    658s] #
[10/09 16:40:01    658s] #  By Layer and Type:
[10/09 16:40:01    658s] #
[10/09 16:40:01    658s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:40:01    658s] #  -      | MetSpc| Short| CShort| MinWid| Mar| Totals|
[10/09 16:40:01    658s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:40:01    658s] #  met1   |      0|    91|      2|      0|   0|     93|
[10/09 16:40:01    658s] #  met2   |     36|   289|      1|      0|   0|    326|
[10/09 16:40:01    658s] #  met3   |    120|    75|      4|      0|  18|    217|
[10/09 16:40:01    658s] #  met4   |     41|   123|      3|      0|   0|    167|
[10/09 16:40:01    658s] #  met5   |     22|    51|      0|      1|   0|     74|
[10/09 16:40:01    658s] #  Totals |    219|   629|     10|      1|  18|    877|
[10/09 16:40:01    658s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:40:01    658s] #
[10/09 16:40:01    658s] #cpu time = 00:00:41, elapsed time = 00:00:41, memory = 3223.78 (MB), peak = 3463.75 (MB)
[10/09 16:40:01    658s] #start 2nd fixing drc iteration ...
[10/09 16:40:47    704s] ### Gcell dirty-map stats: routing = 2.85%
[10/09 16:40:47    704s] ### Gcell ext dirty-map stats: fill = 4074[25.85%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1856[11.78%]), total gcell = 15762
[10/09 16:40:47    704s] #   number of violations = 958
[10/09 16:40:47    704s] #
[10/09 16:40:47    704s] #  By Layer and Type:
[10/09 16:40:47    704s] #
[10/09 16:40:47    704s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:40:47    704s] #  -      | MetSpc| Short| Loop| CShort| MinWid| Mar| Totals|
[10/09 16:40:47    704s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:40:47    704s] #  met1   |      0|   109|    0|      2|      0|   0|    111|
[10/09 16:40:47    704s] #  met2   |     32|   354|    1|      2|      0|   0|    389|
[10/09 16:40:47    704s] #  met3   |    121|    76|    0|      5|      0|  22|    224|
[10/09 16:40:47    704s] #  met4   |     48|   111|    0|      3|      0|   0|    162|
[10/09 16:40:47    704s] #  met5   |     23|    48|    0|      0|      1|   0|     72|
[10/09 16:40:47    704s] #  Totals |    224|   698|    1|     12|      1|  22|    958|
[10/09 16:40:47    704s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:40:47    704s] #
[10/09 16:40:47    704s] #cpu time = 00:00:46, elapsed time = 00:00:46, memory = 3223.61 (MB), peak = 3463.75 (MB)
[10/09 16:40:47    704s] #start 3rd fixing drc iteration ...
[10/09 16:41:10    727s] ### Gcell dirty-map stats: routing = 7.32%
[10/09 16:41:10    727s] ### Gcell ext dirty-map stats: fill = 4074[25.85%] (met1 = 1456[9.24%], met2 = 2147[13.62%], met3 = 1654[10.49%], met4 = 1377[8.74%], met5 = 1856[11.78%]), total gcell = 15762
[10/09 16:41:10    727s] #   number of violations = 1016
[10/09 16:41:10    727s] #
[10/09 16:41:10    727s] #  By Layer and Type:
[10/09 16:41:10    727s] #
[10/09 16:41:10    727s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:41:10    727s] #  -      | MetSpc| Short| Loop| CShort| MinWid| Mar| Totals|
[10/09 16:41:10    727s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:41:10    727s] #  met1   |      0|   119|    0|      2|      0|   0|    121|
[10/09 16:41:10    727s] #  met2   |     31|   372|    1|      2|      0|   0|    406|
[10/09 16:41:10    727s] #  met3   |    122|    83|    0|      6|      0|  23|    234|
[10/09 16:41:10    727s] #  met4   |     47|   120|    0|      5|      0|   0|    172|
[10/09 16:41:10    727s] #  met5   |     25|    57|    0|      0|      1|   0|     83|
[10/09 16:41:10    727s] #  Totals |    225|   751|    1|     15|      1|  23|   1016|
[10/09 16:41:10    727s] #---------+-------+------+-----+-------+-------+----+-------+
[10/09 16:41:10    727s] #
[10/09 16:41:10    727s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 3223.30 (MB), peak = 3463.75 (MB)
[10/09 16:41:10    727s] #WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
[10/09 16:41:10    727s] #Complete Detail Routing.
[10/09 16:41:10    727s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:41:10    727s] #
[10/09 16:41:10    727s] #  Routing Statistics
[10/09 16:41:10    727s] #
[10/09 16:41:10    727s] #-------------+-----------+-----+
[10/09 16:41:10    727s] #  Layer      | Length(um)| Vias|
[10/09 16:41:10    727s] #-------------+-----------+-----+
[10/09 16:41:10    727s] #  poly ( 0H) |          0|    0|
[10/09 16:41:10    727s] #  met1 ( 1H) |      29294| 3876|
[10/09 16:41:10    727s] #  met2 ( 2V) |      66387| 2189|
[10/09 16:41:10    727s] #  met3 ( 3H) |      32917| 1019|
[10/09 16:41:10    727s] #  met4 ( 4V) |      29307|  338|
[10/09 16:41:10    727s] #  met5 ( 5H) |      38471|    0|
[10/09 16:41:10    727s] #-------------+-----------+-----+
[10/09 16:41:10    727s] #  Total      |     196376| 7422|
[10/09 16:41:10    727s] #-------------+-----------+-----+
[10/09 16:41:10    727s] #
[10/09 16:41:10    727s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:41:10    727s] #Total number of DRC violations = 1016
[10/09 16:41:10    727s] ### Time Record (Detail Routing) is uninstalled.
[10/09 16:41:10    727s] #Cpu time = 00:01:50
[10/09 16:41:10    727s] #Elapsed time = 00:01:50
[10/09 16:41:10    727s] #Increased memory = 17.21 (MB)
[10/09 16:41:10    727s] #Total memory = 3219.46 (MB)
[10/09 16:41:10    727s] #Peak memory = 3463.75 (MB)
[10/09 16:41:10    727s] ### detail_route design signature (849): route=1309022373 flt_obj=0 vio=1116922298 shield_wire=1
[10/09 16:41:10    727s] ### Time Record (DB Export) is installed.
[10/09 16:41:10    727s] ### export design design signature (850): route=1309022373 fixed_route=1432523816 flt_obj=0 vio=1116922298 swire=282492057 shield_wire=1 net_attr=903202421 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:41:10    727s] ### Time Record (DB Export) is uninstalled.
[10/09 16:41:10    727s] ### Time Record (Post Callback) is installed.
[10/09 16:41:10    727s] ### Time Record (Post Callback) is uninstalled.
[10/09 16:41:10    727s] #
[10/09 16:41:10    727s] #route_detail statistics:
[10/09 16:41:10    727s] #Cpu time = 00:01:50
[10/09 16:41:10    727s] #Elapsed time = 00:01:50
[10/09 16:41:10    727s] #Increased memory = 3.30 (MB)
[10/09 16:41:10    727s] #Total memory = 3205.23 (MB)
[10/09 16:41:10    727s] #Peak memory = 3463.75 (MB)
[10/09 16:41:10    727s] #Number of warnings = 2
[10/09 16:41:10    727s] #Total number of warnings = 61
[10/09 16:41:10    727s] #Number of fails = 0
[10/09 16:41:10    727s] #Total number of fails = 0
[10/09 16:41:10    727s] #Complete route_detail on Thu Oct  9 16:41:10 2025
[10/09 16:41:10    727s] #
[10/09 16:41:10    727s] ### import design signature (851): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[10/09 16:41:10    727s] ### Time Record (route_detail) is uninstalled.
[10/09 16:41:10    727s] ### Time Record (ecoRoute) is uninstalled.
[10/09 16:41:10    727s] #
[10/09 16:41:10    727s] #  Scalability Statistics
[10/09 16:41:10    727s] #
[10/09 16:41:10    727s] #-------------------------+---------+-------------+------------+
[10/09 16:41:10    727s] #  ecoRoute               | cpu time| elapsed time| scalability|
[10/09 16:41:10    727s] #-------------------------+---------+-------------+------------+
[10/09 16:41:10    727s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[10/09 16:41:10    727s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[10/09 16:41:10    727s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[10/09 16:41:10    727s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[10/09 16:41:10    727s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[10/09 16:41:10    727s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[10/09 16:41:10    727s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[10/09 16:41:10    727s] #  Detail Routing         | 00:01:50|     00:01:50|         1.0|
[10/09 16:41:10    727s] #  Entire Command         | 00:01:50|     00:01:51|         1.0|
[10/09 16:41:10    727s] #-------------------------+---------+-------------+------------+
[10/09 16:41:10    727s] #
[10/09 16:41:10    727s] Deleted 5156 marker(s)
[10/09 16:41:10    727s] #-limit 100000                           # int, default=100000, user setting
[10/09 16:41:10    727s] #-check_same_via_cell true               # bool, default=false, user setting
[10/09 16:41:10    727s]  *** Starting Verify DRC (MEM: 3204.5) ***
[10/09 16:41:10    727s] 
[10/09 16:41:10    727s]   VERIFY DRC ...... Starting Verification
[10/09 16:41:10    727s]   VERIFY DRC ...... Initializing
[10/09 16:41:10    727s]   VERIFY DRC ...... Deleting Existing Violations
[10/09 16:41:10    727s]   VERIFY DRC ...... Creating Sub-Areas
[10/09 16:41:10    727s]   VERIFY DRC ...... Using new threading
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 7 complete 36 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 8 complete 272 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 9 complete 293 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 10 complete 282 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 11 complete 229 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 13 complete 46 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 14 complete 322 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 15 complete 322 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 16 complete 322 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 17 complete 276 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[10/09 16:41:12    727s]   VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 19 complete 110 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 20 complete 612 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 21 complete 491 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 22 complete 464 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 23 complete 418 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 25 complete 46 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 26 complete 322 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 27 complete 322 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 28 complete 322 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 29 complete 276 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 31 complete 28 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 32 complete 201 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 33 complete 214 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area : 34 complete 211 Viols.
[10/09 16:41:12    728s]   VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area : 35 complete 173 Viols.
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
[10/09 16:41:13    728s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[10/09 16:41:13    728s] 
[10/09 16:41:13    728s]   Verification Complete : 6610 Viols.
[10/09 16:41:13    728s] 
[10/09 16:41:13    728s]  Violation Summary By Layer and Type:
[10/09 16:41:13    728s] 
[10/09 16:41:13    728s] 	          Short   MetSpc      Mar   CShort   MinWid   Totals
[10/09 16:41:13    728s] 	met1        267        0        0        0        0      267
[10/09 16:41:13    728s] 	via           0        0        0        2        0        2
[10/09 16:41:13    728s] 	met2       2932       31        0        0        0     2963
[10/09 16:41:13    728s] 	via2          0        0        0        2        0        2
[10/09 16:41:13    728s] 	met3       2761      152       23        0        0     2936
[10/09 16:41:13    728s] 	via3          0        0        0        6        0        6
[10/09 16:41:13    728s] 	met4        313       56        0        0        0      369
[10/09 16:41:13    728s] 	via4          0        0        0        5        0        5
[10/09 16:41:13    728s] 	met5         36       23        0        0        1       60
[10/09 16:41:13    728s] 	Totals     6309      262       23       15        1     6610
[10/09 16:41:13    728s] 
[10/09 16:41:13    728s]  *** End Verify DRC (CPU TIME: 0:00:00.9  ELAPSED TIME: 0:00:03.0  MEM: 0.1M) ***
[10/09 16:41:13    728s] 
[10/09 16:41:13    728s] DRC fixing completed after 4 iterations. Remaining DRCs are 6610.
[10/09 16:41:13    728s] 
[10/09 16:41:13    728s] route_global_detail
[10/09 16:41:13    728s] 
[10/09 16:41:13    728s] #Start route_global_detail on Thu Oct  9 16:41:13 2025
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] ### Time Record (route_global_detail) is installed.
[10/09 16:41:13    728s] ### Time Record (Pre Callback) is installed.
[10/09 16:41:13    728s] ### Time Record (Pre Callback) is uninstalled.
[10/09 16:41:13    728s] ### Time Record (DB Import) is installed.
[10/09 16:41:13    728s] ### Time Record (Timing Data Generation) is installed.
[10/09 16:41:13    728s] ### Time Record (Timing Data Generation) is uninstalled.
[10/09 16:41:13    728s] #Warning: design is detail-routed. Trial route is skipped!
[10/09 16:41:13    728s] ### Net info: total nets: 1624
[10/09 16:41:13    728s] ### Net info: dirty nets: 97
[10/09 16:41:13    728s] ### Net info: marked as disconnected nets: 0
[10/09 16:41:13    728s] ### Net info: fully routed nets: 1175
[10/09 16:41:13    728s] ### Net info: trivial (< 2 pins) nets: 352
[10/09 16:41:13    728s] ### Net info: unrouted nets: 97
[10/09 16:41:13    728s] ### Net info: re-extraction nets: 0
[10/09 16:41:13    728s] ### Net info: ignored nets: 0
[10/09 16:41:13    728s] ### Net info: skip routing nets: 0
[10/09 16:41:13    728s] ### import design signature (852): route=1620683491 fixed_route=1432523816 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1965632639 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:41:13    728s] ### Time Record (DB Import) is uninstalled.
[10/09 16:41:13    728s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[10/09 16:41:13    728s] ### Time Record (Data Preparation) is installed.
[10/09 16:41:13    728s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:41:13    728s] ### Time Record (Global Routing) is installed.
[10/09 16:41:13    728s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:41:13    728s] #Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
[10/09 16:41:13    728s] #Total number of routable nets = 1272.
[10/09 16:41:13    728s] #Total number of nets in the design = 1624.
[10/09 16:41:13    728s] #97 routable nets do not have any wires.
[10/09 16:41:13    728s] #1175 routable nets have routed wires.
[10/09 16:41:13    728s] #97 nets will be global routed.
[10/09 16:41:13    728s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/09 16:41:13    728s] #17 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/09 16:41:13    728s] ### Time Record (Data Preparation) is installed.
[10/09 16:41:13    728s] #Start routing data preparation on Thu Oct  9 16:41:13 2025
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] ### Time Record (Cell Pin Access) is installed.
[10/09 16:41:13    728s] #Initial pin access analysis.
[10/09 16:41:13    728s] #Detail pin access analysis.
[10/09 16:41:13    728s] ### Time Record (Cell Pin Access) is uninstalled.
[10/09 16:41:13    728s] #Done pin access analysis.
[10/09 16:41:13    728s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:41:13    728s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/09 16:41:13    728s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/09 16:41:13    728s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/09 16:41:13    728s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/09 16:41:13    728s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/09 16:41:13    728s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/09 16:41:13    728s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/09 16:41:13    728s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/09 16:41:13    728s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/09 16:41:13    728s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3213.85 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] #Regenerating Ggrids automatically.
[10/09 16:41:13    728s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/09 16:41:13    728s] #Using automatically generated G-grids.
[10/09 16:41:13    728s] #Done routing data preparation.
[10/09 16:41:13    728s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3223.57 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #Finished routing data preparation on Thu Oct  9 16:41:13 2025
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:41:13    728s] ### Time Record (Global Routing) is installed.
[10/09 16:41:13    728s] #Cpu time = 00:00:00
[10/09 16:41:13    728s] #Elapsed time = 00:00:00
[10/09 16:41:13    728s] #Increased memory = 17.38 (MB)
[10/09 16:41:13    728s] #Total memory = 3223.57 (MB)
[10/09 16:41:13    728s] #Peak memory = 3463.75 (MB)
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #Start global routing on Thu Oct  9 16:41:13 2025
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #Start global routing initialization on Thu Oct  9 16:41:13 2025
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #Number of eco nets is 0
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #Start global routing data preparation on Thu Oct  9 16:41:13 2025
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] ### build_merged_routing_blockage_rect_list starts on Thu Oct  9 16:41:13 2025 with memory = 3223.57 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] #Start routing resource analysis on Thu Oct  9 16:41:13 2025
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] ### init_is_bin_blocked starts on Thu Oct  9 16:41:13 2025 with memory = 3223.57 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### adjust_flow_cap starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### adjust_flow_per_partial_route_obs starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### set_via_blocked starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### copy_flow starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### report_flow_cap starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] #Routing resource analysis is done on Thu Oct  9 16:41:13 2025
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #  Resource Analysis:
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/09 16:41:13    728s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/09 16:41:13    728s] #  --------------------------------------------------------------
[10/09 16:41:13    728s] #  met1           H        1362        1467       15762    42.24%
[10/09 16:41:13    728s] #  met2           V        1003        1226       15762    42.61%
[10/09 16:41:13    728s] #  met3           H        1056        1060       15762    42.36%
[10/09 16:41:13    728s] #  met4           V         750         918       15762    43.19%
[10/09 16:41:13    728s] #  met5           H         201         154       15762    14.90%
[10/09 16:41:13    728s] #  --------------------------------------------------------------
[10/09 16:41:13    728s] #  Total                   4373      51.04%       78810    37.06%
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #  18 nets (1.11%) with 1 preferred extra spacing.
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### analyze_m2_tracks starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### report_initial_resource starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### mark_pg_pins_accessibility starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### set_net_region starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #Global routing data preparation is done on Thu Oct  9 16:41:13 2025
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] ### prepare_level starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] ### init level 1 starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### Level 1 hgrid = 111 X 142
[10/09 16:41:13    728s] ### prepare_level_flow starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #Global routing initialization is done on Thu Oct  9 16:41:13 2025
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] #
[10/09 16:41:13    728s] #start global routing iteration 1...
[10/09 16:41:13    728s] ### init_flow_edge starts on Thu Oct  9 16:41:13 2025 with memory = 3224.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:13    728s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[10/09 16:41:13    728s] ### routing at level 1 (topmost level) iter 0
[10/09 16:41:14    730s] ### measure_qor starts on Thu Oct  9 16:41:14 2025 with memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:14    730s] ### measure_congestion starts on Thu Oct  9 16:41:14 2025 with memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:14    730s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:14    730s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:14    730s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:14    730s] #
[10/09 16:41:14    730s] #start global routing iteration 2...
[10/09 16:41:14    730s] ### routing at level 1 (topmost level) iter 1
[10/09 16:41:15    730s] ### measure_qor starts on Thu Oct  9 16:41:15 2025 with memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### measure_congestion starts on Thu Oct  9 16:41:15 2025 with memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] ### route_end starts on Thu Oct  9 16:41:15 2025 with memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
[10/09 16:41:15    730s] #Total number of routable nets = 1272.
[10/09 16:41:15    730s] #Total number of nets in the design = 1624.
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #1272 routable nets have routed wires.
[10/09 16:41:15    730s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/09 16:41:15    730s] #17 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #Routed nets constraints summary:
[10/09 16:41:15    730s] #------------------------------------------------
[10/09 16:41:15    730s] #        Rules   Pref Extra Space   Unconstrained  
[10/09 16:41:15    730s] #------------------------------------------------
[10/09 16:41:15    730s] #      Default                  1              96  
[10/09 16:41:15    730s] #------------------------------------------------
[10/09 16:41:15    730s] #        Total                  1              96  
[10/09 16:41:15    730s] #------------------------------------------------
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #Routing constraints summary of the whole design:
[10/09 16:41:15    730s] #------------------------------------------------
[10/09 16:41:15    730s] #        Rules   Pref Extra Space   Unconstrained  
[10/09 16:41:15    730s] #------------------------------------------------
[10/09 16:41:15    730s] #      Default                 18            1254  
[10/09 16:41:15    730s] #------------------------------------------------
[10/09 16:41:15    730s] #        Total                 18            1254  
[10/09 16:41:15    730s] #------------------------------------------------
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] ### adjust_flow_per_partial_route_obs starts on Thu Oct  9 16:41:15 2025 with memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### cal_base_flow starts on Thu Oct  9 16:41:15 2025 with memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### init_flow_edge starts on Thu Oct  9 16:41:15 2025 with memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### cal_flow starts on Thu Oct  9 16:41:15 2025 with memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### report_overcon starts on Thu Oct  9 16:41:15 2025 with memory = 3228.75 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #                 OverCon       OverCon       OverCon       OverCon          
[10/09 16:41:15    730s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[10/09 16:41:15    730s] #     Layer         (1-7)        (8-14)       (15-21)       (22-29)   OverCon  Flow/Cap
[10/09 16:41:15    730s] #  ----------------------------------------------------------------------------------------
[10/09 16:41:15    730s] #  met1        110(1.20%)     41(0.45%)      0(0.00%)      0(0.00%)   (1.65%)     0.17  
[10/09 16:41:15    730s] #  met2         34(0.38%)      1(0.01%)      0(0.00%)      0(0.00%)   (0.39%)     0.21  
[10/09 16:41:15    730s] #  met3         62(0.68%)     20(0.22%)      3(0.03%)      2(0.02%)   (0.96%)     0.14  
[10/09 16:41:15    730s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] #  met4          6(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)     0.05  
[10/09 16:41:15    730s] #  met5         27(0.20%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.20%)     0.15  
[10/09 16:41:15    730s] #  ----------------------------------------------------------------------------------------
[10/09 16:41:15    730s] #     Total    239(0.48%)     62(0.12%)      3(0.01%)      2(0.00%)   (0.62%)
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 29
[10/09 16:41:15    730s] #  Overflow after GR: 0.53% H + 0.08% V
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] ### cal_base_flow starts on Thu Oct  9 16:41:15 2025 with memory = 3228.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### init_flow_edge starts on Thu Oct  9 16:41:15 2025 with memory = 3228.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### cal_flow starts on Thu Oct  9 16:41:15 2025 with memory = 3228.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### generate_cong_map_content starts on Thu Oct  9 16:41:15 2025 with memory = 3228.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### update starts on Thu Oct  9 16:41:15 2025 with memory = 3228.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] #Complete Global Routing.
[10/09 16:41:15    730s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #  Routing Statistics
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #-------------+-----------+-----+
[10/09 16:41:15    730s] #  Layer      | Length(um)| Vias|
[10/09 16:41:15    730s] #-------------+-----------+-----+
[10/09 16:41:15    730s] #  poly ( 0H) |          0|    0|
[10/09 16:41:15    730s] #  met1 ( 1H) |      33133| 3815|
[10/09 16:41:15    730s] #  met2 ( 2V) |      61016| 2041|
[10/09 16:41:15    730s] #  met3 ( 3H) |      37596|  866|
[10/09 16:41:15    730s] #  met4 ( 4V) |      30517|  313|
[10/09 16:41:15    730s] #  met5 ( 5H) |      38314|    0|
[10/09 16:41:15    730s] #-------------+-----------+-----+
[10/09 16:41:15    730s] #  Total      |     200576| 7035|
[10/09 16:41:15    730s] #-------------+-----------+-----+
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:41:15    730s] ### update cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### report_overcon starts on Thu Oct  9 16:41:15 2025 with memory = 3228.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### report_overcon starts on Thu Oct  9 16:41:15 2025 with memory = 3228.80 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] #Max overcon = 29 tracks.
[10/09 16:41:15    730s] #Total overcon = 0.62%.
[10/09 16:41:15    730s] #Worst layer Gcell overcon rate = 0.96%.
[10/09 16:41:15    730s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### global_route design signature (855): route=1191206147 net_attr=2032805887
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #Global routing statistics:
[10/09 16:41:15    730s] #Cpu time = 00:00:02
[10/09 16:41:15    730s] #Elapsed time = 00:00:02
[10/09 16:41:15    730s] #Increased memory = 5.23 (MB)
[10/09 16:41:15    730s] ### Time Record (Global Routing) is uninstalled.
[10/09 16:41:15    730s] ### Time Record (Data Preparation) is installed.
[10/09 16:41:15    730s] #Total memory = 3228.80 (MB)
[10/09 16:41:15    730s] #Peak memory = 3463.75 (MB)
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #Finished global routing on Thu Oct  9 16:41:15 2025
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:41:15    730s] ### track-assign external-init starts on Thu Oct  9 16:41:15 2025 with memory = 3227.53 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### Time Record (Track Assignment) is installed.
[10/09 16:41:15    730s] ### Time Record (Data Preparation) is installed.
[10/09 16:41:15    730s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:41:15    730s] ### Time Record (Track Assignment) is uninstalled.
[10/09 16:41:15    730s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3227.53 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### track-assign engine-init starts on Thu Oct  9 16:41:15 2025 with memory = 3227.53 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] ### Time Record (Track Assignment) is installed.
[10/09 16:41:15    730s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### track-assign core-engine starts on Thu Oct  9 16:41:15 2025 with memory = 3227.53 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] #Start Track Assignment.
[10/09 16:41:15    730s] #Done with 238 horizontal wires in 5 hboxes and 226 vertical wires in 4 hboxes.
[10/09 16:41:15    730s] #Done with 37 horizontal wires in 5 hboxes and 18 vertical wires in 4 hboxes.
[10/09 16:41:15    730s] #Done with 5 horizontal wires in 5 hboxes and 4 vertical wires in 4 hboxes.
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #Track assignment summary:
[10/09 16:41:15    730s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/09 16:41:15    730s] #------------------------------------------------------------------------
[10/09 16:41:15    730s] # met1       10466.07 	114.64%  	106.85% 	 25.47%
[10/09 16:41:15    730s] # met2        4192.57 	 17.32%  	 10.97% 	  1.71%
[10/09 16:41:15    730s] # met3        9078.43 	 63.87%  	 55.51% 	  0.26%
[10/09 16:41:15    730s] # met4        4608.15 	  5.16%  	  0.00% 	  4.99%
[10/09 16:41:15    730s] # met5       12276.33 	  2.74%  	  2.67% 	  0.00%
[10/09 16:41:15    730s] #------------------------------------------------------------------------
[10/09 16:41:15    730s] # All       40621.55  	 47.01% 	 41.87% 	  0.00%
[10/09 16:41:15    730s] #Complete Track Assignment.
[10/09 16:41:15    730s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #  Routing Statistics
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #-------------+-----------+-----+
[10/09 16:41:15    730s] #  Layer      | Length(um)| Vias|
[10/09 16:41:15    730s] #-------------+-----------+-----+
[10/09 16:41:15    730s] #  poly ( 0H) |          0|    0|
[10/09 16:41:15    730s] #  met1 ( 1H) |      33091| 3815|
[10/09 16:41:15    730s] #  met2 ( 2V) |      60836| 2041|
[10/09 16:41:15    730s] #  met3 ( 3H) |      37572|  866|
[10/09 16:41:15    730s] #  met4 ( 4V) |      30424|  313|
[10/09 16:41:15    730s] #  met5 ( 5H) |      38293|    0|
[10/09 16:41:15    730s] #-------------+-----------+-----+
[10/09 16:41:15    730s] #  Total      |     200215| 7035|
[10/09 16:41:15    730s] #-------------+-----------+-----+
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:41:15    730s] ### track_assign design signature (858): route=1618519780
[10/09 16:41:15    730s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[10/09 16:41:15    730s] ### Time Record (Track Assignment) is uninstalled.
[10/09 16:41:15    730s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3227.53 (MB), peak = 3463.75 (MB)
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #number of short segments in preferred routing layers
[10/09 16:41:15    730s] #	met3      met4      Total 
[10/09 16:41:15    730s] #	1         2         3         
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/09 16:41:15    730s] #Cpu time = 00:00:02
[10/09 16:41:15    730s] #Elapsed time = 00:00:02
[10/09 16:41:15    730s] #Increased memory = 21.34 (MB)
[10/09 16:41:15    730s] #Total memory = 3227.53 (MB)
[10/09 16:41:15    730s] #Peak memory = 3463.75 (MB)
[10/09 16:41:15    730s] ### Time Record (Detail Routing) is installed.
[10/09 16:41:15    730s] ### Time Record (Data Preparation) is installed.
[10/09 16:41:15    730s] ### Time Record (Data Preparation) is uninstalled.
[10/09 16:41:15    730s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/09 16:41:15    730s] #
[10/09 16:41:15    730s] #Start Detail Routing..
[10/09 16:41:15    730s] #start initial detail routing ...
[10/09 16:41:15    730s] ### Design has 0 dirty nets, 264 dirty-areas)
[10/09 16:41:30    745s] ### Gcell dirty-map stats: routing = 20.62%, drc-check-only = 21.12%, dirty-area = 12.64%
[10/09 16:41:30    745s] ### Gcell ext dirty-map stats: fill = 4111[26.08%] (met1 = 1464[9.29%], met2 = 2166[13.74%], met3 = 1689[10.72%], met4 = 1438[9.12%], met5 = 1944[12.33%]), total gcell = 15762
[10/09 16:41:30    745s] #   number of violations = 1348
[10/09 16:41:30    745s] #
[10/09 16:41:30    745s] #  By Layer and Type:
[10/09 16:41:30    745s] #
[10/09 16:41:30    745s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:41:30    745s] #  -      | MetSpc| Short| CutSpc| CShort| Mar| Totals|
[10/09 16:41:30    745s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:41:30    745s] #  met1   |      2|   168|      0|      0|   0|    170|
[10/09 16:41:30    745s] #  met2   |     95|   644|      0|      0|   0|    739|
[10/09 16:41:30    745s] #  met3   |    125|    53|      0|      0|  21|    199|
[10/09 16:41:30    745s] #  met4   |     49|   122|      3|      4|   0|    178|
[10/09 16:41:30    745s] #  met5   |     10|    52|      0|      0|   0|     62|
[10/09 16:41:30    745s] #  Totals |    281|  1039|      3|      4|  21|   1348|
[10/09 16:41:30    745s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:41:30    745s] #
[10/09 16:41:30    745s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3232.96 (MB), peak = 3632.25 (MB)
[10/09 16:41:30    745s] #start 1st optimization iteration ...
[10/09 16:41:53    768s] ### Gcell dirty-map stats: routing = 22.64%, drc-check-only = 19.53%, dirty-area = 12.64%
[10/09 16:41:53    768s] ### Gcell ext dirty-map stats: fill = 4122[26.15%] (met1 = 1468[9.31%], met2 = 2166[13.74%], met3 = 1692[10.73%], met4 = 1448[9.19%], met5 = 1956[12.41%]), total gcell = 15762
[10/09 16:41:53    768s] #   number of violations = 1281
[10/09 16:41:53    768s] #
[10/09 16:41:53    768s] #  By Layer and Type:
[10/09 16:41:53    768s] #
[10/09 16:41:53    768s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:41:53    768s] #  -      | MetSpc| Short| CutSpc| CShort| Mar| Totals|
[10/09 16:41:53    768s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:41:53    768s] #  met1   |      2|   154|      0|      0|   0|    156|
[10/09 16:41:53    768s] #  met2   |     58|   526|      0|      0|   0|    584|
[10/09 16:41:53    768s] #  met3   |    131|    94|      0|      1|  28|    254|
[10/09 16:41:53    768s] #  met4   |     65|   135|      1|      3|   0|    204|
[10/09 16:41:53    768s] #  met5   |     18|    65|      0|      0|   0|     83|
[10/09 16:41:53    768s] #  Totals |    274|   974|      1|      4|  28|   1281|
[10/09 16:41:53    768s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:41:53    768s] #
[10/09 16:41:53    768s] #    number of process antenna violations = 321
[10/09 16:41:53    768s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 3232.57 (MB), peak = 3632.25 (MB)
[10/09 16:41:53    768s] #start 2nd optimization iteration ...
[10/09 16:42:20    796s] ### Gcell dirty-map stats: routing = 22.86%, drc-check-only = 19.32%, dirty-area = 12.64%
[10/09 16:42:20    796s] ### Gcell ext dirty-map stats: fill = 4125[26.17%] (met1 = 1468[9.31%], met2 = 2166[13.74%], met3 = 1692[10.73%], met4 = 1448[9.19%], met5 = 1961[12.44%]), total gcell = 15762
[10/09 16:42:20    796s] #   number of violations = 1307
[10/09 16:42:20    796s] #
[10/09 16:42:20    796s] #  By Layer and Type:
[10/09 16:42:20    796s] #
[10/09 16:42:20    796s] #---------+-------+------+-------+----+-------+
[10/09 16:42:20    796s] #  -      | MetSpc| Short| CShort| Mar| Totals|
[10/09 16:42:20    796s] #---------+-------+------+-------+----+-------+
[10/09 16:42:20    796s] #  met1   |      1|   154|      0|   0|    155|
[10/09 16:42:20    796s] #  met2   |     69|   544|      1|   0|    614|
[10/09 16:42:20    796s] #  met3   |    135|   106|      3|  29|    273|
[10/09 16:42:20    796s] #  met4   |     50|   125|      4|   0|    179|
[10/09 16:42:20    796s] #  met5   |     19|    67|      0|   0|     86|
[10/09 16:42:20    796s] #  Totals |    274|   996|      8|  29|   1307|
[10/09 16:42:20    796s] #---------+-------+------+-------+----+-------+
[10/09 16:42:20    796s] #
[10/09 16:42:20    796s] #    number of process antenna violations = 324
[10/09 16:42:20    796s] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 3232.52 (MB), peak = 3632.25 (MB)
[10/09 16:42:20    796s] #start 3rd optimization iteration ...
[10/09 16:42:39    815s] ### Gcell dirty-map stats: routing = 23.84%, drc-check-only = 18.94%, dirty-area = 12.64%
[10/09 16:42:39    815s] ### Gcell ext dirty-map stats: fill = 4127[26.18%] (met1 = 1468[9.31%], met2 = 2166[13.74%], met3 = 1692[10.73%], met4 = 1448[9.19%], met5 = 1963[12.45%]), total gcell = 15762
[10/09 16:42:39    815s] #   number of violations = 1255
[10/09 16:42:39    815s] #
[10/09 16:42:39    815s] #  By Layer and Type:
[10/09 16:42:39    815s] #
[10/09 16:42:39    815s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:42:39    815s] #  -      | MetSpc| Short| CShort| MinWid| Mar| Totals|
[10/09 16:42:39    815s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:42:39    815s] #  met1   |      0|   163|      1|      0|   0|    164|
[10/09 16:42:39    815s] #  met2   |     60|   525|      0|      0|   0|    585|
[10/09 16:42:39    815s] #  met3   |    114|    83|      1|      0|  23|    221|
[10/09 16:42:39    815s] #  met4   |     59|   126|      2|      0|   0|    187|
[10/09 16:42:39    815s] #  met5   |     23|    74|      0|      1|   0|     98|
[10/09 16:42:39    815s] #  Totals |    256|   971|      4|      1|  23|   1255|
[10/09 16:42:39    815s] #---------+-------+------+-------+-------+----+-------+
[10/09 16:42:39    815s] #
[10/09 16:42:39    815s] #    number of process antenna violations = 317
[10/09 16:42:39    815s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3232.48 (MB), peak = 3632.25 (MB)
[10/09 16:42:39    815s] #WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
[10/09 16:42:39    815s] #Complete Detail Routing.
[10/09 16:42:39    815s] #Total number of nets with non-default rule or having extra spacing = 18
[10/09 16:42:39    815s] #
[10/09 16:42:39    815s] #  Routing Statistics
[10/09 16:42:39    815s] #
[10/09 16:42:39    815s] #-------------+-----------+-----+
[10/09 16:42:39    815s] #  Layer      | Length(um)| Vias|
[10/09 16:42:39    815s] #-------------+-----------+-----+
[10/09 16:42:39    815s] #  poly ( 0H) |          0|    0|
[10/09 16:42:39    815s] #  met1 ( 1H) |      28474| 3888|
[10/09 16:42:39    815s] #  met2 ( 2V) |      66378| 2136|
[10/09 16:42:39    815s] #  met3 ( 3H) |      33455| 1014|
[10/09 16:42:39    815s] #  met4 ( 4V) |      30788|  360|
[10/09 16:42:39    815s] #  met5 ( 5H) |      40035|    0|
[10/09 16:42:39    815s] #-------------+-----------+-----+
[10/09 16:42:39    815s] #  Total      |     199130| 7398|
[10/09 16:42:39    815s] #-------------+-----------+-----+
[10/09 16:42:39    815s] #
[10/09 16:42:39    815s] # Total half perimeter of net bounding box: 171952 um.
[10/09 16:42:39    815s] #Total number of DRC violations = 1255
[10/09 16:42:39    815s] ### Time Record (Detail Routing) is uninstalled.
[10/09 16:42:39    815s] #Cpu time = 00:01:24
[10/09 16:42:39    815s] #Elapsed time = 00:01:24
[10/09 16:42:39    815s] #Increased memory = 1.11 (MB)
[10/09 16:42:39    815s] #Total memory = 3228.63 (MB)
[10/09 16:42:39    815s] #Peak memory = 3632.25 (MB)
[10/09 16:42:39    815s] #route_detail Statistics:
[10/09 16:42:39    815s] #Cpu time = 00:01:24
[10/09 16:42:39    815s] #Elapsed time = 00:01:24
[10/09 16:42:39    815s] #Increased memory = 1.11 (MB)
[10/09 16:42:39    815s] #Total memory = 3228.63 (MB)
[10/09 16:42:39    815s] #Peak memory = 3632.25 (MB)
[10/09 16:42:39    815s] ### global_detail_route design signature (870): route=733370580 flt_obj=0 vio=1926590949 shield_wire=1
[10/09 16:42:39    815s] ### Time Record (DB Export) is installed.
[10/09 16:42:39    815s] ### export design design signature (871): route=733370580 fixed_route=1432523816 flt_obj=0 vio=1926590949 swire=282492057 shield_wire=1 net_attr=743231024 dirty_area=0 del_dirty_area=0 cell=1920401921 placement=523675489 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1432523816 sns=1432523816 ppa_info=1602632443
[10/09 16:42:39    815s] ### Time Record (DB Export) is uninstalled.
[10/09 16:42:39    815s] ### Time Record (Post Callback) is installed.
[10/09 16:42:39    815s] ### Time Record (Post Callback) is uninstalled.
[10/09 16:42:39    815s] #
[10/09 16:42:39    815s] #route_global_detail statistics:
[10/09 16:42:39    815s] #Cpu time = 00:01:27
[10/09 16:42:39    815s] #Elapsed time = 00:01:27
[10/09 16:42:39    815s] #Increased memory = 5.42 (MB)
[10/09 16:42:39    815s] #Total memory = 3211.18 (MB)
[10/09 16:42:39    815s] #Peak memory = 3632.25 (MB)
[10/09 16:42:39    815s] #Number of warnings = 1
[10/09 16:42:39    815s] #Total number of warnings = 62
[10/09 16:42:39    815s] #Number of fails = 0
[10/09 16:42:39    815s] #Total number of fails = 0
[10/09 16:42:39    815s] #Complete route_global_detail on Thu Oct  9 16:42:39 2025
[10/09 16:42:39    815s] #
[10/09 16:42:39    815s] ### import design signature (872): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=687681371 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[10/09 16:42:39    815s] ### Time Record (route_global_detail) is uninstalled.
[10/09 16:42:39    815s] #
[10/09 16:42:39    815s] #  Scalability Statistics
[10/09 16:42:39    815s] #
[10/09 16:42:39    815s] #-------------------------+---------+-------------+------------+
[10/09 16:42:39    815s] #  route_global_detail    | cpu time| elapsed time| scalability|
[10/09 16:42:39    815s] #-------------------------+---------+-------------+------------+
[10/09 16:42:39    815s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[10/09 16:42:39    815s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[10/09 16:42:39    815s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[10/09 16:42:39    815s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[10/09 16:42:39    815s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[10/09 16:42:39    815s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[10/09 16:42:39    815s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[10/09 16:42:39    815s] #  Global Routing         | 00:00:02|     00:00:02|         1.0|
[10/09 16:42:39    815s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[10/09 16:42:39    815s] #  Detail Routing         | 00:01:24|     00:01:24|         1.0|
[10/09 16:42:39    815s] #  Entire Command         | 00:01:27|     00:01:27|         1.0|
[10/09 16:42:39    815s] #-------------------------+---------+-------------+------------+
[10/09 16:42:39    815s] #
[10/09 16:42:40    815s] #-limit 100000                           # int, default=100000, user setting
[10/09 16:42:40    815s] #-check_same_via_cell true               # bool, default=false, user setting
[10/09 16:42:40    815s]  *** Starting Verify DRC (MEM: 3211.1) ***
[10/09 16:42:40    815s] 
[10/09 16:42:40    815s]   VERIFY DRC ...... Starting Verification
[10/09 16:42:40    815s]   VERIFY DRC ...... Initializing
[10/09 16:42:40    815s]   VERIFY DRC ...... Deleting Existing Violations
[10/09 16:42:40    815s]   VERIFY DRC ...... Creating Sub-Areas
[10/09 16:42:40    815s]   VERIFY DRC ...... Using new threading
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 7 complete 36 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 8 complete 272 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 9 complete 293 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 10 complete 282 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 11 complete 229 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 13 complete 46 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 14 complete 322 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 15 complete 322 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 16 complete 322 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 17 complete 276 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 19 complete 115 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 20 complete 614 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 21 complete 407 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 22 complete 502 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 23 complete 483 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 25 complete 46 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 26 complete 322 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 27 complete 322 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 28 complete 322 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 29 complete 276 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area : 31 complete 28 Viols.
[10/09 16:42:41    815s]   VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area : 32 complete 201 Viols.
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area : 33 complete 214 Viols.
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area : 34 complete 211 Viols.
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area : 35 complete 173 Viols.
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[10/09 16:42:41    816s]   VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
[10/09 16:42:42    816s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[10/09 16:42:42    816s]   VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
[10/09 16:42:42    816s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[10/09 16:42:42    816s]   VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
[10/09 16:42:42    816s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[10/09 16:42:42    816s]   VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
[10/09 16:42:42    816s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[10/09 16:42:42    816s]   VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
[10/09 16:42:42    816s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[10/09 16:42:42    816s] 
[10/09 16:42:42    816s]   Verification Complete : 6636 Viols.
[10/09 16:42:42    816s] 
[10/09 16:42:42    816s]  Violation Summary By Layer and Type:
[10/09 16:42:42    816s] 
[10/09 16:42:42    816s] 	          Short   MetSpc      Mar   CShort   MinWid   Totals
[10/09 16:42:42    816s] 	met1        255        0        0        0        0      255
[10/09 16:42:42    816s] 	via           0        0        0        1        0        1
[10/09 16:42:42    816s] 	met2       2924       60        0        0        0     2984
[10/09 16:42:42    816s] 	met3       2753      143       23        0        0     2919
[10/09 16:42:42    816s] 	via3          0        0        0        1        0        1
[10/09 16:42:42    816s] 	met4        316       67        0        0        0      383
[10/09 16:42:42    816s] 	via4          0        0        0        2        0        2
[10/09 16:42:42    816s] 	met5         67       23        0        0        1       91
[10/09 16:42:42    816s] 	Totals     6315      293       23        4        1     6636
[10/09 16:42:42    816s] 
[10/09 16:42:42    816s]  *** End Verify DRC (CPU TIME: 0:00:01.0  ELAPSED TIME: 0:00:02.0  MEM: 0.3M) ***
[10/09 16:42:42    816s] 
[10/09 16:42:42    816s] Last round of DRC fixing completed after 4 iterations. Remaining DRCs are 7891.
[10/09 16:42:42    816s] #@ End verbose flow_step implementation.postroute.fix_drc
[10/09 16:42:44    818s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:42:44    818s] UM:         561.65            571                                      fix_drc
[10/09 16:42:49    823s] #@ Begin verbose flow_step implementation.postroute.block_finish
[10/09 16:42:49    823s] @flow 2: apply {{} {
[10/09 16:42:49    823s]     #- Make sure flow_report_name is reset from any reports executed during the flow
[10/09 16:42:49    823s]     set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
[10/09 16:42:49    823s]     #- Set DB for handoff to Innovus
[10/09 16:42:49    823s]     if {[is_flow -inside flow:syn_opt]} {
[10/09 16:42:49    823s]       set_db flow_write_db_common true
[10/09 16:42:49    823s]     }
[10/09 16:42:49    823s]   
[10/09 16:42:49    823s]     #- Set value for SPEF output file generation
[10/09 16:42:49    823s]     if {[get_db flow_branch] ne ""} {
[10/09 16:42:49    823s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
[10/09 16:42:49    823s]     } else {
[10/09 16:42:49    823s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
[10/09 16:42:49    823s]     }
[10/09 16:42:49    823s]     set_db flow_spef_directory $out_dir
[10/09 16:42:49    823s]   
[10/09 16:42:49    823s]     #- Store non-default root attributes to metrics
[10/09 16:42:49    823s]     catch {report_obj -tcl} flow_root_config
[10/09 16:42:49    823s]     if {[dict exists $flow_root_config root:/]} {
[10/09 16:42:49    823s]       set flow_root_config [dict get $flow_root_config root:/]
[10/09 16:42:49    823s]     } elseif {[dict exists $flow_root_config root:]} {
[10/09 16:42:49    823s]       set flow_root_config [dict get $flow_root_config root:]
[10/09 16:42:49    823s]     } else {
[10/09 16:42:49    823s]     }
[10/09 16:42:49    823s]     foreach key [dict keys $flow_root_config] {
[10/09 16:42:49    823s]       if {[string length [dict get $flow_root_config $key]] > 200} {
[10/09 16:42:49    823s]         dict set flow_root_config $key "\[long value truncated\]"
[10/09 16:42:49    823s]       }
[10/09 16:42:49    823s]     }
[10/09 16:42:49    823s]     set_metric -name flow.root_config -value $flow_root_config
[10/09 16:42:49    823s]   }}
[10/09 16:42:49    823s] #@ End verbose flow_step implementation.postroute.block_finish
[10/09 16:42:51    825s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:42:51    825s] UM:           7.02              6                                      block_finish
[10/09 16:42:51    825s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/09 16:42:51    825s] #% Begin save design ... (date=10/09 16:42:51, mem=3244.0M)
[10/09 16:42:51    825s] % Begin Save ccopt configuration ... (date=10/09 16:42:51, mem=3244.0M)
[10/09 16:42:51    825s] % End Save ccopt configuration ... (date=10/09 16:42:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=3244.5M, current mem=3244.5M)
[10/09 16:42:51    825s] % Begin Save netlist data ... (date=10/09 16:42:51, mem=3244.5M)
[10/09 16:42:51    825s] Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_1/top_lvl.v.bin in single-threaded mode...
[10/09 16:42:51    825s] % End Save netlist data ... (date=10/09 16:42:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=3244.5M, current mem=3244.5M)
[10/09 16:42:51    825s] Saving symbol-table file ...
[10/09 16:42:51    825s] Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_1/top_lvl.route.congmap.gz ...
[10/09 16:42:52    825s] % Begin Save AAE data ... (date=10/09 16:42:52, mem=3245.1M)
[10/09 16:42:52    825s] Saving AAE Data ...
[10/09 16:42:52    825s] % End Save AAE data ... (date=10/09 16:42:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=3245.1M, current mem=3245.1M)
[10/09 16:42:52    825s] Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_1/gui.pref.tcl ...
[10/09 16:42:52    826s] Saving mode setting ...
[10/09 16:42:52    826s] Saving root attributes to be loaded post write_db ...
[10/09 16:42:53    826s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[10/09 16:42:53    826s] Saving global file ...
[10/09 16:42:53    826s] Saving root attributes to be loaded previous write_db ...
[10/09 16:42:54    827s] % Begin Save floorplan data ... (date=10/09 16:42:54, mem=3245.0M)
[10/09 16:42:54    827s] Saving floorplan file ...
[10/09 16:42:54    827s] Convert 0 swires and 0 svias from compressed groups
[10/09 16:42:54    827s] % End Save floorplan data ... (date=10/09 16:42:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=3245.5M, current mem=3245.5M)
[10/09 16:42:54    827s] Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_1/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Thu Oct  9 16:42:54 2025)
[10/09 16:42:54    827s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3245.6M) ***
[10/09 16:42:54    827s] *info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_1/top_lvl.bbox.lef
[10/09 16:42:54    827s] Saving Drc markers ...
[10/09 16:42:55    827s] ... 7891 markers are saved ...
[10/09 16:42:55    827s] ... 7891 geometry drc markers are saved ...
[10/09 16:42:55    827s] ... 0 antenna drc markers are saved ...
[10/09 16:42:55    827s] % Begin Save placement data ... (date=10/09 16:42:55, mem=3244.8M)
[10/09 16:42:55    827s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/09 16:42:55    827s] Save Adaptive View Pruning View Names to Binary file
[10/09 16:42:55    827s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3245.2M) ***
[10/09 16:42:55    827s] % End Save placement data ... (date=10/09 16:42:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=3245.1M, current mem=3245.1M)
[10/09 16:42:55    827s] % Begin Save routing data ... (date=10/09 16:42:55, mem=3245.1M)
[10/09 16:42:55    827s] Saving route file ...
[10/09 16:42:55    827s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3246.1M) ***
[10/09 16:42:55    828s] % End Save routing data ... (date=10/09 16:42:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=3245.2M, current mem=3245.2M)
[10/09 16:42:55    828s] Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_1/top_lvl.prop
[10/09 16:42:55    828s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3248.4M) ***
[10/09 16:42:56    828s] #Saving pin access data to file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_1/top_lvl.apa ...
[10/09 16:42:56    828s] #
[10/09 16:42:56    828s] Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_1/top_lvl.techData.gz' ...
[10/09 16:42:56    828s] % Begin Save power constraints data ... (date=10/09 16:42:56, mem=3246.6M)
[10/09 16:42:56    828s] % End Save power constraints data ... (date=10/09 16:42:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=3246.6M, current mem=3246.6M)
[10/09 16:42:56    828s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[10/09 16:42:56    828s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[10/09 16:42:56    828s] Generated self-contained design postroute.enc_1
[10/09 16:42:57    828s] #% End save design ... (date=10/09 16:42:56, total cpu=0:00:03.5, real=0:00:06.0, peak res=3247.7M, current mem=3247.7M)
[10/09 16:42:57    828s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/09 16:42:57    828s] 
[10/09 16:42:57    828s] *** Summary of all messages that are not suppressed in this session:
[10/09 16:42:57    828s] Severity  ID               Count  Summary                                  
[10/09 16:42:57    828s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[10/09 16:42:57    828s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[10/09 16:42:57    828s] *** Message Summary: 3 warning(s), 0 error(s)
[10/09 16:42:57    828s] 
[10/09 16:42:57    829s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:42:57    829s] UM:*                                                                   write_db
[10/09 16:43:02    834s] #@ Begin verbose flow_step implementation.postroute.write_output_files
[10/09 16:43:02    834s] @@flow 2: write_stream -merge [get_flow_config std_cells]/gds/sky130_scl_9T.gds ./output/[get_db designs .name].gds
[10/09 16:43:02    834s] Parse flat map file 'streamOut.map'
[10/09 16:43:02    834s] Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has version number: 5
[10/09 16:43:02    834s] Writing GDSII file ...
[10/09 16:43:02    834s] 	****** db unit per micron = 1000 ******
[10/09 16:43:02    834s] 	****** output gds2 file unit per micron = 1000 ******
[10/09 16:43:02    834s] 	****** unit scaling factor = 1 ******
[10/09 16:43:02    834s] Output for instance
[10/09 16:43:02    834s] Output for bump
[10/09 16:43:02    834s] Convert 0 swires and 0 svias from compressed groups
[10/09 16:43:02    834s] Convert 0 swires and 0 svias from compressed groups
[10/09 16:43:02    834s] Scanning GDS file ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds to register cell name ......
[10/09 16:43:02    834s] Output for physical terminals
[10/09 16:43:02    834s] Output for logical terminals
[10/09 16:43:02    834s] Output for regular nets
[10/09 16:43:02    834s] Output for special nets and metal fills
[10/09 16:43:02    834s] Output for via structure generation total number 23
[10/09 16:43:02    834s] Statistics for GDS generated (version 5)
[10/09 16:43:02    834s] ----------------------------------------
[10/09 16:43:02    834s] Stream Out Layer Mapping Information:
[10/09 16:43:02    834s] GDS Layer Number          GDS Layer Name
[10/09 16:43:02    834s] ----------------------------------------
[10/09 16:43:02    834s]     107                             COMP
[10/09 16:43:02    834s]     108                          DIEAREA
[10/09 16:43:02    834s]     100                             met5
[10/09 16:43:02    834s]     98                              met5
[10/09 16:43:02    834s]     97                              met5
[10/09 16:43:02    834s]     95                              met5
[10/09 16:43:02    834s]     94                              met5
[10/09 16:43:02    834s]     93                              met5
[10/09 16:43:02    834s]     92                              met5
[10/09 16:43:02    834s]     91                              via4
[10/09 16:43:02    834s]     90                              via4
[10/09 16:43:02    834s]     99                              met5
[10/09 16:43:02    834s]     89                              via4
[10/09 16:43:02    834s]     88                              via4
[10/09 16:43:02    834s]     101                             met5
[10/09 16:43:02    834s]     87                              via4
[10/09 16:43:02    834s]     96                              met5
[10/09 16:43:02    834s]     86                              via4
[10/09 16:43:02    834s]     85                              via4
[10/09 16:43:02    834s]     79                              met4
[10/09 16:43:02    834s]     77                              met4
[10/09 16:43:02    834s]     76                              met4
[10/09 16:43:02    834s]     74                              met4
[10/09 16:43:02    834s]     73                              met4
[10/09 16:43:02    834s]     72                              met4
[10/09 16:43:02    834s]     32                              met2
[10/09 16:43:02    834s]     31                              met2
[10/09 16:43:02    834s]     58                              met3
[10/09 16:43:02    834s]     30                              met2
[10/09 16:43:02    834s]     29                              met2
[10/09 16:43:02    834s]     55                              met3
[10/09 16:43:02    834s]     28                               via
[10/09 16:43:02    834s]     1                               mcon
[10/09 16:43:02    834s]     27                               via
[10/09 16:43:02    834s]     25                               via
[10/09 16:43:02    834s]     16                              met1
[10/09 16:43:02    834s]     33                              met2
[10/09 16:43:02    834s]     23                               via
[10/09 16:43:02    834s]     14                              met1
[10/09 16:43:02    834s]     17                              met1
[10/09 16:43:02    834s]     3                               mcon
[10/09 16:43:02    834s]     53                              met3
[10/09 16:43:02    834s]     4                               mcon
[10/09 16:43:02    834s]     15                              met1
[10/09 16:43:02    834s]     5                               mcon
[10/09 16:43:02    834s]     51                              met3
[10/09 16:43:02    834s]     2                               mcon
[10/09 16:43:02    834s]     12                              met1
[10/09 16:43:02    834s]     6                               mcon
[10/09 16:43:02    834s]     56                              met3
[10/09 16:43:02    834s]     7                               mcon
[10/09 16:43:02    834s]     8                               met1
[10/09 16:43:02    834s]     34                              met2
[10/09 16:43:02    834s]     9                               met1
[10/09 16:43:02    834s]     26                               via
[10/09 16:43:02    834s]     36                              met2
[10/09 16:43:02    834s]     10                              met1
[10/09 16:43:02    834s]     37                              met2
[10/09 16:43:02    834s]     11                              met1
[10/09 16:43:02    834s]     24                               via
[10/09 16:43:02    834s]     38                              met2
[10/09 16:43:02    834s]     22                               via
[10/09 16:43:02    834s]     49                              via2
[10/09 16:43:02    834s]     13                              met1
[10/09 16:43:02    834s]     35                              met2
[10/09 16:43:02    834s]     43                              via2
[10/09 16:43:02    834s]     70                              via3
[10/09 16:43:02    834s]     59                              met3
[10/09 16:43:02    834s]     45                              via2
[10/09 16:43:02    834s]     46                              via2
[10/09 16:43:02    834s]     57                              met3
[10/09 16:43:02    834s]     47                              via2
[10/09 16:43:02    834s]     48                              via2
[10/09 16:43:02    834s]     50                              met3
[10/09 16:43:02    834s]     52                              met3
[10/09 16:43:02    834s]     44                              via2
[10/09 16:43:02    834s]     54                              met3
[10/09 16:43:02    834s]     64                              via3
[10/09 16:43:02    834s]     75                              met4
[10/09 16:43:02    834s]     65                              via3
[10/09 16:43:02    834s]     80                              met4
[10/09 16:43:02    834s]     66                              via3
[10/09 16:43:02    834s]     67                              via3
[10/09 16:43:02    834s]     78                              met4
[10/09 16:43:02    834s]     68                              via3
[10/09 16:43:02    834s]     69                              via3
[10/09 16:43:02    834s]     71                              met4
[10/09 16:43:02    834s]     105                             met5
[10/09 16:43:02    834s]     104                             met5
[10/09 16:43:02    834s]     103                             met5
[10/09 16:43:02    834s]     102                             met5
[10/09 16:43:02    834s]     84                              met4
[10/09 16:43:02    834s]     83                              met4
[10/09 16:43:02    834s]     82                              met4
[10/09 16:43:02    834s]     42                              met2
[10/09 16:43:02    834s]     41                              met2
[10/09 16:43:02    834s]     40                              met2
[10/09 16:43:02    834s]     39                              met2
[10/09 16:43:02    834s]     63                              met3
[10/09 16:43:02    834s]     61                              met3
[10/09 16:43:02    834s]     18                              met1
[10/09 16:43:02    834s]     19                              met1
[10/09 16:43:02    834s]     20                              met1
[10/09 16:43:02    834s]     21                              met1
[10/09 16:43:02    834s]     60                              met3
[10/09 16:43:02    834s]     62                              met3
[10/09 16:43:02    834s]     81                              met4
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Stream Out Information Processed for GDS version 5:
[10/09 16:43:02    834s] Units: 1000 DBU
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Object                             Count
[10/09 16:43:02    834s] ----------------------------------------
[10/09 16:43:02    834s] Instances                           9589
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Ports/Pins                            38
[10/09 16:43:02    834s]     metal layer met2                  12
[10/09 16:43:02    834s]     metal layer met3                  10
[10/09 16:43:02    834s]     metal layer met4                   9
[10/09 16:43:02    834s]     metal layer met5                   7
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Nets                               18297
[10/09 16:43:02    834s]     metal layer met1                2595
[10/09 16:43:02    834s]     metal layer met2               10397
[10/09 16:43:02    834s]     metal layer met3                3068
[10/09 16:43:02    834s]     metal layer met4                1858
[10/09 16:43:02    834s]     metal layer met5                 379
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s]     Via Instances                   7398
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Special Nets                        1020
[10/09 16:43:02    834s]     metal layer met1                 903
[10/09 16:43:02    834s]     metal layer met4                  53
[10/09 16:43:02    834s]     metal layer met5                  64
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s]     Via Instances                  20617
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Metal Fills                            0
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s]     Via Instances                      0
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Metal FillOPCs                         0
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s]     Via Instances                      0
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Metal FillDRCs                         0
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s]     Via Instances                      0
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Text                                1312
[10/09 16:43:02    834s]     metal layer met1                 268
[10/09 16:43:02    834s]     metal layer met2                 731
[10/09 16:43:02    834s]     metal layer met3                 185
[10/09 16:43:02    834s]     metal layer met4                 101
[10/09 16:43:02    834s]     metal layer met5                  27
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Blockages                              0
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Custom Text                            0
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Custom Box                             0
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Trim Metal                             0
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] Merging GDS file ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds ......
[10/09 16:43:02    834s] 	****** Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has version number: 5.
[10/09 16:43:02    834s] 	****** Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has units: 1000 per micron.
[10/09 16:43:02    834s] 	****** unit scaling factor = 1 ******
[10/09 16:43:02    834s] **WARN: (IMPOGDS-217):	Master cell: sky130_sram_2kbyte_1rw1r_32x512_8 not found in merged file(s) and will therefore not be included in the resulting write_stream file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[10/09 16:43:02    834s] **WARN: (IMPOGDS-218):	Number of master cells not found after merging: 1
[10/09 16:43:02    834s] 
[10/09 16:43:02    834s] ######Streamout is finished!
[10/09 16:43:02    834s] @@flow 3: write_lef_abstract ./output/[get_db designs .name].lef
[10/09 16:43:02    834s] @@flow 4: redirect -variable views {report_analysis_views}
[10/09 16:43:02    834s] @flow 5: foreach {-> view} [regexp -all -inline {Analysis View:\s+(\S+)} $views] {
[10/09 16:43:02    834s]         set_analysis_view -dynamic $view -leakage $view -setup $view -hold $view
[10/09 16:43:02    834s]         write_timing_model ./output/[get_db designs .name]__${view}.lib -view $view -post_check
[10/09 16:43:02    834s]     }
[10/09 16:43:03    835s] Extraction setup Started for TopCell top_lvl 
[10/09 16:43:03    835s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/09 16:43:03    835s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[10/09 16:43:03    835s] eee: __QRC_SADV_USE_LE__ is set 0
[10/09 16:43:03    835s] eee: Save / Restore of RC patterns enabled 
[10/09 16:43:03    835s] eee: Pattern data restore completed
[10/09 16:43:03    835s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[10/09 16:43:03    835s] Set Shrink Factor to 1.00000
[10/09 16:43:03    835s] eee: escapedRCCornerName (Nominal_25C)
[10/09 16:43:03    835s] Summary of Active RC-Corners : 
[10/09 16:43:03    835s]  
[10/09 16:43:03    835s]  Analysis View: tt_v1.8_25C_Nominal_25_func
[10/09 16:43:03    835s]     RC-Corner Name        : Nominal_25C
[10/09 16:43:03    835s]     RC-Corner Index       : 0
[10/09 16:43:03    835s]     RC-Corner Temperature : 25 Celsius
[10/09 16:43:03    835s]     RC-Corner Cap Table   : ''
[10/09 16:43:03    835s]     RC-Corner PreRoute Res Factor         : 1
[10/09 16:43:03    835s]     RC-Corner PreRoute Cap Factor         : 1
[10/09 16:43:03    835s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/09 16:43:03    835s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/09 16:43:03    835s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/09 16:43:03    835s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/09 16:43:03    835s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/09 16:43:03    835s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[10/09 16:43:03    835s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[10/09 16:43:03    835s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[10/09 16:43:03    835s]     RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_1/libs/mmmc/Nominal_25C/qrcTechFile'
[10/09 16:43:03    835s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/09 16:43:03    835s] eee: pegSigSF=1.070000
[10/09 16:43:03    835s] Initializing multi-corner resistance tables ...
[10/09 16:43:03    835s] eee: Grid unit RC data computation started
[10/09 16:43:03    835s] eee: Grid unit RC data computation completed
[10/09 16:43:03    835s] eee: l=1 avDens=0.197655 usedTrk=7908.345761 availTrk=40010.819975 sigTrk=7908.345761
[10/09 16:43:03    835s] eee: l=2 avDens=0.077694 usedTrk=1606.150751 availTrk=20672.646114 sigTrk=1606.150751
[10/09 16:43:03    835s] eee: l=3 avDens=0.049446 usedTrk=838.852583 availTrk=16964.952476 sigTrk=838.852583
[10/09 16:43:03    835s] eee: l=4 avDens=0.067306 usedTrk=2144.972317 availTrk=31868.806606 sigTrk=2144.972317
[10/09 16:43:03    835s] eee: l=5 avDens=0.264278 usedTrk=2391.502099 availTrk=9049.180328 sigTrk=2391.502099
[10/09 16:43:03    835s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/09 16:43:03    835s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.422585 uaWl=1.000000 uaWlH=0.351300 aWlH=0.000000 lMod=0 pMax=0.894000 pMod=79 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/09 16:43:03    835s] eee: NetCapCache creation started. (Current Mem: 3194.875M) 
[10/09 16:43:03    835s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3194.875M) 
[10/09 16:43:03    835s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/09 16:43:03    835s] eee: Metal Layers Info:
[10/09 16:43:03    835s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/09 16:43:03    835s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/09 16:43:03    835s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/09 16:43:03    835s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/09 16:43:03    835s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/09 16:43:03    835s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/09 16:43:03    835s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/09 16:43:03    835s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/09 16:43:03    835s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/09 16:43:03    835s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/09 16:43:03    835s] eee: +-----------------------NDR Info-----------------------+
[10/09 16:43:03    835s] eee: NDR Count = 0, Fake NDR = 0
[10/09 16:43:04    835s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3252.4M, current mem=2886.5M)
[10/09 16:43:04    835s] Reading timing constraints file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/.mmmcrEvNy9/modes/func/func.sdc' ...
[10/09 16:43:04    835s] Current (total cpu=0:13:57, real=0:14:40, peak res=3632.3M, current mem=3189.4M)
[10/09 16:43:04    835s] top_lvl
[10/09 16:43:04    835s] INFO (CTE): Constraints read successfully.
[10/09 16:43:04    835s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3200.7M, current mem=3200.7M)
[10/09 16:43:04    836s] Current (total cpu=0:13:57, real=0:14:40, peak res=3632.3M, current mem=3200.7M)
[10/09 16:43:04    836s] Reading latency file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/.mmmcrEvNy9/views/tt_v1.8_25C_Nominal_25_func/latency.sdc' ...
[10/09 16:43:04    836s] 
[10/09 16:43:04    836s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[10/09 16:43:04    836s] Summary for sequential cells identification: 
[10/09 16:43:04    836s]   Identified SBFF number: 16
[10/09 16:43:04    836s]   Identified MBFF number: 0
[10/09 16:43:04    836s]   Identified SB Latch number: 2
[10/09 16:43:04    836s]   Identified MB Latch number: 0
[10/09 16:43:04    836s]   Not identified SBFF number: 0
[10/09 16:43:04    836s]   Not identified MBFF number: 0
[10/09 16:43:04    836s]   Not identified SB Latch number: 0
[10/09 16:43:04    836s]   Not identified MB Latch number: 0
[10/09 16:43:04    836s]   Number of sequential cells which are not FFs: 1
[10/09 16:43:04    836s] Total number of combinational cells: 87
[10/09 16:43:04    836s] Total number of sequential cells: 19
[10/09 16:43:04    836s] Total number of tristate cells: 3
[10/09 16:43:04    836s] Total number of level shifter cells: 0
[10/09 16:43:04    836s] Total number of power gating cells: 0
[10/09 16:43:04    836s] Total number of isolation cells: 0
[10/09 16:43:04    836s] Total number of power switch cells: 0
[10/09 16:43:04    836s] Total number of pulse generator cells: 0
[10/09 16:43:04    836s] Total number of always on buffers: 0
[10/09 16:43:04    836s] Total number of retention cells: 0
[10/09 16:43:04    836s] Total number of physical cells: 0
[10/09 16:43:04    836s] List of usable buffers: CLKBUFX2[10/09 16:43:04    836s] 
[10/09 16:43:04    836s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[10/09 16:43:04    836s] Total number of usable buffers: 7
[10/09 16:43:04    836s] List of unusable buffers:
[10/09 16:43:04    836s] Total number of unusable buffers: 0
[10/09 16:43:04    836s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[10/09 16:43:04    836s] Total number of usable inverters: 9
[10/09 16:43:04    836s] List of unusable inverters:
[10/09 16:43:04    836s] Total number of unusable inverters: 0
[10/09 16:43:04    836s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[10/09 16:43:04    836s] Total number of identified usable delay cells: 4
[10/09 16:43:04    836s] List of identified unusable delay cells:
[10/09 16:43:04    836s] Total number of identified unusable delay cells: 0
[10/09 16:43:04    836s] 
[10/09 16:43:04    836s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:43:04    836s] 
[10/09 16:43:04    836s] TimeStamp Deleting Cell Server End ...
[10/09 16:43:04    836s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3201.2M, current mem=3201.2M)
[10/09 16:43:04    836s] 
[10/09 16:43:04    836s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/09 16:43:04    836s] Summary for sequential cells identification: 
[10/09 16:43:04    836s]   Identified SBFF number: 16
[10/09 16:43:04    836s]   Identified MBFF number: 0
[10/09 16:43:04    836s]   Identified SB Latch number: 2
[10/09 16:43:04    836s]   Identified MB Latch number: 0
[10/09 16:43:04    836s]   Not identified SBFF number: 0
[10/09 16:43:04    836s]   Not identified MBFF number: 0
[10/09 16:43:04    836s]   Not identified SB Latch number: 0
[10/09 16:43:04    836s]   Not identified MB Latch number: 0
[10/09 16:43:04    836s]   Number of sequential cells which are not FFs: 1
[10/09 16:43:04    836s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:43:04    836s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:43:04    836s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:43:04    836s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/09 16:43:04    836s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/09 16:43:04    836s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/09 16:43:04    836s] TLC MultiMap info (StdDelay):
[10/09 16:43:04    836s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/09 16:43:04    836s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/09 16:43:04    836s]  Setting StdDelay to: 37.6ps
[10/09 16:43:04    836s] 
[10/09 16:43:04    836s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/09 16:43:04    836s] 
[10/09 16:43:04    836s] TimeStamp Deleting Cell Server Begin ...
[10/09 16:43:04    836s] 
[10/09 16:43:04    836s] TimeStamp Deleting Cell Server End ...
[10/09 16:43:14    845s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/09 16:43:14    845s] AAE_INFO: resetNetProps viewIdx 0 
[10/09 16:43:14    845s] Starting SI iteration 1 using Infinite Timing Windows
[10/09 16:43:14    845s] #################################################################################
[10/09 16:43:14    845s] # Design Stage: PostRoute
[10/09 16:43:14    845s] # Design Name: top_lvl
[10/09 16:43:14    845s] # Design Mode: 130nm
[10/09 16:43:14    845s] # Analysis Mode: MMMC OCV 
[10/09 16:43:14    845s] # Parasitics Mode: SPEF/RCDB 
[10/09 16:43:14    845s] # Signoff Settings: SI On 
[10/09 16:43:14    845s] #################################################################################
[10/09 16:43:14    845s] Setting infinite Tws ...
[10/09 16:43:14    845s] AAE_INFO: 1 threads acquired from CTE.
[10/09 16:43:14    845s] First Iteration Infinite Tw... 
[10/09 16:43:14    845s] Topological Sorting (REAL = 0:00:00.0, MEM = 3224.6M, InitMEM = 3224.5M)
[10/09 16:43:14    845s] Start delay calculation (fullDC) (1 T). (MEM=3224.65)
[10/09 16:43:15    845s] End AAE Lib Interpolated Model. (MEM=3232.687500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:43:15    846s] Total number of fetched objects 1574
[10/09 16:43:15    846s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:43:15    846s] AAE_INFO-618: Total number of nets in the design is 1624,  100.0 percent of the nets selected for SI analysis
[10/09 16:43:15    846s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:43:15    846s] End delay calculation. (MEM=3241.58 CPU=0:00:00.6 REAL=0:00:00.0)
[10/09 16:43:15    846s] End delay calculation (fullDC). (MEM=3241.58 CPU=0:00:00.7 REAL=0:00:01.0)
[10/09 16:43:15    846s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 3241.5M) ***
[10/09 16:43:15    846s] Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964_ece-rschsrv.ece.gatech.edu_dkhalil8_Cvn8RS/.AAE_n6nnt1/.AAE_3472993_15cfbf87-0e92-4959-8cb1-a51f7f668964/waveform.data...
[10/09 16:43:15    846s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3241.5M)
[10/09 16:43:15    846s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/09 16:43:15    846s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3241.5M)
[10/09 16:43:15    846s] Starting SI iteration 2
[10/09 16:43:15    846s] Start delay calculation (fullDC) (1 T). (MEM=3229.46)
[10/09 16:43:15    846s] End AAE Lib Interpolated Model. (MEM=3229.457031 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/09 16:43:16    846s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 37. 
[10/09 16:43:16    846s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1574. 
[10/09 16:43:16    846s] Total number of fetched objects 1574
[10/09 16:43:16    846s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/09 16:43:16    846s] AAE_INFO-618: Total number of nets in the design is 1624,  18.3 percent of the nets selected for SI analysis
[10/09 16:43:16    846s] End delay calculation. (MEM=3240.15 CPU=0:00:00.5 REAL=0:00:01.0)
[10/09 16:43:16    846s] End delay calculation (fullDC). (MEM=3240.15 CPU=0:00:00.5 REAL=0:00:01.0)
[10/09 16:43:16    846s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3225.2M) ***
[10/09 16:43:20    850s] ***********************************************************
[10/09 16:43:20    850s] * Valus version 25.11-s013_1                              *
[10/09 16:43:20    850s] * Copyright (c) Cadence Design Systems, Inc. 1996 - 2015. *
[10/09 16:43:20    850s] * All rights reserved.                                    *
[10/09 16:43:20    850s] ***********************************************************
[10/09 16:43:20    850s] 
[10/09 16:43:20    850s] Validating ./output/top_lvl__tt_v1.8_25C_Nominal_25_func.lib ... 
[10/09 16:43:20    850s] 
[10/09 16:43:20    850s] 
[10/09 16:43:20    850s] 
[10/09 16:43:20    850s]  Info
[10/09 16:43:20    850s]         Number of Error Messages: 0
[10/09 16:43:20    850s]         Number of Warning Messages: 0
[10/09 16:43:20    850s] 
[10/09 16:43:20    850s] --- Ending "Valus Library Validation Solution" ---
[10/09 16:43:20    850s] TAMODEL Cpu User Time =    3.0 sec
[10/09 16:43:20    850s] TAMODEL Memory Usage  =    0.0 MB
[10/09 16:43:20    850s] Ending "etm_extraction" (total cpu=0:00:04.9, real=0:00:06.0, peak res=3227.6M, current mem=3227.6M)
[10/09 16:43:20    850s] Ending "etm_generation" (total cpu=0:00:14.2, real=0:00:16.0, peak res=3227.6M, current mem=3193.1M)
[10/09 16:43:20    850s] #@ End verbose flow_step implementation.postroute.write_output_files
[10/09 16:43:22    852s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:43:22    852s] UM:          22.26             24                                      write_output_files
[10/09 16:43:27    857s] #@ Begin verbose flow_step implementation.postroute.write_output_screenshot
[10/09 16:43:27    857s] @flow 2: set inputstring [get_db flow_starting_db]
[10/09 16:43:27    857s] @flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
[10/09 16:43:27    857s] @flow 4: set filename [file tail $stepname]
[10/09 16:43:27    857s] @flow 5: set rootname [file rootname $filename]
[10/09 16:43:27    857s] @flow 6: set outfile "./output/screenshots/${rootname}.gif"
[10/09 16:43:27    857s] @flow 7: # Define the directory name
[10/09 16:43:27    857s] @flow 8: set dirName "output/screenshots"
[10/09 16:43:27    857s] @flow 10: # Check if the directory exists
[10/09 16:43:27    857s] @flow 11: if {![file exists $dirName]} {...
[10/09 16:43:27    857s] @flow 15: } else {
[10/09 16:43:27    857s] @flow 16: puts "Directory '$dirName' already exists."
[10/09 16:43:27    857s] Directory 'output/screenshots' already exists.
[10/09 16:43:27    857s] @flow 17: }
[10/09 16:43:27    857s] @@flow 18: write_to_gif $outfile
[10/09 16:43:27    857s] #@ End verbose flow_step implementation.postroute.write_output_screenshot
[10/09 16:43:29    859s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:43:29    859s] UM:           7.43              7                                      write_output_screenshot
[10/09 16:43:35    864s] #@ Begin verbose flow_step implementation.postroute.schedule_postroute_report_postroute
[10/09 16:43:35    864s] @@flow 2: schedule_flow -flow report_postroute -include_in_metrics
[10/09 16:43:35    864s] #@ End verbose flow_step implementation.postroute.schedule_postroute_report_postroute
[10/09 16:43:40    870s] #@ Begin verbose flow_step implementation.postroute.innovus_to_tempus
[10/09 16:43:40    870s] @flow 2: apply {{} {
[10/09 16:43:40    870s]     #- initialize sta analysis_views
[10/09 16:43:40    870s]     if {([get_feature -obj flow:sta setup_views] ne "") || ([get_feature -obj flow:sta hold_views] ne "")} {
[10/09 16:43:40    870s]       set cmd "set_analysis_view"
[10/09 16:43:40    870s]       if {[get_feature -obj flow:sta setup_views] ne ""} {
[10/09 16:43:40    870s]         set cmd "$cmd -setup [list [get_db analysis_views [get_feature -obj flow:sta setup_views]]]"
[10/09 16:43:40    870s]       } else {
[10/09 16:43:40    870s]         set cmd "$cmd -setup [list [get_db analysis_views -if .is_setup]]"
[10/09 16:43:40    870s]       }
[10/09 16:43:40    870s]       if {[get_feature -obj flow:sta hold_views] ne ""} {
[10/09 16:43:40    870s]         set cmd "$cmd -hold [list [get_db analysis_views [get_feature -obj flow:sta hold_views]]]"
[10/09 16:43:40    870s]       } else {
[10/09 16:43:40    870s]         set cmd "$cmd -hold [list [get_db analysis_views -if .is_hold]]"
[10/09 16:43:40    870s]       }
[10/09 16:43:40    870s]       eval "$cmd -leakage [get_db analysis_views -if .is_leakage] -dynamic [get_db analysis_views -if .is_dynamic]"
[10/09 16:43:40    870s]     }
[10/09 16:43:40    870s]     #- write design and library information
[10/09 16:43:40    870s]     if {[get_db flow_branch] ne ""} {
[10/09 16:43:40    870s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
[10/09 16:43:40    870s]     } else {
[10/09 16:43:40    870s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
[10/09 16:43:40    870s]     }
[10/09 16:43:40    870s]     if {[llength [get_db -u rc_corners .cap_table_file]] > 0} {
[10/09 16:43:40    870s]       write_design -tempus -signoff_eco $out_dir
[10/09 16:43:40    870s]     } else {
[10/09 16:43:40    870s]       write_design -tempus $out_dir
[10/09 16:43:40    870s]     }
[10/09 16:43:40    870s]   
[10/09 16:43:40    870s]     #- write init_design sequence for STA flow
[10/09 16:43:40    870s]     set FH [open [file join $out_dir init_sta.tcl] w]
[10/09 16:43:40    870s]     puts $FH {#dataVar is dir where this script is found}
[10/09 16:43:40    870s]     puts $FH {set dataVar [file dirname [file normalize [info script]]]}
[10/09 16:43:40    870s]     if {![string is space [get_flow_config -quiet init_physical_files oa_ref_libs]]} {
[10/09 16:43:40    870s]       puts $FH "cd [get_db flow_startup_directory]"
[10/09 16:43:40    870s]     }
[10/09 16:43:40    870s]     puts $FH "source -quiet [file join  \$dataVar [get_db current_design .name].tempus_setup.tcl]"
[10/09 16:43:40    870s]     if {![string is space [get_flow_config -quiet init_physical_files oa_ref_libs]]} {
[10/09 16:43:40    870s]       puts $FH "cd \[get_db flow_working_directory\]"
[10/09 16:43:40    870s]     }
[10/09 16:43:40    870s]     puts $FH "set_db flow_report_name [get_db flow_report_name]"
[10/09 16:43:40    870s]     puts $FH "set_db flow_spef_directory [get_db flow_spef_directory]"
[10/09 16:43:40    870s]     close $FH
[10/09 16:43:40    870s]   }}
[10/09 16:43:40    870s] Writing Netlist "dbs/postroute/top_lvl.v.gz" ...
[10/09 16:43:41    870s] No power domain defined, nothing done.
[10/09 16:43:42    871s] #@ End verbose flow_step implementation.postroute.innovus_to_tempus
[10/09 16:43:43    872s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:43:43    872s] UM:          12.95             13                                      innovus_to_tempus
[10/09 16:43:48    877s] #@ Begin verbose flow_step implementation.postroute.innovus_to_quantus
[10/09 16:43:48    877s] @flow 2: apply {{} {
[10/09 16:43:48    877s]     #- determine required rc_corners
[10/09 16:43:48    877s]     set setup_views {}
[10/09 16:43:48    877s]     set hold_views {}
[10/09 16:43:48    877s]     set leakage_views {}
[10/09 16:43:48    877s]     set dynamic_views {}
[10/09 16:43:48    877s]   
[10/09 16:43:48    877s]     if {([get_feature -obj flow:sta setup_views] ne "")} {
[10/09 16:43:48    877s]       lappend setup_views [get_feature -obj flow:sta setup_views]
[10/09 16:43:48    877s]     } else {
[10/09 16:43:48    877s]       lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
[10/09 16:43:48    877s]     }
[10/09 16:43:48    877s]     if {([get_feature -obj flow:sta hold_views] ne "")} {
[10/09 16:43:48    877s]       lappend hold_views [get_feature -obj flow:sta hold_views]
[10/09 16:43:48    877s]     } else {
[10/09 16:43:48    877s]       lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
[10/09 16:43:48    877s]     }
[10/09 16:43:48    877s]     if {([get_feature -obj flow:sta leakage_view] ne "")} {
[10/09 16:43:48    877s]       lappend leakage_views [get_feature -obj flow:sta leakage_view]
[10/09 16:43:48    877s]     } else {
[10/09 16:43:48    877s]       lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
[10/09 16:43:48    877s]     }
[10/09 16:43:48    877s]     if {([get_feature -obj flow:sta dynamic_view] ne "")} {
[10/09 16:43:48    877s]       lappend dynamic_views [get_feature -obj flow:sta dynamic_view]
[10/09 16:43:48    877s]     } else {
[10/09 16:43:48    877s]       lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
[10/09 16:43:48    877s]     }
[10/09 16:43:48    877s]   if {[get_feature report_static_ir]} {
[10/09 16:43:48    877s]       if {([get_feature -obj flow:ir_static setup_views] ne "")} {
[10/09 16:43:48    877s]         lappend setup_views [get_feature -obj flow:ir_static setup_views]
[10/09 16:43:48    877s]       } else {
[10/09 16:43:48    877s]         lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
[10/09 16:43:48    877s]       }
[10/09 16:43:48    877s]       if {([get_feature -obj flow:ir_static hold_views] ne "")} {
[10/09 16:43:48    877s]         lappend hold_views [get_feature -obj flow:ir_static hold_views]
[10/09 16:43:48    877s]       } else {
[10/09 16:43:48    877s]         lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
[10/09 16:43:48    877s]       }
[10/09 16:43:48    877s]       if {([get_feature -obj flow:ir_static leakage_view] ne "")} {
[10/09 16:43:48    877s]         lappend leakage_views [get_feature -obj flow:ir_static leakage_view]
[10/09 16:43:48    877s]       } else {
[10/09 16:43:48    877s]         lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
[10/09 16:43:48    877s]       }
[10/09 16:43:48    877s]       if {([get_feature -obj flow:ir_static dynamic_view] ne "")} {
[10/09 16:43:48    877s]         lappend dynamic_views [get_feature -obj flow:ir_static dynamic_view]
[10/09 16:43:48    877s]       } else {
[10/09 16:43:48    877s]         lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
[10/09 16:43:48    877s]       }
[10/09 16:43:48    877s]   }
[10/09 16:43:48    877s]   if {[get_feature report_dynamic_ir]} {
[10/09 16:43:48    877s]       if {([get_feature -obj flow:ir_dynamic setup_views] ne "")} {
[10/09 16:43:48    877s]         lappend setup_views [get_feature -obj flow:ir_dynamic setup_views]
[10/09 16:43:48    877s]       } else {
[10/09 16:43:48    877s]         lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
[10/09 16:43:48    877s]       }
[10/09 16:43:48    877s]       if {([get_feature -obj flow:ir_dynamic hold_views] ne "")} {
[10/09 16:43:48    877s]         lappend hold_views [get_feature -obj flow:ir_dynamic hold_views]
[10/09 16:43:48    877s]       } else {
[10/09 16:43:48    877s]         lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
[10/09 16:43:48    877s]       }
[10/09 16:43:48    877s]       if {([get_feature -obj flow:ir_dynamic leakage_view] ne "")} {
[10/09 16:43:48    877s]         lappend leakage_views [get_feature -obj flow:ir_dynamic leakage_view]
[10/09 16:43:48    877s]       } else {
[10/09 16:43:48    877s]         lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
[10/09 16:43:48    877s]       }
[10/09 16:43:48    877s]       if {([get_feature -obj flow:ir_dynamic dynamic_view] ne "")} {
[10/09 16:43:48    877s]         lappend dynamic_views [get_feature -obj flow:ir_dynamic dynamic_view]
[10/09 16:43:48    877s]       } else {
[10/09 16:43:48    877s]         lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
[10/09 16:43:48    877s]       }
[10/09 16:43:48    877s]   }
[10/09 16:43:48    877s]   
[10/09 16:43:48    877s]     #- create output location
[10/09 16:43:48    877s]     if {![file exists [get_db flow_spef_directory]]} {
[10/09 16:43:48    877s]       file mkdir [get_db flow_spef_directory]
[10/09 16:43:48    877s]     }
[10/09 16:43:48    877s]   
[10/09 16:43:48    877s]     #- write extraction command file
[10/09 16:43:48    877s]     set views [get_db -u analysis_views [join "$setup_views $hold_views $leakage_views $dynamic_views"]]
[10/09 16:43:48    877s]     set corners [lsort -u [concat [get_db -u $views .delay_corner.late_rc_corner]  [get_db -u $views .delay_corner.early_rc_corner]]]
[10/09 16:43:48    877s]   
[10/09 16:43:48    877s]     if {$corners ne ""} {
[10/09 16:43:48    877s]       write_extraction_spec -out_dir [get_db flow_spef_directory] -rc_corners $corners
[10/09 16:43:48    877s]     } else {
[10/09 16:43:48    877s]       write_extraction_spec -out_dir [get_db flow_spef_directory]
[10/09 16:43:48    877s]     }
[10/09 16:43:48    877s]     if {[get_db extract_rc_qrc_run_mode] eq "sequential"} {
[10/09 16:43:48    877s]       foreach file [glob -directory . qrc.cmd*] {
[10/09 16:43:48    877s]         file rename -force $file [file join [get_db flow_spef_directory] $file]
[10/09 16:43:48    877s]       }
[10/09 16:43:48    877s]     } else {
[10/09 16:43:48    877s]       file rename -force qrc.cmd [file join [get_db flow_spef_directory] qrc.cmd]
[10/09 16:43:48    877s]     }
[10/09 16:43:48    877s]   }}
[10/09 16:43:49    877s] Command file qrc.cmd for Quantus QRC extraction is generated in current directory.
[10/09 16:43:49    877s] #@ End verbose flow_step implementation.postroute.innovus_to_quantus
[10/09 16:43:51    879s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/09 16:43:51    879s] UM:           7.07              8                                      innovus_to_quantus
[10/09 16:43:57    885s] 
[10/09 16:43:57    885s] Program version = 25.11-s102_1
[10/09 16:43:57    885s] Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
[10/09 16:43:57    885s] Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
[10/09 16:43:57    885s] Starting time = Oct 09, 2025 16:29:13
[10/09 16:43:57    885s] Ending time = Oct 09, 2025 16:43:57
[10/09 16:43:57    885s] 
[10/09 16:43:57    885s] Run Flow Summary
[10/09 16:43:57    885s] ---------------------
[10/09 16:43:57    885s] 
[10/09 16:43:57    885s] Steps run:  implementation.postroute.block_start implementation.postroute.init_innovus.init_innovus_yaml implementation.postroute.init_innovus.init_innovus_user implementation.postroute.run_opt_postroute implementation.postroute.remove_blockages_halos implementation.postroute.fix_antenna implementation.postroute.fix_drc implementation.postroute.block_finish implementation.postroute.write_output_files implementation.postroute.write_output_screenshot implementation.postroute.schedule_postroute_report_postroute implementation.postroute.innovus_to_tempus implementation.postroute.innovus_to_quantus
[10/09 16:43:57    885s] 
[10/09 16:43:57    885s] Step status:
[10/09 16:43:57    885s]      implementation.postroute.block_start                                 success
[10/09 16:43:57    885s]      implementation.postroute.init_innovus.init_innovus_yaml              success
[10/09 16:43:57    885s]      implementation.postroute.init_innovus.init_innovus_user              success
[10/09 16:43:57    885s]      implementation.postroute.run_opt_postroute                           success
[10/09 16:43:57    885s]      implementation.postroute.remove_blockages_halos                      success
[10/09 16:43:57    885s]      implementation.postroute.fix_antenna                                 success
[10/09 16:43:57    885s]      implementation.postroute.fix_drc                                     success
[10/09 16:43:57    885s]      implementation.postroute.block_finish                                success
[10/09 16:43:57    885s]      implementation.postroute.write_output_files                          success
[10/09 16:43:57    885s]      implementation.postroute.write_output_screenshot                     success
[10/09 16:43:57    885s]      implementation.postroute.schedule_postroute_report_postroute         success
[10/09 16:43:57    885s]      implementation.postroute.innovus_to_tempus                           success
[10/09 16:43:57    885s]      implementation.postroute.innovus_to_quantus                          success
[10/09 16:43:57    885s] 
[10/09 16:43:57    885s]  ---------------------------------------------------------------------------------------------------- 
[10/09 16:43:57    885s] | Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
[10/09 16:43:57    885s] |-------------+------------------+-------------------+-----------------------+-----------------------|
[10/09 16:43:57    885s] | syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
[10/09 16:43:57    885s] | syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
[10/09 16:43:57    885s] | syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
[10/09 16:43:57    885s] | floorplan   | 0:02:14          | 0:02:24           |                       |                       |
[10/09 16:43:57    885s] | prects      | 0:03:19          | 0:04:05           |                     0 |                 0.003 |
[10/09 16:43:57    885s] | cts         | 0:03:30          | 0:04:23           |                     0 |                 0.036 |
[10/09 16:43:57    885s] | postcts     | 0:02:34          | 0:02:41           |                     0 |                 0.008 |
[10/09 16:43:57    885s] | route       | 0:03:17          | 0:03:22           |                       |                       |
[10/09 16:43:57    885s] | postroute   | 0:14:35          | 0:15:11           |                     0 |                 0.035 |
[10/09 16:43:57    885s]  ---------------------------------------------------------------------------------------------------- 
[10/09 16:43:57    885s] 
[10/09 16:43:57    885s] *** Summary of all messages that are not suppressed in this session:
[10/09 16:43:57    885s] Severity  ID               Count  Summary                                  
[10/09 16:43:57    885s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/09 16:43:57    885s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[10/09 16:43:57    885s] WARNING   IMPFP-6001           1  NO matching routing blockage found. Noth...
[10/09 16:43:57    885s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[10/09 16:43:57    885s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[10/09 16:43:57    885s] WARNING   IMPOGDS-217          1  Master cell: %s not found in merged file...
[10/09 16:43:57    885s] WARNING   IMPOGDS-218          1  Number of master cells not found after m...
[10/09 16:43:57    885s] WARNING   IMPDB-6501           3  "set_db design_process_node" will be obs...
[10/09 16:43:57    885s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[10/09 16:43:57    885s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[10/09 16:43:57    885s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[10/09 16:43:57    885s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[10/09 16:43:57    885s] WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
[10/09 16:43:57    885s] ERROR     IMPOAX-124           2  OpenAccess (OA) shared library installat...
[10/09 16:43:57    885s] ERROR     IMPOAX-332           2  Failed to initialize OpenAccess (OA) dat...
[10/09 16:43:57    885s] WARNING   NRDR-30              1  Detail routing is stopped due to too man...
[10/09 16:43:57    885s] WARNING   NRDR-309             1  There are more than %d DRCs. The router ...
[10/09 16:43:57    885s] WARNING   NREX-102           704  Net %s is not extracted due to %s. The r...
[10/09 16:43:57    885s] WARNING   NRGR-22              1  Design is already detail routed.         
[10/09 16:43:57    885s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[10/09 16:43:57    885s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[10/09 16:43:57    885s] WARNING   TCLCMD-578           1  '%s' option may significantly degrade mo...
[10/09 16:43:57    885s] WARNING   TCLCMD-579           1  '%s' option is obsolete. Use '%s' option 
[10/09 16:43:57    885s] *** Message Summary: 867 warning(s), 4 error(s)
[10/09 16:43:57    885s] 
[10/09 16:43:57    885s] 
[10/09 16:43:57    885s] *** Memory Usage v#1 (Current mem = 3390.348M, initial mem = 950.660M) ***
[10/09 16:43:57    885s] --- Ending "Innovus" (totcpu=0:14:47, real=0:15:33, mem=3390.3M) ---
