<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>DOSBox-X: src/cpu/core_dynrec/risc_armv8le.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">DOSBox-X
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.8.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">src/cpu/core_dynrec/risc_armv8le.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> *  Copyright (C) 2002-2019  The DOSBox Team</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> *  This program is free software; you can redistribute it and/or modify</span>
<a name="l00005"></a>00005 <span class="comment"> *  it under the terms of the GNU General Public License as published by</span>
<a name="l00006"></a>00006 <span class="comment"> *  the Free Software Foundation; either version 2 of the License, or</span>
<a name="l00007"></a>00007 <span class="comment"> *  (at your option) any later version.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> *  This program is distributed in the hope that it will be useful,</span>
<a name="l00010"></a>00010 <span class="comment"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00011"></a>00011 <span class="comment"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00012"></a>00012 <span class="comment"> *  GNU General Public License for more details.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> *  You should have received a copy of the GNU General Public License</span>
<a name="l00015"></a>00015 <span class="comment"> *  along with this program; if not, write to the Free Software</span>
<a name="l00016"></a>00016 <span class="comment"> *  Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1335, USA.</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 <span class="comment">/* ARMv8 (little endian, 64-bit) backend by M-HT */</span>
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 
<a name="l00024"></a>00024 <span class="comment">// some configuring defines that specify the capabilities of this architecture</span>
<a name="l00025"></a>00025 <span class="comment">// or aspects of the recompiling</span>
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 <span class="comment">// protect FC_ADDR over function calls if necessaray</span>
<a name="l00028"></a>00028 <span class="comment">// #define DRC_PROTECT_ADDR_REG</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="comment">// try to use non-flags generating functions if possible</span>
<a name="l00031"></a>00031 <span class="preprocessor">#define DRC_FLAGS_INVALIDATION</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="comment">// try to replace _simple functions by code</span>
<a name="l00033"></a>00033 <span class="preprocessor">#define DRC_FLAGS_INVALIDATION_DCODE</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span>
<a name="l00035"></a>00035 <span class="comment">// type with the same size as a pointer</span>
<a name="l00036"></a>00036 <span class="preprocessor">#define DRC_PTR_SIZE_IM Bit64u</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span>
<a name="l00038"></a>00038 <span class="comment">// calling convention modifier</span>
<a name="l00039"></a>00039 <span class="preprocessor">#define DRC_CALL_CONV   </span><span class="comment">/* nothing */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#define DRC_FC                  </span><span class="comment">/* nothing */</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="comment">// use FC_REGS_ADDR to hold the address of &quot;cpu_regs&quot; and to access it using FC_REGS_ADDR</span>
<a name="l00043"></a>00043 <span class="preprocessor">#define DRC_USE_REGS_ADDR</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="comment">// use FC_SEGS_ADDR to hold the address of &quot;Segs&quot; and to access it using FC_SEGS_ADDR</span>
<a name="l00045"></a>00045 <span class="preprocessor">#define DRC_USE_SEGS_ADDR</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">// register mapping</span>
<a name="l00048"></a>00048 <span class="keyword">typedef</span> Bit8u HostReg;
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="comment">// registers</span>
<a name="l00051"></a>00051 <span class="preprocessor">#define HOST_r0          0</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r1          1</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r2          2</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r3          3</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r4          4</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r5          5</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r6          6</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r7          7</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r8          8</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r9          9</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r10        10</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r11        11</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r12        12</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r13        13</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r14        14</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r15        15</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r16        16</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r17        17</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r18        18</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r19        19</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r20        20</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r21        21</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r22        22</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r23        23</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r24        24</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r25        25</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r26        26</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r27        27</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r28        28</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r29        29</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define HOST_r30        30</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="comment">// special registers</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define HOST_sp         31</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define HOST_zr         31</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span>
<a name="l00086"></a>00086 <span class="comment">// register aliases</span>
<a name="l00087"></a>00087 <span class="comment">// 32-bit registers</span>
<a name="l00088"></a>00088 <span class="preprocessor">#define HOST_w0         HOST_r0</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w1         HOST_r1</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w2         HOST_r2</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w3         HOST_r3</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w4         HOST_r4</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w5         HOST_r5</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w6         HOST_r6</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w7         HOST_r7</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w8         HOST_r8</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w9         HOST_r9</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w10        HOST_r10</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w11        HOST_r11</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w12        HOST_r12</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w13        HOST_r13</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w14        HOST_r14</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w15        HOST_r15</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w16        HOST_r16</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w17        HOST_r17</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w18        HOST_r18</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w19        HOST_r19</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w20        HOST_r20</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w21        HOST_r21</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w22        HOST_r22</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w23        HOST_r23</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w24        HOST_r24</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w25        HOST_r25</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w26        HOST_r26</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w27        HOST_r27</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w28        HOST_r28</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w29        HOST_r29</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define HOST_w30        HOST_r30</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define HOST_wsp        HOST_sp</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define HOST_wzr        HOST_zr</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="comment">// 64-bit registers</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define HOST_x0         HOST_r0</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x1         HOST_r1</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x2         HOST_r2</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x3         HOST_r3</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x4         HOST_r4</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x5         HOST_r5</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x6         HOST_r6</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x7         HOST_r7</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x8         HOST_r8</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x9         HOST_r9</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x10        HOST_r10</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x11        HOST_r11</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x12        HOST_r12</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x13        HOST_r13</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x14        HOST_r14</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x15        HOST_r15</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x16        HOST_r16</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x17        HOST_r17</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x18        HOST_r18</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x19        HOST_r19</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x20        HOST_r20</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x21        HOST_r21</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x22        HOST_r22</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x23        HOST_r23</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x24        HOST_r24</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x25        HOST_r25</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x26        HOST_r26</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x27        HOST_r27</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x28        HOST_r28</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x29        HOST_r29</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define HOST_x30        HOST_r30</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define HOST_xzr        HOST_zr</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define HOST_ip0        HOST_r16</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define HOST_ip1        HOST_r17</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define HOST_fp         HOST_r29</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define HOST_lr         HOST_r30</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="comment">// temporary registers</span>
<a name="l00161"></a>00161 <span class="preprocessor">#define temp1 HOST_r10</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define temp2 HOST_r11</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define temp3 HOST_r12</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span>
<a name="l00165"></a>00165 <span class="comment">// register that holds function return values</span>
<a name="l00166"></a>00166 <span class="preprocessor">#define FC_RETOP HOST_r0</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span>
<a name="l00168"></a>00168 <span class="comment">// register used for address calculations,</span>
<a name="l00169"></a>00169 <span class="preprocessor">#define FC_ADDR HOST_r19                        // has to be saved across calls, see DRC_PROTECT_ADDR_REG</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>
<a name="l00171"></a>00171 <span class="comment">// register that holds the first parameter</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define FC_OP1 HOST_r0</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span>
<a name="l00174"></a>00174 <span class="comment">// register that holds the second parameter</span>
<a name="l00175"></a>00175 <span class="preprocessor">#define FC_OP2 HOST_r1</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00177"></a>00177 <span class="comment">// special register that holds the third parameter for _R3 calls (byte accessible)</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define FC_OP3 HOST_r2</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180 <span class="comment">// register that holds byte-accessible temporary values</span>
<a name="l00181"></a>00181 <span class="preprocessor">#define FC_TMP_BA1 HOST_r0</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span>
<a name="l00183"></a>00183 <span class="comment">// register that holds byte-accessible temporary values</span>
<a name="l00184"></a>00184 <span class="preprocessor">#define FC_TMP_BA2 HOST_r1</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a>00186 <span class="comment">// temporary register for LEA</span>
<a name="l00187"></a>00187 <span class="preprocessor">#define TEMP_REG_DRC HOST_r9</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>
<a name="l00189"></a>00189 <span class="comment">// used to hold the address of &quot;cpu_regs&quot; - preferably filled in function gen_run_code</span>
<a name="l00190"></a>00190 <span class="preprocessor">#define FC_REGS_ADDR HOST_r20</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span>
<a name="l00192"></a>00192 <span class="comment">// used to hold the address of &quot;Segs&quot; - preferably filled in function gen_run_code</span>
<a name="l00193"></a>00193 <span class="preprocessor">#define FC_SEGS_ADDR HOST_r21</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span>
<a name="l00195"></a>00195 <span class="comment">// used to hold the address of &quot;core_dynrec.readdata&quot; - filled in function gen_run_code</span>
<a name="l00196"></a>00196 <span class="preprocessor">#define readdata_addr HOST_r22</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span>
<a name="l00198"></a>00198 
<a name="l00199"></a>00199 <span class="comment">// instruction encodings</span>
<a name="l00200"></a>00200 
<a name="l00201"></a>00201 <span class="comment">// move</span>
<a name="l00202"></a>00202 <span class="comment">// mov dst, src, lsl #imm</span>
<a name="l00203"></a>00203 <span class="preprocessor">#define MOV_REG_LSL_IMM(dst, src, imm) ORR_REG_LSL_IMM(dst, HOST_wzr, src, imm)</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="comment">// movz dst, #(imm lsl simm)            @       0 &lt;= imm &lt;= 65535       &amp;       simm = 0/16</span>
<a name="l00205"></a>00205 <span class="preprocessor">#define MOVZ(dst, imm, simm) (0x52800000 + (dst) + ((imm) &lt;&lt; 5) + ((simm)?0x00200000:0) )</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="comment">// movn dst, #(imm lsl simm)            @       0 &lt;= imm &lt;= 65535       &amp;       simm = 0/16</span>
<a name="l00207"></a>00207 <span class="preprocessor">#define MOVN(dst, imm, simm) (0x12800000 + (dst) + ((imm) &lt;&lt; 5) + ((simm)?0x00200000:0) )</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="comment">// movk dst, #(imm lsl simm)            @       0 &lt;= imm &lt;= 65535       &amp;       simm = 0/16</span>
<a name="l00209"></a>00209 <span class="preprocessor">#define MOVK(dst, imm, simm) (0x72800000 + (dst) + ((imm) &lt;&lt; 5) + ((simm)?0x00200000:0) )</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="comment">// movz dst, #(imm lsl simm)            @       0 &lt;= imm &lt;= 65535       &amp;       simm = 0/16/32/48</span>
<a name="l00211"></a>00211 <span class="preprocessor">#define MOVZ64(dst, imm, simm) (0xd2800000 + (dst) + ((imm) &lt;&lt; 5) + (((simm) &gt;&gt; 4) &lt;&lt; 21) )</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="comment">// movk dst, #(imm lsl simm)            @       0 &lt;= imm &lt;= 65535       &amp;       simm = 0/16/32/48</span>
<a name="l00213"></a>00213 <span class="preprocessor">#define MOVK64(dst, imm, simm) (0xf2800000 + (dst) + ((imm) &lt;&lt; 5) + (((simm) &gt;&gt; 4) &lt;&lt; 21) )</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="comment">// lslv dst, src, rreg</span>
<a name="l00215"></a>00215 <span class="preprocessor">#define LSLV(dst, src, rreg) (0x1ac02000 + (dst) + ((src) &lt;&lt; 5) + ((rreg) &lt;&lt; 16) )</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="comment">// lsrv dst, src, rreg</span>
<a name="l00217"></a>00217 <span class="preprocessor">#define LSRV(dst, src, rreg) (0x1ac02400 + (dst) + ((src) &lt;&lt; 5) + ((rreg) &lt;&lt; 16) )</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="comment">// asrv dst, src, rreg</span>
<a name="l00219"></a>00219 <span class="preprocessor">#define ASRV(dst, src, rreg) (0x1ac02800 + (dst) + ((src) &lt;&lt; 5) + ((rreg) &lt;&lt; 16) )</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="comment">// rorv dst, src, rreg</span>
<a name="l00221"></a>00221 <span class="preprocessor">#define RORV(dst, src, rreg) (0x1ac02c00 + (dst) + ((src) &lt;&lt; 5) + ((rreg) &lt;&lt; 16) )</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="comment">// lslv dst, src, rreg</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define LSLV64(dst, src, rreg) (0x9ac02000 + (dst) + ((src) &lt;&lt; 5) + ((rreg) &lt;&lt; 16) )</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="comment">// lsrv dst, src, rreg</span>
<a name="l00225"></a>00225 <span class="preprocessor">#define LSRV64(dst, src, rreg) (0x9ac02400 + (dst) + ((src) &lt;&lt; 5) + ((rreg) &lt;&lt; 16) )</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="comment">// lsr dst, src, #imm</span>
<a name="l00227"></a>00227 <span class="preprocessor">#define LSR64_IMM(dst, src, imm) UBFM64(dst, src, imm, 63)</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span>
<a name="l00229"></a>00229 <span class="comment">// arithmetic</span>
<a name="l00230"></a>00230 <span class="comment">// add dst, src, #(imm lsl simm)                @       0 &lt;= imm &lt;= 4095        &amp;       simm = 0/12</span>
<a name="l00231"></a>00231 <span class="preprocessor">#define ADD_IMM(dst, src, imm, simm) (0x11000000 + (dst) + ((src) &lt;&lt; 5) + ((imm) &lt;&lt; 10) + ((simm)?0x00400000:0) )</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="comment">// add dst, src1, src2, lsl #imm</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define ADD_REG_LSL_IMM(dst, src1, src2, imm) (0x0b000000 + (dst) + ((src1) &lt;&lt; 5) + ((src2) &lt;&lt; 16) + ((imm) &lt;&lt; 10) )</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="comment">// sub dst, src, #(imm lsl simm)                @       0 &lt;= imm &lt;= 4095        &amp;       simm = 0/12</span>
<a name="l00235"></a>00235 <span class="preprocessor">#define SUB_IMM(dst, src, imm, simm) (0x51000000 + (dst) + ((src) &lt;&lt; 5) + ((imm) &lt;&lt; 10) + ((simm)?0x00400000:0) )</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="comment">// sub dst, src1, src2, lsl #imm</span>
<a name="l00237"></a>00237 <span class="preprocessor">#define SUB_REG_LSL_IMM(dst, src1, src2, imm) (0x4b000000 + (dst) + ((src1) &lt;&lt; 5) + ((src2) &lt;&lt; 16) + ((imm) &lt;&lt; 10) )</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="comment">// cmp src, #(imm lsl simm)             @       0 &lt;= imm &lt;= 4095        &amp;       simm = 0/12</span>
<a name="l00239"></a>00239 <span class="preprocessor">#define CMP_IMM(src, imm, simm) (0x7100001f + ((src) &lt;&lt; 5) + ((imm) &lt;&lt; 10) + ((simm)?0x00400000:0) )</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="comment">// nop</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define NOP (0xd503201f)</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span>
<a name="l00243"></a>00243 <span class="comment">// logical</span>
<a name="l00244"></a>00244 <span class="comment">// and dst, src1, src2, lsl #imm                @       0 &lt;= imm &lt;= 31</span>
<a name="l00245"></a>00245 <span class="preprocessor">#define AND_REG_LSL_IMM(dst, src1, src2, imm) (0x0a000000 + (dst) + ((src1) &lt;&lt; 5) + ((src2) &lt;&lt; 16) + ((imm) &lt;&lt; 10) )</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="comment">// orr dst, src1, src2, lsl #imm                @       0 &lt;= imm &lt;= 31</span>
<a name="l00247"></a>00247 <span class="preprocessor">#define ORR_REG_LSL_IMM(dst, src1, src2, imm) (0x2a000000 + (dst) + ((src1) &lt;&lt; 5) + ((src2) &lt;&lt; 16) + ((imm) &lt;&lt; 10) )</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="comment">// eor dst, src1, src2, lsl #imm                @       0 &lt;= imm &lt;= 31</span>
<a name="l00249"></a>00249 <span class="preprocessor">#define EOR_REG_LSL_IMM(dst, src1, src2, imm) (0x4a000000 + (dst) + ((src1) &lt;&lt; 5) + ((src2) &lt;&lt; 16) + ((imm) &lt;&lt; 10) )</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="comment">// bic dst, src1, src2, lsl #imm                @       0 &lt;= imm &lt;= 31</span>
<a name="l00251"></a>00251 <span class="preprocessor">#define BIC_REG_LSL_IMM(dst, src1, src2, imm) (0x0a200000 + (dst) + ((src1) &lt;&lt; 5) + ((src2) &lt;&lt; 16) + ((imm) &lt;&lt; 10) )</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="comment">// and dst, src1, src2, lsl #imm                @       0 &lt;= imm &lt;= 63</span>
<a name="l00253"></a>00253 <span class="preprocessor">#define AND64_REG_LSL_IMM(dst, src1, src2, imm) (0x8a000000 + (dst) + ((src1) &lt;&lt; 5) + ((src2) &lt;&lt; 16) + ((imm) &lt;&lt; 10) )</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span>
<a name="l00255"></a>00255 <span class="comment">// load</span>
<a name="l00256"></a>00256 <span class="comment">// ldr reg, [pc, #imm]          @       -1M &lt;= imm &lt; 1M &amp;       imm mod 4 = 0</span>
<a name="l00257"></a>00257 <span class="preprocessor">#define LDR64_PC(reg, imm) (0x58000000 + (reg) + (((imm) &lt;&lt; 3) &amp; 0x00ffffe0) )</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="comment">// ldp reg1, reg2 [addr, #imm]          @       -512 &lt;= imm &lt; 512       &amp;       imm mod 8 = 0</span>
<a name="l00259"></a>00259 <span class="preprocessor">#define LDP64_IMM(reg1, reg2, addr, imm) (0xa9400000 + (reg1) + ((reg2) &lt;&lt; 10) + ((addr) &lt;&lt; 5) + ((imm) &lt;&lt; 12) )</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="comment">// ldr reg, [addr, #imm]                @       0 &lt;= imm &lt; 32768        &amp;       imm mod 8 = 0</span>
<a name="l00261"></a>00261 <span class="preprocessor">#define LDR64_IMM(reg, addr, imm) (0xf9400000 + (reg) + ((addr) &lt;&lt; 5) + ((imm) &lt;&lt; 7) )</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="comment">// ldr reg, [addr, #imm]                @       0 &lt;= imm &lt; 16384        &amp;       imm mod 4 = 0</span>
<a name="l00263"></a>00263 <span class="preprocessor">#define LDR_IMM(reg, addr, imm) (0xb9400000 + (reg) + ((addr) &lt;&lt; 5) + ((imm) &lt;&lt; 8) )</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="comment">// ldrh reg, [addr, #imm]               @       0 &lt;= imm &lt; 8192 &amp;       imm mod 2 = 0</span>
<a name="l00265"></a>00265 <span class="preprocessor">#define LDRH_IMM(reg, addr, imm) (0x79400000 + (reg) + ((addr) &lt;&lt; 5) + ((imm) &lt;&lt; 9) )</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="comment">// ldrb reg, [addr, #imm]               @       0 &lt;= imm &lt; 4096</span>
<a name="l00267"></a>00267 <span class="preprocessor">#define LDRB_IMM(reg, addr, imm) (0x39400000 + (reg) + ((addr) &lt;&lt; 5) + ((imm) &lt;&lt; 10) )</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="comment">// ldr reg, [addr1, addr2, lsl #imm]            @       imm = 0/2</span>
<a name="l00269"></a>00269 <span class="preprocessor">#define LDR64_REG_LSL_IMM(reg, addr1, addr2, imm) (0xf8606800 + (reg) + ((addr1) &lt;&lt; 5) + ((addr2) &lt;&lt; 16) + ((imm)?0x00001000:0) )</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="comment">// ldur reg, [addr, #imm]               @       -256 &lt;= imm &lt; 256</span>
<a name="l00271"></a>00271 <span class="preprocessor">#define LDUR64_IMM(reg, addr, imm) (0xf8400000 + (reg) + ((addr) &lt;&lt; 5) + (((imm) &lt;&lt; 12) &amp; 0x001ff000) )</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="comment">// ldur reg, [addr, #imm]               @       -256 &lt;= imm &lt; 256</span>
<a name="l00273"></a>00273 <span class="preprocessor">#define LDUR_IMM(reg, addr, imm) (0xb8400000 + (reg) + ((addr) &lt;&lt; 5) + (((imm) &lt;&lt; 12) &amp; 0x001ff000) )</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="comment">// ldurh reg, [addr, #imm]              @       -256 &lt;= imm &lt; 256</span>
<a name="l00275"></a>00275 <span class="preprocessor">#define LDURH_IMM(reg, addr, imm) (0x78400000 + (reg) + ((addr) &lt;&lt; 5) + (((imm) &lt;&lt; 12) &amp; 0x001ff000) )</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="comment">// ldurb reg, [addr, #imm]              @       -256 &lt;= imm &lt; 256</span>
<a name="l00277"></a>00277 <span class="preprocessor">#define LDURB_IMM(reg, addr, imm) (0x38400000 + (reg) + ((addr) &lt;&lt; 5) + (((imm) &lt;&lt; 12) &amp; 0x001ff000) )</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span>
<a name="l00279"></a>00279 <span class="comment">// store</span>
<a name="l00280"></a>00280 <span class="comment">// stp reg1, reg2 [addr, #imm]          @       -512 &lt;= imm &lt; 512       &amp;       imm mod 8 = 0</span>
<a name="l00281"></a>00281 <span class="preprocessor">#define STP64_IMM(reg1, reg2, addr, imm) (0xa9000000 + (reg1) + ((reg2) &lt;&lt; 10) + ((addr) &lt;&lt; 5) + ((imm) &lt;&lt; 12) )</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="comment">// str reg, [addr, #imm]                @       0 &lt;= imm &lt; 32768        &amp;       imm mod 8 = 0</span>
<a name="l00283"></a>00283 <span class="preprocessor">#define STR64_IMM(reg, addr, imm) (0xf9000000 + (reg) + ((addr) &lt;&lt; 5) + ((imm) &lt;&lt; 7) )</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="comment">// str reg, [addr, #imm]                @       0 &lt;= imm &lt; 16384        &amp;       imm mod 4 = 0</span>
<a name="l00285"></a>00285 <span class="preprocessor">#define STR_IMM(reg, addr, imm) (0xb9000000 + (reg) + ((addr) &lt;&lt; 5) + ((imm) &lt;&lt; 8) )</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="comment">// strh reg, [addr, #imm]               @       0 &lt;= imm &lt; 8192 &amp;       imm mod 2 = 0</span>
<a name="l00287"></a>00287 <span class="preprocessor">#define STRH_IMM(reg, addr, imm) (0x79000000 + (reg) + ((addr) &lt;&lt; 5) + ((imm) &lt;&lt; 9) )</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="comment">// strb reg, [addr, #imm]               @       0 &lt;= imm &lt; 4096</span>
<a name="l00289"></a>00289 <span class="preprocessor">#define STRB_IMM(reg, addr, imm) (0x39000000 + (reg) + ((addr) &lt;&lt; 5) + ((imm) &lt;&lt; 10) )</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="comment">// stur reg, [addr, #imm]               @       -256 &lt;= imm &lt; 256</span>
<a name="l00291"></a>00291 <span class="preprocessor">#define STUR64_IMM(reg, addr, imm) (0xf8000000 + (reg) + ((addr) &lt;&lt; 5) + (((imm) &lt;&lt; 12) &amp; 0x001ff000) )</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="comment">// stur reg, [addr, #imm]               @       -256 &lt;= imm &lt; 256</span>
<a name="l00293"></a>00293 <span class="preprocessor">#define STUR_IMM(reg, addr, imm) (0xb8000000 + (reg) + ((addr) &lt;&lt; 5) + (((imm) &lt;&lt; 12) &amp; 0x001ff000) )</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="comment">// sturh reg, [addr, #imm]              @       -256 &lt;= imm &lt; 256</span>
<a name="l00295"></a>00295 <span class="preprocessor">#define STURH_IMM(reg, addr, imm) (0x78000000 + (reg) + ((addr) &lt;&lt; 5) + (((imm) &lt;&lt; 12) &amp; 0x001ff000) )</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="comment">// sturb reg, [addr, #imm]              @       -256 &lt;= imm &lt; 256</span>
<a name="l00297"></a>00297 <span class="preprocessor">#define STURB_IMM(reg, addr, imm) (0x38000000 + (reg) + ((addr) &lt;&lt; 5) + (((imm) &lt;&lt; 12) &amp; 0x001ff000) )</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span>
<a name="l00299"></a>00299 <span class="comment">// branch</span>
<a name="l00300"></a>00300 <span class="comment">// bgt pc+imm           @       0 &lt;= imm &lt; 1M   &amp;       imm mod 4 = 0</span>
<a name="l00301"></a>00301 <span class="preprocessor">#define BGT_FWD(imm) (0x5400000c + ((imm) &lt;&lt; 3) )</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="comment">// b pc+imm             @       0 &lt;= imm &lt; 128M &amp;       imm mod 4 = 0</span>
<a name="l00303"></a>00303 <span class="preprocessor">#define B_FWD(imm) (0x14000000 + ((imm) &gt;&gt; 2) )</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="comment">// br reg</span>
<a name="l00305"></a>00305 <span class="preprocessor">#define BR(reg) (0xd61f0000 + ((reg) &lt;&lt; 5) )</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="comment">// blr reg</span>
<a name="l00307"></a>00307 <span class="preprocessor">#define BLR_REG(reg) (0xd63f0000 + ((reg) &lt;&lt; 5) )</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="comment">// cbz reg, pc+imm              @       0 &lt;= imm &lt; 1M   &amp;       imm mod 4 = 0</span>
<a name="l00309"></a>00309 <span class="preprocessor">#define CBZ_FWD(reg, imm) (0x34000000 + (reg) + ((imm) &lt;&lt; 3) )</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="comment">// cbnz reg, pc+imm             @       0 &lt;= imm &lt; 1M   &amp;       imm mod 4 = 0</span>
<a name="l00311"></a>00311 <span class="preprocessor">#define CBNZ_FWD(reg, imm) (0x35000000 + (reg) + ((imm) &lt;&lt; 3) )</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="comment">// ret reg</span>
<a name="l00313"></a>00313 <span class="preprocessor">#define RET_REG(reg) (0xd65f0000 + ((reg) &lt;&lt; 5) )</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="comment">// ret</span>
<a name="l00315"></a>00315 <span class="preprocessor">#define RET RET_REG(HOST_x30)</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span>
<a name="l00317"></a>00317 <span class="comment">// extend</span>
<a name="l00318"></a>00318 <span class="comment">// sxth dst, src</span>
<a name="l00319"></a>00319 <span class="preprocessor">#define SXTH(dst, src) SBFM(dst, src, 0, 15)</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="comment">// sxtb dst, src</span>
<a name="l00321"></a>00321 <span class="preprocessor">#define SXTB(dst, src) SBFM(dst, src, 0, 7)</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="comment">// uxth dst, src</span>
<a name="l00323"></a>00323 <span class="preprocessor">#define UXTH(dst, src) UBFM(dst, src, 0, 15)</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="comment">// uxtb dst, src</span>
<a name="l00325"></a>00325 <span class="preprocessor">#define UXTB(dst, src) UBFM(dst, src, 0, 7)</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span>
<a name="l00327"></a>00327 <span class="comment">// bit field</span>
<a name="l00328"></a>00328 <span class="comment">// bfi dst, src, #lsb, #width           @       lsb &gt;= 0, width &gt;= 1, lsb+width &lt;= 32</span>
<a name="l00329"></a>00329 <span class="preprocessor">#define BFI(dst, src, lsb, width) BFM(dst, src, (32 - (lsb)) &amp; 0x1f, (width) - 1)</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="comment">// bfm dst, src, #rimm, #simm           @       0 &lt;= rimm &lt; 32, 0 &lt;= simm &lt; 32</span>
<a name="l00331"></a>00331 <span class="preprocessor">#define BFM(dst, src, rimm, simm) (0x33000000 + (dst) + ((src) &lt;&lt; 5) + ((rimm) &lt;&lt; 16) + ((simm) &lt;&lt; 10) )</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="comment">// sbfm dst, src, #rimm, #simm          @       0 &lt;= rimm &lt; 32, 0 &lt;= simm &lt; 32</span>
<a name="l00333"></a>00333 <span class="preprocessor">#define SBFM(dst, src, rimm, simm) (0x13000000 + (dst) + ((src) &lt;&lt; 5) + ((rimm) &lt;&lt; 16) + ((simm) &lt;&lt; 10) )</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="comment">// ubfm dst, src, #rimm, #simm          @       0 &lt;= rimm &lt; 32, 0 &lt;= simm &lt; 32</span>
<a name="l00335"></a>00335 <span class="preprocessor">#define UBFM(dst, src, rimm, simm) (0x53000000 + (dst) + ((src) &lt;&lt; 5) + ((rimm) &lt;&lt; 16) + ((simm) &lt;&lt; 10) )</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="comment">// bfi dst, src, #lsb, #width           @       lsb &gt;= 0, width &gt;= 1, lsb+width &lt;= 64</span>
<a name="l00337"></a>00337 <span class="preprocessor">#define BFI64(dst, src, lsb, width) BFM64(dst, src, (64 - (lsb)) &amp; 0x3f, (width) - 1)</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="comment">// bfm dst, src, #rimm, #simm           @       0 &lt;= rimm &lt; 64, 0 &lt;= simm &lt; 64</span>
<a name="l00339"></a>00339 <span class="preprocessor">#define BFM64(dst, src, rimm, simm) (0xb3400000 + (dst) + ((src) &lt;&lt; 5) + ((rimm) &lt;&lt; 16) + ((simm) &lt;&lt; 10) )</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="comment">// ubfm dst, src, #rimm, #simm          @       0 &lt;= rimm &lt; 64, 0 &lt;= simm &lt; 64</span>
<a name="l00341"></a>00341 <span class="preprocessor">#define UBFM64(dst, src, rimm, simm) (0xd3400000 + (dst) + ((src) &lt;&lt; 5) + ((rimm) &lt;&lt; 16) + ((simm) &lt;&lt; 10) )</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span>
<a name="l00343"></a>00343 
<a name="l00344"></a>00344 <span class="comment">// move a full register from reg_src to reg_dst</span>
<a name="l00345"></a>00345 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regs(HostReg reg_dst,HostReg reg_src) {
<a name="l00346"></a>00346         <span class="keywordflow">if</span>(reg_src == reg_dst) <span class="keywordflow">return</span>;
<a name="l00347"></a>00347         cache_addd( MOV_REG_LSL_IMM(reg_dst, reg_src, 0) );      <span class="comment">// mov reg_dst, reg_src</span>
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 
<a name="l00350"></a>00350 <span class="comment">// move a 32bit constant value into dest_reg</span>
<a name="l00351"></a>00351 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_dword_to_reg_imm(HostReg dest_reg,Bit32u imm) {
<a name="l00352"></a>00352         <span class="keywordflow">if</span> ( (imm &amp; 0xffff0000) == 0 ) {
<a name="l00353"></a>00353                 cache_addd( MOVZ(dest_reg, imm, 0) );               <span class="comment">// movz dest_reg, #imm</span>
<a name="l00354"></a>00354         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ( (imm &amp; 0x0000ffff) == 0 ) {
<a name="l00355"></a>00355                 cache_addd( MOVZ(dest_reg, imm &gt;&gt; 16, 16) );        <span class="comment">// movz dest_reg, #(imm &gt;&gt; 16), lsl #16</span>
<a name="l00356"></a>00356         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ( ((~imm) &amp; 0xffff0000) == 0 ) {
<a name="l00357"></a>00357                 cache_addd( MOVN(dest_reg, ~imm, 0) );              <span class="comment">// movn dest_reg, #(~imm)</span>
<a name="l00358"></a>00358         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ( ((~imm) &amp; 0x0000ffff) == 0 ) {
<a name="l00359"></a>00359                 cache_addd( MOVN(dest_reg, (~imm) &gt;&gt; 16, 16) );     <span class="comment">// movn dest_reg, #(~imm &gt;&gt; 16), lsl #16</span>
<a name="l00360"></a>00360         } <span class="keywordflow">else</span> {
<a name="l00361"></a>00361                 cache_addd( MOVZ(dest_reg, imm &amp; 0xffff, 0) );      <span class="comment">// movz dest_reg, #(imm &amp; 0xffff)</span>
<a name="l00362"></a>00362                 cache_addd( MOVK(dest_reg, imm &gt;&gt; 16, 16) );        <span class="comment">// movk dest_reg, #(imm &gt;&gt; 16), lsl #16</span>
<a name="l00363"></a>00363         }
<a name="l00364"></a>00364 }
<a name="l00365"></a>00365 
<a name="l00366"></a>00366 <span class="comment">// helper function</span>
<a name="l00367"></a>00367 <span class="keyword">static</span> <span class="keywordtype">bool</span> gen_mov_memval_to_reg_helper(HostReg dest_reg, Bit64u data, Bitu size, HostReg addr_reg, Bit64u addr_data) {
<a name="l00368"></a>00368         <span class="keywordflow">switch</span> (size) {
<a name="l00369"></a>00369                 <span class="keywordflow">case</span> 8:
<a name="l00370"></a>00370                         <span class="keywordflow">if</span> (((data &amp; 7) == 0) &amp;&amp; (data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 32768)) {
<a name="l00371"></a>00371                                 cache_addd( LDR64_IMM(dest_reg, addr_reg, data - addr_data) );      <span class="comment">// ldr dest_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00372"></a>00372                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00373"></a>00373                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((data &lt; addr_data + 256) &amp;&amp; (data &gt;= addr_data - 256)) {
<a name="l00374"></a>00374                                 cache_addd( LDUR64_IMM(dest_reg, addr_reg, data - addr_data) );     <span class="comment">// ldur dest_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00375"></a>00375                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00376"></a>00376                         }
<a name="l00377"></a>00377                         <span class="keywordflow">break</span>;
<a name="l00378"></a>00378                 <span class="keywordflow">case</span> 4:
<a name="l00379"></a>00379                         <span class="keywordflow">if</span> (((data &amp; 3) == 0) &amp;&amp; (data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 16384)) {
<a name="l00380"></a>00380                                 cache_addd( LDR_IMM(dest_reg, addr_reg, data - addr_data) );        <span class="comment">// ldr dest_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00381"></a>00381                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00382"></a>00382                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((data &lt; addr_data + 256) &amp;&amp; (data &gt;= addr_data - 256)) {
<a name="l00383"></a>00383                                 cache_addd( LDUR_IMM(dest_reg, addr_reg, data - addr_data) );       <span class="comment">// ldur dest_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00384"></a>00384                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00385"></a>00385                         }
<a name="l00386"></a>00386                         <span class="keywordflow">break</span>;
<a name="l00387"></a>00387                 <span class="keywordflow">case</span> 2:
<a name="l00388"></a>00388                         <span class="keywordflow">if</span> (((data &amp; 1) == 0) &amp;&amp; (data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 8192)) {
<a name="l00389"></a>00389                                 cache_addd( LDRH_IMM(dest_reg, addr_reg, data - addr_data) );       <span class="comment">// ldrh dest_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00390"></a>00390                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00391"></a>00391                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((data &lt; addr_data + 256) &amp;&amp; (data &gt;= addr_data - 256)) {
<a name="l00392"></a>00392                                 cache_addd( LDURH_IMM(dest_reg, addr_reg, data - addr_data) );      <span class="comment">// ldurh dest_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00393"></a>00393                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00394"></a>00394                         }
<a name="l00395"></a>00395                         <span class="keywordflow">break</span>;
<a name="l00396"></a>00396                 <span class="keywordflow">case</span> 1:
<a name="l00397"></a>00397                         <span class="keywordflow">if</span> ((data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 4096)) {
<a name="l00398"></a>00398                                 cache_addd( LDRB_IMM(dest_reg, addr_reg, data - addr_data) );       <span class="comment">// ldrb dest_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00399"></a>00399                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00400"></a>00400                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((data &lt; addr_data) &amp;&amp; (data &gt;= addr_data - 256)) {
<a name="l00401"></a>00401                                 cache_addd( LDURB_IMM(dest_reg, addr_reg, data - addr_data) );      <span class="comment">// ldurb dest_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00402"></a>00402                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00403"></a>00403                         }
<a name="l00404"></a>00404                 <span class="keywordflow">default</span>:
<a name="l00405"></a>00405                         <span class="keywordflow">break</span>;
<a name="l00406"></a>00406         }
<a name="l00407"></a>00407         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00408"></a>00408 }
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 <span class="comment">// helper function</span>
<a name="l00411"></a>00411 <span class="keyword">static</span> <span class="keywordtype">bool</span> gen_mov_memval_to_reg(HostReg dest_reg, <span class="keywordtype">void</span> *data, Bitu size) {
<a name="l00412"></a>00412         <span class="keywordflow">if</span> (gen_mov_memval_to_reg_helper(dest_reg, (Bit64u)data, size, FC_REGS_ADDR, (Bit64u)&amp;cpu_regs)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00413"></a>00413         <span class="keywordflow">if</span> (gen_mov_memval_to_reg_helper(dest_reg, (Bit64u)data, size, readdata_addr, (Bit64u)&amp;core_dynrec.readdata)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00414"></a>00414         <span class="keywordflow">if</span> (gen_mov_memval_to_reg_helper(dest_reg, (Bit64u)data, size, FC_SEGS_ADDR, (Bit64u)&amp;Segs)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00415"></a>00415         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00416"></a>00416 }
<a name="l00417"></a>00417 
<a name="l00418"></a>00418 <span class="comment">// helper function - move a 64bit constant value into dest_reg</span>
<a name="l00419"></a>00419 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_qword_to_reg_imm(HostReg dest_reg,Bit64u imm) {
<a name="l00420"></a>00420         <span class="keywordtype">bool</span> isfirst = <span class="keyword">true</span>;
<a name="l00421"></a>00421 
<a name="l00422"></a>00422         <span class="keywordflow">if</span> ( (imm &amp; 0xffff) != 0 ) {
<a name="l00423"></a>00423                 cache_addd( MOVZ64(dest_reg, imm &amp; 0xffff, 0) );                <span class="comment">// movz dest_reg, #(imm &amp; 0xffff)</span>
<a name="l00424"></a>00424                 isfirst = <span class="keyword">false</span>;
<a name="l00425"></a>00425         }
<a name="l00426"></a>00426         <span class="keywordflow">if</span> ( ((imm &gt;&gt; 16) &amp; 0xffff) != 0 ) {
<a name="l00427"></a>00427                 <span class="keywordflow">if</span> (isfirst) {
<a name="l00428"></a>00428                         isfirst = <span class="keyword">false</span>;
<a name="l00429"></a>00429                         cache_addd( MOVZ64(dest_reg, (imm &gt;&gt; 16) &amp; 0xffff, 16) );   <span class="comment">// movz dest_reg, #((imm &gt;&gt; 16) &amp; 0xffff), lsl #16</span>
<a name="l00430"></a>00430                 } <span class="keywordflow">else</span> {
<a name="l00431"></a>00431                         cache_addd( MOVK64(dest_reg, (imm &gt;&gt; 16) &amp; 0xffff, 16) );   <span class="comment">// movk dest_reg, #((imm &gt;&gt; 16) &amp; 0xffff), lsl #16</span>
<a name="l00432"></a>00432                 }
<a name="l00433"></a>00433         }
<a name="l00434"></a>00434         <span class="keywordflow">if</span> ( ((imm &gt;&gt; 32) &amp; 0xffff) != 0 ) {
<a name="l00435"></a>00435                 <span class="keywordflow">if</span> (isfirst) {
<a name="l00436"></a>00436                         isfirst = <span class="keyword">false</span>;
<a name="l00437"></a>00437                         cache_addd( MOVZ64(dest_reg, (imm &gt;&gt; 32) &amp; 0xffff, 32) );   <span class="comment">// movz dest_reg, #((imm &gt;&gt; 32) &amp; 0xffff), lsl #32</span>
<a name="l00438"></a>00438                 } <span class="keywordflow">else</span> {
<a name="l00439"></a>00439                         cache_addd( MOVK64(dest_reg, (imm &gt;&gt; 32) &amp; 0xffff, 32) );   <span class="comment">// movk dest_reg, #((imm &gt;&gt; 32) &amp; 0xffff), lsl #32</span>
<a name="l00440"></a>00440                 }
<a name="l00441"></a>00441         }
<a name="l00442"></a>00442         <span class="keywordflow">if</span> ( ((imm &gt;&gt; 48) &amp; 0xffff) != 0 ) {
<a name="l00443"></a>00443                 <span class="keywordflow">if</span> (isfirst) {
<a name="l00444"></a>00444                         isfirst = <span class="keyword">false</span>;
<a name="l00445"></a>00445                         cache_addd( MOVZ64(dest_reg, (imm &gt;&gt; 48) &amp; 0xffff, 48) );   <span class="comment">// movz dest_reg, #((imm &gt;&gt; 48) &amp; 0xffff), lsl #48</span>
<a name="l00446"></a>00446                 } <span class="keywordflow">else</span> {
<a name="l00447"></a>00447                         cache_addd( MOVK64(dest_reg, (imm &gt;&gt; 48) &amp; 0xffff, 48) );   <span class="comment">// movk dest_reg, #((imm &gt;&gt; 48) &amp; 0xffff), lsl #48</span>
<a name="l00448"></a>00448                 }
<a name="l00449"></a>00449         }
<a name="l00450"></a>00450         <span class="keywordflow">if</span> (isfirst) {
<a name="l00451"></a>00451                 cache_addd( MOVZ64(dest_reg, 0, 0) );                           <span class="comment">// movz dest_reg, #0</span>
<a name="l00452"></a>00452         }
<a name="l00453"></a>00453 }
<a name="l00454"></a>00454 
<a name="l00455"></a>00455 <span class="comment">// helper function for gen_mov_word_to_reg</span>
<a name="l00456"></a>00456 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_to_reg_helper(HostReg dest_reg,<span class="keywordtype">void</span>* data,<span class="keywordtype">bool</span> dword,HostReg data_reg) {
<a name="l00457"></a>00457         <span class="keywordflow">if</span> (dword) {
<a name="l00458"></a>00458                 cache_addd( LDR_IMM(dest_reg, data_reg, 0) );       <span class="comment">// ldr dest_reg, [data_reg]</span>
<a name="l00459"></a>00459         } <span class="keywordflow">else</span> {
<a name="l00460"></a>00460                 cache_addd( LDRH_IMM(dest_reg, data_reg, 0) );      <span class="comment">// ldrh dest_reg, [data_reg]</span>
<a name="l00461"></a>00461         }
<a name="l00462"></a>00462 }
<a name="l00463"></a>00463 
<a name="l00464"></a>00464 <span class="comment">// move a 32bit (dword==true) or 16bit (dword==false) value from memory into dest_reg</span>
<a name="l00465"></a>00465 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l00466"></a>00466 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_to_reg(HostReg dest_reg,<span class="keywordtype">void</span>* data,<span class="keywordtype">bool</span> dword) {
<a name="l00467"></a>00467         <span class="keywordflow">if</span> (!gen_mov_memval_to_reg(dest_reg, data, (dword)?4:2)) {
<a name="l00468"></a>00468                 gen_mov_qword_to_reg_imm(temp1, (Bit64u)data);
<a name="l00469"></a>00469                 gen_mov_word_to_reg_helper(dest_reg, data, dword, temp1);
<a name="l00470"></a>00470         }
<a name="l00471"></a>00471 }
<a name="l00472"></a>00472 
<a name="l00473"></a>00473 <span class="comment">// move a 16bit constant value into dest_reg</span>
<a name="l00474"></a>00474 <span class="comment">// the upper 16bit of the destination register may be destroyed</span>
<a name="l00475"></a>00475 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_word_to_reg_imm(HostReg dest_reg,Bit16u imm) {
<a name="l00476"></a>00476         cache_addd( MOVZ(dest_reg, imm, 0) );   <span class="comment">// movz dest_reg, #imm</span>
<a name="l00477"></a>00477 }
<a name="l00478"></a>00478 
<a name="l00479"></a>00479 <span class="comment">// helper function</span>
<a name="l00480"></a>00480 <span class="keyword">static</span> <span class="keywordtype">bool</span> gen_mov_memval_from_reg_helper(HostReg src_reg, Bit64u data, Bitu size, HostReg addr_reg, Bit64u addr_data) {
<a name="l00481"></a>00481         <span class="keywordflow">switch</span> (size) {
<a name="l00482"></a>00482                 <span class="keywordflow">case</span> 8:
<a name="l00483"></a>00483                         <span class="keywordflow">if</span> (((data &amp; 7) == 0) &amp;&amp; (data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 32768)) {
<a name="l00484"></a>00484                                 cache_addd( STR64_IMM(src_reg, addr_reg, data - addr_data) );       <span class="comment">// str src_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00485"></a>00485                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00486"></a>00486                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((data &lt; addr_data + 256) &amp;&amp; (data &gt;= addr_data - 256)) {
<a name="l00487"></a>00487                                 cache_addd( STUR64_IMM(src_reg, addr_reg, data - addr_data) );      <span class="comment">// stur src_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00488"></a>00488                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00489"></a>00489                         }
<a name="l00490"></a>00490                         <span class="keywordflow">break</span>;
<a name="l00491"></a>00491                 <span class="keywordflow">case</span> 4:
<a name="l00492"></a>00492                         <span class="keywordflow">if</span> (((data &amp; 3) == 0) &amp;&amp; (data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 16384)) {
<a name="l00493"></a>00493                                 cache_addd( STR_IMM(src_reg, addr_reg, data - addr_data) );         <span class="comment">// str src_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00494"></a>00494                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00495"></a>00495                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((data &lt; addr_data + 256) &amp;&amp; (data &gt;= addr_data - 256)) {
<a name="l00496"></a>00496                                 cache_addd( STUR_IMM(src_reg, addr_reg, data - addr_data) );        <span class="comment">// stur src_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00497"></a>00497                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00498"></a>00498                         }
<a name="l00499"></a>00499                         <span class="keywordflow">break</span>;
<a name="l00500"></a>00500                 <span class="keywordflow">case</span> 2:
<a name="l00501"></a>00501                         <span class="keywordflow">if</span> (((data &amp; 1) == 0) &amp;&amp; (data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 8192)) {
<a name="l00502"></a>00502                                 cache_addd( STRH_IMM(src_reg, addr_reg, data - addr_data) );        <span class="comment">// strh src_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00503"></a>00503                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00504"></a>00504                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((data &lt; addr_data + 256) &amp;&amp; (data &gt;= addr_data - 256)) {
<a name="l00505"></a>00505                                 cache_addd( STURH_IMM(src_reg, addr_reg, data - addr_data) );       <span class="comment">// sturh src_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00506"></a>00506                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00507"></a>00507                         }
<a name="l00508"></a>00508                         <span class="keywordflow">break</span>;
<a name="l00509"></a>00509                 <span class="keywordflow">case</span> 1:
<a name="l00510"></a>00510                         <span class="keywordflow">if</span> ((data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 4096)) {
<a name="l00511"></a>00511                                 cache_addd( STRB_IMM(src_reg, addr_reg, data - addr_data) );        <span class="comment">// strb src_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00512"></a>00512                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00513"></a>00513                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((data &lt; addr_data) &amp;&amp; (data &gt;= addr_data - 256)) {
<a name="l00514"></a>00514                                 cache_addd( STURB_IMM(src_reg, addr_reg, data - addr_data) );       <span class="comment">// sturb src_reg, [addr_reg, #(data - addr_data)]</span>
<a name="l00515"></a>00515                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00516"></a>00516                         }
<a name="l00517"></a>00517                 <span class="keywordflow">default</span>:
<a name="l00518"></a>00518                         <span class="keywordflow">break</span>;
<a name="l00519"></a>00519         }
<a name="l00520"></a>00520         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00521"></a>00521 }
<a name="l00522"></a>00522 
<a name="l00523"></a>00523 <span class="comment">// helper function</span>
<a name="l00524"></a>00524 <span class="keyword">static</span> <span class="keywordtype">bool</span> gen_mov_memval_from_reg(HostReg src_reg, <span class="keywordtype">void</span> *dest, Bitu size) {
<a name="l00525"></a>00525         <span class="keywordflow">if</span> (gen_mov_memval_from_reg_helper(src_reg, (Bit64u)dest, size, FC_REGS_ADDR, (Bit64u)&amp;cpu_regs)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00526"></a>00526         <span class="keywordflow">if</span> (gen_mov_memval_from_reg_helper(src_reg, (Bit64u)dest, size, readdata_addr, (Bit64u)&amp;core_dynrec.readdata)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00527"></a>00527         <span class="keywordflow">if</span> (gen_mov_memval_from_reg_helper(src_reg, (Bit64u)dest, size, FC_SEGS_ADDR, (Bit64u)&amp;Segs)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00528"></a>00528         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00529"></a>00529 }
<a name="l00530"></a>00530 
<a name="l00531"></a>00531 <span class="comment">// helper function for gen_mov_word_from_reg</span>
<a name="l00532"></a>00532 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_from_reg_helper(HostReg src_reg,<span class="keywordtype">void</span>* dest,<span class="keywordtype">bool</span> dword, HostReg data_reg) {
<a name="l00533"></a>00533         <span class="keywordflow">if</span> (dword) {
<a name="l00534"></a>00534                 cache_addd( STR_IMM(src_reg, data_reg, 0) );        <span class="comment">// str src_reg, [data_reg]</span>
<a name="l00535"></a>00535         } <span class="keywordflow">else</span> {
<a name="l00536"></a>00536                 cache_addd( STRH_IMM(src_reg, data_reg, 0) );       <span class="comment">// strh src_reg, [data_reg]</span>
<a name="l00537"></a>00537         }
<a name="l00538"></a>00538 }
<a name="l00539"></a>00539 
<a name="l00540"></a>00540 <span class="comment">// move 32bit (dword==true) or 16bit (dword==false) of a register into memory</span>
<a name="l00541"></a>00541 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_from_reg(HostReg src_reg,<span class="keywordtype">void</span>* dest,<span class="keywordtype">bool</span> dword) {
<a name="l00542"></a>00542         <span class="keywordflow">if</span> (!gen_mov_memval_from_reg(src_reg, dest, (dword)?4:2)) {
<a name="l00543"></a>00543                 gen_mov_qword_to_reg_imm(temp1, (Bit64u)dest);
<a name="l00544"></a>00544                 gen_mov_word_from_reg_helper(src_reg, dest, dword, temp1);
<a name="l00545"></a>00545         }
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 
<a name="l00548"></a>00548 <span class="comment">// move an 8bit value from memory into dest_reg</span>
<a name="l00549"></a>00549 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00550"></a>00550 <span class="comment">// this function does not use FC_OP1/FC_OP2 as dest_reg as these</span>
<a name="l00551"></a>00551 <span class="comment">// registers might not be directly byte-accessible on some architectures</span>
<a name="l00552"></a>00552 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_to_reg_low(HostReg dest_reg,<span class="keywordtype">void</span>* data) {
<a name="l00553"></a>00553         <span class="keywordflow">if</span> (!gen_mov_memval_to_reg(dest_reg, data, 1)) {
<a name="l00554"></a>00554                 gen_mov_qword_to_reg_imm(temp1, (Bit64u)data);
<a name="l00555"></a>00555                 cache_addd( LDRB_IMM(dest_reg, temp1, 0) );     <span class="comment">// ldrb dest_reg, [temp1]</span>
<a name="l00556"></a>00556         }
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 
<a name="l00559"></a>00559 <span class="comment">// move an 8bit value from memory into dest_reg</span>
<a name="l00560"></a>00560 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00561"></a>00561 <span class="comment">// this function can use FC_OP1/FC_OP2 as dest_reg which are</span>
<a name="l00562"></a>00562 <span class="comment">// not directly byte-accessible on some architectures</span>
<a name="l00563"></a>00563 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_byte_to_reg_low_canuseword(HostReg dest_reg,<span class="keywordtype">void</span>* data) {
<a name="l00564"></a>00564         gen_mov_byte_to_reg_low(dest_reg, data);
<a name="l00565"></a>00565 }
<a name="l00566"></a>00566 
<a name="l00567"></a>00567 <span class="comment">// move an 8bit constant value into dest_reg</span>
<a name="l00568"></a>00568 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00569"></a>00569 <span class="comment">// this function does not use FC_OP1/FC_OP2 as dest_reg as these</span>
<a name="l00570"></a>00570 <span class="comment">// registers might not be directly byte-accessible on some architectures</span>
<a name="l00571"></a>00571 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_to_reg_low_imm(HostReg dest_reg,Bit8u imm) {
<a name="l00572"></a>00572         cache_addd( MOVZ(dest_reg, imm, 0) );   <span class="comment">// movz dest_reg, #imm</span>
<a name="l00573"></a>00573 }
<a name="l00574"></a>00574 
<a name="l00575"></a>00575 <span class="comment">// move an 8bit constant value into dest_reg</span>
<a name="l00576"></a>00576 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00577"></a>00577 <span class="comment">// this function can use FC_OP1/FC_OP2 as dest_reg which are</span>
<a name="l00578"></a>00578 <span class="comment">// not directly byte-accessible on some architectures</span>
<a name="l00579"></a>00579 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_byte_to_reg_low_imm_canuseword(HostReg dest_reg,Bit8u imm) {
<a name="l00580"></a>00580         gen_mov_byte_to_reg_low_imm(dest_reg, imm);
<a name="l00581"></a>00581 }
<a name="l00582"></a>00582 
<a name="l00583"></a>00583 <span class="comment">// move the lowest 8bit of a register into memory</span>
<a name="l00584"></a>00584 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_from_reg_low(HostReg src_reg,<span class="keywordtype">void</span>* dest) {
<a name="l00585"></a>00585         <span class="keywordflow">if</span> (!gen_mov_memval_from_reg(src_reg, dest, 1)) {
<a name="l00586"></a>00586                 gen_mov_qword_to_reg_imm(temp1, (Bit64u)dest);
<a name="l00587"></a>00587                 cache_addd( STRB_IMM(src_reg, temp1, 0) );      <span class="comment">// strb src_reg, [temp1]</span>
<a name="l00588"></a>00588         }
<a name="l00589"></a>00589 }
<a name="l00590"></a>00590 
<a name="l00591"></a>00591 
<a name="l00592"></a>00592 
<a name="l00593"></a>00593 <span class="comment">// convert an 8bit word to a 32bit dword</span>
<a name="l00594"></a>00594 <span class="comment">// the register is zero-extended (sign==false) or sign-extended (sign==true)</span>
<a name="l00595"></a>00595 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_extend_byte(<span class="keywordtype">bool</span> sign,HostReg reg) {
<a name="l00596"></a>00596         <span class="keywordflow">if</span> (sign) {
<a name="l00597"></a>00597                 cache_addd( SXTB(reg, reg) );      <span class="comment">// sxtb reg, reg</span>
<a name="l00598"></a>00598         } <span class="keywordflow">else</span> {
<a name="l00599"></a>00599                 cache_addd( UXTB(reg, reg) );      <span class="comment">// uxtb reg, reg</span>
<a name="l00600"></a>00600         }
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 
<a name="l00603"></a>00603 <span class="comment">// convert a 16bit word to a 32bit dword</span>
<a name="l00604"></a>00604 <span class="comment">// the register is zero-extended (sign==false) or sign-extended (sign==true)</span>
<a name="l00605"></a>00605 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_extend_word(<span class="keywordtype">bool</span> sign,HostReg reg) {
<a name="l00606"></a>00606         <span class="keywordflow">if</span> (sign) {
<a name="l00607"></a>00607                 cache_addd( SXTH(reg, reg) );      <span class="comment">// sxth reg, reg</span>
<a name="l00608"></a>00608         } <span class="keywordflow">else</span> {
<a name="l00609"></a>00609                 cache_addd( UXTH(reg, reg) );      <span class="comment">// uxth reg, reg</span>
<a name="l00610"></a>00610         }
<a name="l00611"></a>00611 }
<a name="l00612"></a>00612 
<a name="l00613"></a>00613 <span class="comment">// add a 32bit value from memory to a full register</span>
<a name="l00614"></a>00614 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add(HostReg reg,<span class="keywordtype">void</span>* op) {
<a name="l00615"></a>00615         gen_mov_word_to_reg(temp3, op, 1);
<a name="l00616"></a>00616         cache_addd( ADD_REG_LSL_IMM(reg, reg, temp3, 0) );      <span class="comment">// add reg, reg, temp3</span>
<a name="l00617"></a>00617 }
<a name="l00618"></a>00618 
<a name="l00619"></a>00619 <span class="comment">// add a 32bit constant value to a full register</span>
<a name="l00620"></a>00620 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_imm(HostReg reg,Bit32u imm) {
<a name="l00621"></a>00621         Bit32u imm2;
<a name="l00622"></a>00622 
<a name="l00623"></a>00623         <span class="keywordflow">if</span>(!imm) <span class="keywordflow">return</span>;
<a name="l00624"></a>00624 
<a name="l00625"></a>00625         imm2 = (Bit32u) (-((Bit32s)imm));
<a name="l00626"></a>00626 
<a name="l00627"></a>00627         <span class="keywordflow">if</span> (imm &lt; 4096) {
<a name="l00628"></a>00628                 cache_addd( ADD_IMM(reg, reg, imm, 0) );            <span class="comment">// add reg, reg, #imm</span>
<a name="l00629"></a>00629         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((imm &amp; 0xff000fff) == 0) {
<a name="l00630"></a>00630                 cache_addd( ADD_IMM(reg, reg, imm &gt;&gt; 12, 12) );     <span class="comment">// add reg, reg, #(imm &gt;&gt; 12), lsl #12</span>
<a name="l00631"></a>00631         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (imm2 &lt; 4096) {
<a name="l00632"></a>00632                 cache_addd( SUB_IMM(reg, reg, imm2, 0) );           <span class="comment">// sub reg, reg, #(-imm)</span>
<a name="l00633"></a>00633         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((imm2 &amp; 0xff000fff) == 0) {
<a name="l00634"></a>00634                 cache_addd( SUB_IMM(reg, reg, imm2 &gt;&gt; 12, 12) );    <span class="comment">// sub reg, reg, #(-imm &gt;&gt; 12), lsl #12</span>
<a name="l00635"></a>00635         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (imm2 &lt; 0x10000) {
<a name="l00636"></a>00636                 cache_addd( MOVZ(temp2, imm2, 0) );                 <span class="comment">// movz temp2, #(-imm)</span>
<a name="l00637"></a>00637                 cache_addd( SUB_REG_LSL_IMM(reg, reg, temp2, 0) );  <span class="comment">// sub reg, reg, temp2</span>
<a name="l00638"></a>00638         } <span class="keywordflow">else</span> {
<a name="l00639"></a>00639                 gen_mov_dword_to_reg_imm(temp2, imm);
<a name="l00640"></a>00640                 cache_addd( ADD_REG_LSL_IMM(reg, reg, temp2, 0) );  <span class="comment">// add reg, reg, temp2</span>
<a name="l00641"></a>00641         }
<a name="l00642"></a>00642 }
<a name="l00643"></a>00643 
<a name="l00644"></a>00644 <span class="comment">// and a 32bit constant value with a full register</span>
<a name="l00645"></a>00645 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_and_imm(HostReg reg,Bit32u imm) {
<a name="l00646"></a>00646         Bit32u imm2, scale;
<a name="l00647"></a>00647 
<a name="l00648"></a>00648         imm2 = ~imm;
<a name="l00649"></a>00649         <span class="keywordflow">if</span>(!imm2) <span class="keywordflow">return</span>;
<a name="l00650"></a>00650 
<a name="l00651"></a>00651         <span class="keywordflow">if</span> (!imm) {
<a name="l00652"></a>00652                 cache_addd( MOVZ(reg, 0, 0) );                          <span class="comment">// movz reg, #0</span>
<a name="l00653"></a>00653         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (imm2 &lt; 0x10000) {
<a name="l00654"></a>00654                 cache_addd( MOVZ(temp2, imm2, 0) );                     <span class="comment">// movz temp2, #(~imm)</span>
<a name="l00655"></a>00655                 cache_addd( BIC_REG_LSL_IMM(reg, reg, temp2, 0) );      <span class="comment">// bic reg, reg, temp2</span>
<a name="l00656"></a>00656         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((imm2 &amp; 0xffff) == 0) {
<a name="l00657"></a>00657                 cache_addd( MOVZ(temp2, imm2 &gt;&gt; 16, 16) );              <span class="comment">// movz temp2, #(~imm &gt;&gt; 16), lsl #16</span>
<a name="l00658"></a>00658                 cache_addd( BIC_REG_LSL_IMM(reg, reg, temp2, 0) );      <span class="comment">// bic reg, reg, temp2</span>
<a name="l00659"></a>00659         } <span class="keywordflow">else</span> {
<a name="l00660"></a>00660                 gen_mov_dword_to_reg_imm(temp2, imm);
<a name="l00661"></a>00661                 cache_addd( AND_REG_LSL_IMM(reg, reg, temp2, 0) );      <span class="comment">// and reg, reg, temp2</span>
<a name="l00662"></a>00662         }
<a name="l00663"></a>00663 }
<a name="l00664"></a>00664 
<a name="l00665"></a>00665 
<a name="l00666"></a>00666 <span class="comment">// move a 32bit constant value into memory</span>
<a name="l00667"></a>00667 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_direct_dword(<span class="keywordtype">void</span>* dest,Bit32u imm) {
<a name="l00668"></a>00668         gen_mov_dword_to_reg_imm(temp3, imm);
<a name="l00669"></a>00669         gen_mov_word_from_reg(temp3, dest, 1);
<a name="l00670"></a>00670 }
<a name="l00671"></a>00671 
<a name="l00672"></a>00672 <span class="comment">// move an address into memory</span>
<a name="l00673"></a>00673 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_direct_ptr(<span class="keywordtype">void</span>* dest,DRC_PTR_SIZE_IM imm) {
<a name="l00674"></a>00674         gen_mov_qword_to_reg_imm(temp3, imm);
<a name="l00675"></a>00675         <span class="keywordflow">if</span> (!gen_mov_memval_from_reg(temp3, dest, 8)) {
<a name="l00676"></a>00676                 gen_mov_qword_to_reg_imm(temp1, (Bit64u)dest);
<a name="l00677"></a>00677                 cache_addd( STR64_IMM(temp3, temp1, 0) );       <span class="comment">// str temp3, [temp1]</span>
<a name="l00678"></a>00678         }
<a name="l00679"></a>00679 }
<a name="l00680"></a>00680 
<a name="l00681"></a>00681 <span class="comment">// add a 32bit (dword==true) or 16bit (dword==false) constant value to a memory value</span>
<a name="l00682"></a>00682 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_direct_word(<span class="keywordtype">void</span>* dest,Bit32u imm,<span class="keywordtype">bool</span> dword) {
<a name="l00683"></a>00683         <span class="keywordflow">if</span> (!dword) imm &amp;= 0xffff;
<a name="l00684"></a>00684         <span class="keywordflow">if</span>(!imm) <span class="keywordflow">return</span>;
<a name="l00685"></a>00685 
<a name="l00686"></a>00686         <span class="keywordflow">if</span> (!gen_mov_memval_to_reg(temp3, dest, (dword)?4:2)) {
<a name="l00687"></a>00687                 gen_mov_qword_to_reg_imm(temp1, (Bit64u)dest);
<a name="l00688"></a>00688                 gen_mov_word_to_reg_helper(temp3, dest, dword, temp1);
<a name="l00689"></a>00689         }
<a name="l00690"></a>00690         gen_add_imm(temp3, imm);
<a name="l00691"></a>00691         <span class="keywordflow">if</span> (!gen_mov_memval_from_reg(temp3, dest, (dword)?4:2)) {
<a name="l00692"></a>00692                 gen_mov_word_from_reg_helper(temp3, dest, dword, temp1);
<a name="l00693"></a>00693         }
<a name="l00694"></a>00694 }
<a name="l00695"></a>00695 
<a name="l00696"></a>00696 <span class="comment">// add an 8bit constant value to a dword memory value</span>
<a name="l00697"></a>00697 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_direct_byte(<span class="keywordtype">void</span>* dest,Bit8s imm) {
<a name="l00698"></a>00698         gen_add_direct_word(dest, (Bit32s)imm, 1);
<a name="l00699"></a>00699 }
<a name="l00700"></a>00700 
<a name="l00701"></a>00701 <span class="comment">// subtract a 32bit (dword==true) or 16bit (dword==false) constant value from a memory value</span>
<a name="l00702"></a>00702 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_sub_direct_word(<span class="keywordtype">void</span>* dest,Bit32u imm,<span class="keywordtype">bool</span> dword) {
<a name="l00703"></a>00703         Bit32u imm2;
<a name="l00704"></a>00704 
<a name="l00705"></a>00705         <span class="keywordflow">if</span> (!dword) imm &amp;= 0xffff;
<a name="l00706"></a>00706         <span class="keywordflow">if</span>(!imm) <span class="keywordflow">return</span>;
<a name="l00707"></a>00707 
<a name="l00708"></a>00708         <span class="keywordflow">if</span> (!gen_mov_memval_to_reg(temp3, dest, (dword)?4:2)) {
<a name="l00709"></a>00709                 gen_mov_qword_to_reg_imm(temp1, (Bit64u)dest);
<a name="l00710"></a>00710                 gen_mov_word_to_reg_helper(temp3, dest, dword, temp1);
<a name="l00711"></a>00711         }
<a name="l00712"></a>00712 
<a name="l00713"></a>00713         imm2 = (Bit32u) (-((Bit32s)imm));
<a name="l00714"></a>00714 
<a name="l00715"></a>00715         <span class="keywordflow">if</span> (imm &lt; 4096) {
<a name="l00716"></a>00716                 cache_addd( SUB_IMM(temp3, temp3, imm, 0) );            <span class="comment">// sub temp3, temp3, #imm</span>
<a name="l00717"></a>00717         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((imm &amp; 0xff000fff) == 0) {
<a name="l00718"></a>00718                 cache_addd( SUB_IMM(temp3, temp3, imm &gt;&gt; 12, 12) );     <span class="comment">// sub temp3, temp3, #(imm &gt;&gt; 12), lsl #12</span>
<a name="l00719"></a>00719         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (imm2 &lt; 4096) {
<a name="l00720"></a>00720                 cache_addd( ADD_IMM(temp3, temp3, imm2, 0) );           <span class="comment">// add temp3, temp3, #(-imm)</span>
<a name="l00721"></a>00721         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((imm2 &amp; 0xff000fff) == 0) {
<a name="l00722"></a>00722                 cache_addd( ADD_IMM(temp3, temp3, imm2 &gt;&gt; 12, 12) );    <span class="comment">// add temp3, temp3, #(-imm &gt;&gt; 12), lsl #12</span>
<a name="l00723"></a>00723         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (imm2 &lt; 0x10000) {
<a name="l00724"></a>00724                 cache_addd( MOVZ(temp2, imm2, 0) );                     <span class="comment">// movz temp2, #(-imm)</span>
<a name="l00725"></a>00725                 cache_addd( ADD_REG_LSL_IMM(temp3, temp3, temp2, 0) );  <span class="comment">// add temp3, temp3, temp2</span>
<a name="l00726"></a>00726         } <span class="keywordflow">else</span> {
<a name="l00727"></a>00727                 gen_mov_dword_to_reg_imm(temp2, imm);
<a name="l00728"></a>00728                 cache_addd( SUB_REG_LSL_IMM(temp3, temp3, temp2, 0) );  <span class="comment">// sub temp3, temp3, temp2</span>
<a name="l00729"></a>00729         }
<a name="l00730"></a>00730 
<a name="l00731"></a>00731         <span class="keywordflow">if</span> (!gen_mov_memval_from_reg(temp3, dest, (dword)?4:2)) {
<a name="l00732"></a>00732                 gen_mov_word_from_reg_helper(temp3, dest, dword, temp1);
<a name="l00733"></a>00733         }
<a name="l00734"></a>00734 }
<a name="l00735"></a>00735 
<a name="l00736"></a>00736 <span class="comment">// subtract an 8bit constant value from a dword memory value</span>
<a name="l00737"></a>00737 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_sub_direct_byte(<span class="keywordtype">void</span>* dest,Bit8s imm) {
<a name="l00738"></a>00738         gen_sub_direct_word(dest, (Bit32s)imm, 1);
<a name="l00739"></a>00739 }
<a name="l00740"></a>00740 
<a name="l00741"></a>00741 <span class="comment">// effective address calculation, destination is dest_reg</span>
<a name="l00742"></a>00742 <span class="comment">// scale_reg is scaled by scale (scale_reg*(2^scale)) and</span>
<a name="l00743"></a>00743 <span class="comment">// added to dest_reg, then the immediate value is added</span>
<a name="l00744"></a>00744 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> gen_lea(HostReg dest_reg,HostReg scale_reg,Bitu scale,Bits imm) {
<a name="l00745"></a>00745         cache_addd( ADD_REG_LSL_IMM(dest_reg, dest_reg, scale_reg, scale) );      <span class="comment">// add dest_reg, dest_reg, scale_reg, lsl #scale</span>
<a name="l00746"></a>00746         gen_add_imm(dest_reg, imm);
<a name="l00747"></a>00747 }
<a name="l00748"></a>00748 
<a name="l00749"></a>00749 <span class="comment">// effective address calculation, destination is dest_reg</span>
<a name="l00750"></a>00750 <span class="comment">// dest_reg is scaled by scale (dest_reg*(2^scale)),</span>
<a name="l00751"></a>00751 <span class="comment">// then the immediate value is added</span>
<a name="l00752"></a>00752 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> gen_lea(HostReg dest_reg,Bitu scale,Bits imm) {
<a name="l00753"></a>00753         <span class="keywordflow">if</span> (scale) {
<a name="l00754"></a>00754                 cache_addd( MOV_REG_LSL_IMM(dest_reg, dest_reg, scale) );      <span class="comment">// mov dest_reg, dest_reg, lsl #scale</span>
<a name="l00755"></a>00755         }
<a name="l00756"></a>00756         gen_add_imm(dest_reg, imm);
<a name="l00757"></a>00757 }
<a name="l00758"></a>00758 
<a name="l00759"></a>00759 <span class="comment">// generate a call to a parameterless function</span>
<a name="l00760"></a>00760 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_call_function_raw(<span class="keyword">const</span> T func) {
<a name="l00761"></a>00761     cache_addd( MOVZ64(temp1, ((Bit64u)func) &amp; 0xffff, 0) );            <span class="comment">// movz dest_reg, #(func &amp; 0xffff)</span>
<a name="l00762"></a>00762     cache_addd( MOVK64(temp1, (((Bit64u)func) &gt;&gt; 16) &amp; 0xffff, 16) );   <span class="comment">// movk dest_reg, #((func &gt;&gt; 16) &amp; 0xffff), lsl #16</span>
<a name="l00763"></a>00763     cache_addd( MOVK64(temp1, (((Bit64u)func) &gt;&gt; 32) &amp; 0xffff, 32) );   <span class="comment">// movk dest_reg, #((func &gt;&gt; 32) &amp; 0xffff), lsl #32</span>
<a name="l00764"></a>00764     cache_addd( MOVK64(temp1, (((Bit64u)func) &gt;&gt; 48) &amp; 0xffff, 48) );   <span class="comment">// movk dest_reg, #((func &gt;&gt; 48) &amp; 0xffff), lsl #48</span>
<a name="l00765"></a>00765     cache_addd( BLR_REG(temp1) );      <span class="comment">// blr temp1</span>
<a name="l00766"></a>00766 }
<a name="l00767"></a>00767 
<a name="l00768"></a>00768 <span class="comment">// generate a call to a function with paramcount parameters</span>
<a name="l00769"></a>00769 <span class="comment">// note: the parameters are loaded in the architecture specific way</span>
<a name="l00770"></a>00770 <span class="comment">// using the gen_load_param_ functions below</span>
<a name="l00771"></a>00771 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_setup(<span class="keyword">const</span> T func,Bitu paramcount,<span class="keywordtype">bool</span> fastcall=<span class="keyword">false</span>) {
<a name="l00772"></a>00772     DRC_PTR_SIZE_IM proc_addr = (DRC_PTR_SIZE_IM)cache.pos;
<a name="l00773"></a>00773         gen_call_function_raw(func);
<a name="l00774"></a>00774         <span class="keywordflow">return</span> proc_addr;
<a name="l00775"></a>00775 }
<a name="l00776"></a>00776 
<a name="l00777"></a>00777 <span class="comment">// load an immediate value as param&#39;th function parameter</span>
<a name="l00778"></a>00778 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_imm(Bitu imm,Bitu param) {
<a name="l00779"></a>00779         gen_mov_qword_to_reg_imm(param, imm);
<a name="l00780"></a>00780 }
<a name="l00781"></a>00781 
<a name="l00782"></a>00782 <span class="comment">// load an address as param&#39;th function parameter</span>
<a name="l00783"></a>00783 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_addr(DRC_PTR_SIZE_IM addr,Bitu param) {
<a name="l00784"></a>00784         gen_mov_qword_to_reg_imm(param, addr);
<a name="l00785"></a>00785 }
<a name="l00786"></a>00786 
<a name="l00787"></a>00787 <span class="comment">// load a host-register as param&#39;th function parameter</span>
<a name="l00788"></a>00788 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_reg(Bitu reg,Bitu param) {
<a name="l00789"></a>00789         gen_mov_regs(param, reg);
<a name="l00790"></a>00790 }
<a name="l00791"></a>00791 
<a name="l00792"></a>00792 <span class="comment">// load a value from memory as param&#39;th function parameter</span>
<a name="l00793"></a>00793 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_mem(Bitu mem,Bitu param) {
<a name="l00794"></a>00794         gen_mov_word_to_reg(param, (<span class="keywordtype">void</span> *)mem, 1);
<a name="l00795"></a>00795 }
<a name="l00796"></a>00796 
<a name="l00797"></a>00797 <span class="comment">// jump to an address pointed at by ptr, offset is in imm</span>
<a name="l00798"></a>00798 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_jmp_ptr(<span class="keywordtype">void</span> * ptr,Bits imm=0) {
<a name="l00799"></a>00799         <span class="keywordflow">if</span> (!gen_mov_memval_to_reg(temp3, ptr, 8)) {
<a name="l00800"></a>00800                 gen_mov_qword_to_reg_imm(temp1, (Bit64u)ptr);
<a name="l00801"></a>00801                 cache_addd( LDR64_IMM(temp3, temp1, 0) );     <span class="comment">// ldr temp3, [temp1]</span>
<a name="l00802"></a>00802         }
<a name="l00803"></a>00803 
<a name="l00804"></a>00804         <span class="keywordflow">if</span> (((imm &amp; 7) == 0) &amp;&amp; (imm &gt;= 0) &amp;&amp; (imm &lt; 32768)) {
<a name="l00805"></a>00805                 cache_addd( LDR64_IMM(temp1, temp3, imm) );                 <span class="comment">// ldr temp1, [temp3, #imm]</span>
<a name="l00806"></a>00806         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((imm &lt; 256) &amp;&amp; (imm &gt;= -256)) {
<a name="l00807"></a>00807                 cache_addd( LDUR64_IMM(temp1, temp3, imm) );                <span class="comment">// ldur temp1, [temp3, #imm]</span>
<a name="l00808"></a>00808         } <span class="keywordflow">else</span> {
<a name="l00809"></a>00809                 gen_mov_qword_to_reg_imm(temp2, imm);
<a name="l00810"></a>00810                 cache_addd( LDR64_REG_LSL_IMM(temp1, temp3, temp2, 0) );    <span class="comment">// ldr temp1, [temp3, temp2]</span>
<a name="l00811"></a>00811         }
<a name="l00812"></a>00812 
<a name="l00813"></a>00813         cache_addd( BR(temp1) );      <span class="comment">// br temp1</span>
<a name="l00814"></a>00814 }
<a name="l00815"></a>00815 
<a name="l00816"></a>00816 <span class="comment">// short conditional jump (+-127 bytes) if register is zero</span>
<a name="l00817"></a>00817 <span class="comment">// the destination is set by gen_fill_branch() later</span>
<a name="l00818"></a>00818 <span class="keyword">static</span> DRC_PTR_SIZE_IM gen_create_branch_on_zero(HostReg reg,<span class="keywordtype">bool</span> dword) {
<a name="l00819"></a>00819         <span class="keywordflow">if</span> (dword) {
<a name="l00820"></a>00820                 cache_addd( CBZ_FWD(reg, 0) );      <span class="comment">// cbz reg, j</span>
<a name="l00821"></a>00821         } <span class="keywordflow">else</span> {
<a name="l00822"></a>00822                 cache_addd( UXTH(temp1, reg) );     <span class="comment">// uxth temp1, reg</span>
<a name="l00823"></a>00823                 cache_addd( CBZ_FWD(temp1, 0) );    <span class="comment">// cbz temp1, j</span>
<a name="l00824"></a>00824         }
<a name="l00825"></a>00825         <span class="keywordflow">return</span> ((DRC_PTR_SIZE_IM)cache.pos-4);
<a name="l00826"></a>00826 }
<a name="l00827"></a>00827 
<a name="l00828"></a>00828 <span class="comment">// short conditional jump (+-127 bytes) if register is nonzero</span>
<a name="l00829"></a>00829 <span class="comment">// the destination is set by gen_fill_branch() later</span>
<a name="l00830"></a>00830 <span class="keyword">static</span> DRC_PTR_SIZE_IM gen_create_branch_on_nonzero(HostReg reg,<span class="keywordtype">bool</span> dword) {
<a name="l00831"></a>00831         <span class="keywordflow">if</span> (dword) {
<a name="l00832"></a>00832                 cache_addd( CBNZ_FWD(reg, 0) );     <span class="comment">// cbnz reg, j</span>
<a name="l00833"></a>00833         } <span class="keywordflow">else</span> {
<a name="l00834"></a>00834                 cache_addd( UXTH(temp1, reg) );     <span class="comment">// uxth temp1, reg</span>
<a name="l00835"></a>00835                 cache_addd( CBNZ_FWD(temp1, 0) );   <span class="comment">// cbnz temp1, j</span>
<a name="l00836"></a>00836         }
<a name="l00837"></a>00837         <span class="keywordflow">return</span> ((DRC_PTR_SIZE_IM)cache.pos-4);
<a name="l00838"></a>00838 }
<a name="l00839"></a>00839 
<a name="l00840"></a>00840 <span class="comment">// calculate relative offset and fill it into the location pointed to by data</span>
<a name="l00841"></a>00841 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_fill_branch(DRC_PTR_SIZE_IM data) {
<a name="l00842"></a>00842 <span class="preprocessor">#if C_DEBUG</span>
<a name="l00843"></a>00843 <span class="preprocessor"></span>        Bits len=(Bit64u)cache.pos-data;
<a name="l00844"></a>00844         if (len&lt;0) len=-len;
<a name="l00845"></a>00845         <span class="keywordflow">if</span> (len&gt;=0x00100000) LOG_MSG(<span class="stringliteral">&quot;Big jump %d&quot;</span>,len);
<a name="l00846"></a>00846 <span class="preprocessor">#endif</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span>        *(Bit32u*)data=( (*(Bit32u*)data) &amp; 0xff00001f ) | ( ( ((Bit64u)cache.pos - data) &lt;&lt; 3 ) &amp; 0x00ffffe0 );
<a name="l00848"></a>00848 }
<a name="l00849"></a>00849 
<a name="l00850"></a>00850 <span class="comment">// conditional jump if register is nonzero</span>
<a name="l00851"></a>00851 <span class="comment">// for isdword==true the 32bit of the register are tested</span>
<a name="l00852"></a>00852 <span class="comment">// for isdword==false the lowest 8bit of the register are tested</span>
<a name="l00853"></a>00853 <span class="keyword">static</span> DRC_PTR_SIZE_IM gen_create_branch_long_nonzero(HostReg reg,<span class="keywordtype">bool</span> isdword) {
<a name="l00854"></a>00854         <span class="keywordflow">if</span> (isdword) {
<a name="l00855"></a>00855                 cache_addd( CBZ_FWD(reg, 8) );      <span class="comment">// cbz reg, pc+8    // skip next instruction</span>
<a name="l00856"></a>00856         } <span class="keywordflow">else</span> {
<a name="l00857"></a>00857                 cache_addd( UXTB(temp1, reg) );     <span class="comment">// uxtb temp1, reg</span>
<a name="l00858"></a>00858                 cache_addd( CBZ_FWD(temp1, 8) );    <span class="comment">// cbz temp1, pc+8  // skip next instruction</span>
<a name="l00859"></a>00859         }
<a name="l00860"></a>00860         cache_addd( B_FWD(0) );         <span class="comment">// b j</span>
<a name="l00861"></a>00861         <span class="keywordflow">return</span> ((DRC_PTR_SIZE_IM)cache.pos-4);
<a name="l00862"></a>00862 }
<a name="l00863"></a>00863 
<a name="l00864"></a>00864 <span class="comment">// compare 32bit-register against zero and jump if value less/equal than zero</span>
<a name="l00865"></a>00865 <span class="keyword">static</span> DRC_PTR_SIZE_IM gen_create_branch_long_leqzero(HostReg reg) {
<a name="l00866"></a>00866         cache_addd( CMP_IMM(reg, 0, 0) );       <span class="comment">// cmp reg, #0</span>
<a name="l00867"></a>00867         cache_addd( BGT_FWD(8) );               <span class="comment">// bgt pc+8 // skip next instruction</span>
<a name="l00868"></a>00868         cache_addd( B_FWD(0) );                 <span class="comment">// b j</span>
<a name="l00869"></a>00869         <span class="keywordflow">return</span> ((DRC_PTR_SIZE_IM)cache.pos-4);
<a name="l00870"></a>00870 }
<a name="l00871"></a>00871 
<a name="l00872"></a>00872 <span class="comment">// calculate long relative offset and fill it into the location pointed to by data</span>
<a name="l00873"></a>00873 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_fill_branch_long(DRC_PTR_SIZE_IM data) {
<a name="l00874"></a>00874         <span class="comment">// optimize for shorter branches ?</span>
<a name="l00875"></a>00875         *(Bit32u*)data=( (*(Bit32u*)data) &amp; 0xfc000000 ) | ( ( ((Bit64u)cache.pos - data) &gt;&gt; 2 ) &amp; 0x03ffffff );
<a name="l00876"></a>00876 }
<a name="l00877"></a>00877 
<a name="l00878"></a>00878 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_run_code(<span class="keywordtype">void</span>) {
<a name="l00879"></a>00879         Bit8u *pos1, *pos2, *pos3;
<a name="l00880"></a>00880 
<a name="l00881"></a>00881         cache_addd( 0xa9bd7bfd );                                           <span class="comment">// stp fp, lr, [sp, #-48]!</span>
<a name="l00882"></a>00882         cache_addd( 0x910003fd );                                           <span class="comment">// mov fp, sp</span>
<a name="l00883"></a>00883         cache_addd( STP64_IMM(FC_ADDR, FC_REGS_ADDR, HOST_sp, 16) );        <span class="comment">// stp FC_ADDR, FC_REGS_ADDR, [sp, #16]</span>
<a name="l00884"></a>00884         cache_addd( STP64_IMM(FC_SEGS_ADDR, readdata_addr, HOST_sp, 32) );  <span class="comment">// stp FC_SEGS_ADDR, readdata_addr, [sp, #32]</span>
<a name="l00885"></a>00885 
<a name="l00886"></a>00886         pos1 = cache.pos;
<a name="l00887"></a>00887         cache_addd( 0 );
<a name="l00888"></a>00888         pos2 = cache.pos;
<a name="l00889"></a>00889         cache_addd( 0 );
<a name="l00890"></a>00890         pos3 = cache.pos;
<a name="l00891"></a>00891         cache_addd( 0 );
<a name="l00892"></a>00892 
<a name="l00893"></a>00893         cache_addd( BR(HOST_x0) );                      <span class="comment">// br x0</span>
<a name="l00894"></a>00894 
<a name="l00895"></a>00895         <span class="comment">// align cache.pos to 32 bytes</span>
<a name="l00896"></a>00896         <span class="keywordflow">if</span> ((((Bitu)cache.pos) &amp; 0x1f) != 0) {
<a name="l00897"></a>00897                 cache.pos = cache.pos + (32 - (((Bitu)cache.pos) &amp; 0x1f));
<a name="l00898"></a>00898         }
<a name="l00899"></a>00899 
<a name="l00900"></a>00900         *(Bit32u *)pos1 = LDR64_PC(FC_SEGS_ADDR, cache.pos - pos1);   <span class="comment">// ldr FC_SEGS_ADDR, [pc, #(&amp;Segs)]</span>
<a name="l00901"></a>00901         cache_addq((Bit64u)&amp;Segs);                      <span class="comment">// address of &quot;Segs&quot;</span>
<a name="l00902"></a>00902 
<a name="l00903"></a>00903         *(Bit32u *)pos2 = LDR64_PC(FC_REGS_ADDR, cache.pos - pos2);   <span class="comment">// ldr FC_REGS_ADDR, [pc, #(&amp;cpu_regs)]</span>
<a name="l00904"></a>00904         cache_addq((Bit64u)&amp;cpu_regs);                  <span class="comment">// address of &quot;cpu_regs&quot;</span>
<a name="l00905"></a>00905 
<a name="l00906"></a>00906         *(Bit32u *)pos3 = LDR64_PC(readdata_addr, cache.pos - pos3);  <span class="comment">// ldr readdata_addr, [pc, #(&amp;core_dynrec.readdata)]</span>
<a name="l00907"></a>00907         cache_addq((Bit64u)&amp;core_dynrec.readdata);      <span class="comment">// address of &quot;core_dynrec.readdata&quot;</span>
<a name="l00908"></a>00908 
<a name="l00909"></a>00909         <span class="comment">// align cache.pos to 32 bytes</span>
<a name="l00910"></a>00910         <span class="keywordflow">if</span> ((((Bitu)cache.pos) &amp; 0x1f) != 0) {
<a name="l00911"></a>00911                 cache.pos = cache.pos + (32 - (((Bitu)cache.pos) &amp; 0x1f));
<a name="l00912"></a>00912         }
<a name="l00913"></a>00913 }
<a name="l00914"></a>00914 
<a name="l00915"></a>00915 <span class="comment">// return from a function</span>
<a name="l00916"></a>00916 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_return_function(<span class="keywordtype">void</span>) {
<a name="l00917"></a>00917         cache_addd( LDP64_IMM(FC_ADDR, FC_REGS_ADDR, HOST_sp, 16) );        <span class="comment">// ldp FC_ADDR, FC_REGS_ADDR, [sp, #16]</span>
<a name="l00918"></a>00918         cache_addd( LDP64_IMM(FC_SEGS_ADDR, readdata_addr, HOST_sp, 32) );  <span class="comment">// ldp FC_SEGS_ADDR, readdata_addr, [sp, #32]</span>
<a name="l00919"></a>00919         cache_addd( 0xa8c37bfd );                                           <span class="comment">// ldp fp, lr, [sp], #48</span>
<a name="l00920"></a>00920         cache_addd( RET );                                                  <span class="comment">// ret</span>
<a name="l00921"></a>00921 }
<a name="l00922"></a>00922 
<a name="l00923"></a>00923 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span>
<a name="l00925"></a>00925 <span class="comment">// called when a call to a function can be replaced by a</span>
<a name="l00926"></a>00926 <span class="comment">// call to a simpler function</span>
<a name="l00927"></a>00927 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_fill_function_ptr(Bit8u * pos,<span class="keywordtype">void</span>* fct_ptr,Bitu flags_type) {
<a name="l00928"></a>00928 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION_DCODE</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span>        <span class="comment">// try to avoid function calls but rather directly fill in code</span>
<a name="l00930"></a>00930         <span class="keywordflow">switch</span> (flags_type) {
<a name="l00931"></a>00931                 <span class="keywordflow">case</span> t_ADDb:
<a name="l00932"></a>00932                 <span class="keywordflow">case</span> t_ADDw:
<a name="l00933"></a>00933                 <span class="keywordflow">case</span> t_ADDd:
<a name="l00934"></a>00934                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l00935"></a>00935                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l00936"></a>00936                         *(Bit32u*)(pos+8)=ADD_REG_LSL_IMM(FC_RETOP, HOST_w0, HOST_w1, 0);       <span class="comment">// add FC_RETOP, w0, w1</span>
<a name="l00937"></a>00937                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l00938"></a>00938                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l00939"></a>00939                         <span class="keywordflow">break</span>;
<a name="l00940"></a>00940                 <span class="keywordflow">case</span> t_ORb:
<a name="l00941"></a>00941                 <span class="keywordflow">case</span> t_ORw:
<a name="l00942"></a>00942                 <span class="keywordflow">case</span> t_ORd:
<a name="l00943"></a>00943                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l00944"></a>00944                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l00945"></a>00945                         *(Bit32u*)(pos+8)=ORR_REG_LSL_IMM(FC_RETOP, HOST_w0, HOST_w1, 0);       <span class="comment">// orr FC_RETOP, w0, w1</span>
<a name="l00946"></a>00946                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l00947"></a>00947                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l00948"></a>00948                         <span class="keywordflow">break</span>;
<a name="l00949"></a>00949                 <span class="keywordflow">case</span> t_ANDb:
<a name="l00950"></a>00950                 <span class="keywordflow">case</span> t_ANDw:
<a name="l00951"></a>00951                 <span class="keywordflow">case</span> t_ANDd:
<a name="l00952"></a>00952                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l00953"></a>00953                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l00954"></a>00954                         *(Bit32u*)(pos+8)=AND_REG_LSL_IMM(FC_RETOP, HOST_w0, HOST_w1, 0);       <span class="comment">// and FC_RETOP, w0, w1</span>
<a name="l00955"></a>00955                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l00956"></a>00956                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l00957"></a>00957                         <span class="keywordflow">break</span>;
<a name="l00958"></a>00958                 <span class="keywordflow">case</span> t_SUBb:
<a name="l00959"></a>00959                 <span class="keywordflow">case</span> t_SUBw:
<a name="l00960"></a>00960                 <span class="keywordflow">case</span> t_SUBd:
<a name="l00961"></a>00961                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l00962"></a>00962                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l00963"></a>00963                         *(Bit32u*)(pos+8)=SUB_REG_LSL_IMM(FC_RETOP, HOST_w0, HOST_w1, 0);       <span class="comment">// sub FC_RETOP, w0, w1</span>
<a name="l00964"></a>00964                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l00965"></a>00965                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l00966"></a>00966                         <span class="keywordflow">break</span>;
<a name="l00967"></a>00967                 <span class="keywordflow">case</span> t_XORb:
<a name="l00968"></a>00968                 <span class="keywordflow">case</span> t_XORw:
<a name="l00969"></a>00969                 <span class="keywordflow">case</span> t_XORd:
<a name="l00970"></a>00970                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l00971"></a>00971                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l00972"></a>00972                         *(Bit32u*)(pos+8)=EOR_REG_LSL_IMM(FC_RETOP, HOST_w0, HOST_w1, 0);       <span class="comment">// eor FC_RETOP, w0, w1</span>
<a name="l00973"></a>00973                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l00974"></a>00974                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l00975"></a>00975                         <span class="keywordflow">break</span>;
<a name="l00976"></a>00976                 <span class="keywordflow">case</span> t_CMPb:
<a name="l00977"></a>00977                 <span class="keywordflow">case</span> t_CMPw:
<a name="l00978"></a>00978                 <span class="keywordflow">case</span> t_CMPd:
<a name="l00979"></a>00979                 <span class="keywordflow">case</span> t_TESTb:
<a name="l00980"></a>00980                 <span class="keywordflow">case</span> t_TESTw:
<a name="l00981"></a>00981                 <span class="keywordflow">case</span> t_TESTd:
<a name="l00982"></a>00982                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l00983"></a>00983                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l00984"></a>00984                         *(Bit32u*)(pos+8)=NOP;                          <span class="comment">// nop</span>
<a name="l00985"></a>00985                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l00986"></a>00986                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l00987"></a>00987                         <span class="keywordflow">break</span>;
<a name="l00988"></a>00988                 <span class="keywordflow">case</span> t_INCb:
<a name="l00989"></a>00989                 <span class="keywordflow">case</span> t_INCw:
<a name="l00990"></a>00990                 <span class="keywordflow">case</span> t_INCd:
<a name="l00991"></a>00991                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l00992"></a>00992                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l00993"></a>00993                         *(Bit32u*)(pos+8)=ADD_IMM(FC_RETOP, HOST_w0, 1, 0);     <span class="comment">// add FC_RETOP, w0, #1</span>
<a name="l00994"></a>00994                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l00995"></a>00995                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l00996"></a>00996                         <span class="keywordflow">break</span>;
<a name="l00997"></a>00997                 <span class="keywordflow">case</span> t_DECb:
<a name="l00998"></a>00998                 <span class="keywordflow">case</span> t_DECw:
<a name="l00999"></a>00999                 <span class="keywordflow">case</span> t_DECd:
<a name="l01000"></a>01000                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01001"></a>01001                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l01002"></a>01002                         *(Bit32u*)(pos+8)=SUB_IMM(FC_RETOP, HOST_w0, 1, 0);     <span class="comment">// sub FC_RETOP, w0, #1</span>
<a name="l01003"></a>01003                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l01004"></a>01004                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01005"></a>01005                         <span class="keywordflow">break</span>;
<a name="l01006"></a>01006                 <span class="keywordflow">case</span> t_SHLb:
<a name="l01007"></a>01007                 <span class="keywordflow">case</span> t_SHLw:
<a name="l01008"></a>01008                 <span class="keywordflow">case</span> t_SHLd:
<a name="l01009"></a>01009                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01010"></a>01010                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l01011"></a>01011                         *(Bit32u*)(pos+8)=LSLV(FC_RETOP, HOST_w0, HOST_w1);     <span class="comment">// lslv FC_RETOP, w0, w1</span>
<a name="l01012"></a>01012                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l01013"></a>01013                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01014"></a>01014                         <span class="keywordflow">break</span>;
<a name="l01015"></a>01015                 <span class="keywordflow">case</span> t_SHRb:
<a name="l01016"></a>01016                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01017"></a>01017                         *(Bit32u*)(pos+4)=UXTB(FC_RETOP, HOST_w0);                              <span class="comment">// uxtb FC_RETOP, w0</span>
<a name="l01018"></a>01018                         *(Bit32u*)(pos+8)=NOP;                          <span class="comment">// nop</span>
<a name="l01019"></a>01019                         *(Bit32u*)(pos+12)=LSRV(FC_RETOP, FC_RETOP, HOST_w1);   <span class="comment">// lsrv FC_RETOP, FC_RETOP, w1</span>
<a name="l01020"></a>01020                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01021"></a>01021                         <span class="keywordflow">break</span>;
<a name="l01022"></a>01022                 <span class="keywordflow">case</span> t_SHRw:
<a name="l01023"></a>01023                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01024"></a>01024                         *(Bit32u*)(pos+4)=UXTH(FC_RETOP, HOST_w0);                              <span class="comment">// uxth FC_RETOP, w0</span>
<a name="l01025"></a>01025                         *(Bit32u*)(pos+8)=NOP;                          <span class="comment">// nop</span>
<a name="l01026"></a>01026                         *(Bit32u*)(pos+12)=LSRV(FC_RETOP, FC_RETOP, HOST_w1);   <span class="comment">// lsrv FC_RETOP, FC_RETOP, w1</span>
<a name="l01027"></a>01027                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01028"></a>01028                         <span class="keywordflow">break</span>;
<a name="l01029"></a>01029                 <span class="keywordflow">case</span> t_SHRd:
<a name="l01030"></a>01030                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01031"></a>01031                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l01032"></a>01032                         *(Bit32u*)(pos+8)=LSRV(FC_RETOP, HOST_w0, HOST_w1);     <span class="comment">// lsrv FC_RETOP, w0, w1</span>
<a name="l01033"></a>01033                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l01034"></a>01034                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01035"></a>01035                         <span class="keywordflow">break</span>;
<a name="l01036"></a>01036                 <span class="keywordflow">case</span> t_SARb:
<a name="l01037"></a>01037                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01038"></a>01038                         *(Bit32u*)(pos+4)=SXTB(FC_RETOP, HOST_w0);                              <span class="comment">// sxtb FC_RETOP, w0</span>
<a name="l01039"></a>01039                         *(Bit32u*)(pos+8)=NOP;                          <span class="comment">// nop</span>
<a name="l01040"></a>01040                         *(Bit32u*)(pos+12)=ASRV(FC_RETOP, FC_RETOP, HOST_w1);   <span class="comment">// asrv FC_RETOP, FC_RETOP, w1</span>
<a name="l01041"></a>01041                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01042"></a>01042                         <span class="keywordflow">break</span>;
<a name="l01043"></a>01043                 <span class="keywordflow">case</span> t_SARw:
<a name="l01044"></a>01044                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01045"></a>01045                         *(Bit32u*)(pos+4)=SXTH(FC_RETOP, HOST_w0);                              <span class="comment">// sxth FC_RETOP, w0</span>
<a name="l01046"></a>01046                         *(Bit32u*)(pos+8)=NOP;                          <span class="comment">// nop</span>
<a name="l01047"></a>01047                         *(Bit32u*)(pos+12)=ASRV(FC_RETOP, FC_RETOP, HOST_w1);   <span class="comment">// asrv FC_RETOP, FC_RETOP, w1</span>
<a name="l01048"></a>01048                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01049"></a>01049                         <span class="keywordflow">break</span>;
<a name="l01050"></a>01050                 <span class="keywordflow">case</span> t_SARd:
<a name="l01051"></a>01051                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01052"></a>01052                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l01053"></a>01053                         *(Bit32u*)(pos+8)=ASRV(FC_RETOP, HOST_w0, HOST_w1);     <span class="comment">// asrv FC_RETOP, w0, w1</span>
<a name="l01054"></a>01054                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l01055"></a>01055                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01056"></a>01056                         <span class="keywordflow">break</span>;
<a name="l01057"></a>01057                 <span class="keywordflow">case</span> t_RORb:
<a name="l01058"></a>01058                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01059"></a>01059                         *(Bit32u*)(pos+4)=BFI(HOST_w0, HOST_w0, 8, 8);                  <span class="comment">// bfi w0, w0, 8, 8</span>
<a name="l01060"></a>01060                         *(Bit32u*)(pos+8)=BFI(HOST_w0, HOST_w0, 16, 16);                <span class="comment">// bfi w0, w0, 16, 16</span>
<a name="l01061"></a>01061                         *(Bit32u*)(pos+12)=RORV(FC_RETOP, HOST_w0, HOST_w1);    <span class="comment">// rorv FC_RETOP, w0, w1</span>
<a name="l01062"></a>01062                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01063"></a>01063                         <span class="keywordflow">break</span>;
<a name="l01064"></a>01064                 <span class="keywordflow">case</span> t_RORw:
<a name="l01065"></a>01065                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01066"></a>01066                         *(Bit32u*)(pos+4)=BFI(HOST_w0, HOST_w0, 16, 16);                <span class="comment">// bfi w0, w0, 16, 16</span>
<a name="l01067"></a>01067                         *(Bit32u*)(pos+8)=NOP;                          <span class="comment">// nop</span>
<a name="l01068"></a>01068                         *(Bit32u*)(pos+12)=RORV(FC_RETOP, HOST_w0, HOST_w1);    <span class="comment">// rorv FC_RETOP, w0, w1</span>
<a name="l01069"></a>01069                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01070"></a>01070                         <span class="keywordflow">break</span>;
<a name="l01071"></a>01071                 <span class="keywordflow">case</span> t_RORd:
<a name="l01072"></a>01072                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01073"></a>01073                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l01074"></a>01074                         *(Bit32u*)(pos+8)=RORV(FC_RETOP, HOST_w0, HOST_w1);     <span class="comment">// rorv FC_RETOP, w0, w1</span>
<a name="l01075"></a>01075                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l01076"></a>01076                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01077"></a>01077                         <span class="keywordflow">break</span>;
<a name="l01078"></a>01078                 <span class="keywordflow">case</span> t_ROLb:
<a name="l01079"></a>01079                         *(Bit32u*)pos=MOVZ(HOST_w2, 32, 0);                                                                     <span class="comment">// movz w2, #32</span>
<a name="l01080"></a>01080                         *(Bit32u*)(pos+4)=BFI(HOST_w0, HOST_w0, 8, 8);                                          <span class="comment">// bfi w0, w0, 8, 8</span>
<a name="l01081"></a>01081                         *(Bit32u*)(pos+8)=SUB_REG_LSL_IMM(HOST_w2, HOST_w2, HOST_w1, 0);        <span class="comment">// sub w2, w2, w1</span>
<a name="l01082"></a>01082                         *(Bit32u*)(pos+12)=BFI(HOST_w0, HOST_w0, 16, 16);                                       <span class="comment">// bfi w0, w0, 16, 16</span>
<a name="l01083"></a>01083                         *(Bit32u*)(pos+16)=RORV(FC_RETOP, HOST_w0, HOST_w2);                            <span class="comment">// rorv FC_RETOP, w0, w2</span>
<a name="l01084"></a>01084                         <span class="keywordflow">break</span>;
<a name="l01085"></a>01085                 <span class="keywordflow">case</span> t_ROLw:
<a name="l01086"></a>01086                         *(Bit32u*)pos=MOVZ(HOST_w2, 32, 0);                                                                     <span class="comment">// movz w2, #32</span>
<a name="l01087"></a>01087                         *(Bit32u*)(pos+4)=BFI(HOST_w0, HOST_w0, 16, 16);                                        <span class="comment">// bfi w0, w0, 16, 16</span>
<a name="l01088"></a>01088                         *(Bit32u*)(pos+8)=SUB_REG_LSL_IMM(HOST_w2, HOST_w2, HOST_w1, 0);        <span class="comment">// sub w2, w2, w1</span>
<a name="l01089"></a>01089                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l01090"></a>01090                         *(Bit32u*)(pos+16)=RORV(FC_RETOP, HOST_w0, HOST_w2);                            <span class="comment">// rorv FC_RETOP, w0, w2</span>
<a name="l01091"></a>01091                         <span class="keywordflow">break</span>;
<a name="l01092"></a>01092                 <span class="keywordflow">case</span> t_ROLd:
<a name="l01093"></a>01093                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01094"></a>01094                         *(Bit32u*)(pos+4)=MOVZ(HOST_w2, 32, 0);                                                         <span class="comment">// movz w2, #32</span>
<a name="l01095"></a>01095                         *(Bit32u*)(pos+8)=SUB_REG_LSL_IMM(HOST_w2, HOST_w2, HOST_w1, 0);        <span class="comment">// sub w2, w2, w1</span>
<a name="l01096"></a>01096                         *(Bit32u*)(pos+12)=RORV(FC_RETOP, HOST_w0, HOST_w2);                            <span class="comment">// rorv FC_RETOP, w0, w2</span>
<a name="l01097"></a>01097                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01098"></a>01098                         <span class="keywordflow">break</span>;
<a name="l01099"></a>01099                 <span class="keywordflow">case</span> t_NEGb:
<a name="l01100"></a>01100                 <span class="keywordflow">case</span> t_NEGw:
<a name="l01101"></a>01101                 <span class="keywordflow">case</span> t_NEGd:
<a name="l01102"></a>01102                         *(Bit32u*)pos=NOP;                                      <span class="comment">// nop</span>
<a name="l01103"></a>01103                         *(Bit32u*)(pos+4)=NOP;                          <span class="comment">// nop</span>
<a name="l01104"></a>01104                         *(Bit32u*)(pos+8)=SUB_REG_LSL_IMM(FC_RETOP, HOST_wzr, HOST_w0, 0);      <span class="comment">// sub FC_RETOP, wzr, w0</span>
<a name="l01105"></a>01105                         *(Bit32u*)(pos+12)=NOP;                         <span class="comment">// nop</span>
<a name="l01106"></a>01106                         *(Bit32u*)(pos+16)=NOP;                         <span class="comment">// nop</span>
<a name="l01107"></a>01107                         <span class="keywordflow">break</span>;
<a name="l01108"></a>01108                 <span class="keywordflow">case</span> t_DSHLd:
<a name="l01109"></a>01109                         *(Bit32u*)pos=MOVZ64(HOST_x3, 0x1f, 0);                                                         <span class="comment">// movz x3, #0x1f</span>
<a name="l01110"></a>01110                         *(Bit32u*)(pos+4)=BFI64(HOST_x1, HOST_x0, 32, 32);                                      <span class="comment">// bfi x1, x0, 32, 32</span>
<a name="l01111"></a>01111                         *(Bit32u*)(pos+8)=AND64_REG_LSL_IMM(HOST_x2, HOST_x2, HOST_x3, 0);      <span class="comment">// and x2, x2, x3</span>
<a name="l01112"></a>01112                         *(Bit32u*)(pos+12)=LSLV64(FC_RETOP, HOST_x1, HOST_x2);                          <span class="comment">// lslv FC_RETOP, x1, x2</span>
<a name="l01113"></a>01113                         *(Bit32u*)(pos+16)=LSR64_IMM(FC_RETOP, FC_RETOP, 32);                           <span class="comment">// lsr FC_RETOP, FC_RETOP, #32</span>
<a name="l01114"></a>01114                         <span class="keywordflow">break</span>;
<a name="l01115"></a>01115                 <span class="keywordflow">case</span> t_DSHRd:
<a name="l01116"></a>01116                         *(Bit32u*)pos=MOVZ64(HOST_x3, 0x1f, 0);                                                         <span class="comment">// movz x3, #0x1f</span>
<a name="l01117"></a>01117                         *(Bit32u*)(pos+4)=BFI64(HOST_x0, HOST_x1, 32, 32);                                      <span class="comment">// bfi x0, x1, 32, 32</span>
<a name="l01118"></a>01118                         *(Bit32u*)(pos+8)=AND64_REG_LSL_IMM(HOST_x2, HOST_x2, HOST_x3, 0);      <span class="comment">// and x2, x2, x3</span>
<a name="l01119"></a>01119                         *(Bit32u*)(pos+12)=NOP;                                                                                         <span class="comment">// nop</span>
<a name="l01120"></a>01120                         *(Bit32u*)(pos+16)=LSRV64(FC_RETOP, HOST_x0, HOST_x2);                          <span class="comment">// lsrv FC_RETOP, x0, x2</span>
<a name="l01121"></a>01121                         <span class="keywordflow">break</span>;
<a name="l01122"></a>01122                 <span class="keywordflow">default</span>:
<a name="l01123"></a>01123                         *(Bit32u*)pos=MOVZ64(temp1, ((Bit64u)fct_ptr) &amp; 0xffff, 0);                 <span class="comment">// movz temp1, #(fct_ptr &amp; 0xffff)</span>
<a name="l01124"></a>01124                         *(Bit32u*)(pos+4)=MOVK64(temp1, (((Bit64u)fct_ptr) &gt;&gt; 16) &amp; 0xffff, 16);    <span class="comment">// movk temp1, #((fct_ptr &gt;&gt; 16) &amp; 0xffff), lsl #16</span>
<a name="l01125"></a>01125                         *(Bit32u*)(pos+8)=MOVK64(temp1, (((Bit64u)fct_ptr) &gt;&gt; 32) &amp; 0xffff, 32);    <span class="comment">// movk temp1, #((fct_ptr &gt;&gt; 32) &amp; 0xffff), lsl #32</span>
<a name="l01126"></a>01126                         *(Bit32u*)(pos+12)=MOVK64(temp1, (((Bit64u)fct_ptr) &gt;&gt; 48) &amp; 0xffff, 48);   <span class="comment">// movk temp1, #((fct_ptr &gt;&gt; 48) &amp; 0xffff), lsl #48</span>
<a name="l01127"></a>01127                         <span class="keywordflow">break</span>;
<a name="l01128"></a>01128 
<a name="l01129"></a>01129         }
<a name="l01130"></a>01130 <span class="preprocessor">#else</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span>        *(Bit32u*)pos=MOVZ64(temp1, ((Bit64u)fct_ptr) &amp; 0xffff, 0);                 <span class="comment">// movz temp1, #(fct_ptr &amp; 0xffff)</span>
<a name="l01132"></a>01132         *(Bit32u*)(pos+4)=MOVK64(temp1, (((Bit64u)fct_ptr) &gt;&gt; 16) &amp; 0xffff, 16);    <span class="comment">// movk temp1, #((fct_ptr &gt;&gt; 16) &amp; 0xffff), lsl #16</span>
<a name="l01133"></a>01133         *(Bit32u*)(pos+8)=MOVK64(temp1, (((Bit64u)fct_ptr) &gt;&gt; 32) &amp; 0xffff, 32);    <span class="comment">// movk temp1, #((fct_ptr &gt;&gt; 32) &amp; 0xffff), lsl #32</span>
<a name="l01134"></a>01134         *(Bit32u*)(pos+12)=MOVK64(temp1, (((Bit64u)fct_ptr) &gt;&gt; 48) &amp; 0xffff, 48);   <span class="comment">// movk temp1, #((fct_ptr &gt;&gt; 48) &amp; 0xffff), lsl #48</span>
<a name="l01135"></a>01135 <span class="preprocessor">#endif</span>
<a name="l01136"></a>01136 <span class="preprocessor"></span>}
<a name="l01137"></a>01137 <span class="preprocessor">#endif</span>
<a name="l01138"></a>01138 <span class="preprocessor"></span>
<a name="l01139"></a>01139 <span class="keyword">static</span> <span class="keywordtype">void</span> cache_block_closing(Bit8u* block_start,Bitu block_size) {
<a name="l01140"></a>01140 <span class="preprocessor">#ifdef _MSC_VER</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span>    <span class="comment">//flush cache - Win32 API for MSVC</span>
<a name="l01142"></a>01142     FlushInstructionCache(GetCurrentProcess(), block_start, block_size);
<a name="l01143"></a>01143 <span class="preprocessor">#else</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span>        <span class="comment">//flush cache - GCC/LLVM builtin</span>
<a name="l01145"></a>01145         __builtin___clear_cache((<span class="keywordtype">char</span> *)block_start, (<span class="keywordtype">char</span> *)(block_start+block_size));
<a name="l01146"></a>01146 <span class="preprocessor">#endif</span>
<a name="l01147"></a>01147 <span class="preprocessor"></span>}
<a name="l01148"></a>01148 
<a name="l01149"></a>01149 <span class="keyword">static</span> <span class="keywordtype">void</span> cache_block_before_close(<span class="keywordtype">void</span>) { }
<a name="l01150"></a>01150 
<a name="l01151"></a>01151 <span class="preprocessor">#ifdef DRC_USE_SEGS_ADDR</span>
<a name="l01152"></a>01152 <span class="preprocessor"></span>
<a name="l01153"></a>01153 <span class="comment">// mov 16bit value from Segs[index] into dest_reg using FC_SEGS_ADDR (index modulo 2 must be zero)</span>
<a name="l01154"></a>01154 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l01155"></a>01155 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_seg16_to_reg(HostReg dest_reg,Bitu index) {
<a name="l01156"></a>01156         cache_addd( LDRH_IMM(dest_reg, FC_SEGS_ADDR, index) );      <span class="comment">// ldrh dest_reg, [FC_SEGS_ADDR, #index]</span>
<a name="l01157"></a>01157 }
<a name="l01158"></a>01158 
<a name="l01159"></a>01159 <span class="comment">// mov 32bit value from Segs[index] into dest_reg using FC_SEGS_ADDR (index modulo 4 must be zero)</span>
<a name="l01160"></a>01160 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_seg32_to_reg(HostReg dest_reg,Bitu index) {
<a name="l01161"></a>01161         cache_addd( LDR_IMM(dest_reg, FC_SEGS_ADDR, index) );      <span class="comment">// ldr dest_reg, [FC_SEGS_ADDR, #index]</span>
<a name="l01162"></a>01162 }
<a name="l01163"></a>01163 
<a name="l01164"></a>01164 <span class="comment">// add a 32bit value from Segs[index] to a full register using FC_SEGS_ADDR (index modulo 4 must be zero)</span>
<a name="l01165"></a>01165 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_seg32_to_reg(HostReg reg,Bitu index) {
<a name="l01166"></a>01166         cache_addd( LDR_IMM(temp1, FC_SEGS_ADDR, index) );      <span class="comment">// ldr temp1, [FC_SEGS_ADDR, #index]</span>
<a name="l01167"></a>01167         cache_addd( ADD_REG_LSL_IMM(reg, reg, temp1, 0) );      <span class="comment">// add reg, reg, temp1</span>
<a name="l01168"></a>01168 }
<a name="l01169"></a>01169 
<a name="l01170"></a>01170 <span class="preprocessor">#endif</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span>
<a name="l01172"></a>01172 <span class="preprocessor">#ifdef DRC_USE_REGS_ADDR</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>
<a name="l01174"></a>01174 <span class="comment">// mov 16bit value from cpu_regs[index] into dest_reg using FC_REGS_ADDR (index modulo 2 must be zero)</span>
<a name="l01175"></a>01175 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l01176"></a>01176 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval16_to_reg(HostReg dest_reg,Bitu index) {
<a name="l01177"></a>01177         cache_addd( LDRH_IMM(dest_reg, FC_REGS_ADDR, index) );      <span class="comment">// ldrh dest_reg, [FC_REGS_ADDR, #index]</span>
<a name="l01178"></a>01178 }
<a name="l01179"></a>01179 
<a name="l01180"></a>01180 <span class="comment">// mov 32bit value from cpu_regs[index] into dest_reg using FC_REGS_ADDR (index modulo 4 must be zero)</span>
<a name="l01181"></a>01181 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval32_to_reg(HostReg dest_reg,Bitu index) {
<a name="l01182"></a>01182         cache_addd( LDR_IMM(dest_reg, FC_REGS_ADDR, index) );      <span class="comment">// ldr dest_reg, [FC_REGS_ADDR, #index]</span>
<a name="l01183"></a>01183 }
<a name="l01184"></a>01184 
<a name="l01185"></a>01185 <span class="comment">// move a 32bit (dword==true) or 16bit (dword==false) value from cpu_regs[index] into dest_reg using FC_REGS_ADDR (if dword==true index modulo 4 must be zero) (if dword==false index modulo 2 must be zero)</span>
<a name="l01186"></a>01186 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l01187"></a>01187 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regword_to_reg(HostReg dest_reg,Bitu index,<span class="keywordtype">bool</span> dword) {
<a name="l01188"></a>01188         <span class="keywordflow">if</span> (dword) {
<a name="l01189"></a>01189                 cache_addd( LDR_IMM(dest_reg, FC_REGS_ADDR, index) );      <span class="comment">// ldr dest_reg, [FC_REGS_ADDR, #index]</span>
<a name="l01190"></a>01190         } <span class="keywordflow">else</span> {
<a name="l01191"></a>01191                 cache_addd( LDRH_IMM(dest_reg, FC_REGS_ADDR, index) );      <span class="comment">// ldrh dest_reg, [FC_REGS_ADDR, #index]</span>
<a name="l01192"></a>01192         }
<a name="l01193"></a>01193 }
<a name="l01194"></a>01194 
<a name="l01195"></a>01195 <span class="comment">// move an 8bit value from cpu_regs[index]  into dest_reg using FC_REGS_ADDR</span>
<a name="l01196"></a>01196 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l01197"></a>01197 <span class="comment">// this function does not use FC_OP1/FC_OP2 as dest_reg as these</span>
<a name="l01198"></a>01198 <span class="comment">// registers might not be directly byte-accessible on some architectures</span>
<a name="l01199"></a>01199 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regbyte_to_reg_low(HostReg dest_reg,Bitu index) {
<a name="l01200"></a>01200         cache_addd( LDRB_IMM(dest_reg, FC_REGS_ADDR, index) );      <span class="comment">// ldrb dest_reg, [FC_REGS_ADDR, #index]</span>
<a name="l01201"></a>01201 }
<a name="l01202"></a>01202 
<a name="l01203"></a>01203 <span class="comment">// move an 8bit value from cpu_regs[index]  into dest_reg using FC_REGS_ADDR</span>
<a name="l01204"></a>01204 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l01205"></a>01205 <span class="comment">// this function can use FC_OP1/FC_OP2 as dest_reg which are</span>
<a name="l01206"></a>01206 <span class="comment">// not directly byte-accessible on some architectures</span>
<a name="l01207"></a>01207 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regbyte_to_reg_low_canuseword(HostReg dest_reg,Bitu index) {
<a name="l01208"></a>01208         cache_addd( LDRB_IMM(dest_reg, FC_REGS_ADDR, index) );      <span class="comment">// ldrb dest_reg, [FC_REGS_ADDR, #index]</span>
<a name="l01209"></a>01209 }
<a name="l01210"></a>01210 
<a name="l01211"></a>01211 
<a name="l01212"></a>01212 <span class="comment">// add a 32bit value from cpu_regs[index] to a full register using FC_REGS_ADDR (index modulo 4 must be zero)</span>
<a name="l01213"></a>01213 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_regval32_to_reg(HostReg reg,Bitu index) {
<a name="l01214"></a>01214         cache_addd( LDR_IMM(temp2, FC_REGS_ADDR, index) );      <span class="comment">// ldr temp2, [FC_REGS_ADDR, #index]</span>
<a name="l01215"></a>01215         cache_addd( ADD_REG_LSL_IMM(reg, reg, temp2, 0) );      <span class="comment">// add reg, reg, temp2</span>
<a name="l01216"></a>01216 }
<a name="l01217"></a>01217 
<a name="l01218"></a>01218 
<a name="l01219"></a>01219 <span class="comment">// move 16bit of register into cpu_regs[index] using FC_REGS_ADDR (index modulo 2 must be zero)</span>
<a name="l01220"></a>01220 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval16_from_reg(HostReg src_reg,Bitu index) {
<a name="l01221"></a>01221         cache_addd( STRH_IMM(src_reg, FC_REGS_ADDR, index) );      <span class="comment">// strh src_reg, [FC_REGS_ADDR, #index]</span>
<a name="l01222"></a>01222 }
<a name="l01223"></a>01223 
<a name="l01224"></a>01224 <span class="comment">// move 32bit of register into cpu_regs[index] using FC_REGS_ADDR (index modulo 4 must be zero)</span>
<a name="l01225"></a>01225 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval32_from_reg(HostReg src_reg,Bitu index) {
<a name="l01226"></a>01226         cache_addd( STR_IMM(src_reg, FC_REGS_ADDR, index) );      <span class="comment">// str src_reg, [FC_REGS_ADDR, #index]</span>
<a name="l01227"></a>01227 }
<a name="l01228"></a>01228 
<a name="l01229"></a>01229 <span class="comment">// move 32bit (dword==true) or 16bit (dword==false) of a register into cpu_regs[index] using FC_REGS_ADDR (if dword==true index modulo 4 must be zero) (if dword==false index modulo 2 must be zero)</span>
<a name="l01230"></a>01230 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regword_from_reg(HostReg src_reg,Bitu index,<span class="keywordtype">bool</span> dword) {
<a name="l01231"></a>01231         <span class="keywordflow">if</span> (dword) {
<a name="l01232"></a>01232                 cache_addd( STR_IMM(src_reg, FC_REGS_ADDR, index) );      <span class="comment">// str src_reg, [FC_REGS_ADDR, #index]</span>
<a name="l01233"></a>01233         } <span class="keywordflow">else</span> {
<a name="l01234"></a>01234                 cache_addd( STRH_IMM(src_reg, FC_REGS_ADDR, index) );      <span class="comment">// strh src_reg, [FC_REGS_ADDR, #index]</span>
<a name="l01235"></a>01235         }
<a name="l01236"></a>01236 }
<a name="l01237"></a>01237 
<a name="l01238"></a>01238 <span class="comment">// move the lowest 8bit of a register into cpu_regs[index] using FC_REGS_ADDR</span>
<a name="l01239"></a>01239 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regbyte_from_reg_low(HostReg src_reg,Bitu index) {
<a name="l01240"></a>01240         cache_addd( STRB_IMM(src_reg, FC_REGS_ADDR, index) );      <span class="comment">// strb src_reg, [FC_REGS_ADDR, #index]</span>
<a name="l01241"></a>01241 }
<a name="l01242"></a>01242 
<a name="l01243"></a>01243 <span class="preprocessor">#endif</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 1 2019 18:06:24 for DOSBox-X by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.0
</small></address>

</body>
</html>
