{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493309873101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493309873101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 13:17:52 2017 " "Processing started: Thu Apr 27 13:17:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493309873101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493309873101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tp2 -c Tp2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tp2 -c Tp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493309873101 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493309873383 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Tp2.v " "Entity \"mux\" obtained from \"Tp2.v\" instead of from Quartus II megafunction library" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 85 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1493309873430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2.v 8 8 " "Found 8 design units, including 8 entities, in source file tp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493309873430 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493309873430 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493309873430 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493309873430 ""} { "Info" "ISGN_ENTITY_NAME" "5 regn " "Found entity 5: regn" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493309873430 ""} { "Info" "ISGN_ENTITY_NAME" "6 Counter " "Found entity 6: Counter" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493309873430 ""} { "Info" "ISGN_ENTITY_NAME" "7 InstCounter " "Found entity 7: InstCounter" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493309873430 ""} { "Info" "ISGN_ENTITY_NAME" "8 Tp2 " "Found entity 8: Tp2" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493309873430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493309873430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493309873430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493309873430 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Q packed Tp2.v(161) " "Verilog HDL Port Declaration warning at Tp2.v(161): data type declaration for \"Q\" declares packed dimensions but the port declaration declaration does not" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 161 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1493309873430 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Q Tp2.v(160) " "HDL info at Tp2.v(160): see declaration for object \"Q\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 160 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tp2 " "Elaborating entity \"Tp2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493309873476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:p " "Elaborating entity \"Processor\" for hierarchy \"Processor:p\"" {  } { { "Tp2.v" "p" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873476 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN Tp2.v(33) " "Verilog HDL Always Construct warning at Tp2.v(33): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493309873476 "|Tp2|Processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR Tp2.v(22) " "Verilog HDL Always Construct warning at Tp2.v(22): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493309873476 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] Tp2.v(22) " "Inferred latch for \"IR\[0\]\" at Tp2.v(22)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873476 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] Tp2.v(22) " "Inferred latch for \"IR\[1\]\" at Tp2.v(22)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873476 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] Tp2.v(22) " "Inferred latch for \"IR\[2\]\" at Tp2.v(22)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873476 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] Tp2.v(22) " "Inferred latch for \"IR\[3\]\" at Tp2.v(22)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873476 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] Tp2.v(22) " "Inferred latch for \"IR\[4\]\" at Tp2.v(22)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873476 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] Tp2.v(22) " "Inferred latch for \"IR\[5\]\" at Tp2.v(22)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873476 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] Tp2.v(22) " "Inferred latch for \"IR\[6\]\" at Tp2.v(22)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873476 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] Tp2.v(22) " "Inferred latch for \"IR\[7\]\" at Tp2.v(22)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873476 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] Tp2.v(22) " "Inferred latch for \"IR\[8\]\" at Tp2.v(22)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873476 "|Tp2|Processor:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 Processor:p\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"Processor:p\|dec3to8:decX\"" {  } { { "Tp2.v" "decX" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Processor:p\|Counter:Tstep " "Elaborating entity \"Counter\" for hierarchy \"Processor:p\|Counter:Tstep\"" {  } { { "Tp2.v" "Tstep" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn Processor:p\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"Processor:p\|regn:reg_0\"" {  } { { "Tp2.v" "reg_0" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:p\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Processor:p\|ALU:alu\"" {  } { { "Tp2.v" "alu" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Processor:p\|mux:m " "Elaborating entity \"mux\" for hierarchy \"Processor:p\|mux:m\"" {  } { { "Tp2.v" "m" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873492 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 Tp2.v(94) " "Verilog HDL Always Construct warning at Tp2.v(94): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 Tp2.v(95) " "Verilog HDL Always Construct warning at Tp2.v(95): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 Tp2.v(96) " "Verilog HDL Always Construct warning at Tp2.v(96): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 Tp2.v(97) " "Verilog HDL Always Construct warning at Tp2.v(97): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 Tp2.v(98) " "Verilog HDL Always Construct warning at Tp2.v(98): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 Tp2.v(99) " "Verilog HDL Always Construct warning at Tp2.v(99): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 Tp2.v(100) " "Verilog HDL Always Construct warning at Tp2.v(100): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 Tp2.v(101) " "Verilog HDL Always Construct warning at Tp2.v(101): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Tp2.v(93) " "Verilog HDL Case Statement warning at Tp2.v(93): incomplete case statement has no default case item" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Tp2.v(93) " "Verilog HDL Case Statement information at Tp2.v(93): all case item expressions in this case statement are onehot" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN Tp2.v(105) " "Verilog HDL Always Construct warning at Tp2.v(105): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G Tp2.v(108) " "Verilog HDL Always Construct warning at Tp2.v(108): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bus Tp2.v(91) " "Verilog HDL Always Construct warning at Tp2.v(91): inferring latch(es) for variable \"Bus\", which holds its previous value in one or more paths through the always construct" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[0\] Tp2.v(104) " "Inferred latch for \"Bus\[0\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[1\] Tp2.v(104) " "Inferred latch for \"Bus\[1\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[2\] Tp2.v(104) " "Inferred latch for \"Bus\[2\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[3\] Tp2.v(104) " "Inferred latch for \"Bus\[3\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[4\] Tp2.v(104) " "Inferred latch for \"Bus\[4\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[5\] Tp2.v(104) " "Inferred latch for \"Bus\[5\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[6\] Tp2.v(104) " "Inferred latch for \"Bus\[6\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[7\] Tp2.v(104) " "Inferred latch for \"Bus\[7\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[8\] Tp2.v(104) " "Inferred latch for \"Bus\[8\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[9\] Tp2.v(104) " "Inferred latch for \"Bus\[9\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[10\] Tp2.v(104) " "Inferred latch for \"Bus\[10\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[11\] Tp2.v(104) " "Inferred latch for \"Bus\[11\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[12\] Tp2.v(104) " "Inferred latch for \"Bus\[12\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[13\] Tp2.v(104) " "Inferred latch for \"Bus\[13\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[14\] Tp2.v(104) " "Inferred latch for \"Bus\[14\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[15\] Tp2.v(104) " "Inferred latch for \"Bus\[15\]\" at Tp2.v(104)" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493309873492 "|Tp2|Processor:p|mux:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstCounter InstCounter:ic " "Elaborating entity \"InstCounter\" for hierarchy \"InstCounter:ic\"" {  } { { "Tp2.v" "ic" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:mem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:mem\"" {  } { { "Tp2.v" "mem" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:mem\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:mem\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873539 ""}  } { { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493309873539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r081 " "Found entity 1: altsyncram_r081" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493309873601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493309873601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r081 inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated " "Elaborating entity \"altsyncram_r081\" for hierarchy \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493309873601 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[0\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[1\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[2\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[3\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[4\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[5\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[6\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[7\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[8\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[9\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[10\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[11\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[12\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[13\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[14\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[15\] " "Synthesized away node \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/db/altsyncram_r081.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/inst_mem.v" 81 0 0 } } { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309873773 "|Tp2|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r081:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1493309873773 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1493309873773 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1493309873977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493309874133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874133 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[0\] " "No output dependent on input pin \"LEDR\[0\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[1\] " "No output dependent on input pin \"LEDR\[1\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[2\] " "No output dependent on input pin \"LEDR\[2\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[3\] " "No output dependent on input pin \"LEDR\[3\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[4\] " "No output dependent on input pin \"LEDR\[4\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[5\] " "No output dependent on input pin \"LEDR\[5\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[6\] " "No output dependent on input pin \"LEDR\[6\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[7\] " "No output dependent on input pin \"LEDR\[7\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[8\] " "No output dependent on input pin \"LEDR\[8\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[9\] " "No output dependent on input pin \"LEDR\[9\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[10\] " "No output dependent on input pin \"LEDR\[10\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[11\] " "No output dependent on input pin \"LEDR\[11\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[12\] " "No output dependent on input pin \"LEDR\[12\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[13\] " "No output dependent on input pin \"LEDR\[13\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[14\] " "No output dependent on input pin \"LEDR\[14\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[15\] " "No output dependent on input pin \"LEDR\[15\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[16\] " "No output dependent on input pin \"LEDR\[16\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[17\] " "No output dependent on input pin \"LEDR\[17\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|LEDR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Tp2.v" "" { Text "C:/Users/Aluno/Downloads/LabAOC2-master/LabAOC2-master/LabAOC2-master/TP2/Tp2.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493309874180 "|Tp2|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493309874180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493309874195 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493309874195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493309874195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493309874242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 13:17:54 2017 " "Processing ended: Thu Apr 27 13:17:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493309874242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493309874242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493309874242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493309874242 ""}
