#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26806e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2680360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x26a7650 .functor NOT 1, L_0x26d1e20, C4<0>, C4<0>, C4<0>;
L_0x26d1c00 .functor XOR 2, L_0x26d1ac0, L_0x26d1b60, C4<00>, C4<00>;
L_0x26d1d10 .functor XOR 2, L_0x26d1c00, L_0x26d1c70, C4<00>, C4<00>;
v0x26cec00_0 .net "Y2_dut", 0 0, L_0x26d0c60;  1 drivers
v0x26cecc0_0 .net "Y2_ref", 0 0, L_0x2699df0;  1 drivers
v0x26ced60_0 .net "Y4_dut", 0 0, L_0x26d1830;  1 drivers
v0x26cee30_0 .net "Y4_ref", 0 0, L_0x26d02e0;  1 drivers
v0x26cef00_0 .net *"_ivl_10", 1 0, L_0x26d1c70;  1 drivers
v0x26ceff0_0 .net *"_ivl_12", 1 0, L_0x26d1d10;  1 drivers
v0x26cf090_0 .net *"_ivl_2", 1 0, L_0x26d1a20;  1 drivers
v0x26cf150_0 .net *"_ivl_4", 1 0, L_0x26d1ac0;  1 drivers
v0x26cf230_0 .net *"_ivl_6", 1 0, L_0x26d1b60;  1 drivers
v0x26cf310_0 .net *"_ivl_8", 1 0, L_0x26d1c00;  1 drivers
v0x26cf3f0_0 .var "clk", 0 0;
v0x26cf490_0 .var/2u "stats1", 223 0;
v0x26cf550_0 .var/2u "strobe", 0 0;
v0x26cf610_0 .net "tb_match", 0 0, L_0x26d1e20;  1 drivers
v0x26cf6e0_0 .net "tb_mismatch", 0 0, L_0x26a7650;  1 drivers
v0x26cf780_0 .net "w", 0 0, v0x26ccea0_0;  1 drivers
v0x26cf820_0 .net "y", 6 1, v0x26ccf40_0;  1 drivers
L_0x26d1a20 .concat [ 1 1 0 0], L_0x26d02e0, L_0x2699df0;
L_0x26d1ac0 .concat [ 1 1 0 0], L_0x26d02e0, L_0x2699df0;
L_0x26d1b60 .concat [ 1 1 0 0], L_0x26d1830, L_0x26d0c60;
L_0x26d1c70 .concat [ 1 1 0 0], L_0x26d02e0, L_0x2699df0;
L_0x26d1e20 .cmp/eeq 2, L_0x26d1a20, L_0x26d1d10;
S_0x2699120 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x2680360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x2684a50 .functor NOT 1, v0x26ccea0_0, C4<0>, C4<0>, C4<0>;
L_0x2699df0 .functor AND 1, L_0x26cfa40, L_0x2684a50, C4<1>, C4<1>;
L_0x26a76c0 .functor OR 1, L_0x26cfc30, L_0x26cfcd0, C4<0>, C4<0>;
L_0x26cfee0 .functor OR 1, L_0x26a76c0, L_0x26cfe10, C4<0>, C4<0>;
L_0x26d01d0 .functor OR 1, L_0x26cfee0, L_0x26d0020, C4<0>, C4<0>;
L_0x26d02e0 .functor AND 1, L_0x26d01d0, v0x26ccea0_0, C4<1>, C4<1>;
v0x26a77c0_0 .net "Y2", 0 0, L_0x2699df0;  alias, 1 drivers
v0x26a7860_0 .net "Y4", 0 0, L_0x26d02e0;  alias, 1 drivers
v0x2684b60_0 .net *"_ivl_1", 0 0, L_0x26cfa40;  1 drivers
v0x2684c30_0 .net *"_ivl_10", 0 0, L_0x26a76c0;  1 drivers
v0x26cbeb0_0 .net *"_ivl_13", 0 0, L_0x26cfe10;  1 drivers
v0x26cbfe0_0 .net *"_ivl_14", 0 0, L_0x26cfee0;  1 drivers
v0x26cc0c0_0 .net *"_ivl_17", 0 0, L_0x26d0020;  1 drivers
v0x26cc1a0_0 .net *"_ivl_18", 0 0, L_0x26d01d0;  1 drivers
v0x26cc280_0 .net *"_ivl_2", 0 0, L_0x2684a50;  1 drivers
v0x26cc3f0_0 .net *"_ivl_7", 0 0, L_0x26cfc30;  1 drivers
v0x26cc4d0_0 .net *"_ivl_9", 0 0, L_0x26cfcd0;  1 drivers
v0x26cc5b0_0 .net "w", 0 0, v0x26ccea0_0;  alias, 1 drivers
v0x26cc670_0 .net "y", 6 1, v0x26ccf40_0;  alias, 1 drivers
L_0x26cfa40 .part v0x26ccf40_0, 0, 1;
L_0x26cfc30 .part v0x26ccf40_0, 1, 1;
L_0x26cfcd0 .part v0x26ccf40_0, 2, 1;
L_0x26cfe10 .part v0x26ccf40_0, 4, 1;
L_0x26d0020 .part v0x26ccf40_0, 5, 1;
S_0x26cc7d0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x2680360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x26cca30_0 .net "clk", 0 0, v0x26cf3f0_0;  1 drivers
v0x26ccb10_0 .var/2s "errored1", 31 0;
v0x26ccbf0_0 .var/2s "onehot_error", 31 0;
v0x26cccb0_0 .net "tb_match", 0 0, L_0x26d1e20;  alias, 1 drivers
v0x26ccd70_0 .var/2s "temp", 31 0;
v0x26ccea0_0 .var "w", 0 0;
v0x26ccf40_0 .var "y", 6 1;
E_0x2693410/0 .event negedge, v0x26cca30_0;
E_0x2693410/1 .event posedge, v0x26cca30_0;
E_0x2693410 .event/or E_0x2693410/0, E_0x2693410/1;
S_0x26cd040 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x2680360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x26d04d0 .functor NOT 1, v0x26ccea0_0, C4<0>, C4<0>, C4<0>;
L_0x26d0540 .functor AND 1, L_0x26d0430, L_0x26d04d0, C4<1>, C4<1>;
L_0x26d06f0 .functor NOT 1, v0x26ccea0_0, C4<0>, C4<0>, C4<0>;
L_0x26d0760 .functor AND 1, L_0x26d0650, L_0x26d06f0, C4<1>, C4<1>;
L_0x26d08a0 .functor OR 1, L_0x26d0540, L_0x26d0760, C4<0>, C4<0>;
L_0x26d0a50 .functor AND 1, L_0x26d09b0, v0x26ccea0_0, C4<1>, C4<1>;
L_0x26d0c60 .functor OR 1, L_0x26d08a0, L_0x26d0a50, C4<0>, C4<0>;
L_0x26d0e90 .functor NOT 1, v0x26ccea0_0, C4<0>, C4<0>, C4<0>;
L_0x26d0f50 .functor AND 1, L_0x26d0dc0, L_0x26d0e90, C4<1>, C4<1>;
L_0x26d1100 .functor AND 1, L_0x26d1060, v0x26ccea0_0, C4<1>, C4<1>;
L_0x26d1220 .functor OR 1, L_0x26d0f50, L_0x26d1100, C4<0>, C4<0>;
L_0x26d13c0 .functor NOT 1, v0x26ccea0_0, C4<0>, C4<0>, C4<0>;
L_0x26d14a0 .functor AND 1, L_0x26d12e0, L_0x26d13c0, C4<1>, C4<1>;
L_0x26d15b0 .functor OR 1, L_0x26d1220, L_0x26d14a0, C4<0>, C4<0>;
L_0x26d1430 .functor AND 1, L_0x26d1740, v0x26ccea0_0, C4<1>, C4<1>;
L_0x26d1830 .functor OR 1, L_0x26d15b0, L_0x26d1430, C4<0>, C4<0>;
v0x26cd2e0_0 .net "Y2", 0 0, L_0x26d0c60;  alias, 1 drivers
v0x26cd3a0_0 .net "Y4", 0 0, L_0x26d1830;  alias, 1 drivers
v0x26cd460_0 .net *"_ivl_1", 0 0, L_0x26d0430;  1 drivers
v0x26cd550_0 .net *"_ivl_10", 0 0, L_0x26d0760;  1 drivers
v0x26cd630_0 .net *"_ivl_12", 0 0, L_0x26d08a0;  1 drivers
v0x26cd760_0 .net *"_ivl_15", 0 0, L_0x26d09b0;  1 drivers
v0x26cd840_0 .net *"_ivl_16", 0 0, L_0x26d0a50;  1 drivers
v0x26cd920_0 .net *"_ivl_2", 0 0, L_0x26d04d0;  1 drivers
v0x26cda00_0 .net *"_ivl_21", 0 0, L_0x26d0dc0;  1 drivers
v0x26cdb70_0 .net *"_ivl_22", 0 0, L_0x26d0e90;  1 drivers
v0x26cdc50_0 .net *"_ivl_24", 0 0, L_0x26d0f50;  1 drivers
v0x26cdd30_0 .net *"_ivl_27", 0 0, L_0x26d1060;  1 drivers
v0x26cde10_0 .net *"_ivl_28", 0 0, L_0x26d1100;  1 drivers
v0x26cdef0_0 .net *"_ivl_30", 0 0, L_0x26d1220;  1 drivers
v0x26cdfd0_0 .net *"_ivl_33", 0 0, L_0x26d12e0;  1 drivers
v0x26ce0b0_0 .net *"_ivl_34", 0 0, L_0x26d13c0;  1 drivers
v0x26ce190_0 .net *"_ivl_36", 0 0, L_0x26d14a0;  1 drivers
v0x26ce270_0 .net *"_ivl_38", 0 0, L_0x26d15b0;  1 drivers
v0x26ce350_0 .net *"_ivl_4", 0 0, L_0x26d0540;  1 drivers
v0x26ce430_0 .net *"_ivl_41", 0 0, L_0x26d1740;  1 drivers
v0x26ce510_0 .net *"_ivl_42", 0 0, L_0x26d1430;  1 drivers
v0x26ce5f0_0 .net *"_ivl_7", 0 0, L_0x26d0650;  1 drivers
v0x26ce6d0_0 .net *"_ivl_8", 0 0, L_0x26d06f0;  1 drivers
v0x26ce7b0_0 .net "w", 0 0, v0x26ccea0_0;  alias, 1 drivers
v0x26ce850_0 .net "y", 6 1, v0x26ccf40_0;  alias, 1 drivers
L_0x26d0430 .part v0x26ccf40_0, 0, 1;
L_0x26d0650 .part v0x26ccf40_0, 2, 1;
L_0x26d09b0 .part v0x26ccf40_0, 4, 1;
L_0x26d0dc0 .part v0x26ccf40_0, 1, 1;
L_0x26d1060 .part v0x26ccf40_0, 2, 1;
L_0x26d12e0 .part v0x26ccf40_0, 4, 1;
L_0x26d1740 .part v0x26ccf40_0, 5, 1;
S_0x26ce9e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x2680360;
 .timescale -12 -12;
E_0x2692f60 .event anyedge, v0x26cf550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26cf550_0;
    %nor/r;
    %assign/vec4 v0x26cf550_0, 0;
    %wait E_0x2692f60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26cc7d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ccb10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ccbf0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x26cc7d0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2693410;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x26ccf40_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x26ccea0_0, 0;
    %load/vec4 v0x26cccb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26ccbf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26ccbf0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ccb10_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2693410;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x26ccd70_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x26ccd70_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x26ccd70_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x26ccd70_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x26ccd70_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x26ccd70_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x26ccf40_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x26ccea0_0, 0;
    %load/vec4 v0x26cccb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26ccb10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26ccb10_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x26ccbf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x26ccb10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x26ccbf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x26ccb10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2680360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cf3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cf550_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2680360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x26cf3f0_0;
    %inv;
    %store/vec4 v0x26cf3f0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2680360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26cca30_0, v0x26cf6e0_0, v0x26cf820_0, v0x26cf780_0, v0x26cecc0_0, v0x26cec00_0, v0x26cee30_0, v0x26ced60_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2680360;
T_6 ;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x2680360;
T_7 ;
    %wait E_0x2693410;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26cf490_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26cf490_0, 4, 32;
    %load/vec4 v0x26cf610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26cf490_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26cf490_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26cf490_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x26cecc0_0;
    %load/vec4 v0x26cecc0_0;
    %load/vec4 v0x26cec00_0;
    %xor;
    %load/vec4 v0x26cecc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26cf490_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26cf490_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x26cee30_0;
    %load/vec4 v0x26cee30_0;
    %load/vec4 v0x26ced60_0;
    %xor;
    %load/vec4 v0x26cee30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26cf490_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x26cf490_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26cf490_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/m2014_q6c/iter0/response2/top_module.sv";
