0.6
2019.1
May 24 2019
15:06:07
C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.sim/sim_1/synth/timing/xsim/rete_on_board_tb_time_synth.v,1695830968,verilog,,,,glbl;rete_on_board,,,,,,,,
C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sim_1/new/rete_on_board_tb.vhd,1695830282,vhdl,,,,rete_on_board_tb,,,,,,,,
