5 18 1fd81 4 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (slist3.vcd) 2 -o (slist3.cdd) 2 -v (slist3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 slist3.v 1 25 1 
2 1 0 0 0 0 2 1 100c 0 0 1 1 c
2 2 0 0 0 0 2 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 2 1 100c 0 0 1 1 b
2 4 0 0 0 0 2 29 1000 3 0 1 18 0 1 0 0 0 0
2 5 0 0 0 0 4 2b 1008 2 4 1 18 0 1 0 0 0 0
2 6 5 5 5 70008 5 45 100a 5 0 1 18 0 1 0 0 0 0
2 7 6 6 6 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 3 7000a 1 0 0 0 1 17 0 1 0 1 0 0
4 6 1 7 0 6
4 7 6 6 0 6
3 1 main.foo "main.foo" 0 slist3.v 6 11 1 
2 8 7 7 7 80008 1 1 1014 0 0 1 1 b
2 9 7 7 7 40004 0 1 1410 0 0 1 1 a
2 10 7 7 7 40008 2 37 36 8 9
2 11 8 8 8 40008 2 3d 5002 0 0 1 18 0 1 0 0 0 0 bar
4 10 11 11 11 10
4 11 0 0 0 10
3 1 main.foo.bar "main.foo.bar" 0 slist3.v 8 10 1 
2 12 9 9 9 a000a 2 1 100c 0 0 1 1 c
2 13 9 9 9 60006 0 1 1410 0 0 1 1 b
2 14 9 9 9 6000a 2 37 1e 12 13
4 14 11 0 0 14
3 1 main.u$0 "main.u$0" 0 slist3.v 13 23 1 
