#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 18:04:30 2025
# Process ID: 3559942
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3560017
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3040.074 ; gain = 242.801 ; free physical = 91322 ; free virtual = 201718
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.489; parent = 2372.376; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.156; parent = 3040.078; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3111.043 ; gain = 313.770 ; free physical = 91260 ; free virtual = 201658
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.489; parent = 2372.376; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.125; parent = 3111.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3128.855 ; gain = 331.582 ; free physical = 91260 ; free virtual = 201658
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.489; parent = 2372.376; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4101.938; parent = 3128.859; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3128.855 ; gain = 331.582 ; free physical = 91260 ; free virtual = 201658
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.489; parent = 2372.376; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4101.938; parent = 3128.859; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3128.855 ; gain = 0.000 ; free physical = 91260 ; free virtual = 201658
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.543 ; gain = 0.000 ; free physical = 91338 ; free virtual = 201736
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3299.543 ; gain = 0.000 ; free physical = 91339 ; free virtual = 201736
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3299.543 ; gain = 502.270 ; free physical = 91411 ; free virtual = 201808
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.489; parent = 2372.376; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4240.609; parent = 3267.531; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3299.543 ; gain = 502.270 ; free physical = 91411 ; free virtual = 201808
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.489; parent = 2372.376; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4240.609; parent = 3267.531; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3299.543 ; gain = 502.270 ; free physical = 91411 ; free virtual = 201808
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.489; parent = 2372.376; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4240.609; parent = 3267.531; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3299.543 ; gain = 502.270 ; free physical = 91412 ; free virtual = 201810
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.489; parent = 2372.376; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4240.609; parent = 3267.531; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 49    
+---Registers : 
	               24 Bit    Registers := 52    
	               18 Bit    Registers := 50    
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3299.543 ; gain = 502.270 ; free physical = 91702 ; free virtual = 202107
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.196; parent = 2390.114; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4240.609; parent = 3267.531; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3693.887 ; gain = 896.613 ; free physical = 91349 ; free virtual = 201754
Synthesis current peak Physical Memory [PSS] (MB): peak = 3231.575; parent = 2977.493; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.969; parent = 3693.891; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 3709.887 ; gain = 912.613 ; free physical = 91339 ; free virtual = 201744
Synthesis current peak Physical Memory [PSS] (MB): peak = 3246.345; parent = 2992.263; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.969; parent = 3709.891; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3957.918 ; gain = 1160.645 ; free physical = 91099 ; free virtual = 201504
Synthesis current peak Physical Memory [PSS] (MB): peak = 3255.849; parent = 3001.767; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4931.000; parent = 3957.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3957.918 ; gain = 1160.645 ; free physical = 91122 ; free virtual = 201527
Synthesis current peak Physical Memory [PSS] (MB): peak = 3256.169; parent = 3002.087; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4931.000; parent = 3957.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3957.918 ; gain = 1160.645 ; free physical = 91122 ; free virtual = 201527
Synthesis current peak Physical Memory [PSS] (MB): peak = 3256.185; parent = 3002.103; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4931.000; parent = 3957.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3957.918 ; gain = 1160.645 ; free physical = 91122 ; free virtual = 201527
Synthesis current peak Physical Memory [PSS] (MB): peak = 3257.235; parent = 3003.153; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4931.000; parent = 3957.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3957.918 ; gain = 1160.645 ; free physical = 91130 ; free virtual = 201535
Synthesis current peak Physical Memory [PSS] (MB): peak = 3257.298; parent = 3003.216; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4931.000; parent = 3957.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3957.918 ; gain = 1160.645 ; free physical = 91132 ; free virtual = 201537
Synthesis current peak Physical Memory [PSS] (MB): peak = 3257.298; parent = 3003.216; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4931.000; parent = 3957.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3957.918 ; gain = 1160.645 ; free physical = 91132 ; free virtual = 201537
Synthesis current peak Physical Memory [PSS] (MB): peak = 3257.298; parent = 3003.216; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4931.000; parent = 3957.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage5_reg[3][18] | 4      | 19    | YES          | NO                 | YES               | 19     | 0       | 
|dotprod     | vld_layer7_reg    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   597|
|3     |LUT2   |  2195|
|4     |LUT4   |  1200|
|5     |LUT5   |   900|
|6     |LUT6   |  2900|
|7     |SRL16E |    20|
|8     |FDRE   |  1904|
|9     |IBUF   |  1703|
|10    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3957.918 ; gain = 1160.645 ; free physical = 91132 ; free virtual = 201537
Synthesis current peak Physical Memory [PSS] (MB): peak = 3257.298; parent = 3003.216; children = 254.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4931.000; parent = 3957.922; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3957.918 ; gain = 989.957 ; free physical = 91175 ; free virtual = 201580
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3957.926 ; gain = 1160.645 ; free physical = 91175 ; free virtual = 201580
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3957.926 ; gain = 0.000 ; free physical = 91292 ; free virtual = 201697
INFO: [Netlist 29-17] Analyzing 2301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3957.926 ; gain = 0.000 ; free physical = 91292 ; free virtual = 201697
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1704 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1703 instances

Synth Design complete, checksum: 56205e6
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 3957.926 ; gain = 2253.441 ; free physical = 91505 ; free virtual = 201910
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W13_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4539.094 ; gain = 581.168 ; free physical = 91000 ; free virtual = 201405
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:05:43 2025...
