/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [27:0] _04_;
  reg [27:0] _05_;
  wire [2:0] _06_;
  wire [2:0] _07_;
  wire [2:0] _08_;
  wire [7:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [33:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_42z;
  wire [11:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_48z;
  wire [9:0] celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [10:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_67z;
  wire [15:0] celloutsig_0_68z;
  wire [12:0] celloutsig_0_69z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [26:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire [21:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_3z & celloutsig_0_2z[1]);
  assign celloutsig_0_56z = !(celloutsig_0_7z ? celloutsig_0_27z[6] : celloutsig_0_39z);
  assign celloutsig_0_11z = !(celloutsig_0_6z[2] ? celloutsig_0_6z[3] : celloutsig_0_3z);
  assign celloutsig_0_21z = !(celloutsig_0_20z[3] ? in_data[65] : celloutsig_0_0z[4]);
  assign celloutsig_0_38z = ~(celloutsig_0_13z[5] | celloutsig_0_15z[2]);
  assign celloutsig_0_39z = ~(celloutsig_0_31z | celloutsig_0_5z);
  assign celloutsig_1_10z = ~(_00_ | celloutsig_1_6z[8]);
  assign celloutsig_0_19z = ~(celloutsig_0_12z[0] | celloutsig_0_12z[1]);
  assign celloutsig_0_25z = ~(celloutsig_0_5z | in_data[5]);
  assign celloutsig_0_29z = ~(celloutsig_0_3z | celloutsig_0_11z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[3] | celloutsig_0_0z[0]) & in_data[38]);
  assign celloutsig_0_53z = ~((celloutsig_0_50z[10] | celloutsig_0_40z[10]) & celloutsig_0_16z[6]);
  assign celloutsig_1_5z = ~((in_data[172] | celloutsig_1_3z[4]) & celloutsig_1_3z[2]);
  assign celloutsig_0_34z = ~((celloutsig_0_25z | celloutsig_0_22z) & (celloutsig_0_7z | celloutsig_0_13z[2]));
  assign celloutsig_0_7z = ~((in_data[61] | celloutsig_0_6z[1]) & (celloutsig_0_2z[0] | in_data[44]));
  assign celloutsig_1_13z = ~((celloutsig_1_5z | celloutsig_1_2z[2]) & (celloutsig_1_6z[4] | _02_));
  assign celloutsig_0_51z = _03_ | celloutsig_0_50z[12];
  assign celloutsig_0_22z = celloutsig_0_5z | celloutsig_0_1z[1];
  assign celloutsig_0_24z = celloutsig_0_15z[0] | celloutsig_0_9z[3];
  assign celloutsig_0_49z = { celloutsig_0_0z[3], celloutsig_0_0z, celloutsig_0_18z } + celloutsig_0_20z;
  assign celloutsig_0_27z = { celloutsig_0_20z[8:2], celloutsig_0_24z } + { celloutsig_0_2z[3:1], celloutsig_0_5z, celloutsig_0_6z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 28'h0000000;
    else _04_ <= { celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_26z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 28'h0000000;
    else _05_ <= { celloutsig_0_30z[30:22], celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_34z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_34z };
  reg [2:0] _32_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _32_ <= 3'h0;
    else _32_ <= { in_data[53], celloutsig_0_5z, celloutsig_0_31z };
  assign { _06_[2], _03_, _06_[0] } = _32_;
  reg [2:0] _33_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _33_ <= 3'h0;
    else _33_ <= in_data[129:127];
  assign { _07_[2], _01_, _00_ } = _33_;
  reg [2:0] _34_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _34_ <= 3'h0;
    else _34_ <= { _07_[2], _01_, _00_ };
  assign { _02_, _08_[1:0] } = _34_;
  assign celloutsig_0_42z = celloutsig_0_8z[4:0] & celloutsig_0_8z[4:0];
  assign celloutsig_0_50z = { celloutsig_0_48z[7:1], celloutsig_0_27z } & { celloutsig_0_13z[4], celloutsig_0_40z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_24z };
  assign celloutsig_1_2z = celloutsig_1_0z[26:22] & { celloutsig_1_0z[13:12], _07_[2], _01_, _00_ };
  assign celloutsig_0_8z = { celloutsig_0_0z[6:0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z } & { celloutsig_0_6z[1:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z } & in_data[23:14];
  assign celloutsig_0_40z = { _05_[13], celloutsig_0_26z, celloutsig_0_13z } / { 1'h1, _04_[16:7] };
  assign celloutsig_0_69z = { celloutsig_0_4z[4], celloutsig_0_39z, celloutsig_0_25z, celloutsig_0_8z } / { 1'h1, celloutsig_0_68z[14:9], celloutsig_0_4z, celloutsig_0_46z };
  assign celloutsig_0_10z = { celloutsig_0_8z[4:2], celloutsig_0_6z } / { 1'h1, in_data[41:36] };
  assign celloutsig_0_2z = { celloutsig_0_0z[1], celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_0_6z = in_data[41:38] / { 1'h1, celloutsig_0_2z[2:0] };
  assign celloutsig_1_7z = { in_data[163:154], celloutsig_1_3z } / { 1'h1, in_data[130:111], celloutsig_1_5z };
  assign celloutsig_0_30z = { in_data[48:35], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_24z } / { 1'h1, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_29z };
  assign celloutsig_0_46z = { celloutsig_0_12z[0], celloutsig_0_42z, celloutsig_0_23z } == { celloutsig_0_43z[7:5], celloutsig_0_15z, celloutsig_0_39z };
  assign celloutsig_0_54z = celloutsig_0_4z[3:0] === celloutsig_0_30z[22:19];
  assign celloutsig_0_4z = { celloutsig_0_0z[6], celloutsig_0_3z, celloutsig_0_1z } * celloutsig_0_0z[6:2];
  assign celloutsig_0_68z = { celloutsig_0_67z[5:3], celloutsig_0_57z, celloutsig_0_18z, celloutsig_0_54z } * { in_data[62:61], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_51z };
  assign celloutsig_1_3z = in_data[117:106] * celloutsig_1_0z[20:9];
  assign celloutsig_0_1z = celloutsig_0_0z[7:5] * celloutsig_0_0z[5:3];
  assign celloutsig_0_12z = celloutsig_0_0z * { in_data[18:15], celloutsig_0_2z };
  assign celloutsig_1_0z = ~ in_data[153:127];
  assign celloutsig_1_8z = & { celloutsig_1_7z[19:5], celloutsig_1_4z };
  assign celloutsig_0_14z = & { celloutsig_0_9z[10], celloutsig_0_4z };
  assign celloutsig_1_16z = | { celloutsig_1_7z[5:2], celloutsig_1_5z };
  assign celloutsig_0_23z = | { in_data[12:9], celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_31z = ^ { celloutsig_0_9z[10:7], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_1_18z = { celloutsig_1_7z[19:16], celloutsig_1_2z } >> { celloutsig_1_17z[8:1], celloutsig_1_13z };
  assign celloutsig_0_0z = in_data[31:24] >> in_data[93:86];
  assign celloutsig_0_28z = { celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_3z } >> celloutsig_0_8z[9:7];
  assign celloutsig_1_15z = { in_data[151:141], celloutsig_1_8z } <<< { in_data[177:175], celloutsig_1_2z, celloutsig_1_4z, _07_[2], _01_, _00_ };
  assign celloutsig_0_43z = { celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_8z } ~^ { celloutsig_0_40z[8], celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_38z };
  assign celloutsig_0_57z = { celloutsig_0_28z[2], celloutsig_0_25z, celloutsig_0_48z, celloutsig_0_56z } ~^ { celloutsig_0_49z[4:1], celloutsig_0_15z, celloutsig_0_53z, celloutsig_0_23z, celloutsig_0_46z, celloutsig_0_34z };
  assign celloutsig_0_67z = { celloutsig_0_2z[0], celloutsig_0_56z, celloutsig_0_39z, celloutsig_0_6z } ~^ celloutsig_0_48z[7:1];
  assign celloutsig_1_17z = { in_data[107:103], celloutsig_1_10z, celloutsig_1_13z, _02_, _08_[1:0] } ~^ { celloutsig_1_6z[17:9], celloutsig_1_16z };
  assign celloutsig_0_15z = celloutsig_0_4z[2:0] ~^ celloutsig_0_2z[3:1];
  assign celloutsig_0_48z = { celloutsig_0_12z[6:3], _06_[2], _03_, _06_[0], celloutsig_0_34z } ^ _04_[18:11];
  assign celloutsig_1_6z = celloutsig_1_0z[20:0] ^ { celloutsig_1_0z[9:1], celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_6z[7:3], celloutsig_1_15z, celloutsig_1_13z } ^ { celloutsig_1_18z[7:1], _02_, _08_[1:0], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_4z, _07_[2], _01_, _00_, celloutsig_1_16z };
  assign celloutsig_0_9z = in_data[35:24] ^ { in_data[32:26], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_9z[6], celloutsig_0_2z, celloutsig_0_11z } ^ { celloutsig_0_1z[2:1], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_10z[2:1], celloutsig_0_7z, celloutsig_0_2z } ^ { celloutsig_0_13z[0], celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_20z[1], celloutsig_0_15z } ^ celloutsig_0_9z[5:2];
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_4z[3]) | celloutsig_0_2z[0]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z[5] & celloutsig_1_0z[14]) | celloutsig_1_2z[3]);
  assign celloutsig_0_18z = ~((celloutsig_0_15z[0] & celloutsig_0_4z[4]) | celloutsig_0_7z);
  assign _06_[1] = _03_;
  assign _07_[1:0] = { _01_, _00_ };
  assign _08_[2] = _02_;
  assign { out_data[136:128], out_data[113:96], out_data[47:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
