# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -i -vopt tb_top "+UVM_TESTNAME=rnd_wrt_rd" -do "add wave -position insertpoint sim:/tb_top/intf/*; coverage save -onexit <TESTSET_CODE_COVER>.ucdb; run -all;quit" -coverage -voptargs="+cover=bcfst" -l sim.log 
# Start time: 11:39:22 on Jul 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ..\tb\interface.sv(44): (vopt-2244) Variable 'cvg' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: ..\tb\interface.sv(47): (vopt-2240) Treating stand-alone use of function 'get_inst_coverage' as an implicit VOID cast.
# ** Warning: ..\tb\interface.sv(44): (vopt-2244) Variable 'cvg' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.testbench_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.apb_slave(fast)
# Loading work.apb_intf(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.apb_intf(fast)
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# add wave -position insertpoint sim:/tb_top/intf/*
#  coverage save -onexit <TESTSET_CODE_COVER>.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8547) After dropping the illegal, ignore or invalid values, the values list associated with fixed-size array sub bin 'c9[1]' in Coverpoint 'PADDR' of Covergroup instance '\/tb_top/intf/#ublk#109445926#43/cvg ' has converged to empty list. The sub bin will be taken out of coverage calculation.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/intf
# ** Warning: (vsim-8547) After dropping the illegal, ignore or invalid values, the values list associated with fixed-size array sub bin 'c9[2]' in Coverpoint 'PADDR' of Covergroup instance '\/tb_top/intf/#ublk#109445926#43/cvg ' has converged to empty list. The sub bin will be taken out of coverage calculation.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/intf
# ** Warning: (vsim-8547) After dropping the illegal, ignore or invalid values, the values list associated with fixed-size array sub bin 'c11[1]' in Coverpoint 'PWDATA' of Covergroup instance '\/tb_top/intf/#ublk#109445926#43/cvg ' has converged to empty list. The sub bin will be taken out of coverage calculation.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/intf
# ** Warning: (vsim-8547) After dropping the illegal, ignore or invalid values, the values list associated with fixed-size array sub bin 'c11[2]' in Coverpoint 'PWDATA' of Covergroup instance '\/tb_top/intf/#ublk#109445926#43/cvg ' has converged to empty list. The sub bin will be taken out of coverage calculation.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/intf
# ** Warning: (vsim-8547) After dropping the illegal, ignore or invalid values, the values list associated with fixed-size array sub bin 'c13[1]' in Coverpoint 'PRDATA' of Covergroup instance '\/tb_top/intf/#ublk#109445926#43/cvg ' has converged to empty list. The sub bin will be taken out of coverage calculation.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/intf
# ** Warning: (vsim-8547) After dropping the illegal, ignore or invalid values, the values list associated with fixed-size array sub bin 'c13[2]' in Coverpoint 'PRDATA' of Covergroup instance '\/tb_top/intf/#ublk#109445926#43/cvg ' has converged to empty list. The sub bin will be taken out of coverage calculation.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/intf
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Coverage = 0.000000
# UVM_INFO @ 0: reporter [RNTST] Running test rnd_wrt_rd...
# ----------------------------------------------
# Name                 Type          Size  Value
# ----------------------------------------------
# m_conf               apb_mas_conf  -     @479 
#   no_slave           integral      32    'h0  
#   no_master          integral      32    'h1  
#   insert_wait_cycle  integral      1     'h0  
#   num_wait_cycle     integral      32    'h0  
# ----------------------------------------------
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------------------------------------------
# Name                         Type                             Size  Value
# -------------------------------------------------------------------------
# uvm_test_top                 rnd_wrt_rd                       -     @472 
#   env                        apb_env                          -     @480 
#     agnt1                    apb_mas_agnt                     -     @504 
#       drv                    apb_mas_driver                   -     @621 
#         drv2scb              uvm_analysis_port                -     @644 
#         rsp_port             uvm_analysis_port                -     @636 
#         seq_item_port        uvm_seq_item_pull_port           -     @628 
#       mas_sequencer          apb_mas_sequencer                -     @512 
#         rsp_export           uvm_analysis_export              -     @519 
#         seq_item_export      uvm_seq_item_pull_imp            -     @613 
#         arbitration_queue    array                            0     -    
#         lock_queue           array                            0     -    
#         num_last_reqs        integral                         32    'd1  
#         num_last_rsps        integral                         32    'd1  
#       mon                    apb_mas_monitor                  -     @652 
#         item_collected_port  uvm_analysis_port                -     @671 
#     scb                      apb_scb                          -     @495 
#       drv2scb_export         uvm_analysis_imp_drv2scb         -     @689 
#       item_collected_export  uvm_analysis_imp_item_collected  -     @681 
# -------------------------------------------------------------------------
# 
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------------------------------------------
# Name                         Type                             Size  Value
# -------------------------------------------------------------------------
# uvm_test_top                 rnd_wrt_rd                       -     @472 
#   env                        apb_env                          -     @480 
#     agnt1                    apb_mas_agnt                     -     @504 
#       drv                    apb_mas_driver                   -     @621 
#         drv2scb              uvm_analysis_port                -     @644 
#         rsp_port             uvm_analysis_port                -     @636 
#         seq_item_port        uvm_seq_item_pull_port           -     @628 
#       mas_sequencer          apb_mas_sequencer                -     @512 
#         rsp_export           uvm_analysis_export              -     @519 
#         seq_item_export      uvm_seq_item_pull_imp            -     @613 
#         arbitration_queue    array                            0     -    
#         lock_queue           array                            0     -    
#         num_last_reqs        integral                         32    'd1  
#         num_last_rsps        integral                         32    'd1  
#       mon                    apb_mas_monitor                  -     @652 
#         item_collected_port  uvm_analysis_port                -     @671 
#     scb                      apb_scb                          -     @495 
#       drv2scb_export         uvm_analysis_imp_drv2scb         -     @689 
#       item_collected_export  uvm_analysis_imp_item_collected  -     @681 
# -------------------------------------------------------------------------
# 
# UVM_INFO ..\tb\scoreboard.sv(97) @ 15: uvm_test_top.env.scb [uvm_test_top.env.scb]  	 paddr=a7, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(81) @ 15: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=a7, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\scoreboard.sv(97) @ 25: uvm_test_top.env.scb [uvm_test_top.env.scb]  	 paddr=a7, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(81) @ 25: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=a7, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_driver.sv(162) @ 25: uvm_test_top.env.agnt1.drv [apb_mas_driver] 	 PADDR=a7,	 PRDATA=0
# UVM_INFO ..\tb\scoreboard.sv(97) @ 35: uvm_test_top.env.scb [uvm_test_top.env.scb]  	 paddr=a7, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(81) @ 35: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=a7, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\scoreboard.sv(97) @ 45: uvm_test_top.env.scb [uvm_test_top.env.scb]  	 paddr=b5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(81) @ 45: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=b5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\scoreboard.sv(97) @ 55: uvm_test_top.env.scb [uvm_test_top.env.scb]  	 paddr=b5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(81) @ 55: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=b5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_driver.sv(162) @ 55: uvm_test_top.env.agnt1.drv [apb_mas_driver] 	 PADDR=b5,	 PRDATA=0
# UVM_INFO ..\tb\scoreboard.sv(97) @ 65: uvm_test_top.env.scb [uvm_test_top.env.scb]  	 paddr=b5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(81) @ 65: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=b5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\scoreboard.sv(97) @ 75: uvm_test_top.env.scb [uvm_test_top.env.scb]  	 paddr=c5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(81) @ 75: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=c5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\scoreboard.sv(97) @ 85: uvm_test_top.env.scb [uvm_test_top.env.scb]  	 paddr=c5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(81) @ 85: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=c5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_driver.sv(162) @ 85: uvm_test_top.env.agnt1.drv [apb_mas_driver] 	 PADDR=c5,	 PRDATA=0
# UVM_INFO ..\tb\scoreboard.sv(97) @ 95: uvm_test_top.env.scb [uvm_test_top.env.scb]  	 paddr=c5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(81) @ 95: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=c5, 	 pwdata=0,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(67) @ 105: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=37, 	 pwdata=773e9229,	 prdata=0
# UVM_INFO ..\tb\m_driver.sv(124) @ 110: uvm_test_top.env.agnt1.drv [apb_mas_driver] 	 PADDR=37,	 PwDATA=773e9229
# UVM_INFO ..\tb\scoreboard.sv(65) @ 110: uvm_test_top.env.scb [uvm_test_top.env.scb]  	 paddr=37, 	 pwdata=773e9229,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(67) @ 115: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=37, 	 pwdata=773e9229,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(67) @ 125: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=bd, 	 pwdata=e1b284b,	 prdata=0
# UVM_INFO ..\tb\m_driver.sv(124) @ 130: uvm_test_top.env.agnt1.drv [apb_mas_driver] 	 PADDR=bd,	 PwDATA=e1b284b
# UVM_INFO ..\tb\scoreboard.sv(65) @ 130: uvm_test_top.env.scb [uvm_test_top.env.scb]  	 paddr=bd, 	 pwdata=e1b284b,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(67) @ 135: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=bd, 	 pwdata=e1b284b,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(67) @ 145: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=bd, 	 pwdata=e1b284b,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(67) @ 155: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=bd, 	 pwdata=e1b284b,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(67) @ 165: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=bd, 	 pwdata=e1b284b,	 prdata=0
# UVM_INFO ..\tb\m_monitor.sv(67) @ 175: uvm_test_top.env.agnt1.mon [uvm_test_top.env.agnt1.mon]  	 paddr=bd, 	 pwdata=e1b284b,	 prdata=0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 180: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   39
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     2
# [apb_mas_driver]     5
# [uvm_test_top.env.agnt1.mon]    17
# [uvm_test_top.env.scb]    11
# ** Note: $finish    : C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 180 ns  Iteration: 54  Instance: /tb_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# quit
# Saving coverage database on exit...
# ** Error: (vsim-7) Failed to open UCDB file "<TESTSET_CODE_COVER>.ucdb" in write mode.
# ** Error: (vsim-7) Failed to open UCDB file "<TESTSET_CODE_COVER>.ucdb" in write mode.
# End time: 13:05:52 on Jul 24,2023, Elapsed time: 1:26:30
# Errors: 2, Warnings: 9
