#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jan  6 17:06:03 2018
# Process ID: 6876
# Current directory: C:/DEV/BakkArbeit/VivadoProject2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6784 C:\DEV\BakkArbeit\VivadoProject2\BakkArbeit2.xpr
# Log file: C:/DEV/BakkArbeit/VivadoProject2/vivado.log
# Journal file: C:/DEV/BakkArbeit/VivadoProject2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.xpr
INFO: [Project 1-313] Project file moved from 'D:/BakkArbeit/git/VivadoProject2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 814.844 ; gain = 83.438
update_compile_order -fileset sources_1
update_module_reference PicoRV32_BD_picorv32_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'cpuregs' has a dependency on the module local parameter or undefined parameter 'regfile_size'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'decoded_rd' has a dependency on the module local parameter or undefined parameter 'regindex_bits'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'decoded_rs1' has a dependency on the module local parameter or undefined parameter 'regindex_bits'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'decoded_rs2' has a dependency on the module local parameter or undefined parameter 'regindex_bits'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'latched_rd' has a dependency on the module local parameter or undefined parameter 'regindex_bits'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'decoded_rs' has a dependency on the module local parameter or undefined parameter 'regindex_bits'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem_la' due to missing master write-channel signals AWADDR AWVALID AWREADY WVALID WREADY BVALID BREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4753] Inferred signal 'interrupt' from port 'irq' as interface 'irq'.
INFO: [IP_Flow 19-4728] Bus Interface 'irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:module_ref:picorv32:1.0 - picorv32_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:Address_Decoder:1.0 - Address_Decoder_0
Adding cell -- xilinx.com:module_ref:Out_bank:1.0 - Out_bank_0
Adding cell -- xilinx.com:module_ref:Memory:1.0 - Memory_0
Successfully read diagram <PicoRV32_BD> from BD file <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd>
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded PicoRV32_BD_picorv32_0_0 from picorv32_v1_0 1.0 to picorv32_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd> 
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 951.609 ; gain = 106.340
update_module_reference: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 951.609 ; gain = 106.340
update_module_reference PicoRV32_BD_Address_Decoder_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem_io' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem_memory' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded PicoRV32_BD_Address_Decoder_0_0 from Address_Decoder_v1_0 1.0 to Address_Decoder_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 951.609 ; gain = 0.000
update_module_reference PicoRV32_BD_Out_bank_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded PicoRV32_BD_Out_bank_0_0 from Out_bank_v1_0 1.0 to Out_bank_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 951.609 ; gain = 0.000
update_module_reference Address_decoder_TB_BD_Address_Decoder_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem_io' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem_memory' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:module_ref:Address_Decoder:1.0 - Address_Decoder_0
Adding cell -- xilinx.com:module_ref:Out_bank:1.0 - Out_bank_0
Adding cell -- xilinx.com:module_ref:Memory:1.0 - Memory_0
Adding cell -- xilinx.com:module_ref:AddressDecoderTB:1.0 - AddressDecoderTB_0
Successfully read diagram <Address_decoder_TB_BD> from BD file <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd>
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded Address_decoder_TB_BD_Address_Decoder_0_0 from Address_Decoder_v1_0 1.0 to Address_Decoder_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd> 
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/ui/bd_4bdc2a8d.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 951.609 ; gain = 0.000
update_module_reference Address_decoder_TB_BD_Out_bank_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded Address_decoder_TB_BD_Out_bank_0_0 from Out_bank_v1_0 1.0 to Out_bank_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd> 
current_bd_design [get_bd_designs PicoRV32_BD]
close_bd_design [get_bd_designs PicoRV32_BD]
close_bd_design [get_bd_designs Address_decoder_TB_BD]
generate_target Simulation [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd]
WARNING: [BD 41-927] Following properties on pin /Memory_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Address_decoder_TB_BD_AddressDecoderTB_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /AddressDecoderTB_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Address_decoder_TB_BD_AddressDecoderTB_0_0_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd> 
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
export_ip_user_files -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -directory C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd]
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
export_ip_user_files -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -directory C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Address_decoder_TB_BD_wrapper_behav -key {Behavioral:AddressDecoderTB:Functional:Address_decoder_TB_BD_wrapper} -tclbatch {Address_decoder_TB_BD_wrapper.tcl} -view {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/imports/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1120.555 ; gain = 44.617
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd]
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
export_ip_user_files -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -directory C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd]
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
export_ip_user_files -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -directory C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Address_decoder_TB_BD_wrapper_behav -key {Behavioral:AddressDecoderTB:Functional:Address_decoder_TB_BD_wrapper} -tclbatch {Address_decoder_TB_BD_wrapper.tcl} -view {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/imports/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1237.469 ; gain = 33.965
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property INCREMENTAL false [get_filesets AddressDecoderTB]
generate_target Simulation [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd]
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
export_ip_user_files -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -directory C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd]
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
export_ip_user_files -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -directory C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd]
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
export_ip_user_files -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -directory C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/xsim.dir/Address_decoder_TB_BD_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jan  6 17:22:58 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Address_decoder_TB_BD_wrapper_behav -key {Behavioral:AddressDecoderTB:Functional:Address_decoder_TB_BD_wrapper} -tclbatch {Address_decoder_TB_BD_wrapper.tcl} -view {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/imports/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/imports/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg
source Address_decoder_TB_BD_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Address_decoder_TB_BD_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1414.656 ; gain = 43.684
add_bp {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} 45
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 82
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 82
add_bp {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} 46
remove_bps -file {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} -line 45
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 49
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 49
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1451.535 ; gain = 28.707
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1484.070 ; gain = 32.535
Vivado Simulator 2017.4
Time resolution is 1 ps
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1492.004 ; gain = 69.176
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 49
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 50
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 89
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 91
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 50
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 53
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 123
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 48
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 49
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 51
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 48
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 119
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 122
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 118
step
Stopped at time : 10 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 10 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 56
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 59
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 60
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 61
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 63
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 76
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1528.598 ; gain = 31.953
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.703 ; gain = 37.105
Vivado Simulator 2017.4
Time resolution is 1 ps
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 1570.469 ; gain = 73.824
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 49
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 50
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 89
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 91
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 50
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 53
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 123
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 48
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 49
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 51
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 48
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 119
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 122
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 118
step
Stopped at time : 10 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 10 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 56
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 59
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 60
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 61
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 63
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 89
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 91
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 50
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 53
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 123
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 48
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 49
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 51
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 48
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 119
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 122
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 118
step
Stopped at time : 20 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 20 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 56
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 67
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 89
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 91
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1604.047 ; gain = 27.371
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1638.117 ; gain = 34.070
Vivado Simulator 2017.4
Time resolution is 1 ps
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1646.047 ; gain = 69.371
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 49
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 50
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 89
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 118
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 50
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 53
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 123
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 48
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 49
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 51
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 48
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 119
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 122
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 118
step
Stopped at time : 10 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 10 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 56
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 59
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 60
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 61
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 63
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 89
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 118
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 50
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 53
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 123
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 48
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 49
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 51
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 48
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 119
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 122
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 118
step
Stopped at time : 20 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 20 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 56
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 67
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 89
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 91
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 92
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 93
run 10 us
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
run 10 us
Stopped at time : 45 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
run 10 us
Stopped at time : 55 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
run 10 us
Stopped at time : 65 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
run 10 us
Stopped at time : 75 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
run 10 us
Stopped at time : 85 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
run 10 us
Stopped at time : 95 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 78
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 48
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 118
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 48
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" Line 51
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" Line 71
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 70
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 54
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 17
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 42
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 43
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 44
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 45
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 47
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 48
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 49
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 50
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 30
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 31
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 32
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 33
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 34
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 35
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 36
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 37
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 73
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 74
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 75
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 76
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 77
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 78
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 79
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 80
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 41
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 42
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 43
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 44
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 42
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 43
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 44
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 45
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 113
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 114
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 115
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 57
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 58
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 59
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 65
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 66
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 54
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 70
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 67
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 70
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 49
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 50
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 89
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 118
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 50
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 53
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 123
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 48
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 49
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 51
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 48
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 119
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 122
step
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 118
step
Stopped at time : 10 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 10 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 56
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 59
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 60
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 61
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 63
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 89
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 118
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 50
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 53
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 123
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 48
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 49
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 51
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 48
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 119
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 122
step
Stopped at time : 15 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 118
step
Stopped at time : 20 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 20 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 56
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 67
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 89
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 91
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 92
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 93
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 94
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 95
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 96
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 97
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 101
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 50
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 53
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 123
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 48
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 49
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 51
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 48
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 119
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 122
step
Stopped at time : 25 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 118
step
Stopped at time : 30 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 30 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 56
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 67
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 124
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 50
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 53
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 54
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 57
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.699 ; gain = 32.973
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'Address_decoder_TB_BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1735.445 ; gain = 33.746
Vivado Simulator 2017.4
Time resolution is 1 ps
Stopped at time : 5 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 1743.379 ; gain = 74.652
remove_bps -file {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} -line 46
add_bp {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v} 57
run all
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 57
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 58
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 109
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 122
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 48
step
Stopped at time : 35 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" Line 49
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference Address_decoder_TB_BD_AddressDecoderTB_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:module_ref:Memory:1.0 - Memory_0
Adding cell -- xilinx.com:module_ref:AddressDecoderTB:1.0 - AddressDecoderTB_0
Adding cell -- xilinx.com:module_ref:Address_Decoder:1.0 - Address_Decoder_0
Adding cell -- xilinx.com:module_ref:Out_bank:1.0 - Out_bank_0
Successfully read diagram <Address_decoder_TB_BD> from BD file <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd>
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded Address_decoder_TB_BD_AddressDecoderTB_0_0 from AddressDecoderTB_v1_0 1.0 to AddressDecoderTB_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd> 
update_module_reference {Address_decoder_TB_BD_Address_Decoder_0_0 PicoRV32_BD_Address_Decoder_0_0}
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem_io' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem_memory' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded Address_decoder_TB_BD_Address_Decoder_0_0 from Address_Decoder_v1_0 1.0 to Address_Decoder_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd> 
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:Memory:1.0 - Memory_0
Adding cell -- xilinx.com:module_ref:picorv32:1.0 - picorv32_0
Adding cell -- xilinx.com:module_ref:Address_Decoder:1.0 - Address_Decoder_0
Adding cell -- xilinx.com:module_ref:Out_bank:1.0 - Out_bank_0
Successfully read diagram <PicoRV32_BD> from BD file <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd>
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded PicoRV32_BD_Address_Decoder_0_0 from Address_Decoder_v1_0 1.0 to Address_Decoder_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd> 
update_module_reference {Address_decoder_TB_BD_Memory_0_0 PicoRV32_BD_Memory_0_0}
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded Address_decoder_TB_BD_Memory_0_0 from Memory_v1_0 1.0 to Memory_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd> 
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded PicoRV32_BD_Memory_0_0 from Memory_v1_0 1.0 to Memory_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1748.418 ; gain = 0.000
update_module_reference Address_decoder_TB_BD_AddressDecoderTB_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded Address_decoder_TB_BD_AddressDecoderTB_0_0 from AddressDecoderTB_v1_0 1.0 to AddressDecoderTB_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1749.422 ; gain = 1.004
generate_target Simulation [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd]
WARNING: [BD 41-927] Following properties on pin /AddressDecoderTB_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Address_decoder_TB_BD_AddressDecoderTB_0_0_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Address_Decoder_0/mem_instr
/Memory_0/mem_instr

Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd> 
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
export_ip_user_files -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -directory C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/xsim.dir/Address_decoder_TB_BD_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jan  6 21:35:06 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Address_decoder_TB_BD_wrapper_behav -key {Behavioral:AddressDecoderTB:Functional:Address_decoder_TB_BD_wrapper} -tclbatch {Address_decoder_TB_BD_wrapper.tcl} -view {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/imports/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/imports/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg
source Address_decoder_TB_BD_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Address_decoder_TB_BD_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1797.141 ; gain = 8.973
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1800.473 ; gain = 2.469
step
Stopped at time : 1005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 1005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 1005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 1005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 77
step
Stopped at time : 1005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 88
step
Stopped at time : 1005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 89
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1801.359 ; gain = 0.500
run 10 us
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 42
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 41
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 46
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 77
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 88
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 89
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 90
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 45
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 89
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 118
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 83
step
Stopped at time : 11005 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 50
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
open_bd_design {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd}
update_module_reference Address_decoder_TB_BD_AddressDecoderTB_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded Address_decoder_TB_BD_AddressDecoderTB_0_0 from AddressDecoderTB_v1_0 1.0 to AddressDecoderTB_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd> 
startgroup
set_property -dict [list CONFIG.MEMDEPTH {1024}] [get_bd_cells Memory_0]
endgroup
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-927] Following properties on pin /AddressDecoderTB_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Address_decoder_TB_BD_AddressDecoderTB_0_0_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Address_Decoder_0/mem_instr
/Memory_0/mem_instr

Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd> 
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v
VHDL Output written to : C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
Exporting to file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD.hwh
Generated Block Design Tcl file C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hw_handoff/Address_decoder_TB_BD_bd.tcl
Generated Hardware Definition File C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/synth/Address_decoder_TB_BD.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.020 ; gain = 21.543
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1857.492 ; gain = 27.016
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1860.648 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1868.563 ; gain = 4.969
add_bp {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} 118
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1873.273 ; gain = 0.695
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1873.301 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 118 in file 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v' not restored because it is no longer a breakable line.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1879.031 ; gain = 5.730
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.035 ; gain = 3.961
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Address_decoder_TB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/memory_content.dat'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/Address_decoder_TB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj Address_decoder_TB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Address_decoder_TB_BD_wrapper_behav xil_defaultlib.Address_decoder_TB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.Address_decoder_TB_BD_AddressDec...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.Address_decoder_TB_BD_Address_De...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_decoder_TB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.Address_decoder_TB_BD_Out_bank_0...
Compiling module xil_defaultlib.Address_decoder_TB_BD
Compiling module xil_defaultlib.Address_decoder_TB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Address_decoder_TB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.035 ; gain = 0.000
add_bp {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} 60
remove_bps -file {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} -line 60
add_bp {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} 80
remove_bps -file {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} -line 80
add_bp {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} 99
remove_bps -file {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} -line 99
add_bp {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} 111
remove_bps -file {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} -line 111
add_bp {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} 120
run all
run: Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 1883.035 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 165 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 120
step
Stopped at time : 165 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 122
step
Stopped at time : 165 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 123
step
Stopped at time : 165 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 124
step
Stopped at time : 165 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 125
run all
Stopped at time : 175 ns : File "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" Line 120
remove_bps -file {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v} -line 120
run all
update_module_reference Address_decoder_TB_BD_AddressDecoderTB_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded Address_decoder_TB_BD_AddressDecoderTB_0_0 from AddressDecoderTB_v1_0 1.0 to AddressDecoderTB_v1_0 1.0
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd> 
save_wave_config {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/imports/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  6 22:21:50 2018...
