

================================================================
== Vitis HLS Report for 'Multiply_Vec'
================================================================
* Date:           Wed Oct  1 20:50:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.577 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     3075|     3075|  12.300 us|  12.300 us|  3073|  3073|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |     3073|     3073|         3|          1|          1|  3072|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_01 = alloca i32 1" [kernel_FFN.cpp:64]   --->   Operation 6 'alloca' 'i_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_Silu_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z3_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z1_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.39ns)   --->   "%store_ln64 = store i12 0, i12 %i_01" [kernel_FFN.cpp:64]   --->   Operation 10 'store' 'store_ln64' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc" [kernel_FFN.cpp:64]   --->   Operation 11 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i12 %i_01" [kernel_FFN.cpp:64]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%i_8 = add i12 %i, i12 1" [kernel_FFN.cpp:64]   --->   Operation 13 'add' 'i_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.62ns)   --->   "%icmp_ln64 = icmp_eq  i12 %i, i12 3072" [kernel_FFN.cpp:64]   --->   Operation 14 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.62> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc.split, void %for.end" [kernel_FFN.cpp:64]   --->   Operation 15 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.39ns)   --->   "%store_ln64 = store i12 %i_8, i12 %i_01" [kernel_FFN.cpp:64]   --->   Operation 16 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 2.57>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_z1_strm_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicFIFOCE_to_z1_strm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] ( I:0.98ns O:0.09ns )   --->   "%z1_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z1_strm" [kernel_FFN.cpp:66]   --->   Operation 18 'read' 'z1_strm_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %z1_strm_read" [kernel_FFN.cpp:66]   --->   Operation 19 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_z2_Silu_strm_read = muxlogic"   --->   Operation 20 'muxlogic' 'muxLogicFIFOCE_to_z2_Silu_strm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] ( I:0.98ns O:0.09ns )   --->   "%z2_Silu_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z2_Silu_strm" [kernel_FFN.cpp:66]   --->   Operation 21 'read' 'z2_Silu_strm_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i32 %z2_Silu_strm_read" [kernel_FFN.cpp:66]   --->   Operation 22 'bitcast' 'bitcast_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul = muxlogic i32 %bitcast_ln66"   --->   Operation 23 'muxlogic' 'muxLogicI0_to_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul = muxlogic i32 %bitcast_ln66_1"   --->   Operation 24 'muxlogic' 'muxLogicI1_to_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.48ns)   --->   "%mul = fmul i32 %bitcast_ln66, i32 %bitcast_ln66_1" [kernel_FFN.cpp:66]   --->   Operation 25 'fmul' 'mul' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.28ns)   --->   "%ret_ln67 = ret" [kernel_FFN.cpp:67]   --->   Operation 33 'ret' 'ret_ln67' <Predicate = (icmp_ln64)> <Delay = 0.28>

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [kernel_FFN.cpp:65]   --->   Operation 26 'specpipeline' 'specpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072" [kernel_FFN.cpp:64]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel_FFN.cpp:64]   --->   Operation 28 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln66_2 = bitcast i32 %mul" [kernel_FFN.cpp:66]   --->   Operation 29 'bitcast' 'bitcast_ln66_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln66 = muxlogic i32 %bitcast_ln66_2"   --->   Operation 30 'muxlogic' 'muxLogicFIFOData_to_write_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z3_strm, i32 %bitcast_ln66_2" [kernel_FFN.cpp:66]   --->   Operation 31 'write' 'write_ln66' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc" [kernel_FFN.cpp:64]   --->   Operation 32 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.564ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln64', kernel_FFN.cpp:64) of constant 0 on local variable 'i', kernel_FFN.cpp:64 [8]  (0.393 ns)
	'load' operation 12 bit ('i', kernel_FFN.cpp:64) on local variable 'i', kernel_FFN.cpp:64 [11]  (0.000 ns)
	'add' operation 12 bit ('i', kernel_FFN.cpp:64) [12]  (0.778 ns)
	'store' operation 0 bit ('store_ln64', kernel_FFN.cpp:64) of variable 'i', kernel_FFN.cpp:64 on local variable 'i', kernel_FFN.cpp:64 [31]  (0.393 ns)

 <State 2>: 2.577ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicFIFOCE_to_z1_strm_read') [19]  (0.000 ns)
	fifo read operation ('z1_strm_read', kernel_FFN.cpp:66) on port 'z1_strm' (kernel_FFN.cpp:66) [20]  (0.987 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul') [25]  (0.000 ns)
	'fmul' operation 32 bit ('mul', kernel_FFN.cpp:66) [27]  (2.486 ns)

 <State 3>: 0.987ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln66') [29]  (0.000 ns)
	fifo write operation ('write_ln66', kernel_FFN.cpp:66) on port 'z3_strm' (kernel_FFN.cpp:66) [30]  (0.987 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
