# FIFO Buffer in Verilog

## Overview
A 64-depth, 8-bit synchronous FIFO buffer implemented in Verilog. Designed for high-speed data handling with circular pointer-based control.

## Status
- [x] RTL Design Complete
- [ ] Testbench in Progress

## Features
- Single-phase clocking
- Overflow/Underflow-safe operation
- Circular buffer using 4-bit pointers

## Tools Used
- Verilog HDL
- ModelSim
- Xilinx Vivado

## Author
Hitesh Shipure | VJTI Mumbai
