Timing Analyzer report for LEG16
Thu May  5 23:03:51 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; LEG16                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.7%      ;
;     Processor 3            ;   3.2%      ;
;     Processor 4            ;   2.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; Clock Name                                                    ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                          ; Targets                                                           ;
+---------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; CLOCK_50                                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                 ; { CLOCK_50 }                                                      ;
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 87.18 MHz ; 87.18 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; CLOCK_50 ; 8.529 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.401 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 9.553 ; 0.000                          ;
+----------+-------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 8.529 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 10.996     ;
; 8.588 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.464     ; 10.946     ;
; 8.710 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.458     ; 10.830     ;
; 8.826 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.387     ; 10.785     ;
; 8.836 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 10.689     ;
; 8.863 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 10.659     ;
; 8.895 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.464     ; 10.639     ;
; 8.922 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.467     ; 10.609     ;
; 8.998 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.458     ; 10.542     ;
; 9.002 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 10.523     ;
; 9.044 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.461     ; 10.493     ;
; 9.061 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.464     ; 10.473     ;
; 9.061 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 10.526     ;
; 9.068 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.398     ; 10.532     ;
; 9.070 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.421     ; 10.507     ;
; 9.071 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.486     ; 10.441     ;
; 9.114 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.387     ; 10.497     ;
; 9.119 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 10.471     ;
; 9.150 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 10.372     ;
; 9.160 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.390     ; 10.448     ;
; 9.174 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.419     ; 10.405     ;
; 9.186 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.458     ; 10.354     ;
; 9.196 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 10.326     ;
; 9.209 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.467     ; 10.322     ;
; 9.217 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.417     ; 10.364     ;
; 9.245 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 10.300     ;
; 9.255 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.467     ; 10.276     ;
; 9.270 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.375     ; 10.353     ;
; 9.302 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.387     ; 10.309     ;
; 9.318 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.461     ; 10.219     ;
; 9.349 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 10.238     ;
; 9.358 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.421     ; 10.219     ;
; 9.359 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.486     ; 10.153     ;
; 9.365 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a2~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 10.168     ;
; 9.365 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 10.177     ;
; 9.375 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.398     ; 10.225     ;
; 9.379 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.484     ; 10.135     ;
; 9.389 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.460     ; 10.149     ;
; 9.395 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 10.189     ;
; 9.402 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.461     ; 10.135     ;
; 9.402 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.401     ; 10.195     ;
; 9.404 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.424     ; 10.170     ;
; 9.405 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 10.104     ;
; 9.407 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 10.183     ;
; 9.434 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.390     ; 10.174     ;
; 9.453 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 10.134     ;
; 9.458 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 10.086     ;
; 9.462 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.419     ; 10.117     ;
; 9.493 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 10.032     ;
; 9.505 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.417     ; 10.076     ;
; 9.508 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.422     ; 10.068     ;
; 9.518 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.390     ; 10.090     ;
; 9.534 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.393     ; 10.071     ;
; 9.537 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 10.050     ;
; 9.541 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.398     ; 10.059     ;
; 9.546 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.421     ; 10.031     ;
; 9.547 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.486     ; 9.965      ;
; 9.551 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.420     ; 10.027     ;
; 9.552 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.464     ; 9.982      ;
; 9.552 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 9.993      ;
; 9.556 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a7~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.377     ; 10.065     ;
; 9.577 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.375     ; 10.046     ;
; 9.579 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 9.963      ;
; 9.593 ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 9.949      ;
; 9.595 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 9.995      ;
; 9.604 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.378     ; 10.016     ;
; 9.625 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.415     ; 9.958      ;
; 9.627 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 9.944      ;
; 9.650 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.419     ; 9.929      ;
; 9.653 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a2~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 9.880      ;
; 9.662 ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.458     ; 9.878      ;
; 9.669 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 9.915      ;
; 9.672 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 9.870      ;
; 9.677 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.460     ; 9.861      ;
; 9.678 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.424     ; 9.896      ;
; 9.679 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 9.830      ;
; 9.684 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.445     ; 9.869      ;
; 9.686 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.484     ; 9.828      ;
; 9.689 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.401     ; 9.908      ;
; 9.693 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.417     ; 9.888      ;
; 9.696 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.401     ; 9.901      ;
; 9.699 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a2~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.468     ; 9.831      ;
; 9.699 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.459     ; 9.840      ;
; 9.702 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.458     ; 9.838      ;
; 9.705 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.461     ; 9.832      ;
; 9.708 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.432     ; 9.858      ;
; 9.713 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.487     ; 9.798      ;
; 9.717 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.488     ; 9.793      ;
; 9.718 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 9.827      ;
; 9.723 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.463     ; 9.812      ;
; 9.727 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 9.860      ;
; 9.743 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.375     ; 9.880      ;
; 9.753 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 9.831      ;
; 9.754 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 9.755      ;
; 9.760 ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a4~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.776      ;
; 9.762 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.424     ; 9.812      ;
; 9.765 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 9.779      ;
; 9.776 ; VGA_SYNC_module:U1|altsyncram:Mux5_rtl_0|altsyncram_ua01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.487     ; 9.735      ;
; 9.782 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.422     ; 9.794      ;
; 9.789 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.443     ; 9.766      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                             ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.064      ;
; 0.402 ; LCD_Display:U2|LCD_RS                     ; LCD_Display:U2|LCD_RS                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; LCD_Display:U2|DATA_BUS_VALUE[7]          ; LCD_Display:U2|DATA_BUS_VALUE[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; LCD_Display:U2|next_command.LINE2         ; LCD_Display:U2|next_command.LINE2                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; LCD_Display:U2|next_command.RETURN_HOME   ; LCD_Display:U2|next_command.RETURN_HOME                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; LCD_Display:U2|next_command.Print_String  ; LCD_Display:U2|next_command.Print_String                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; LCD_Display:U2|next_command.MODE_SET      ; LCD_Display:U2|next_command.MODE_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; LCD_Display:U2|LCD_E                      ; LCD_Display:U2|LCD_E                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_Display:U2|next_command.DISPLAY_ON    ; LCD_Display:U2|next_command.DISPLAY_ON                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_Display:U2|next_command.DISPLAY_CLEAR ; LCD_Display:U2|next_command.DISPLAY_CLEAR                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_Display:U2|next_command.DISPLAY_OFF   ; LCD_Display:U2|next_command.DISPLAY_OFF                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_Display:U2|next_command.FUNC_SET      ; LCD_Display:U2|next_command.FUNC_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_Display:U2|next_command.RESET3        ; LCD_Display:U2|next_command.RESET3                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_Display:U2|next_command.RESET2        ; LCD_Display:U2|next_command.RESET2                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; LCD_Display:U2|state.DROP_LCD_E           ; LCD_Display:U2|state.DROP_LCD_E                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|Hex_Display_Data[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.071      ;
; 0.419 ; VGA_SYNC_module:U1|PC[10]                 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.075      ;
; 0.422 ; VGA_SYNC_module:U1|PC[2]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.078      ;
; 0.426 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.085      ;
; 0.427 ; VGA_SYNC_module:U1|PC[4]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.083      ;
; 0.428 ; LCD_Display:U2|CLK_COUNT_400HZ[19]        ; LCD_Display:U2|CLK_COUNT_400HZ[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.430 ; LCD_Display:U2|next_command.FUNC_SET      ; LCD_Display:U2|state.FUNC_SET                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.437 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a5~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.481      ; 1.140      ;
; 0.446 ; VGA_SYNC_module:U1|PC[3]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.102      ;
; 0.459 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.116      ;
; 0.461 ; LCD_Display:U2|state.DISPLAY_ON           ; LCD_Display:U2|next_command.MODE_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.728      ;
; 0.463 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.127      ;
; 0.474 ; VGA_SYNC_module:U1|PC[12]                 ; VGA_SYNC_module:U1|Hex_Display_Data[12]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.741      ;
; 0.496 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a6~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.161      ;
; 0.503 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.DROP_LCD_E                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.770      ;
; 0.516 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.MODE_SET                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.783      ;
; 0.516 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.LINE2                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.783      ;
; 0.519 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.Print_String                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.786      ;
; 0.520 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|LCD_RS                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.787      ;
; 0.521 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.DISPLAY_ON                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.788      ;
; 0.522 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.RETURN_HOME                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.789      ;
; 0.552 ; LCD_Display:U2|next_command.RETURN_HOME   ; LCD_Display:U2|state.RETURN_HOME                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.819      ;
; 0.555 ; LCD_Display:U2|next_command.RESET3        ; LCD_Display:U2|state.RESET3                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; LCD_Display:U2|next_command.DISPLAY_OFF   ; LCD_Display:U2|state.DISPLAY_OFF                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.822      ;
; 0.637 ; LCD_Display:U2|CLK_COUNT_400HZ[1]         ; LCD_Display:U2|CLK_COUNT_400HZ[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; LCD_Display:U2|next_command.LINE2         ; LCD_Display:U2|state.LINE2                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.904      ;
; 0.639 ; LCD_Display:U2|next_command.DISPLAY_CLEAR ; LCD_Display:U2|state.DISPLAY_CLEAR                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; LCD_Display:U2|CLK_COUNT_400HZ[9]         ; LCD_Display:U2|CLK_COUNT_400HZ[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; LCD_Display:U2|CLK_COUNT_400HZ[7]         ; LCD_Display:U2|CLK_COUNT_400HZ[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; LCD_Display:U2|CLK_COUNT_400HZ[13]        ; LCD_Display:U2|CLK_COUNT_400HZ[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; LCD_Display:U2|CLK_COUNT_400HZ[15]        ; LCD_Display:U2|CLK_COUNT_400HZ[15]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; LCD_Display:U2|CLK_COUNT_400HZ[5]         ; LCD_Display:U2|CLK_COUNT_400HZ[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; LCD_Display:U2|CLK_COUNT_400HZ[11]        ; LCD_Display:U2|CLK_COUNT_400HZ[11]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; LCD_Display:U2|CLK_COUNT_400HZ[3]         ; LCD_Display:U2|CLK_COUNT_400HZ[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; LCD_Display:U2|CLK_COUNT_400HZ[16]        ; LCD_Display:U2|CLK_COUNT_400HZ[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; LCD_Display:U2|CLK_COUNT_400HZ[8]         ; LCD_Display:U2|CLK_COUNT_400HZ[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; LCD_Display:U2|state.RESET3               ; LCD_Display:U2|next_command.FUNC_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; LCD_Display:U2|state.RESET2               ; LCD_Display:U2|next_command.RESET3                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; LCD_Display:U2|CLK_COUNT_400HZ[6]         ; LCD_Display:U2|CLK_COUNT_400HZ[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; LCD_Display:U2|CLK_COUNT_400HZ[12]        ; LCD_Display:U2|CLK_COUNT_400HZ[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; LCD_Display:U2|CLK_COUNT_400HZ[17]        ; LCD_Display:U2|CLK_COUNT_400HZ[17]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; LCD_Display:U2|CLK_COUNT_400HZ[4]         ; LCD_Display:U2|CLK_COUNT_400HZ[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; LCD_Display:U2|CLK_COUNT_400HZ[14]        ; LCD_Display:U2|CLK_COUNT_400HZ[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; LCD_Display:U2|state.FUNC_SET             ; LCD_Display:U2|next_command.DISPLAY_OFF                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.649 ; LCD_Display:U2|CLK_COUNT_400HZ[18]        ; LCD_Display:U2|CLK_COUNT_400HZ[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.915      ;
; 0.653 ; LCD_Display:U2|state.DISPLAY_CLEAR        ; LCD_Display:U2|next_command.DISPLAY_ON                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.919      ;
; 0.655 ; VGA_SYNC_module:U1|PC[6]                  ; VGA_SYNC_module:U1|PC[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; LCD_Display:U2|CLK_COUNT_400HZ[0]         ; LCD_Display:U2|CLK_COUNT_400HZ[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.657 ; VGA_SYNC_module:U1|PC[5]                  ; VGA_SYNC_module:U1|PC[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; VGA_SYNC_module:U1|PC[4]                  ; VGA_SYNC_module:U1|PC[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; VGA_SYNC_module:U1|PC[3]                  ; VGA_SYNC_module:U1|PC[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; VGA_SYNC_module:U1|PC[2]                  ; VGA_SYNC_module:U1|PC[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; VGA_SYNC_module:U1|PC[14]                 ; VGA_SYNC_module:U1|PC[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; VGA_SYNC_module:U1|PC[11]                 ; VGA_SYNC_module:U1|PC[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; VGA_SYNC_module:U1|PC[10]                 ; VGA_SYNC_module:U1|PC[10]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; VGA_SYNC_module:U1|PC[8]                  ; VGA_SYNC_module:U1|PC[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.660 ; LCD_Display:U2|CLK_COUNT_400HZ[10]        ; LCD_Display:U2|CLK_COUNT_400HZ[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; VGA_SYNC_module:U1|PC[9]                  ; VGA_SYNC_module:U1|PC[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; VGA_SYNC_module:U1|PC[7]                  ; VGA_SYNC_module:U1|PC[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; LCD_Display:U2|state.Print_String         ; LCD_Display:U2|LCD_RS                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; LCD_Display:U2|CLK_COUNT_400HZ[2]         ; LCD_Display:U2|CLK_COUNT_400HZ[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; LCD_Display:U2|state.RETURN_HOME          ; LCD_Display:U2|DATA_BUS_VALUE[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.929      ;
; 0.667 ; LCD_Display:U2|next_command.RESET2        ; LCD_Display:U2|state.RESET2                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.933      ;
; 0.673 ; VGA_SYNC_module:U1|PC[8]                  ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.326      ;
; 0.677 ; LCD_Display:U2|CHAR_COUNT[2]              ; LCD_Display:U2|CHAR_COUNT[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.944      ;
; 0.680 ; VGA_SYNC_module:U1|PC[13]                 ; VGA_SYNC_module:U1|PC[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.947      ;
; 0.681 ; VGA_SYNC_module:U1|PC[15]                 ; VGA_SYNC_module:U1|PC[15]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.948      ;
; 0.682 ; LCD_Display:U2|CHAR_COUNT[1]              ; LCD_Display:U2|CHAR_COUNT[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.949      ;
; 0.684 ; VGA_SYNC_module:U1|PC[9]                  ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.337      ;
; 0.686 ; LCD_Display:U2|state.LINE2                ; LCD_Display:U2|DATA_BUS_VALUE[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.953      ;
; 0.687 ; VGA_SYNC_module:U1|PC[1]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.346      ;
; 0.687 ; VGA_SYNC_module:U1|PC[12]                 ; VGA_SYNC_module:U1|PC[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.954      ;
; 0.690 ; VGA_SYNC_module:U1|PC[6]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.349      ;
; 0.691 ; LCD_Display:U2|CHAR_COUNT[4]              ; LCD_Display:U2|CHAR_COUNT[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.958      ;
; 0.693 ; VGA_SYNC_module:U1|PC[1]                  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.353      ;
; 0.696 ; VGA_SYNC_module:U1|PC[9]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.344      ;
; 0.701 ; LCD_Display:U2|CHAR_COUNT[0]              ; LCD_Display:U2|CHAR_COUNT[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.968      ;
; 0.708 ; VGA_SYNC_module:U1|PC[1]                  ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a6~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.369      ;
; 0.709 ; VGA_SYNC_module:U1|PC[3]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.359      ;
; 0.719 ; VGA_SYNC_module:U1|PC[11]                 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.379      ;
; 0.719 ; LCD_Display:U2|next_command.MODE_SET      ; LCD_Display:U2|state.MODE_SET                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.986      ;
; 0.720 ; LCD_Display:U2|CHAR_COUNT[3]              ; LCD_Display:U2|CHAR_COUNT[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.987      ;
; 0.721 ; VGA_SYNC_module:U1|PC[1]                  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.381      ;
; 0.724 ; VGA_SYNC_module:U1|PC[9]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.374      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 95.31 MHz ; 95.31 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 9.508 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.354 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.559 ; 0.000                         ;
+----------+-------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 9.508  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.422     ; 10.069     ;
; 9.574  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 10.011     ;
; 9.586  ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.406     ; 10.007     ;
; 9.714  ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.340     ; 9.945      ;
; 9.787  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.425     ; 9.787      ;
; 9.793  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.422     ; 9.784      ;
; 9.853  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.417     ; 9.729      ;
; 9.859  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 9.726      ;
; 9.865  ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 9.725      ;
; 9.871  ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.406     ; 9.722      ;
; 9.930  ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.375     ; 9.694      ;
; 9.933  ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.702      ;
; 9.942  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.436     ; 9.621      ;
; 9.957  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.422     ; 9.620      ;
; 9.984  ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.360     ; 9.655      ;
; 9.993  ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.343     ; 9.663      ;
; 9.999  ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.340     ; 9.660      ;
; 10.023 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 9.562      ;
; 10.035 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.406     ; 9.558      ;
; 10.037 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.425     ; 9.537      ;
; 10.040 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.373     ; 9.586      ;
; 10.057 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.352     ; 9.590      ;
; 10.080 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.371     ; 9.548      ;
; 10.103 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.417     ; 9.479      ;
; 10.115 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 9.475      ;
; 10.142 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.401     ; 9.456      ;
; 10.161 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.425     ; 9.413      ;
; 10.163 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.340     ; 9.496      ;
; 10.209 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.378     ; 9.412      ;
; 10.212 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.367     ; 9.420      ;
; 10.215 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.375     ; 9.409      ;
; 10.216 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 9.374      ;
; 10.217 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a2~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 9.368      ;
; 10.218 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.417      ;
; 10.221 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.439     ; 9.339      ;
; 10.227 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.417     ; 9.355      ;
; 10.227 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.436     ; 9.336      ;
; 10.239 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 9.351      ;
; 10.243 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.343     ; 9.413      ;
; 10.244 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.327     ; 9.428      ;
; 10.263 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.363     ; 9.373      ;
; 10.269 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.360     ; 9.370      ;
; 10.281 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.407     ; 9.311      ;
; 10.319 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.376     ; 9.304      ;
; 10.325 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.373     ; 9.301      ;
; 10.336 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 9.308      ;
; 10.340 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 9.226      ;
; 10.342 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.352     ; 9.305      ;
; 10.359 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.374     ; 9.266      ;
; 10.361 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.405     ; 9.233      ;
; 10.365 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.371     ; 9.263      ;
; 10.367 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.343     ; 9.289      ;
; 10.379 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.375     ; 9.245      ;
; 10.382 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.253      ;
; 10.391 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.436     ; 9.172      ;
; 10.414 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.422     ; 9.163      ;
; 10.416 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.345     ; 9.238      ;
; 10.421 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 9.174      ;
; 10.422 ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 9.173      ;
; 10.427 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.401     ; 9.171      ;
; 10.433 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.360     ; 9.206      ;
; 10.452 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.379     ; 9.168      ;
; 10.455 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.367     ; 9.177      ;
; 10.459 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a7~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.331     ; 9.209      ;
; 10.459 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.378     ; 9.162      ;
; 10.462 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.367     ; 9.170      ;
; 10.471 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.439     ; 9.089      ;
; 10.480 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 9.105      ;
; 10.489 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.373     ; 9.137      ;
; 10.492 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.406     ; 9.101      ;
; 10.495 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.412     ; 9.092      ;
; 10.496 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a2~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.417     ; 9.086      ;
; 10.501 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 9.089      ;
; 10.501 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.382     ; 9.116      ;
; 10.502 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a2~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 9.083      ;
; 10.506 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.352     ; 9.141      ;
; 10.513 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.363     ; 9.123      ;
; 10.517 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.412     ; 9.070      ;
; 10.523 ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 9.068      ;
; 10.523 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.330     ; 9.146      ;
; 10.529 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.327     ; 9.143      ;
; 10.529 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.371     ; 9.099      ;
; 10.560 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.410     ; 9.029      ;
; 10.562 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.438     ; 8.999      ;
; 10.566 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.407     ; 9.026      ;
; 10.569 ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a4~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 9.019      ;
; 10.569 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.376     ; 9.054      ;
; 10.576 ; VGA_SYNC_module:U1|altsyncram:Mux5_rtl_0|altsyncram_ua01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.438     ; 8.985      ;
; 10.583 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.378     ; 9.038      ;
; 10.586 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 9.058      ;
; 10.586 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.367     ; 9.046      ;
; 10.591 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.401     ; 9.007      ;
; 10.595 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.439     ; 8.965      ;
; 10.609 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.394     ; 8.996      ;
; 10.609 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.374     ; 9.016      ;
; 10.610 ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a4~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.440     ; 8.949      ;
; 10.619 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.436     ; 8.944      ;
; 10.620 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.340     ; 9.039      ;
; 10.625 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 8.941      ;
; 10.637 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.363     ; 8.999      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                              ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; LCD_Display:U2|LCD_RS                     ; LCD_Display:U2|LCD_RS                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_Display:U2|DATA_BUS_VALUE[7]          ; LCD_Display:U2|DATA_BUS_VALUE[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_Display:U2|next_command.LINE2         ; LCD_Display:U2|next_command.LINE2                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_Display:U2|next_command.RETURN_HOME   ; LCD_Display:U2|next_command.RETURN_HOME                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_Display:U2|next_command.Print_String  ; LCD_Display:U2|next_command.Print_String                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_Display:U2|next_command.MODE_SET      ; LCD_Display:U2|next_command.MODE_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; LCD_Display:U2|LCD_E                      ; LCD_Display:U2|LCD_E                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_Display:U2|next_command.DISPLAY_ON    ; LCD_Display:U2|next_command.DISPLAY_ON                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_Display:U2|next_command.DISPLAY_CLEAR ; LCD_Display:U2|next_command.DISPLAY_CLEAR                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_Display:U2|next_command.DISPLAY_OFF   ; LCD_Display:U2|next_command.DISPLAY_OFF                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_Display:U2|next_command.FUNC_SET      ; LCD_Display:U2|next_command.FUNC_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_Display:U2|next_command.RESET3        ; LCD_Display:U2|next_command.RESET3                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_Display:U2|next_command.RESET2        ; LCD_Display:U2|next_command.RESET2                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|Hex_Display_Data[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; LCD_Display:U2|state.DROP_LCD_E           ; LCD_Display:U2|state.DROP_LCD_E                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.388 ; LCD_Display:U2|CLK_COUNT_400HZ[19]        ; LCD_Display:U2|CLK_COUNT_400HZ[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.630      ;
; 0.391 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.986      ;
; 0.397 ; LCD_Display:U2|next_command.FUNC_SET      ; LCD_Display:U2|state.FUNC_SET                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.403 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.997      ;
; 0.416 ; VGA_SYNC_module:U1|PC[10]                 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 1.005      ;
; 0.417 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 1.010      ;
; 0.420 ; VGA_SYNC_module:U1|PC[2]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 1.009      ;
; 0.425 ; VGA_SYNC_module:U1|PC[4]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 1.014      ;
; 0.427 ; LCD_Display:U2|state.DISPLAY_ON           ; LCD_Display:U2|next_command.MODE_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.670      ;
; 0.428 ; VGA_SYNC_module:U1|PC[12]                 ; VGA_SYNC_module:U1|Hex_Display_Data[12]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.671      ;
; 0.430 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a5~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.062      ;
; 0.444 ; VGA_SYNC_module:U1|PC[3]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 1.033      ;
; 0.450 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 1.041      ;
; 0.453 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.050      ;
; 0.454 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.DROP_LCD_E                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.697      ;
; 0.474 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.MODE_SET                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.717      ;
; 0.474 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.LINE2                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.717      ;
; 0.477 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.Print_String                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.720      ;
; 0.479 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.DISPLAY_ON                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.722      ;
; 0.479 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|LCD_RS                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.722      ;
; 0.480 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.RETURN_HOME                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.723      ;
; 0.485 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a6~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.082      ;
; 0.506 ; LCD_Display:U2|next_command.RETURN_HOME   ; LCD_Display:U2|state.RETURN_HOME                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.749      ;
; 0.509 ; LCD_Display:U2|next_command.RESET3        ; LCD_Display:U2|state.RESET3                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.751      ;
; 0.511 ; LCD_Display:U2|next_command.DISPLAY_OFF   ; LCD_Display:U2|state.DISPLAY_OFF                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.753      ;
; 0.583 ; LCD_Display:U2|next_command.LINE2         ; LCD_Display:U2|state.LINE2                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; LCD_Display:U2|next_command.DISPLAY_CLEAR ; LCD_Display:U2|state.DISPLAY_CLEAR                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; LCD_Display:U2|CLK_COUNT_400HZ[1]         ; LCD_Display:U2|CLK_COUNT_400HZ[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; LCD_Display:U2|CLK_COUNT_400HZ[7]         ; LCD_Display:U2|CLK_COUNT_400HZ[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; LCD_Display:U2|CLK_COUNT_400HZ[5]         ; LCD_Display:U2|CLK_COUNT_400HZ[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; LCD_Display:U2|CLK_COUNT_400HZ[9]         ; LCD_Display:U2|CLK_COUNT_400HZ[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; LCD_Display:U2|CLK_COUNT_400HZ[15]        ; LCD_Display:U2|CLK_COUNT_400HZ[15]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; LCD_Display:U2|CLK_COUNT_400HZ[13]        ; LCD_Display:U2|CLK_COUNT_400HZ[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.589 ; LCD_Display:U2|CLK_COUNT_400HZ[11]        ; LCD_Display:U2|CLK_COUNT_400HZ[11]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; LCD_Display:U2|state.RESET3               ; LCD_Display:U2|next_command.FUNC_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; LCD_Display:U2|CLK_COUNT_400HZ[16]        ; LCD_Display:U2|CLK_COUNT_400HZ[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; LCD_Display:U2|CLK_COUNT_400HZ[3]         ; LCD_Display:U2|CLK_COUNT_400HZ[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; LCD_Display:U2|CLK_COUNT_400HZ[8]         ; LCD_Display:U2|CLK_COUNT_400HZ[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; LCD_Display:U2|CLK_COUNT_400HZ[6]         ; LCD_Display:U2|CLK_COUNT_400HZ[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; LCD_Display:U2|CLK_COUNT_400HZ[12]        ; LCD_Display:U2|CLK_COUNT_400HZ[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; LCD_Display:U2|state.RESET2               ; LCD_Display:U2|next_command.RESET3                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; LCD_Display:U2|CLK_COUNT_400HZ[4]         ; LCD_Display:U2|CLK_COUNT_400HZ[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; LCD_Display:U2|CLK_COUNT_400HZ[14]        ; LCD_Display:U2|CLK_COUNT_400HZ[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; LCD_Display:U2|CLK_COUNT_400HZ[17]        ; LCD_Display:U2|CLK_COUNT_400HZ[17]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; LCD_Display:U2|state.FUNC_SET             ; LCD_Display:U2|next_command.DISPLAY_OFF                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.835      ;
; 0.594 ; LCD_Display:U2|CLK_COUNT_400HZ[18]        ; LCD_Display:U2|CLK_COUNT_400HZ[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.836      ;
; 0.597 ; LCD_Display:U2|state.DISPLAY_CLEAR        ; LCD_Display:U2|next_command.DISPLAY_ON                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.839      ;
; 0.600 ; VGA_SYNC_module:U1|PC[6]                  ; VGA_SYNC_module:U1|PC[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; VGA_SYNC_module:U1|PC[5]                  ; VGA_SYNC_module:U1|PC[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; VGA_SYNC_module:U1|PC[3]                  ; VGA_SYNC_module:U1|PC[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; LCD_Display:U2|CLK_COUNT_400HZ[0]         ; LCD_Display:U2|CLK_COUNT_400HZ[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; VGA_SYNC_module:U1|PC[11]                 ; VGA_SYNC_module:U1|PC[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; VGA_SYNC_module:U1|PC[14]                 ; VGA_SYNC_module:U1|PC[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; VGA_SYNC_module:U1|PC[4]                  ; VGA_SYNC_module:U1|PC[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; VGA_SYNC_module:U1|PC[2]                  ; VGA_SYNC_module:U1|PC[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; VGA_SYNC_module:U1|PC[10]                 ; VGA_SYNC_module:U1|PC[10]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; VGA_SYNC_module:U1|PC[8]                  ; VGA_SYNC_module:U1|PC[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; LCD_Display:U2|CLK_COUNT_400HZ[10]        ; LCD_Display:U2|CLK_COUNT_400HZ[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; VGA_SYNC_module:U1|PC[9]                  ; VGA_SYNC_module:U1|PC[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; VGA_SYNC_module:U1|PC[7]                  ; VGA_SYNC_module:U1|PC[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; LCD_Display:U2|state.Print_String         ; LCD_Display:U2|LCD_RS                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; LCD_Display:U2|CLK_COUNT_400HZ[2]         ; LCD_Display:U2|CLK_COUNT_400HZ[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.608 ; LCD_Display:U2|state.RETURN_HOME          ; LCD_Display:U2|DATA_BUS_VALUE[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.851      ;
; 0.610 ; LCD_Display:U2|next_command.RESET2        ; LCD_Display:U2|state.RESET2                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.852      ;
; 0.619 ; VGA_SYNC_module:U1|PC[13]                 ; VGA_SYNC_module:U1|PC[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.862      ;
; 0.619 ; LCD_Display:U2|CHAR_COUNT[2]              ; LCD_Display:U2|CHAR_COUNT[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.862      ;
; 0.620 ; VGA_SYNC_module:U1|PC[15]                 ; VGA_SYNC_module:U1|PC[15]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.863      ;
; 0.624 ; LCD_Display:U2|CHAR_COUNT[1]              ; LCD_Display:U2|CHAR_COUNT[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.867      ;
; 0.628 ; VGA_SYNC_module:U1|PC[12]                 ; VGA_SYNC_module:U1|PC[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.871      ;
; 0.629 ; LCD_Display:U2|CHAR_COUNT[4]              ; LCD_Display:U2|CHAR_COUNT[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.872      ;
; 0.630 ; LCD_Display:U2|state.LINE2                ; LCD_Display:U2|DATA_BUS_VALUE[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.873      ;
; 0.641 ; LCD_Display:U2|CHAR_COUNT[0]              ; LCD_Display:U2|CHAR_COUNT[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.884      ;
; 0.656 ; LCD_Display:U2|CHAR_COUNT[3]              ; LCD_Display:U2|CHAR_COUNT[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.899      ;
; 0.658 ; VGA_SYNC_module:U1|PC[8]                  ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.244      ;
; 0.660 ; VGA_SYNC_module:U1|PC[9]                  ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.246      ;
; 0.662 ; VGA_SYNC_module:U1|PC[6]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 1.252      ;
; 0.668 ; VGA_SYNC_module:U1|PC[1]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 1.258      ;
; 0.671 ; LCD_Display:U2|next_command.MODE_SET      ; LCD_Display:U2|state.MODE_SET                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.914      ;
; 0.673 ; VGA_SYNC_module:U1|PC[9]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 1.253      ;
; 0.678 ; VGA_SYNC_module:U1|PC[1]                  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 1.270      ;
; 0.688 ; VGA_SYNC_module:U1|PC[1]                  ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a6~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 1.280      ;
; 0.689 ; VGA_SYNC_module:U1|PC[3]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.272      ;
; 0.693 ; VGA_SYNC_module:U1|PC[1]                  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 1.284      ;
; 0.694 ; VGA_SYNC_module:U1|PC[5]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 1.282      ;
; 0.698 ; VGA_SYNC_module:U1|PC[11]                 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 1.289      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; 14.459 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.172 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.200 ; 0.000                         ;
+----------+-------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 14.459 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 5.288      ;
; 14.472 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 5.280      ;
; 14.581 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 5.178      ;
; 14.592 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.244     ; 5.151      ;
; 14.605 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 5.143      ;
; 14.625 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 5.122      ;
; 14.638 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 5.114      ;
; 14.680 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 5.136      ;
; 14.707 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 5.040      ;
; 14.711 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 5.022      ;
; 14.714 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 5.041      ;
; 14.720 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 5.032      ;
; 14.731 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.244     ; 5.012      ;
; 14.744 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 5.004      ;
; 14.747 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 5.012      ;
; 14.768 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 5.035      ;
; 14.789 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.223     ; 4.975      ;
; 14.792 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 5.000      ;
; 14.802 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.244     ; 4.941      ;
; 14.813 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.175     ; 4.999      ;
; 14.815 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 4.933      ;
; 14.829 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 4.930      ;
; 14.844 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.258     ; 4.885      ;
; 14.846 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 4.970      ;
; 14.849 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.206     ; 4.932      ;
; 14.853 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 4.902      ;
; 14.856 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 4.973      ;
; 14.877 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 4.856      ;
; 14.881 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 4.915      ;
; 14.893 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 4.890      ;
; 14.895 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.201     ; 4.891      ;
; 14.896 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 4.839      ;
; 14.901 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.188     ; 4.898      ;
; 14.907 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 4.852      ;
; 14.922 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 4.838      ;
; 14.923 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 4.824      ;
; 14.924 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 4.831      ;
; 14.925 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.199     ; 4.863      ;
; 14.928 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 4.888      ;
; 14.932 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 4.828      ;
; 14.934 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 4.869      ;
; 14.936 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 4.816      ;
; 14.942 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a2~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 4.810      ;
; 14.948 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 4.809      ;
; 14.952 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.175     ; 4.860      ;
; 14.955 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.223     ; 4.809      ;
; 14.956 ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.225     ; 4.806      ;
; 14.958 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 4.834      ;
; 14.959 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 4.774      ;
; 14.982 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 4.795      ;
; 14.983 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.258     ; 4.746      ;
; 14.989 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 4.836      ;
; 14.990 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.177     ; 4.820      ;
; 15.014 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 4.778      ;
; 15.015 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.206     ; 4.766      ;
; 15.016 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 4.787      ;
; 15.018 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a7~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.163     ; 4.806      ;
; 15.022 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 4.807      ;
; 15.023 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.175     ; 4.789      ;
; 15.026 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.208     ; 4.753      ;
; 15.027 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 4.744      ;
; 15.028 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.205     ; 4.754      ;
; 15.029 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 4.702      ;
; 15.036 ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.231     ; 4.720      ;
; 15.037 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.223     ; 4.727      ;
; 15.040 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.258     ; 4.689      ;
; 15.040 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 4.752      ;
; 15.040 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.188     ; 4.759      ;
; 15.040 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 4.715      ;
; 15.045 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 4.714      ;
; 15.047 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 4.749      ;
; 15.054 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.258     ; 4.675      ;
; 15.059 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 4.724      ;
; 15.061 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 4.699      ;
; 15.061 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.201     ; 4.725      ;
; 15.062 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 4.673      ;
; 15.064 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.199     ; 4.724      ;
; 15.065 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.231     ; 4.691      ;
; 15.070 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 4.682      ;
; 15.073 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 4.686      ;
; 15.075 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a2~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 4.673      ;
; 15.079 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a2~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 4.689      ;
; 15.081 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.234     ; 4.672      ;
; 15.092 ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a4~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 4.663      ;
; 15.094 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a6~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.188     ; 4.705      ;
; 15.095 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 4.675      ;
; 15.097 ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a4~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 4.663      ;
; 15.097 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.206     ; 4.684      ;
; 15.097 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.205     ; 4.685      ;
; 15.098 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 4.662      ;
; 15.104 ; VGA_SYNC_module:U1|altsyncram:Mux9_rtl_0|altsyncram_va01:auto_generated|ram_block1a5~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 4.725      ;
; 15.108 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a2~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 4.644      ;
; 15.113 ; VGA_SYNC_module:U1|altsyncram:Mux14_rtl_0|altsyncram_oa01:auto_generated|ram_block1a5~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.242     ; 4.632      ;
; 15.114 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 4.643      ;
; 15.114 ; VGA_SYNC_module:U1|altsyncram:Mux5_rtl_0|altsyncram_ua01:auto_generated|ram_block1a0~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.257     ; 4.616      ;
; 15.117 ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a4~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 4.611      ;
; 15.120 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a3~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.198     ; 4.669      ;
; 15.121 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a1~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 4.656      ;
; 15.123 ; VGA_SYNC_module:U1|altsyncram:Mux12_rtl_0|altsyncram_ta01:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:U2|DATA_BUS_VALUE[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 4.683      ;
; 15.123 ; VGA_SYNC_module:U1|altsyncram:Mux8_rtl_0|altsyncram_sa01:auto_generated|ram_block1a7~porta_address_reg0  ; LCD_Display:U2|DATA_BUS_VALUE[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 4.654      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                              ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.501      ;
; 0.174 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.504      ;
; 0.182 ; LCD_Display:U2|LCD_RS                     ; LCD_Display:U2|LCD_RS                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|LCD_E                      ; LCD_Display:U2|LCD_E                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|DATA_BUS_VALUE[7]          ; LCD_Display:U2|DATA_BUS_VALUE[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|next_command.LINE2         ; LCD_Display:U2|next_command.LINE2                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|next_command.RETURN_HOME   ; LCD_Display:U2|next_command.RETURN_HOME                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|next_command.Print_String  ; LCD_Display:U2|next_command.Print_String                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|next_command.MODE_SET      ; LCD_Display:U2|next_command.MODE_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|next_command.DISPLAY_ON    ; LCD_Display:U2|next_command.DISPLAY_ON                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|next_command.DISPLAY_CLEAR ; LCD_Display:U2|next_command.DISPLAY_CLEAR                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|next_command.DISPLAY_OFF   ; LCD_Display:U2|next_command.DISPLAY_OFF                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|next_command.FUNC_SET      ; LCD_Display:U2|next_command.FUNC_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|next_command.RESET3        ; LCD_Display:U2|next_command.RESET3                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_Display:U2|next_command.RESET2        ; LCD_Display:U2|next_command.RESET2                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; VGA_SYNC_module:U1|PC[10]                 ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.511      ;
; 0.184 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.512      ;
; 0.186 ; VGA_SYNC_module:U1|PC[2]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.513      ;
; 0.188 ; VGA_SYNC_module:U1|PC[4]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.515      ;
; 0.189 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a5~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 0.545      ;
; 0.189 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|Hex_Display_Data[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; LCD_Display:U2|next_command.FUNC_SET      ; LCD_Display:U2|state.FUNC_SET                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; LCD_Display:U2|state.DROP_LCD_E           ; LCD_Display:U2|state.DROP_LCD_E                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; VGA_SYNC_module:U1|PC[3]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.517      ;
; 0.193 ; LCD_Display:U2|CLK_COUNT_400HZ[19]        ; LCD_Display:U2|CLK_COUNT_400HZ[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
; 0.200 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.532      ;
; 0.202 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.528      ;
; 0.208 ; LCD_Display:U2|state.DISPLAY_ON           ; LCD_Display:U2|next_command.MODE_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.333      ;
; 0.218 ; VGA_SYNC_module:U1|Hex_Display_Data[0]    ; VGA_SYNC_module:U1|altsyncram:Mux7_rtl_0|altsyncram_pa01:auto_generated|ram_block1a6~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.550      ;
; 0.223 ; VGA_SYNC_module:U1|PC[12]                 ; VGA_SYNC_module:U1|Hex_Display_Data[12]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.348      ;
; 0.235 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.MODE_SET                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.360      ;
; 0.235 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.LINE2                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.360      ;
; 0.236 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.DROP_LCD_E                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.361      ;
; 0.238 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.Print_String                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.363      ;
; 0.239 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|LCD_RS                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.364      ;
; 0.240 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.DISPLAY_ON                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.365      ;
; 0.241 ; LCD_Display:U2|state.HOLD                 ; LCD_Display:U2|state.RETURN_HOME                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.366      ;
; 0.247 ; LCD_Display:U2|next_command.RETURN_HOME   ; LCD_Display:U2|state.RETURN_HOME                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.372      ;
; 0.249 ; LCD_Display:U2|next_command.RESET3        ; LCD_Display:U2|state.RESET3                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.374      ;
; 0.251 ; LCD_Display:U2|next_command.DISPLAY_OFF   ; LCD_Display:U2|state.DISPLAY_OFF                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.376      ;
; 0.288 ; LCD_Display:U2|CLK_COUNT_400HZ[1]         ; LCD_Display:U2|CLK_COUNT_400HZ[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; LCD_Display:U2|next_command.DISPLAY_CLEAR ; LCD_Display:U2|state.DISPLAY_CLEAR                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; LCD_Display:U2|next_command.LINE2         ; LCD_Display:U2|state.LINE2                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; LCD_Display:U2|CLK_COUNT_400HZ[7]         ; LCD_Display:U2|CLK_COUNT_400HZ[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; LCD_Display:U2|CLK_COUNT_400HZ[9]         ; LCD_Display:U2|CLK_COUNT_400HZ[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; LCD_Display:U2|CLK_COUNT_400HZ[5]         ; LCD_Display:U2|CLK_COUNT_400HZ[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; LCD_Display:U2|CLK_COUNT_400HZ[8]         ; LCD_Display:U2|CLK_COUNT_400HZ[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; LCD_Display:U2|CLK_COUNT_400HZ[15]        ; LCD_Display:U2|CLK_COUNT_400HZ[15]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; LCD_Display:U2|CLK_COUNT_400HZ[3]         ; LCD_Display:U2|CLK_COUNT_400HZ[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; LCD_Display:U2|CLK_COUNT_400HZ[11]        ; LCD_Display:U2|CLK_COUNT_400HZ[11]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; LCD_Display:U2|CLK_COUNT_400HZ[13]        ; LCD_Display:U2|CLK_COUNT_400HZ[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; LCD_Display:U2|CLK_COUNT_400HZ[4]         ; LCD_Display:U2|CLK_COUNT_400HZ[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; LCD_Display:U2|CLK_COUNT_400HZ[6]         ; LCD_Display:U2|CLK_COUNT_400HZ[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; LCD_Display:U2|state.RESET3               ; LCD_Display:U2|next_command.FUNC_SET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; LCD_Display:U2|CLK_COUNT_400HZ[16]        ; LCD_Display:U2|CLK_COUNT_400HZ[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; LCD_Display:U2|CLK_COUNT_400HZ[12]        ; LCD_Display:U2|CLK_COUNT_400HZ[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; LCD_Display:U2|CLK_COUNT_400HZ[14]        ; LCD_Display:U2|CLK_COUNT_400HZ[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; LCD_Display:U2|CLK_COUNT_400HZ[17]        ; LCD_Display:U2|CLK_COUNT_400HZ[17]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; LCD_Display:U2|state.FUNC_SET             ; LCD_Display:U2|next_command.DISPLAY_OFF                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; LCD_Display:U2|state.RESET2               ; LCD_Display:U2|next_command.RESET3                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; LCD_Display:U2|CLK_COUNT_400HZ[18]        ; LCD_Display:U2|CLK_COUNT_400HZ[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; LCD_Display:U2|CLK_COUNT_400HZ[0]         ; LCD_Display:U2|CLK_COUNT_400HZ[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.423      ;
; 0.300 ; VGA_SYNC_module:U1|PC[6]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.628      ;
; 0.300 ; VGA_SYNC_module:U1|PC[6]                  ; VGA_SYNC_module:U1|PC[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; LCD_Display:U2|state.RETURN_HOME          ; LCD_Display:U2|DATA_BUS_VALUE[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; LCD_Display:U2|state.DISPLAY_CLEAR        ; LCD_Display:U2|next_command.DISPLAY_ON                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; VGA_SYNC_module:U1|PC[14]                 ; VGA_SYNC_module:U1|PC[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA_SYNC_module:U1|PC[11]                 ; VGA_SYNC_module:U1|PC[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA_SYNC_module:U1|PC[8]                  ; VGA_SYNC_module:U1|PC[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA_SYNC_module:U1|PC[5]                  ; VGA_SYNC_module:U1|PC[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA_SYNC_module:U1|PC[4]                  ; VGA_SYNC_module:U1|PC[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA_SYNC_module:U1|PC[3]                  ; VGA_SYNC_module:U1|PC[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA_SYNC_module:U1|PC[2]                  ; VGA_SYNC_module:U1|PC[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; LCD_Display:U2|CLK_COUNT_400HZ[2]         ; LCD_Display:U2|CLK_COUNT_400HZ[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; LCD_Display:U2|CLK_COUNT_400HZ[10]        ; LCD_Display:U2|CLK_COUNT_400HZ[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; VGA_SYNC_module:U1|PC[10]                 ; VGA_SYNC_module:U1|PC[10]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; VGA_SYNC_module:U1|PC[9]                  ; VGA_SYNC_module:U1|PC[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; VGA_SYNC_module:U1|PC[7]                  ; VGA_SYNC_module:U1|PC[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; LCD_Display:U2|state.Print_String         ; LCD_Display:U2|LCD_RS                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; VGA_SYNC_module:U1|PC[9]                  ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.627      ;
; 0.304 ; LCD_Display:U2|next_command.RESET2        ; LCD_Display:U2|state.RESET2                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.429      ;
; 0.311 ; VGA_SYNC_module:U1|PC[8]                  ; VGA_SYNC_module:U1|altsyncram:Mux10_rtl_0|altsyncram_na01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.635      ;
; 0.311 ; LCD_Display:U2|CHAR_COUNT[2]              ; LCD_Display:U2|CHAR_COUNT[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; VGA_SYNC_module:U1|PC[15]                 ; VGA_SYNC_module:U1|PC[15]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.437      ;
; 0.313 ; VGA_SYNC_module:U1|PC[13]                 ; VGA_SYNC_module:U1|PC[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.438      ;
; 0.313 ; VGA_SYNC_module:U1|PC[1]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.641      ;
; 0.313 ; LCD_Display:U2|state.LINE2                ; LCD_Display:U2|DATA_BUS_VALUE[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.438      ;
; 0.314 ; LCD_Display:U2|CHAR_COUNT[1]              ; LCD_Display:U2|CHAR_COUNT[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.439      ;
; 0.316 ; VGA_SYNC_module:U1|PC[9]                  ; VGA_SYNC_module:U1|altsyncram:Mux13_rtl_0|altsyncram_7c01:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.634      ;
; 0.316 ; VGA_SYNC_module:U1|PC[5]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.642      ;
; 0.316 ; LCD_Display:U2|next_command.MODE_SET      ; LCD_Display:U2|state.MODE_SET                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; VGA_SYNC_module:U1|PC[12]                 ; VGA_SYNC_module:U1|PC[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.442      ;
; 0.318 ; VGA_SYNC_module:U1|PC[1]                  ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.648      ;
; 0.320 ; VGA_SYNC_module:U1|PC[10]                 ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.648      ;
; 0.320 ; LCD_Display:U2|CHAR_COUNT[4]              ; LCD_Display:U2|CHAR_COUNT[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.445      ;
; 0.321 ; VGA_SYNC_module:U1|PC[6]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.647      ;
; 0.323 ; LCD_Display:U2|CHAR_COUNT[0]              ; LCD_Display:U2|CHAR_COUNT[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.448      ;
; 0.325 ; VGA_SYNC_module:U1|PC[11]                 ; VGA_SYNC_module:U1|altsyncram:Mux4_rtl_0|altsyncram_ra01:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.654      ;
; 0.325 ; VGA_SYNC_module:U1|PC[11]                 ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.653      ;
; 0.325 ; VGA_SYNC_module:U1|PC[9]                  ; VGA_SYNC_module:U1|altsyncram:Mux11_rtl_0|altsyncram_qa01:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.646      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 8.529 ; 0.172 ; N/A      ; N/A     ; 9.200               ;
;  CLOCK_50        ; 8.529 ; 0.172 ; N/A      ; N/A     ; 9.200               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 6004     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 6004     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 216   ; 216  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                    ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+
; Target                                                        ; Clock                                                         ; Type      ; Status      ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                      ; CLOCK_50                                                      ; Base      ; Constrained ;
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu May  5 23:03:49 2022
Info: Command: quartus_sta LEG16 -c LEG16
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LEG16.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {U1|video_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.529
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.529               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.553
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.553               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.508
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.508               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.559               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.459               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.200               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 745 megabytes
    Info: Processing ended: Thu May  5 23:03:51 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


