// Seed: 369101705
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3
);
  reg   id_4;
  logic id_5;
  assign id_2 = id_4;
  initial begin
    id_0 <= id_4;
    #1 SystemTFIdentifier;
  end
endmodule
