Analysis & Synthesis report for full_adder
Sat Jan 08 14:28:03 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Packed Into Inferred Megafunctions
 11. Source assignments for data_memory:data_memory|altsyncram:data_mem_rtl_0|altsyncram_o4j1:auto_generated
 12. Parameter Settings for Inferred Entity Instance: data_memory:data_memory|altsyncram:data_mem_rtl_0
 13. altsyncram Parameter Settings by Entity Instance
 14. Port Connectivity Checks: "_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule"
 15. Port Connectivity Checks: "_8x3mux:ALU|_32bit_slt:g9"
 16. Port Connectivity Checks: "_8x3mux:ALU|_32bit_sub:g5"
 17. Port Connectivity Checks: "Control:control_module"
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 08 14:28:03 2022      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; full_adder                                 ;
; Top-level Entity Name              ; MiniMIPS                                   ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 938                                        ;
;     Total combinational functions  ; 726                                        ;
;     Dedicated logic registers      ; 320                                        ;
; Total registers                    ; 320                                        ;
; Total pins                         ; 55                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 8,192                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; MiniMIPS           ; full_adder         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                      ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; _4bit_adder.v                                   ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/_4bit_adder.v                                   ;         ;
; half_adder.v                                    ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/half_adder.v                                    ;         ;
; full_adder.v                                    ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/full_adder.v                                    ;         ;
; _32bit_adder.v                                  ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/_32bit_adder.v                                  ;         ;
; _32bit_and.v                                    ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/_32bit_and.v                                    ;         ;
; _32bit_or.v                                     ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/_32bit_or.v                                     ;         ;
; _32bit_xor.v                                    ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/_32bit_xor.v                                    ;         ;
; _32bit_nor.v                                    ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/_32bit_nor.v                                    ;         ;
; _32bit_sub.v                                    ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/_32bit_sub.v                                    ;         ;
; _32bit_slt.v                                    ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/_32bit_slt.v                                    ;         ;
; _8x3mux.v                                       ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/_8x3mux.v                                       ;         ;
; mips_registers.v                                ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/mips_registers.v                                ;         ;
; data_memory.v                                   ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/data_memory.v                                   ;         ;
; sign_extend.v                                   ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/sign_extend.v                                   ;         ;
; Control.v                                       ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/Control.v                                       ;         ;
; ALU_control.v                                   ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/ALU_control.v                                   ;         ;
; mux_2X1.v                                       ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/mux_2X1.v                                       ;         ;
; mux_2X1_32bit.v                                 ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/mux_2X1_32bit.v                                 ;         ;
; MiniMIPS.v                                      ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/MiniMIPS.v                                      ;         ;
; mux_2X1_3bit.v                                  ; yes             ; User Verilog HDL File                                 ; C:/altera/1801042674_hw4_restored/mux_2X1_3bit.v                                  ;         ;
; data.txt                                        ; yes             ; Auto-Found File                                       ; C:/altera/1801042674_hw4_restored/data.txt                                        ;         ;
; register.txt                                    ; yes             ; Auto-Found File                                       ; C:/altera/1801042674_hw4_restored/register.txt                                    ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; aglobal131.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                     ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_o4j1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/altera/1801042674_hw4_restored/db/altsyncram_o4j1.tdf                          ;         ;
; db/full_adder.ram0_data_memory_8ae84398.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/altera/1801042674_hw4_restored/db/full_adder.ram0_data_memory_8ae84398.hdl.mif ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 938       ;
;                                             ;           ;
; Total combinational functions               ; 726       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 536       ;
;     -- 3 input functions                    ; 149       ;
;     -- <=2 input functions                  ; 41        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 726       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 320       ;
;     -- Dedicated logic registers            ; 320       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 55        ;
; Total memory bits                           ; 8192      ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 352       ;
; Total fan-out                               ; 4028      ;
; Average fan-out                             ; 3.39      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MiniMIPS                                    ; 726 (0)           ; 320 (0)      ; 8192        ; 0            ; 0       ; 0         ; 55   ; 0            ; |MiniMIPS                                                                                                                                     ; work         ;
;    |ALU_control:ALUcontrol|                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|ALU_control:ALUcontrol                                                                                                              ; work         ;
;    |Control:control_module|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|Control:control_module                                                                                                              ; work         ;
;    |_8x3mux:ALU|                             ; 275 (143)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU                                                                                                                         ; work         ;
;       |_32bit_adder:g1|                      ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1                                                                                                         ; work         ;
;          |_4bit_adder:_4bit_adder0|          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0                                                                                ; work         ;
;             |full_adder:FA1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA1                                                                 ; work         ;
;             |full_adder:FA2|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA2                                                                 ; work         ;
;             |full_adder:FA3|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA3                                                                 ; work         ;
;          |_4bit_adder:_4bit_adder1|          ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1                                                                                ; work         ;
;             |full_adder:FA0|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA0                                                                 ; work         ;
;             |full_adder:FA1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA1                                                                 ; work         ;
;             |full_adder:FA2|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA2                                                                 ; work         ;
;             |full_adder:FA3|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA3                                                                 ; work         ;
;          |_4bit_adder:_4bit_adder2|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2                                                                                ; work         ;
;             |full_adder:FA0|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA0                                                                 ; work         ;
;             |full_adder:FA1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA1                                                                 ; work         ;
;             |full_adder:FA2|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA2                                                                 ; work         ;
;             |full_adder:FA3|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA3                                                                 ; work         ;
;          |_4bit_adder:_4bit_adder4|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4                                                                                ; work         ;
;             |full_adder:FA0|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA0                                                                 ; work         ;
;             |full_adder:FA1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA1                                                                 ; work         ;
;             |full_adder:FA2|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA2                                                                 ; work         ;
;             |full_adder:FA3|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA3                                                                 ; work         ;
;          |_4bit_adder:_4bit_adder5|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5                                                                                ; work         ;
;             |full_adder:FA0|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA0                                                                 ; work         ;
;             |full_adder:FA1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA1                                                                 ; work         ;
;             |full_adder:FA2|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA2                                                                 ; work         ;
;             |full_adder:FA3|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA3                                                                 ; work         ;
;          |_4bit_adder:_4bit_adder6|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6                                                                                ; work         ;
;             |full_adder:FA0|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA0                                                                 ; work         ;
;             |full_adder:FA1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA1                                                                 ; work         ;
;             |full_adder:FA2|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA2                                                                 ; work         ;
;             |full_adder:FA3|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA3                                                                 ; work         ;
;          |_4bit_adder:_4bit_adder7|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7                                                                                ; work         ;
;             |full_adder:FA0|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA0                                                                 ; work         ;
;             |full_adder:FA1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA1                                                                 ; work         ;
;             |full_adder:FA2|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA2                                                                 ; work         ;
;             |full_adder:FA3|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA3                                                                 ; work         ;
;          |_4bit_adder:_4bit_adder8|          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8                                                                                ; work         ;
;             |full_adder:FA0|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA0                                                                 ; work         ;
;             |full_adder:FA1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA1                                                                 ; work         ;
;             |full_adder:FA2|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA2                                                                 ; work         ;
;       |_32bit_slt:g9|                        ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9                                                                                                           ; work         ;
;          |_32bit_sub:sltModule|              ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule                                                                                      ; work         ;
;             |_32bit_adder:subModule|         ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule                                                               ; work         ;
;                |_4bit_adder:_4bit_adder0|    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0                                      ; work         ;
;                   |full_adder:FA1|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA1                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA1|half_adder:first_sum  ; work         ;
;                   |full_adder:FA2|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA2                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA2|half_adder:first_sum  ; work         ;
;                   |full_adder:FA3|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA3                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA3|half_adder:first_sum  ; work         ;
;                |_4bit_adder:_4bit_adder1|    ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1                                      ; work         ;
;                   |full_adder:FA0|           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA0                       ; work         ;
;                      |half_adder:first_sum|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA0|half_adder:first_sum  ; work         ;
;                   |full_adder:FA1|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA1                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA1|half_adder:first_sum  ; work         ;
;                   |full_adder:FA2|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA2                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA2|half_adder:first_sum  ; work         ;
;                   |full_adder:FA3|           ; 7 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA3                       ; work         ;
;                      |half_adder:first_sum|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA3|half_adder:first_sum  ; work         ;
;                |_4bit_adder:_4bit_adder2|    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2                                      ; work         ;
;                   |full_adder:FA0|           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA0                       ; work         ;
;                      |half_adder:first_sum|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA0|half_adder:first_sum  ; work         ;
;                   |full_adder:FA2|           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA2                       ; work         ;
;                      |half_adder:first_sum|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA2|half_adder:first_sum  ; work         ;
;                   |full_adder:FA3|           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA3                       ; work         ;
;                      |half_adder:first_sum|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA3|half_adder:first_sum  ; work         ;
;                |_4bit_adder:_4bit_adder4|    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4                                      ; work         ;
;                   |full_adder:FA1|           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA1                       ; work         ;
;                      |half_adder:first_sum|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA1|half_adder:first_sum  ; work         ;
;                   |full_adder:FA2|           ; 6 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA2                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA2|half_adder:first_sum  ; work         ;
;                |_4bit_adder:_4bit_adder5|    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5                                      ; work         ;
;                   |full_adder:FA0|           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA0                       ; work         ;
;                      |half_adder:first_sum|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA0|half_adder:first_sum  ; work         ;
;                   |full_adder:FA1|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA1                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA1|half_adder:first_sum  ; work         ;
;                   |full_adder:FA2|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA2                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA2|half_adder:first_sum  ; work         ;
;                   |full_adder:FA3|           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA3                       ; work         ;
;                      |half_adder:first_sum|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA3|half_adder:first_sum  ; work         ;
;                |_4bit_adder:_4bit_adder6|    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6                                      ; work         ;
;                   |full_adder:FA0|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA0                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA0|half_adder:first_sum  ; work         ;
;                   |full_adder:FA1|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA1                       ; work         ;
;                   |full_adder:FA2|           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA2                       ; work         ;
;                      |half_adder:first_sum|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA2|half_adder:first_sum  ; work         ;
;                   |full_adder:FA3|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA3                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA3|half_adder:first_sum  ; work         ;
;                |_4bit_adder:_4bit_adder7|    ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7                                      ; work         ;
;                   |full_adder:FA0|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA0                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA0|half_adder:first_sum  ; work         ;
;                   |full_adder:FA1|           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA1                       ; work         ;
;                      |half_adder:first_sum|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA1|half_adder:first_sum  ; work         ;
;                   |full_adder:FA2|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA2                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA2|half_adder:first_sum  ; work         ;
;                   |full_adder:FA3|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA3                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA3|half_adder:first_sum  ; work         ;
;                |_4bit_adder:_4bit_adder8|    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8                                      ; work         ;
;                   |full_adder:FA0|           ; 7 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA0                       ; work         ;
;                      |half_adder:first_sum|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA0|half_adder:first_sum  ; work         ;
;                   |full_adder:FA1|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA1                       ; work         ;
;                      |half_adder:first_sum|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA1|half_adder:first_sum  ; work         ;
;                   |full_adder:FA2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA2                       ; work         ;
;                   |full_adder:FA3|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA3                       ; work         ;
;                      |half_adder:second_sum| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA3|half_adder:second_sum ; work         ;
;       |_32bit_sub:g5|                        ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5                                                                                                           ; work         ;
;          |_32bit_adder:subModule|            ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule                                                                                    ; work         ;
;             |_4bit_adder:_4bit_adder0|       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0                                                           ; work         ;
;                |full_adder:FA1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA1                                            ; work         ;
;                |full_adder:FA3|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA3                                            ; work         ;
;                   |half_adder:first_sum|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA3|half_adder:first_sum                       ; work         ;
;                   |half_adder:second_sum|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA3|half_adder:second_sum                      ; work         ;
;             |_4bit_adder:_4bit_adder1|       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1                                                           ; work         ;
;                |full_adder:FA0|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA0                                            ; work         ;
;                |full_adder:FA1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA1                                            ; work         ;
;                |full_adder:FA2|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA2                                            ; work         ;
;             |_4bit_adder:_4bit_adder2|       ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2                                                           ; work         ;
;                |full_adder:FA0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA0                                            ; work         ;
;                   |half_adder:second_sum|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA0|half_adder:second_sum                      ; work         ;
;                |full_adder:FA1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA1                                            ; work         ;
;                |full_adder:FA3|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA3                                            ; work         ;
;                   |half_adder:second_sum|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA3|half_adder:second_sum                      ; work         ;
;             |_4bit_adder:_4bit_adder4|       ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4                                                           ; work         ;
;                |full_adder:FA0|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA0                                            ; work         ;
;                |full_adder:FA2|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA2                                            ; work         ;
;                   |half_adder:first_sum|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA2|half_adder:first_sum                       ; work         ;
;                   |half_adder:second_sum|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA2|half_adder:second_sum                      ; work         ;
;                |full_adder:FA3|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA3                                            ; work         ;
;             |_4bit_adder:_4bit_adder5|       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5                                                           ; work         ;
;                |full_adder:FA0|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA0                                            ; work         ;
;                |full_adder:FA1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA1                                            ; work         ;
;                |full_adder:FA2|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA2                                            ; work         ;
;             |_4bit_adder:_4bit_adder6|       ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6                                                           ; work         ;
;                |full_adder:FA0|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA0                                            ; work         ;
;                   |half_adder:first_sum|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA0|half_adder:first_sum                       ; work         ;
;                   |half_adder:second_sum|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA0|half_adder:second_sum                      ; work         ;
;                |full_adder:FA1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA1                                            ; work         ;
;                |full_adder:FA2|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA2                                            ; work         ;
;                |full_adder:FA3|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA3                                            ; work         ;
;             |_4bit_adder:_4bit_adder7|       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7                                                           ; work         ;
;                |full_adder:FA1|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA1                                            ; work         ;
;                   |half_adder:second_sum|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA1|half_adder:second_sum                      ; work         ;
;                |full_adder:FA2|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA2                                            ; work         ;
;             |_4bit_adder:_4bit_adder8|       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8                                                           ; work         ;
;                |full_adder:FA0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA0                                            ; work         ;
;                   |half_adder:second_sum|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA0|half_adder:second_sum                      ; work         ;
;                |full_adder:FA1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA1                                            ; work         ;
;                |full_adder:FA3|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA3                                            ; work         ;
;                   |half_adder:second_sum|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA3|half_adder:second_sum                      ; work         ;
;       |_32bit_xor:g3|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|_8x3mux:ALU|_32bit_xor:g3                                                                                                           ; work         ;
;    |data_memory:data_memory|                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|data_memory:data_memory                                                                                                             ; work         ;
;       |altsyncram:data_mem_rtl_0|            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|data_memory:data_memory|altsyncram:data_mem_rtl_0                                                                                   ; work         ;
;          |altsyncram_o4j1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|data_memory:data_memory|altsyncram:data_mem_rtl_0|altsyncram_o4j1:auto_generated                                                    ; work         ;
;    |mips_registers:reg_mem|                  ; 342 (342)         ; 320 (320)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mips_registers:reg_mem                                                                                                              ; work         ;
;    |mux_2X1_32bit:mux4|                      ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4                                                                                                                  ; work         ;
;       |mux_2X1:bit0|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit0                                                                                                     ; work         ;
;       |mux_2X1:bit10|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit10                                                                                                    ; work         ;
;       |mux_2X1:bit11|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit11                                                                                                    ; work         ;
;       |mux_2X1:bit12|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit12                                                                                                    ; work         ;
;       |mux_2X1:bit13|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit13                                                                                                    ; work         ;
;       |mux_2X1:bit14|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit14                                                                                                    ; work         ;
;       |mux_2X1:bit15|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit15                                                                                                    ; work         ;
;       |mux_2X1:bit16|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit16                                                                                                    ; work         ;
;       |mux_2X1:bit17|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit17                                                                                                    ; work         ;
;       |mux_2X1:bit18|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit18                                                                                                    ; work         ;
;       |mux_2X1:bit19|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit19                                                                                                    ; work         ;
;       |mux_2X1:bit1|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit1                                                                                                     ; work         ;
;       |mux_2X1:bit20|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit20                                                                                                    ; work         ;
;       |mux_2X1:bit21|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit21                                                                                                    ; work         ;
;       |mux_2X1:bit22|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit22                                                                                                    ; work         ;
;       |mux_2X1:bit23|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit23                                                                                                    ; work         ;
;       |mux_2X1:bit24|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit24                                                                                                    ; work         ;
;       |mux_2X1:bit25|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit25                                                                                                    ; work         ;
;       |mux_2X1:bit26|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit26                                                                                                    ; work         ;
;       |mux_2X1:bit27|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit27                                                                                                    ; work         ;
;       |mux_2X1:bit28|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit28                                                                                                    ; work         ;
;       |mux_2X1:bit29|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit29                                                                                                    ; work         ;
;       |mux_2X1:bit2|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit2                                                                                                     ; work         ;
;       |mux_2X1:bit30|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit30                                                                                                    ; work         ;
;       |mux_2X1:bit31|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit31                                                                                                    ; work         ;
;       |mux_2X1:bit3|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit3                                                                                                     ; work         ;
;       |mux_2X1:bit4|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit4                                                                                                     ; work         ;
;       |mux_2X1:bit5|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit5                                                                                                     ; work         ;
;       |mux_2X1:bit6|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit6                                                                                                     ; work         ;
;       |mux_2X1:bit7|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit7                                                                                                     ; work         ;
;       |mux_2X1:bit8|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit8                                                                                                     ; work         ;
;       |mux_2X1:bit9|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit9                                                                                                     ; work         ;
;    |mux_2X1_32bit:mux6|                      ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6                                                                                                                  ; work         ;
;       |mux_2X1:bit0|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit0                                                                                                     ; work         ;
;       |mux_2X1:bit10|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit10                                                                                                    ; work         ;
;       |mux_2X1:bit11|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit11                                                                                                    ; work         ;
;       |mux_2X1:bit12|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit12                                                                                                    ; work         ;
;       |mux_2X1:bit13|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit13                                                                                                    ; work         ;
;       |mux_2X1:bit14|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit14                                                                                                    ; work         ;
;       |mux_2X1:bit15|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit15                                                                                                    ; work         ;
;       |mux_2X1:bit16|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit16                                                                                                    ; work         ;
;       |mux_2X1:bit17|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit17                                                                                                    ; work         ;
;       |mux_2X1:bit18|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit18                                                                                                    ; work         ;
;       |mux_2X1:bit19|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit19                                                                                                    ; work         ;
;       |mux_2X1:bit1|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit1                                                                                                     ; work         ;
;       |mux_2X1:bit20|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit20                                                                                                    ; work         ;
;       |mux_2X1:bit21|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit21                                                                                                    ; work         ;
;       |mux_2X1:bit22|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit22                                                                                                    ; work         ;
;       |mux_2X1:bit23|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit23                                                                                                    ; work         ;
;       |mux_2X1:bit24|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit24                                                                                                    ; work         ;
;       |mux_2X1:bit25|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit25                                                                                                    ; work         ;
;       |mux_2X1:bit26|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit26                                                                                                    ; work         ;
;       |mux_2X1:bit27|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit27                                                                                                    ; work         ;
;       |mux_2X1:bit28|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit28                                                                                                    ; work         ;
;       |mux_2X1:bit29|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit29                                                                                                    ; work         ;
;       |mux_2X1:bit2|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit2                                                                                                     ; work         ;
;       |mux_2X1:bit30|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit30                                                                                                    ; work         ;
;       |mux_2X1:bit31|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit31                                                                                                    ; work         ;
;       |mux_2X1:bit3|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit3                                                                                                     ; work         ;
;       |mux_2X1:bit4|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit4                                                                                                     ; work         ;
;       |mux_2X1:bit5|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit5                                                                                                     ; work         ;
;       |mux_2X1:bit6|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit6                                                                                                     ; work         ;
;       |mux_2X1:bit7|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit7                                                                                                     ; work         ;
;       |mux_2X1:bit8|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit8                                                                                                     ; work         ;
;       |mux_2X1:bit9|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit9                                                                                                     ; work         ;
;    |mux_2X1_3bit:mux0|                       ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_3bit:mux0                                                                                                                   ; work         ;
;       |mux_2X1:mux1|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_3bit:mux0|mux_2X1:mux1                                                                                                      ; work         ;
;       |mux_2X1:mux2|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MiniMIPS|mux_2X1_3bit:mux0|mux_2X1:mux2                                                                                                      ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; Name                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                             ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; data_memory:data_memory|altsyncram:data_mem_rtl_0|altsyncram_o4j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/full_adder.ram0_data_memory_8ae84398.hdl.mif ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 320   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 256   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                             ;
+------------------------------------------+----------------------------------------+------+
; Register Name                            ; Megafunction                           ; Type ;
+------------------------------------------+----------------------------------------+------+
; data_memory:data_memory|read_data[0..31] ; data_memory:data_memory|data_mem_rtl_0 ; RAM  ;
+------------------------------------------+----------------------------------------+------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:data_memory|altsyncram:data_mem_rtl_0|altsyncram_o4j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:data_memory|altsyncram:data_mem_rtl_0    ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped        ;
; WIDTH_A                            ; 32                                              ; Untyped        ;
; WIDTHAD_A                          ; 8                                               ; Untyped        ;
; NUMWORDS_A                         ; 256                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 32                                              ; Untyped        ;
; WIDTHAD_B                          ; 8                                               ; Untyped        ;
; NUMWORDS_B                         ; 256                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/full_adder.ram0_data_memory_8ae84398.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone III                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_o4j1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; data_memory:data_memory|altsyncram:data_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 32                                                ;
;     -- NUMWORDS_B                         ; 256                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; C    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "_8x3mux:ALU|_32bit_slt:g9"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; S    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "_8x3mux:ALU|_32bit_sub:g5" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; C0   ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control:control_module"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Branch    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BranchNot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Jan 08 14:27:59 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file _4bit_adder.v
    Info (12023): Found entity 1: _4bit_adder
Info (12021): Found 1 design units, including 1 entities, in source file half_adder_testbench.v
    Info (12023): Found entity 1: half_adder_testbench
Info (12021): Found 1 design units, including 1 entities, in source file full_adder_testbench.v
    Info (12023): Found entity 1: full_adder_testbench
Info (12021): Found 1 design units, including 1 entities, in source file half_adder.v
    Info (12023): Found entity 1: half_adder
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_adder.v
    Info (12023): Found entity 1: _32bit_adder
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_and.v
    Info (12023): Found entity 1: _32bit_and
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_or.v
    Info (12023): Found entity 1: _32bit_or
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_xor.v
    Info (12023): Found entity 1: _32bit_xor
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_nor.v
    Info (12023): Found entity 1: _32bit_nor
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_sub.v
    Info (12023): Found entity 1: _32bit_sub
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_slt.v
    Info (12023): Found entity 1: _32bit_slt
Warning (10274): Verilog HDL macro warning at _32bit_and_testbench.v(2): overriding existing definition for macro "DELAY", which was defined in "half_adder_testbench.v", line 2
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_and_testbench.v
    Info (12023): Found entity 1: _32bit_and_testbench
Warning (10274): Verilog HDL macro warning at _32bit_adder_test.v(2): overriding existing definition for macro "DELAY", which was defined in "half_adder_testbench.v", line 2
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_adder_test.v
    Info (12023): Found entity 1: _32bit_adder_test
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_sub_test.v
    Info (12023): Found entity 1: _32bit_sub_test
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_slt_test.v
    Info (12023): Found entity 1: _32bit_slt_test
Info (12021): Found 1 design units, including 1 entities, in source file _8x3mux.v
    Info (12023): Found entity 1: _8x3mux
Info (12021): Found 1 design units, including 1 entities, in source file _8x3muxtest.v
    Info (12023): Found entity 1: _8x3muxTest
Warning (10274): Verilog HDL macro warning at _32bit_xor_testbench.v(2): overriding existing definition for macro "DELAY", which was defined in "half_adder_testbench.v", line 2
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_xor_testbench.v
    Info (12023): Found entity 1: _32bit_xor_testbench
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_nor_testbench.v
    Info (12023): Found entity 1: _32bit_nor_testbench
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_or_testbench.v
    Info (12023): Found entity 1: _32bit_or_testbench
Info (12021): Found 1 design units, including 1 entities, in source file control_32bit.v
    Info (12023): Found entity 1: Control_32bit
Info (12021): Found 1 design units, including 1 entities, in source file control_32bit_testbench.v
    Info (12023): Found entity 1: Control_32bit_testbench
Info (12021): Found 1 design units, including 1 entities, in source file mult32.v
    Info (12023): Found entity 1: mult32
Info (12021): Found 2 design units, including 2 entities, in source file mul_datapath.v
    Info (12023): Found entity 1: MUL_datapath
    Info (12023): Found entity 2: ADD
Info (12021): Found 1 design units, including 1 entities, in source file mips_registers.v
    Info (12023): Found entity 1: mips_registers
Warning (10274): Verilog HDL macro warning at register_testbench.v(2): overriding existing definition for macro "DELAY", which was defined in "half_adder_testbench.v", line 2
Info (12021): Found 1 design units, including 1 entities, in source file register_testbench.v
    Info (12023): Found entity 1: register_testbench
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_testbench.v
    Info (12023): Found entity 1: data_memory_testbench
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: sign_extend
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend_testbench.v
    Info (12023): Found entity 1: sign_extend_testbench
Info (12021): Found 1 design units, including 1 entities, in source file zero_extend.v
    Info (12023): Found entity 1: zero_extend
Info (12021): Found 1 design units, including 1 entities, in source file zero_extend_testbench.v
    Info (12023): Found entity 1: zero_extend_testbench
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: Control
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: ALU_control
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1.v
    Info (12023): Found entity 1: mux_2X1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1_testbench.v
    Info (12023): Found entity 1: mux_2X1_testbench
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1_32bit.v
    Info (12023): Found entity 1: mux_2X1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file minimips.v
    Info (12023): Found entity 1: MiniMIPS
Warning (10274): Verilog HDL macro warning at MiniMIPS_testbench.v(2): overriding existing definition for macro "DELAY", which was defined in "half_adder_testbench.v", line 2
Info (12021): Found 1 design units, including 1 entities, in source file minimips_testbench.v
    Info (12023): Found entity 1: MiniMIPS_testbench
Warning (10274): Verilog HDL macro warning at control_testbench.v(2): overriding existing definition for macro "DELAY", which was defined in "half_adder_testbench.v", line 2
Info (12021): Found 1 design units, including 1 entities, in source file control_testbench.v
    Info (12023): Found entity 1: control_testbench
Info (12021): Found 1 design units, including 1 entities, in source file alu_control_testbench.v
    Info (12023): Found entity 1: ALU_control_testbench
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1_3bit.v
    Info (12023): Found entity 1: mux_2X1_3bit
Warning (10274): Verilog HDL macro warning at instruction_memory.v(2): overriding existing definition for macro "REG_PATH", which was defined in "mips_registers.v", line 2
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: instruction_memory
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory_testbench.v
    Info (12023): Found entity 1: instruction_memory_testbench
Info (12021): Found 1 design units, including 1 entities, in source file comparator_32bit.v
    Info (12023): Found entity 1: comparator_32bit
Info (12021): Found 1 design units, including 1 entities, in source file left_shifter_2bit.v
    Info (12023): Found entity 1: left_shifter_2bit
Info (12021): Found 1 design units, including 1 entities, in source file comparator_32bit_testbench.v
    Info (12023): Found entity 1: comparator_32bit_testbench
Info (12021): Found 1 design units, including 1 entities, in source file left_shifter_2bit_testbench.v
    Info (12023): Found entity 1: left_shifter_2bit_testbench
Info (12127): Elaborating entity "MiniMIPS" for the top level hierarchy
Warning (10739): Verilog HDL warning at MiniMIPS.v(39): actual bit length 32 differs from formal bit length 1
Info (12128): Elaborating entity "Control" for hierarchy "Control:control_module"
Warning (10739): Verilog HDL warning at Control.v(21): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at Control.v(23): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at Control.v(25): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at Control.v(26): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at Control.v(28): actual bit length 32 differs from formal bit length 1
Info (12128): Elaborating entity "mux_2X1_3bit" for hierarchy "mux_2X1_3bit:mux0"
Info (12128): Elaborating entity "mux_2X1" for hierarchy "mux_2X1_3bit:mux0|mux_2X1:mux0"
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:sign_extender"
Warning (10739): Verilog HDL warning at sign_extend.v(6): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(7): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(8): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(9): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(10): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(11): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(13): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(14): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(15): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(16): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(17): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(18): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(19): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(20): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(21): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(22): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(24): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(25): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(26): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(27): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(28): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(29): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(30): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(31): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(32): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(33): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(34): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(35): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(36): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(37): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(38): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at sign_extend.v(39): actual bit length 32 differs from formal bit length 1
Info (12128): Elaborating entity "mips_registers" for hierarchy "mips_registers:reg_mem"
Warning (10175): Verilog HDL warning at mips_registers.v(35): ignoring unsupported system task
Info (12128): Elaborating entity "mux_2X1_32bit" for hierarchy "mux_2X1_32bit:mux4"
Info (12128): Elaborating entity "ALU_control" for hierarchy "ALU_control:ALUcontrol"
Info (12128): Elaborating entity "_8x3mux" for hierarchy "_8x3mux:ALU"
Warning (10739): Verilog HDL warning at _8x3mux.v(12): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(13): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(18): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(26): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(34): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(43): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(51): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(59): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(67): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(75): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(85): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(86): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _8x3mux.v(87): actual bit length 32 differs from formal bit length 1
Info (12128): Elaborating entity "_32bit_adder" for hierarchy "_8x3mux:ALU|_32bit_adder:g1"
Info (12128): Elaborating entity "_4bit_adder" for hierarchy "_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0"
Info (12128): Elaborating entity "full_adder" for hierarchy "_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA0"
Info (12128): Elaborating entity "half_adder" for hierarchy "_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA0|half_adder:first_sum"
Info (12128): Elaborating entity "_32bit_xor" for hierarchy "_8x3mux:ALU|_32bit_xor:g3"
Info (12128): Elaborating entity "_32bit_sub" for hierarchy "_8x3mux:ALU|_32bit_sub:g5"
Info (12128): Elaborating entity "_32bit_or" for hierarchy "_8x3mux:ALU|_32bit_or:g7"
Info (12128): Elaborating entity "_32bit_slt" for hierarchy "_8x3mux:ALU|_32bit_slt:g9"
Warning (10739): Verilog HDL warning at _32bit_slt.v(11): actual bit length 32 differs from formal bit length 1
Warning (10739): Verilog HDL warning at _32bit_slt.v(18): actual bit length 32 differs from formal bit length 1
Info (12128): Elaborating entity "_32bit_nor" for hierarchy "_8x3mux:ALU|_32bit_nor:g11"
Info (12128): Elaborating entity "_32bit_and" for hierarchy "_8x3mux:ALU|_32bit_and:g13"
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_memory"
Warning (10175): Verilog HDL warning at data_memory.v(36): ignoring unsupported system task
Info (13014): Ignored 1 buffer(s)
    Info (13019): Ignored 1 SOFT buffer(s)
Warning (276027): Inferred dual-clock RAM node "data_memory:data_memory|data_mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "mips_registers:reg_mem|registers" is uninferred due to inappropriate RAM size
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:data_memory|data_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/full_adder.ram0_data_memory_8ae84398.hdl.mif
Info (12130): Elaborated megafunction instantiation "data_memory:data_memory|altsyncram:data_mem_rtl_0"
Info (12133): Instantiated megafunction "data_memory:data_memory|altsyncram:data_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/full_adder.ram0_data_memory_8ae84398.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o4j1.tdf
    Info (12023): Found entity 1: altsyncram_o4j1
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/altera/1801042674_hw4_restored/output_files/full_adder.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PC[0]"
    Warning (15610): No output dependent on input pin "PC[1]"
    Warning (15610): No output dependent on input pin "PC[2]"
    Warning (15610): No output dependent on input pin "PC[3]"
    Warning (15610): No output dependent on input pin "PC[4]"
    Warning (15610): No output dependent on input pin "PC[5]"
Info (21057): Implemented 1057 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 970 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 4641 megabytes
    Info: Processing ended: Sat Jan 08 14:28:03 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/1801042674_hw4_restored/output_files/full_adder.map.smsg.


