#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 24 19:56:20 2022
# Process ID: 15692
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_1_divisible_by3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11120 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab10\lab10_1_1_divisible_by3\lab10_1_1.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_1_divisible_by3/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_1_divisible_by3\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_1_divisible_by3/lab10_1_1.xpruupdate_compile_order -fileset sources_1slaunch_simulation
name rtl_1
launch_simulation
source mealy_fsm_tb.tcl
refresh_design
refresh_design
close_sim
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
refresh_design
close_sim
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
source mealy_fsm_tb.tcl
close_sim
refresh_design
close_design
synth_design -rtl -name rtl_1
launch_simulation
source mealy_fsm_tb.tcl
close_sim
