============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Wed Nov  8 21:21:32 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../RTL/uart_monitor.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP_test.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
RUN-1001 : Project manager successfully analyzed 16 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.153976s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (46.0%)

RUN-1004 : used memory is 230 MB, reserved memory is 205 MB, peak memory is 233 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_foc_controller/u_foc_top/init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_foc_top/init_done as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_foc_controller/u_foc_top/init_done to drive 12 clock pins.
PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 3464 instances
RUN-0007 : 1174 luts, 1295 seqs, 612 mslices, 336 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4884 nets
RUN-1001 : 3425 nets have 2 pins
RUN-1001 : 1132 nets have [3 - 5] pins
RUN-1001 : 181 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     40      
RUN-1001 :   No   |  No   |  Yes  |     434     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     812     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  30   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 34
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3460 instances, 1174 luts, 1295 seqs, 948 slices, 128 macros(948 instances: 612 mslices 336 lslices)
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 642061
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 443391, overlap = 70.0938
PHY-3002 : Step(2): len = 413701, overlap = 81.7812
PHY-3002 : Step(3): len = 248483, overlap = 88.2188
PHY-3002 : Step(4): len = 229814, overlap = 109.25
PHY-3002 : Step(5): len = 204335, overlap = 126.719
PHY-3002 : Step(6): len = 177426, overlap = 133.094
PHY-3002 : Step(7): len = 154491, overlap = 147.438
PHY-3002 : Step(8): len = 135484, overlap = 154.594
PHY-3002 : Step(9): len = 118432, overlap = 169.75
PHY-3002 : Step(10): len = 113276, overlap = 180.875
PHY-3002 : Step(11): len = 104277, overlap = 193.594
PHY-3002 : Step(12): len = 101372, overlap = 204.594
PHY-3002 : Step(13): len = 93859.1, overlap = 208.188
PHY-3002 : Step(14): len = 88642.2, overlap = 210.781
PHY-3002 : Step(15): len = 81649.1, overlap = 212.375
PHY-3002 : Step(16): len = 78392.7, overlap = 213.531
PHY-3002 : Step(17): len = 75487.1, overlap = 213.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.3404e-06
PHY-3002 : Step(18): len = 77495.4, overlap = 209.094
PHY-3002 : Step(19): len = 78262, overlap = 207.281
PHY-3002 : Step(20): len = 74658.1, overlap = 207.031
PHY-3002 : Step(21): len = 75323.5, overlap = 208.344
PHY-3002 : Step(22): len = 77653.4, overlap = 210.219
PHY-3002 : Step(23): len = 85065.4, overlap = 186.875
PHY-3002 : Step(24): len = 84381.8, overlap = 171.031
PHY-3002 : Step(25): len = 84253.5, overlap = 168.5
PHY-3002 : Step(26): len = 80747.8, overlap = 168.531
PHY-3002 : Step(27): len = 79818.1, overlap = 153.562
PHY-3002 : Step(28): len = 79640.7, overlap = 141.719
PHY-3002 : Step(29): len = 81516, overlap = 128.281
PHY-3002 : Step(30): len = 80702.7, overlap = 127.312
PHY-3002 : Step(31): len = 79797.8, overlap = 128.781
PHY-3002 : Step(32): len = 79560.7, overlap = 128.062
PHY-3002 : Step(33): len = 79601.1, overlap = 126.594
PHY-3002 : Step(34): len = 80078.6, overlap = 116.094
PHY-3002 : Step(35): len = 79429.4, overlap = 117.844
PHY-3002 : Step(36): len = 78350.3, overlap = 113.969
PHY-3002 : Step(37): len = 77966.5, overlap = 114.906
PHY-3002 : Step(38): len = 78014.1, overlap = 119.969
PHY-3002 : Step(39): len = 77844.9, overlap = 126.031
PHY-3002 : Step(40): len = 77462.7, overlap = 125.812
PHY-3002 : Step(41): len = 77334.2, overlap = 129.062
PHY-3002 : Step(42): len = 76816.2, overlap = 133.469
PHY-3002 : Step(43): len = 76595.9, overlap = 118.719
PHY-3002 : Step(44): len = 77048.6, overlap = 117
PHY-3002 : Step(45): len = 76842.3, overlap = 121.406
PHY-3002 : Step(46): len = 75441.3, overlap = 116.5
PHY-3002 : Step(47): len = 74977.3, overlap = 118.188
PHY-3002 : Step(48): len = 74275.1, overlap = 113.719
PHY-3002 : Step(49): len = 74100, overlap = 114.938
PHY-3002 : Step(50): len = 73455.7, overlap = 113.531
PHY-3002 : Step(51): len = 73075.8, overlap = 107.219
PHY-3002 : Step(52): len = 72505.7, overlap = 110.625
PHY-3002 : Step(53): len = 72123.5, overlap = 117.656
PHY-3002 : Step(54): len = 71858.2, overlap = 111.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26808e-05
PHY-3002 : Step(55): len = 71826.6, overlap = 112.094
PHY-3002 : Step(56): len = 71927.9, overlap = 109.75
PHY-3002 : Step(57): len = 72249.6, overlap = 109.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53616e-05
PHY-3002 : Step(58): len = 74568.1, overlap = 97.8125
PHY-3002 : Step(59): len = 74902, overlap = 97.5625
PHY-3002 : Step(60): len = 76086.9, overlap = 89.9375
PHY-3002 : Step(61): len = 76487.7, overlap = 88
PHY-3002 : Step(62): len = 77849.5, overlap = 83.0312
PHY-3002 : Step(63): len = 78647.2, overlap = 82.5312
PHY-3002 : Step(64): len = 79234.2, overlap = 87.3125
PHY-3002 : Step(65): len = 81078.7, overlap = 82.9375
PHY-3002 : Step(66): len = 81425.9, overlap = 79.25
PHY-3002 : Step(67): len = 81555.4, overlap = 81.125
PHY-3002 : Step(68): len = 81387.5, overlap = 79.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07232e-05
PHY-3002 : Step(69): len = 81202.4, overlap = 80.8438
PHY-3002 : Step(70): len = 81236.1, overlap = 80.7812
PHY-3002 : Step(71): len = 82145.9, overlap = 84.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016346s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/4884.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 109896, over cnt = 553(5%), over = 3072, worst = 31
PHY-1001 : End global iterations;  0.246094s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (31.7%)

PHY-1001 : Congestion index: top1 = 87.78, top5 = 64.52, top10 = 53.68, top15 = 47.02.
PHY-3001 : End congestion estimation;  0.309919s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (40.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.79032e-06
PHY-3002 : Step(72): len = 91528.2, overlap = 113
PHY-3002 : Step(73): len = 91154.6, overlap = 109.5
PHY-3002 : Step(74): len = 89296.6, overlap = 124.5
PHY-3002 : Step(75): len = 86688.2, overlap = 134.719
PHY-3002 : Step(76): len = 83191.9, overlap = 146.219
PHY-3002 : Step(77): len = 79305.5, overlap = 137.812
PHY-3002 : Step(78): len = 76821.7, overlap = 157.469
PHY-3002 : Step(79): len = 76798.4, overlap = 163.219
PHY-3002 : Step(80): len = 76802.2, overlap = 193.219
PHY-3002 : Step(81): len = 75917, overlap = 187.062
PHY-3002 : Step(82): len = 73314, overlap = 181.625
PHY-3002 : Step(83): len = 72824.1, overlap = 187.875
PHY-3002 : Step(84): len = 72751.1, overlap = 183.531
PHY-3002 : Step(85): len = 71976.3, overlap = 185.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.58063e-06
PHY-3002 : Step(86): len = 72469.3, overlap = 176.75
PHY-3002 : Step(87): len = 72943.7, overlap = 168
PHY-3002 : Step(88): len = 74378.3, overlap = 166.312
PHY-3002 : Step(89): len = 74715.5, overlap = 163.562
PHY-3002 : Step(90): len = 74680.5, overlap = 149.906
PHY-3002 : Step(91): len = 75400.9, overlap = 141.781
PHY-3002 : Step(92): len = 75443.6, overlap = 124.625
PHY-3002 : Step(93): len = 76366.5, overlap = 122.938
PHY-3002 : Step(94): len = 76520.4, overlap = 117.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11613e-05
PHY-3002 : Step(95): len = 78862.5, overlap = 116.688
PHY-3002 : Step(96): len = 79975.6, overlap = 112.188
PHY-3002 : Step(97): len = 81947.7, overlap = 102.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.23225e-05
PHY-3002 : Step(98): len = 85525.8, overlap = 85.5
PHY-3002 : Step(99): len = 86737.1, overlap = 83.5
PHY-3002 : Step(100): len = 90003.8, overlap = 76.0312
PHY-3002 : Step(101): len = 91591.6, overlap = 71.4375
PHY-3002 : Step(102): len = 90974.1, overlap = 73.6562
PHY-3002 : Step(103): len = 91649.5, overlap = 74.2812
PHY-3002 : Step(104): len = 90724.7, overlap = 75.7188
PHY-3002 : Step(105): len = 90110.3, overlap = 74.5
PHY-3002 : Step(106): len = 90329, overlap = 69.5938
PHY-3002 : Step(107): len = 89819.5, overlap = 68.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.46451e-05
PHY-3002 : Step(108): len = 90995.8, overlap = 63.8125
PHY-3002 : Step(109): len = 91248.3, overlap = 60.8125
PHY-3002 : Step(110): len = 92660.2, overlap = 52.7812
PHY-3002 : Step(111): len = 93158.6, overlap = 52.2188
PHY-3002 : Step(112): len = 93970.5, overlap = 52
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.92901e-05
PHY-3002 : Step(113): len = 96986.8, overlap = 39.125
PHY-3002 : Step(114): len = 98807.9, overlap = 38.2188
PHY-3002 : Step(115): len = 102123, overlap = 33.1875
PHY-3002 : Step(116): len = 102671, overlap = 27.4375
PHY-3002 : Step(117): len = 102396, overlap = 29.8438
PHY-3002 : Step(118): len = 102138, overlap = 29.9688
PHY-3002 : Step(119): len = 101365, overlap = 29.4375
PHY-3002 : Step(120): len = 100432, overlap = 27.9062
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 20/4884.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 112304, over cnt = 543(4%), over = 2659, worst = 31
PHY-1001 : End global iterations;  0.228145s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (54.8%)

PHY-1001 : Congestion index: top1 = 67.43, top5 = 51.51, top10 = 43.84, top15 = 38.79.
PHY-3001 : End congestion estimation;  0.285241s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (43.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.81808e-05
PHY-3002 : Step(121): len = 101005, overlap = 215.062
PHY-3002 : Step(122): len = 101591, overlap = 215.094
PHY-3002 : Step(123): len = 99240.1, overlap = 195.125
PHY-3002 : Step(124): len = 99289, overlap = 203.562
PHY-3002 : Step(125): len = 98779.1, overlap = 189.656
PHY-3002 : Step(126): len = 95327.7, overlap = 176.625
PHY-3002 : Step(127): len = 95186.1, overlap = 173.844
PHY-3002 : Step(128): len = 93547.6, overlap = 186.125
PHY-3002 : Step(129): len = 92558.5, overlap = 196.906
PHY-3002 : Step(130): len = 89647.7, overlap = 200.5
PHY-3002 : Step(131): len = 89860.7, overlap = 198.219
PHY-3002 : Step(132): len = 89950.1, overlap = 196.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.63617e-05
PHY-3002 : Step(133): len = 91131.4, overlap = 194.75
PHY-3002 : Step(134): len = 91287, overlap = 192.75
PHY-3002 : Step(135): len = 92053.7, overlap = 195.094
PHY-3002 : Step(136): len = 92508.3, overlap = 193.062
PHY-3002 : Step(137): len = 93324.5, overlap = 174.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000112723
PHY-3002 : Step(138): len = 94540.6, overlap = 166.594
PHY-3002 : Step(139): len = 94832.5, overlap = 164.781
PHY-3002 : Step(140): len = 96744, overlap = 163.375
PHY-3002 : Step(141): len = 98333.5, overlap = 158.812
PHY-3002 : Step(142): len = 99018.2, overlap = 155.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000225447
PHY-3002 : Step(143): len = 99853.8, overlap = 154.125
PHY-3002 : Step(144): len = 100773, overlap = 147.156
PHY-3002 : Step(145): len = 102185, overlap = 145.188
PHY-3002 : Step(146): len = 103590, overlap = 135.594
PHY-3002 : Step(147): len = 104259, overlap = 129.812
PHY-3002 : Step(148): len = 104677, overlap = 131.469
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000450893
PHY-3002 : Step(149): len = 105382, overlap = 130.188
PHY-3002 : Step(150): len = 106197, overlap = 125.938
PHY-3002 : Step(151): len = 106904, overlap = 125.812
PHY-3002 : Step(152): len = 107735, overlap = 121.75
PHY-3002 : Step(153): len = 108175, overlap = 123.344
PHY-3002 : Step(154): len = 108705, overlap = 122.031
PHY-3002 : Step(155): len = 109072, overlap = 118.531
PHY-3002 : Step(156): len = 109287, overlap = 118.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000873997
PHY-3002 : Step(157): len = 109778, overlap = 117.562
PHY-3002 : Step(158): len = 110400, overlap = 107.75
PHY-3002 : Step(159): len = 111086, overlap = 107.969
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00141413
PHY-3002 : Step(160): len = 111271, overlap = 107.969
PHY-3002 : Step(161): len = 111884, overlap = 104.844
PHY-3002 : Step(162): len = 112264, overlap = 104.781
PHY-3002 : Step(163): len = 112628, overlap = 103.312
PHY-3002 : Step(164): len = 113133, overlap = 99.9375
PHY-3002 : Step(165): len = 113479, overlap = 99.4375
PHY-3002 : Step(166): len = 113971, overlap = 98.0625
PHY-3002 : Step(167): len = 114397, overlap = 99.5
PHY-3002 : Step(168): len = 114873, overlap = 97
PHY-3002 : Step(169): len = 115337, overlap = 96.6562
PHY-3002 : Step(170): len = 115931, overlap = 96.9688
PHY-3002 : Step(171): len = 116524, overlap = 99.9688
PHY-3002 : Step(172): len = 116881, overlap = 101.531
PHY-3002 : Step(173): len = 117487, overlap = 100.625
PHY-3002 : Step(174): len = 117788, overlap = 101.406
PHY-3002 : Step(175): len = 117946, overlap = 101.312
PHY-3002 : Step(176): len = 118112, overlap = 110.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00231259
PHY-3002 : Step(177): len = 118288, overlap = 110.062
PHY-3002 : Step(178): len = 118881, overlap = 109.844
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00374177
PHY-3002 : Step(179): len = 119046, overlap = 110.469
PHY-3002 : Step(180): len = 119370, overlap = 104.812
PHY-3002 : Step(181): len = 119640, overlap = 103.844
PHY-3002 : Step(182): len = 119954, overlap = 104.688
PHY-3002 : Step(183): len = 120231, overlap = 104.625
PHY-3002 : Step(184): len = 120480, overlap = 105.531
PHY-3002 : Step(185): len = 120625, overlap = 105.531
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 105.53 peak overflow 2.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 270/4884.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 139296, over cnt = 674(6%), over = 2375, worst = 18
PHY-1001 : End global iterations;  0.280875s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (27.8%)

PHY-1001 : Congestion index: top1 = 65.69, top5 = 49.38, top10 = 42.78, top15 = 38.98.
PHY-1001 : End incremental global routing;  0.333874s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (32.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 17793, tnet num: 4880, tinst num: 3460, tnode num: 22617, tedge num: 31032.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.439447s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (49.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.853323s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (42.1%)

OPT-1001 : Current memory(MB): used = 300, reserve = 275, peak = 300.
OPT-1001 : End physical optimization;  0.888644s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (40.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1174 LUT to BLE ...
SYN-4008 : Packed 1174 LUT and 698 SEQ to BLE.
SYN-4003 : Packing 597 remaining SEQ's ...
SYN-4005 : Packed 280 SEQ with LUT/SLICE
SYN-4006 : 315 single LUT's are left
SYN-4006 : 317 single SEQ's are left
SYN-4011 : Packing model "TOP_test" (AL_USER_NORMAL) with 1491/2486 primitive instances ...
PHY-3001 : End packing;  0.148190s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.1%)

PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 1798 instances
RUN-1001 : 876 mslices, 875 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4262 nets
RUN-1001 : 2872 nets have 2 pins
RUN-1001 : 1059 nets have [3 - 5] pins
RUN-1001 : 194 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 46 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 1794 instances, 1751 slices, 128 macros(948 instances: 612 mslices 336 lslices)
PHY-3001 : Cell area utilization is 66%
PHY-3001 : After packing: Len = 120216, Over = 126.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2580/4262.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 140120, over cnt = 529(4%), over = 1509, worst = 16
PHY-1002 : len = 146488, over cnt = 287(2%), over = 623, worst = 14
PHY-1002 : len = 152648, over cnt = 72(0%), over = 115, worst = 5
PHY-1002 : len = 154000, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 154016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.365261s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (42.8%)

PHY-1001 : Congestion index: top1 = 52.15, top5 = 43.12, top10 = 38.62, top15 = 35.90.
PHY-3001 : End congestion estimation;  0.432873s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (43.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.26541e-05
PHY-3002 : Step(186): len = 104094, overlap = 138
PHY-3002 : Step(187): len = 101433, overlap = 146
PHY-3002 : Step(188): len = 100752, overlap = 146
PHY-3002 : Step(189): len = 100173, overlap = 149.75
PHY-3002 : Step(190): len = 99760.2, overlap = 150.5
PHY-3002 : Step(191): len = 98433.1, overlap = 146
PHY-3002 : Step(192): len = 97576.1, overlap = 154.25
PHY-3002 : Step(193): len = 97199.6, overlap = 151
PHY-3002 : Step(194): len = 97047.9, overlap = 153
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.53081e-05
PHY-3002 : Step(195): len = 100885, overlap = 140.5
PHY-3002 : Step(196): len = 102604, overlap = 134.5
PHY-3002 : Step(197): len = 104096, overlap = 133
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130616
PHY-3002 : Step(198): len = 107019, overlap = 123.25
PHY-3002 : Step(199): len = 108255, overlap = 120.5
PHY-3002 : Step(200): len = 109793, overlap = 109.25
PHY-3002 : Step(201): len = 110644, overlap = 108.25
PHY-3002 : Step(202): len = 111432, overlap = 101.5
PHY-3002 : Step(203): len = 111479, overlap = 99.5
PHY-3002 : Step(204): len = 111538, overlap = 100.75
PHY-3002 : Step(205): len = 111623, overlap = 100
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000237941
PHY-3002 : Step(206): len = 114043, overlap = 95.25
PHY-3002 : Step(207): len = 115671, overlap = 94
PHY-3002 : Step(208): len = 116502, overlap = 93
PHY-3002 : Step(209): len = 116569, overlap = 92.5
PHY-3002 : Step(210): len = 116590, overlap = 96.25
PHY-3002 : Step(211): len = 116854, overlap = 95.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00039713
PHY-3002 : Step(212): len = 118413, overlap = 91.5
PHY-3002 : Step(213): len = 119200, overlap = 91
PHY-3002 : Step(214): len = 120510, overlap = 89.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000753795
PHY-3002 : Step(215): len = 121156, overlap = 89.25
PHY-3002 : Step(216): len = 122426, overlap = 92.75
PHY-3002 : Step(217): len = 124374, overlap = 92
PHY-3002 : Step(218): len = 126410, overlap = 92
PHY-3002 : Step(219): len = 128063, overlap = 94
PHY-3002 : Step(220): len = 128365, overlap = 91.75
PHY-3002 : Step(221): len = 128085, overlap = 91.25
PHY-3002 : Step(222): len = 127780, overlap = 90.5
PHY-3002 : Step(223): len = 127523, overlap = 89.25
PHY-3002 : Step(224): len = 127512, overlap = 90.5
PHY-3002 : Step(225): len = 127709, overlap = 91.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.549528s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (31.3%)

PHY-3001 : Trial Legalized: Len = 135767
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 270/4262.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 158312, over cnt = 445(4%), over = 720, worst = 9
PHY-1002 : len = 162024, over cnt = 244(2%), over = 313, worst = 5
PHY-1002 : len = 163328, over cnt = 164(1%), over = 215, worst = 5
PHY-1002 : len = 166304, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 167264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.576080s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (27.1%)

PHY-1001 : Congestion index: top1 = 46.81, top5 = 39.67, top10 = 36.14, top15 = 34.08.
PHY-3001 : End congestion estimation;  0.649963s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (31.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.20407e-05
PHY-3002 : Step(226): len = 124852, overlap = 47
PHY-3002 : Step(227): len = 121706, overlap = 58.75
PHY-3002 : Step(228): len = 121220, overlap = 60.5
PHY-3002 : Step(229): len = 121132, overlap = 61
PHY-3002 : Step(230): len = 121169, overlap = 59.25
PHY-3002 : Step(231): len = 120462, overlap = 56.75
PHY-3002 : Step(232): len = 120345, overlap = 57.5
PHY-3002 : Step(233): len = 120242, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013761
PHY-3002 : Step(234): len = 122470, overlap = 52.25
PHY-3002 : Step(235): len = 122470, overlap = 52.25
PHY-3002 : Step(236): len = 122241, overlap = 51.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 124375, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 930 tiles.
PHY-3001 : End spreading;  0.009548s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 124377, Over = 0
RUN-1003 : finish command "place" in  11.414428s wall, 3.781250s user + 1.000000s system = 4.781250s CPU (41.9%)

RUN-1004 : used memory is 286 MB, reserved memory is 260 MB, peak memory is 301 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.081039s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (69.4%)

RUN-1004 : used memory is 275 MB, reserved memory is 251 MB, peak memory is 361 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 1798 instances
RUN-1001 : 876 mslices, 875 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4262 nets
RUN-1001 : 2872 nets have 2 pins
RUN-1001 : 1059 nets have [3 - 5] pins
RUN-1001 : 194 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 46 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 15058, tnet num: 4258, tinst num: 1794, tnode num: 18431, tedge num: 27615.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 876 mslices, 875 lslices, 18 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4258 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1558 clock pins, and constraint 3371 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 143616, over cnt = 456(4%), over = 791, worst = 9
PHY-1002 : len = 147360, over cnt = 285(2%), over = 391, worst = 7
PHY-1002 : len = 150160, over cnt = 135(1%), over = 180, worst = 5
PHY-1002 : len = 152880, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 154016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.536202s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (29.1%)

PHY-1001 : Congestion index: top1 = 45.21, top5 = 39.27, top10 = 35.65, top15 = 33.49.
PHY-1001 : End global routing;  0.607472s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (28.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 348, reserve = 324, peak = 361.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : net u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_foc_controller/u_foc_top/init_done_syn_4 will be merged with clock u_foc_controller/u_foc_top/init_done
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Current memory(MB): used = 432, reserve = 410, peak = 432.
PHY-1001 : End build detailed router design. 1.892324s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (52.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 67416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.339897s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (55.2%)

PHY-1001 : Current memory(MB): used = 443, reserve = 421, peak = 443.
PHY-1001 : End phase 1; 0.341678s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (54.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 365944, over cnt = 148(0%), over = 148, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 445, reserve = 422, peak = 445.
PHY-1001 : End initial routed; 2.624618s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (57.2%)

PHY-1001 : Current memory(MB): used = 445, reserve = 422, peak = 445.
PHY-1001 : End phase 2; 2.624665s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (57.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 364248, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.105865s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (88.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 364280, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.068462s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (45.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 364512, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.040072s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (39.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 15 feed throughs used by 14 nets
PHY-1001 : End commit to database; 0.554016s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (42.3%)

PHY-1001 : Current memory(MB): used = 464, reserve = 442, peak = 464.
PHY-1001 : End phase 3; 0.823299s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (47.4%)

PHY-1003 : Routed, final wirelength = 364512
PHY-1001 : Current memory(MB): used = 465, reserve = 443, peak = 465.
PHY-1001 : End export database. 0.010581s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.820848s wall, 3.031250s user + 0.062500s system = 3.093750s CPU (53.1%)

RUN-1003 : finish command "route" in  7.103077s wall, 3.500000s user + 0.062500s system = 3.562500s CPU (50.2%)

RUN-1004 : used memory is 399 MB, reserved memory is 380 MB, peak memory is 465 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: TOP_test Device: SF1S60CG121I***

IO Statistics
#IO                        18
  #input                    8
  #output                   9
  #inout                    1

Utilization Statistics
#lut                     3079   out of   5824   52.87%
#reg                     1307   out of   5824   22.44%
#le                      3396
  #lut only              2089   out of   3396   61.51%
  #reg only               317   out of   3396    9.33%
  #lut&reg                990   out of   3396   29.15%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    0
  #mcu                      0   out of      1    0.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       18   out of     55   32.73%
  #ireg                     1
  #oreg                    10
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                Type               DriverType         Driver                                                Fanout
#1        u_foc_controller/u_adc_ad7928/clk       GCLK               pll                u_pll/pll_inst.clkc1                                  772
#2        u_foc_controller/u_foc_top/init_done    GCLK               lslice             u_foc_controller/u_foc_top/u_svpwm/reg13_syn_75.q0    8
#3        I_clk_25m_dup_1                         GeneralRouting     io                 I_clk_25m_syn_2.di                                    1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
     key1         INPUT         H2        LVCMOS18          N/A          PULLUP       NONE     
     key2         INPUT         J4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        OREG     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        OREG     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance                |Module            |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                     |TOP_test          |3396   |2131    |948     |1319    |11      |10      |
|  u_foc_controller      |foc_controller    |3121   |1901    |909     |1161    |11      |10      |
|    u_adc_ad7928        |adc_ad7928        |132    |68      |28      |86      |0       |0       |
|    u_as5600_encoder    |as5600_encoder    |418    |250     |156     |97      |0       |0       |
|      u_as5600_read     |i2c_register_read |262    |175     |82      |58      |0       |0       |
|    u_foc_top           |foc_top           |2570   |1582    |725     |978     |11      |10      |
|      u_adc_sn_ctrl     |hold_detect       |17     |13      |4       |10      |0       |0       |
|      u_cartesian2polar |cartesian2polar   |369    |301     |59      |183     |8       |1       |
|      u_clark_tr        |clark_tr          |156    |67      |44      |93      |0       |0       |
|      u_id_pi           |pi_controller     |563    |314     |205     |164     |0       |3       |
|      u_iq_pi           |pi_controller     |659    |359     |249     |170     |0       |2       |
|      u_park_tr         |park_tr           |204    |147     |44      |88      |2       |4       |
|        u_sincos        |sincos            |141    |115     |26      |57      |2       |0       |
|      u_svpwm           |svpwm             |476    |312     |95      |191     |1       |0       |
|    u_hall_encoder      |hall_encoder      |1      |1       |0       |0       |0       |0       |
|  u_pll                 |pll               |0      |0       |0       |0       |0       |0       |
|  u_uart_monitor        |uart_monitor      |198    |175     |17      |113     |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2850  
    #2          2       570   
    #3          3       419   
    #4          4        70   
    #5        5-10      210   
    #6        11-50     111   
    #7       51-100      4    
    #8       101-500     2    
  Average     2.36            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.199043s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (73.0%)

RUN-1004 : used memory is 402 MB, reserved memory is 384 MB, peak memory is 479 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 6b861322dd0de563203fbe03c30b788e711c277bbb67479877cd6350b45f30ee -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 1794
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 4262, pip num: 33076
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 15
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1055 valid insts, and 104979 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.157806s wall, 21.406250s user + 0.046875s system = 21.453125s CPU (679.4%)

RUN-1004 : used memory is 405 MB, reserved memory is 389 MB, peak memory is 583 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231108_212132.log"
