

================================================================
== Vivado HLS Report for 'Accelerator_DCT_Block_proc'
================================================================
* Date:           Thu Oct 29 22:12:25 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+-----+-----+-----+-----+----------+
        |                                                    |                                         |  Latency  |  Interval | Pipeline |
        |                      Instance                      |                  Module                 | min | max | min | max |   Type   |
        +----------------------------------------------------+-----------------------------------------+-----+-----+-----+-----+----------+
        |grp_Accelerator_MAT_Multiply_fu_83                  |Accelerator_MAT_Multiply                 |  367|  367|  301|  301| dataflow |
        |grp_Accelerator_MAT_Multiply2_Loop_Row_proc_fu_146  |Accelerator_MAT_Multiply2_Loop_Row_proc  |   66|   66|   66|   66|   none   |
        |grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115  |Accelerator_MAT_Multiply2_Loop_Col_proc  |   75|   75|   75|   75|   none   |
        |grp_Accelerator_MAT_Multiply_fu_83                  |Accelerator_MAT_Multiply                 |  367|  367|  301|  301| dataflow |
        |grp_Accelerator_MAT_Multiply2_Loop_Row_proc_fu_146  |Accelerator_MAT_Multiply2_Loop_Row_proc  |   66|   66|   66|   66|   none   |
        |grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115  |Accelerator_MAT_Multiply2_Loop_Col_proc  |   75|   75|   75|   75|   none   |
        +----------------------------------------------------+-----------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|     40|    6294|   8424|
|Memory           |        2|      -|    1152|     72|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|      26|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|     40|    7472|   8534|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|     18|       7|     16|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------------+---------+-------+------+------+
    |                   Instance                   |                  Module                 | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------------------+-----------------------------------------+---------+-------+------+------+
    |Accelerator_MAT_Multiply_U0                   |Accelerator_MAT_Multiply                 |        4|     10|  1877|  2289|
    |Accelerator_MAT_Multiply_U1_1                 |Accelerator_MAT_Multiply                 |        4|     10|  1877|  2289|
    |Accelerator_MAT_Multiply2_Loop_Col_proc_U0    |Accelerator_MAT_Multiply2_Loop_Col_proc  |        0|     10|  1240|  1866|
    |Accelerator_MAT_Multiply2_Loop_Col_proc_U1_1  |Accelerator_MAT_Multiply2_Loop_Col_proc  |        0|     10|  1240|  1866|
    |Accelerator_MAT_Multiply2_Loop_Row_proc_U0    |Accelerator_MAT_Multiply2_Loop_Row_proc  |        0|      0|    30|    57|
    |Accelerator_MAT_Multiply2_Loop_Row_proc_U1_1  |Accelerator_MAT_Multiply2_Loop_Row_proc  |        0|      0|    30|    57|
    +----------------------------------------------+-----------------------------------------+---------+-------+------+------+
    |Total                                         |                                         |        8|     40|  6294|  8424|
    +----------------------------------------------+-----------------------------------------+---------+-------+------+------+

    * Memory: 
    +-------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |                   Module                   | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |A_cached_row_i1_U  |Accelerator_DCT_Block_proc_A_cached_row_i1  |        0|  64|   4|     8|   32|     1|          256|
    |A_cached_row_i_U   |Accelerator_DCT_Block_proc_A_cached_row_i1  |        0|  64|   4|     8|   32|     1|          256|
    |T_0_U              |Accelerator_DCT_Block_proc_T_0              |        0|  64|   4|     8|   32|     1|          256|
    |T_1_U              |Accelerator_DCT_Block_proc_T_1              |        0|  64|   4|     8|   32|     1|          256|
    |T_2_U              |Accelerator_DCT_Block_proc_T_2              |        0|  64|   4|     8|   32|     1|          256|
    |T_3_U              |Accelerator_DCT_Block_proc_T_3              |        0|  64|   4|     8|   32|     1|          256|
    |T_4_U              |Accelerator_DCT_Block_proc_T_4              |        0|  64|   4|     8|   32|     1|          256|
    |T_5_U              |Accelerator_DCT_Block_proc_T_5              |        0|  64|   4|     8|   32|     1|          256|
    |T_6_U              |Accelerator_DCT_Block_proc_T_6              |        0|  64|   4|     8|   32|     1|          256|
    |T_7_U              |Accelerator_DCT_Block_proc_T_7              |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_0_U           |Accelerator_DCT_Block_proc_Tinv_0           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_1_U           |Accelerator_DCT_Block_proc_Tinv_1           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_2_U           |Accelerator_DCT_Block_proc_Tinv_2           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_3_U           |Accelerator_DCT_Block_proc_Tinv_3           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_4_U           |Accelerator_DCT_Block_proc_Tinv_4           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_5_U           |Accelerator_DCT_Block_proc_Tinv_5           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_6_U           |Accelerator_DCT_Block_proc_Tinv_6           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_7_U           |Accelerator_DCT_Block_proc_Tinv_7           |        0|  64|   4|     8|   32|     1|          256|
    |Y_U                |Accelerator_DCT_Block_proc_Y                |        1|   0|   0|    64|   32|     1|         2048|
    |temp_U             |Accelerator_DCT_Block_proc_temp             |        1|   0|   0|    64|   32|     1|         2048|
    +-------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                                            |        2|1152|  72|   272|  640|    20|         8704|
    +-------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Accelerator_MAT_Multiply2_Loop_Col_proc_U1_1_ap_start  |    and   |      0|  0|   1|           1|           1|
    |Accelerator_MAT_Multiply_U1_1_ap_start                 |    and   |      0|  0|   1|           1|           1|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                  |          |      0|  0|   2|           2|           2|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                  | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_0           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_1           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_2           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_3           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_4           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_5           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_6           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_7           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Y                |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_0                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_1                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_2                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_3                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_4                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_5                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_6                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_7                             |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_0_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_1_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_2_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_3_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_4_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_5_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_6_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_7_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_C_pipo_status    |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_0_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_1_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_2_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_3_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_4_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_5_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_6_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_7_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_ap_ready                        |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U1_1_ap_ready                      |   1|          2|    1|          2|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                    |  36|         72|   36|         72|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                                    |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply2_Loop_Col_proc_U0               |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply2_Loop_Col_proc_U1_1             |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply2_Loop_Row_proc_U0               |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply2_Loop_Row_proc_U1_1             |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply_U0                              |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply_U1_1                            |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_0_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_1_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_2_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_3_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_4_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_5_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_6_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_7_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_C_pipo_status    |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_0_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_1_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_2_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_3_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_4_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_5_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_6_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_7_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_ap_ready                        |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U1_1_ap_ready                      |  1|   0|    1|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    | 26|   0|   26|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|function_r   |  in |    8|   ap_none  |          function_r         |    scalar    |
|X_dout       |  in |   32|   ap_fifo  |              X              |    pointer   |
|X_empty_n    |  in |    1|   ap_fifo  |              X              |    pointer   |
|X_read       | out |    1|   ap_fifo  |              X              |    pointer   |
|Y_address0   | out |    6|  ap_memory |              Y              |     array    |
|Y_ce0        | out |    1|  ap_memory |              Y              |     array    |
|Y_d0         | out |   32|  ap_memory |              Y              |     array    |
|Y_q0         |  in |   32|  ap_memory |              Y              |     array    |
|Y_we0        | out |    1|  ap_memory |              Y              |     array    |
|Y_address1   | out |    6|  ap_memory |              Y              |     array    |
|Y_ce1        | out |    1|  ap_memory |              Y              |     array    |
|Y_d1         | out |   32|  ap_memory |              Y              |     array    |
|Y_q1         |  in |   32|  ap_memory |              Y              |     array    |
|Y_we1        | out |    1|  ap_memory |              Y              |     array    |
+-------------+-----+-----+------------+-----------------------------+--------------+

