# Reading E:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do key_stable_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/exercise/key_stable/rtl {H:/my_workshop/learn_fpga/exercise/key_stable/rtl/key_stable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:00 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/exercise/key_stable/rtl" H:/my_workshop/learn_fpga/exercise/key_stable/rtl/key_stable.v 
# -- Compiling module key_stable
# 
# Top level modules:
# 	key_stable
# End time: 15:00:00 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/exercise/key_stable/prj/../testbench {H:/my_workshop/learn_fpga/exercise/key_stable/prj/../testbench/key_filter_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:00 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/exercise/key_stable/prj/../testbench" H:/my_workshop/learn_fpga/exercise/key_stable/prj/../testbench/key_filter_tb.v 
# -- Compiling module key_filter_tb
# 
# Top level modules:
# 	key_filter_tb
# End time: 15:00:00 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/exercise/key_stable/prj/../testbench {H:/my_workshop/learn_fpga/exercise/key_stable/prj/../testbench/key_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:00 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/exercise/key_stable/prj/../testbench" H:/my_workshop/learn_fpga/exercise/key_stable/prj/../testbench/key_module.v 
# -- Compiling module key_module
# 
# Top level modules:
# 	key_module
# End time: 15:00:00 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  key_filter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" key_filter_tb 
# Start time: 15:00:00 on May 14,2019
# Loading work.key_filter_tb
# Loading work.key_stable
# Loading work.key_module
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : H:/my_workshop/learn_fpga/exercise/key_stable/prj/../testbench/key_module.v(19)
#    Time: 307749895 ns  Iteration: 0  Instance: /key_filter_tb/key_module1
# Break in Module key_module at H:/my_workshop/learn_fpga/exercise/key_stable/prj/../testbench/key_module.v line 19
view source
# .main_pane.source.interior.cs.body.srcobj
quit -sim
# End time: 15:09:56 on May 14,2019, Elapsed time: 0:09:56
# Errors: 0, Warnings: 0
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
