

================================================================
== Vitis HLS Report for 'Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'
================================================================
* Date:           Tue Sep 30 15:49:22 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  21242991|  21242991|  84.972 ms|  84.972 ms|  21242991|  21242991|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |grp_push_tensor1d_fu_122          |push_tensor1d          |      782|      782|   3.128 us|   3.128 us|      782|      782|                                              no|
        |grp_push_tensor2d_bycol_fu_131    |push_tensor2d_bycol    |  2359309|  2359309|   9.437 ms|   9.437 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Multiply_VecMat_fu_140        |Multiply_VecMat        |  4719368|  4719368|  18.877 ms|  18.877 ms|  4719368|  4719368|                                              no|
        |grp_push_tensor1d_1_fu_147        |push_tensor1d_1        |      782|      782|   3.128 us|   3.128 us|      782|      782|                                              no|
        |grp_push_tensor2d_bycol_2_fu_155  |push_tensor2d_bycol_2  |  2359309|  2359309|   9.437 ms|   9.437 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Multiply_VecMat_3_fu_164      |Multiply_VecMat_3      |  4719368|  4719368|  18.877 ms|  18.877 ms|  4719368|  4719368|                                              no|
        |grp_Swish_fu_171                  |Swish                  |     3119|     3119|  12.476 us|  12.476 us|     3073|     3073|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_push_tensor2d_bycol_4_fu_177  |push_tensor2d_bycol_4  |  2359309|  2359309|   9.437 ms|   9.437 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Multiply_Vec_fu_186           |Multiply_Vec           |     3075|     3075|  12.300 us|  12.300 us|     3073|     3073|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Multiply_VecMat_5_fu_193      |Multiply_VecMat_5      |  4721672|  4721672|  18.887 ms|  18.887 ms|  4721672|  4721672|                                              no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_vec"   --->   Operation 19 'read' 'i_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%z2_Silu_strm = alloca i64 1"   --->   Operation 20 'alloca' 'z2_Silu_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%z3_strm = alloca i64 1"   --->   Operation 21 'alloca' 'z3_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%z2_strm = alloca i64 1"   --->   Operation 22 'alloca' 'z2_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%z1_strm = alloca i64 1"   --->   Operation 23 'alloca' 'z1_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%W_strm = alloca i64 1"   --->   Operation 24 'alloca' 'W_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_strm = alloca i64 1"   --->   Operation 25 'alloca' 'x_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 26 [2/2] (1.73ns)   --->   "%call_ln98 = call void @push_tensor1d, i32 %gmem, i64 %i_vec_read, i32 %x_strm" [kernel_FFN.cpp:98->kernel_FFN.cpp:98]   --->   Operation 26 'call' 'call_ln98' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln98 = call void @push_tensor1d, i32 %gmem, i64 %i_vec_read, i32 %x_strm" [kernel_FFN.cpp:98->kernel_FFN.cpp:98]   --->   Operation 27 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%W1_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W1_vec"   --->   Operation 28 'read' 'W1_vec_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln99 = call void @push_tensor2d_bycol, i32 %gmem, i64 %W1_vec_read, i32 %W_strm" [kernel_FFN.cpp:99->kernel_FFN.cpp:98]   --->   Operation 29 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln99 = call void @push_tensor2d_bycol, i32 %gmem, i64 %W1_vec_read, i32 %W_strm" [kernel_FFN.cpp:99->kernel_FFN.cpp:98]   --->   Operation 30 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln100 = call void @Multiply_VecMat, i32 %z1_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:100->kernel_FFN.cpp:98]   --->   Operation 31 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln100 = call void @Multiply_VecMat, i32 %z1_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:100->kernel_FFN.cpp:98]   --->   Operation 32 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 1.73>
ST_7 : Operation 33 [2/2] (1.73ns)   --->   "%call_ln102 = call void @push_tensor1d.1, i32 %gmem, i64 %i_vec_read, i32 %x_strm" [kernel_FFN.cpp:102->kernel_FFN.cpp:98]   --->   Operation 33 'call' 'call_ln102' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln102 = call void @push_tensor1d.1, i32 %gmem, i64 %i_vec_read, i32 %x_strm" [kernel_FFN.cpp:102->kernel_FFN.cpp:98]   --->   Operation 34 'call' 'call_ln102' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%W2_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W2_vec"   --->   Operation 35 'read' 'W2_vec_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln103 = call void @push_tensor2d_bycol.2, i32 %gmem, i64 %W2_vec_read, i32 %W_strm" [kernel_FFN.cpp:103->kernel_FFN.cpp:98]   --->   Operation 36 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln103 = call void @push_tensor2d_bycol.2, i32 %gmem, i64 %W2_vec_read, i32 %W_strm" [kernel_FFN.cpp:103->kernel_FFN.cpp:98]   --->   Operation 37 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln104 = call void @Multiply_VecMat.3, i32 %z2_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:104->kernel_FFN.cpp:98]   --->   Operation 38 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln104 = call void @Multiply_VecMat.3, i32 %z2_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:104->kernel_FFN.cpp:98]   --->   Operation 39 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 40 [1/1] (0.00ns)   --->   "%W3_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W3_vec"   --->   Operation 40 'read' 'W3_vec_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln106 = call void @Swish, i32 %z2_Silu_strm, i32 %z2_strm" [kernel_FFN.cpp:106->kernel_FFN.cpp:98]   --->   Operation 41 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln109 = call void @push_tensor2d_bycol.4, i32 %gmem, i64 %W3_vec_read, i32 %W_strm" [kernel_FFN.cpp:109->kernel_FFN.cpp:98]   --->   Operation 42 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln106 = call void @Swish, i32 %z2_Silu_strm, i32 %z2_strm" [kernel_FFN.cpp:106->kernel_FFN.cpp:98]   --->   Operation 43 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln109 = call void @push_tensor2d_bycol.4, i32 %gmem, i64 %W3_vec_read, i32 %W_strm" [kernel_FFN.cpp:109->kernel_FFN.cpp:98]   --->   Operation 44 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln107 = call void @Multiply_Vec, i32 %z3_strm, i32 %z1_strm, i32 %z2_Silu_strm" [kernel_FFN.cpp:107->kernel_FFN.cpp:98]   --->   Operation 45 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln107 = call void @Multiply_Vec, i32 %z3_strm, i32 %z1_strm, i32 %z2_Silu_strm" [kernel_FFN.cpp:107->kernel_FFN.cpp:98]   --->   Operation 46 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln110 = call void @Multiply_VecMat.5, i32 %res_strm, i32 %z3_strm, i32 %W_strm" [kernel_FFN.cpp:110->kernel_FFN.cpp:98]   --->   Operation 47 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @z2_Silu_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z2_Silu_strm, i32 %z2_Silu_strm"   --->   Operation 50 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @z3_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z3_strm, i32 %z3_strm"   --->   Operation 51 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @z2_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z2_strm, i32 %z2_strm"   --->   Operation 52 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @z1_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z1_strm, i32 %z1_strm"   --->   Operation 53 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @W_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %W_strm, i32 %W_strm"   --->   Operation 54 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @x_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %x_strm, i32 %x_strm"   --->   Operation 55 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z1_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z3_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_Silu_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln110 = call void @Multiply_VecMat.5, i32 %res_strm, i32 %z3_strm, i32 %W_strm" [kernel_FFN.cpp:110->kernel_FFN.cpp:98]   --->   Operation 62 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W2_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W3_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_vec_read        (read         ) [ 0011111110000000000]
z2_Silu_strm      (alloca       ) [ 0011111111111111111]
z3_strm           (alloca       ) [ 0011111111111111111]
z2_strm           (alloca       ) [ 0011111111111111111]
z1_strm           (alloca       ) [ 0011111111111111111]
W_strm            (alloca       ) [ 0011111111111111111]
x_strm            (alloca       ) [ 0111111111111111111]
call_ln98         (call         ) [ 0000000000000000000]
W1_vec_read       (read         ) [ 0000100000000000000]
call_ln99         (call         ) [ 0000000000000000000]
call_ln100        (call         ) [ 0000000000000000000]
call_ln102        (call         ) [ 0000000000000000000]
W2_vec_read       (read         ) [ 0000000000100000000]
call_ln103        (call         ) [ 0000000000000000000]
call_ln104        (call         ) [ 0000000000000000000]
W3_vec_read       (read         ) [ 0000000000000010000]
call_ln106        (call         ) [ 0000000000000000000]
call_ln109        (call         ) [ 0000000000000000000]
call_ln107        (call         ) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
empty             (specchannel  ) [ 0000000000000000000]
empty_50          (specchannel  ) [ 0000000000000000000]
empty_51          (specchannel  ) [ 0000000000000000000]
empty_52          (specchannel  ) [ 0000000000000000000]
empty_53          (specchannel  ) [ 0000000000000000000]
empty_54          (specchannel  ) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
call_ln110        (call         ) [ 0000000000000000000]
ret_ln0           (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W1_vec">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_vec"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="W2_vec">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W2_vec"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W3_vec">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W3_vec"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_strm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_strm"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_tensor1d"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_tensor2d_bycol"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Multiply_VecMat"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_tensor1d.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_tensor2d_bycol.2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Multiply_VecMat.3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Swish"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_tensor2d_bycol.4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Multiply_Vec"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Multiply_VecMat.5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_Silu_strm_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="z3_strm_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_strm_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="z1_strm_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_strm_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_strm_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="z2_Silu_strm_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z2_Silu_strm/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="z3_strm_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z3_strm/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="z2_strm_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z2_strm/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="z1_strm_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z1_strm/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="W_strm_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="W_strm/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_strm_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_strm/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_vec_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="W1_vec_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_vec_read/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="W2_vec_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W2_vec_read/9 "/>
</bind>
</comp>

<comp id="116" class="1004" name="W3_vec_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W3_vec_read/13 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_push_tensor1d_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="64" slack="0"/>
<pin id="126" dir="0" index="3" bw="32" slack="0"/>
<pin id="127" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_push_tensor2d_bycol_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="64" slack="0"/>
<pin id="135" dir="0" index="3" bw="32" slack="2"/>
<pin id="136" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln99/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_Multiply_VecMat_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="4"/>
<pin id="143" dir="0" index="2" bw="32" slack="4"/>
<pin id="144" dir="0" index="3" bw="32" slack="4"/>
<pin id="145" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_push_tensor1d_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="64" slack="6"/>
<pin id="151" dir="0" index="3" bw="32" slack="6"/>
<pin id="152" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln102/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_push_tensor2d_bycol_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="64" slack="0"/>
<pin id="159" dir="0" index="3" bw="32" slack="8"/>
<pin id="160" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln103/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_Multiply_VecMat_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="10"/>
<pin id="167" dir="0" index="2" bw="32" slack="10"/>
<pin id="168" dir="0" index="3" bw="32" slack="10"/>
<pin id="169" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln104/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_Swish_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="12"/>
<pin id="174" dir="0" index="2" bw="32" slack="12"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/13 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_push_tensor2d_bycol_4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="64" slack="0"/>
<pin id="181" dir="0" index="3" bw="32" slack="12"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/13 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_Multiply_Vec_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="14"/>
<pin id="189" dir="0" index="2" bw="32" slack="14"/>
<pin id="190" dir="0" index="3" bw="32" slack="14"/>
<pin id="191" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/15 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_Multiply_VecMat_5_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="16"/>
<pin id="197" dir="0" index="3" bw="32" slack="16"/>
<pin id="198" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/17 "/>
</bind>
</comp>

<comp id="201" class="1005" name="i_vec_read_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_read "/>
</bind>
</comp>

<comp id="207" class="1005" name="z2_Silu_strm_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="12"/>
<pin id="209" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="z2_Silu_strm "/>
</bind>
</comp>

<comp id="213" class="1005" name="z3_strm_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="14"/>
<pin id="215" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="z3_strm "/>
</bind>
</comp>

<comp id="219" class="1005" name="z2_strm_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="10"/>
<pin id="221" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="z2_strm "/>
</bind>
</comp>

<comp id="225" class="1005" name="z1_strm_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="4"/>
<pin id="227" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="z1_strm "/>
</bind>
</comp>

<comp id="231" class="1005" name="W_strm_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2"/>
<pin id="233" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="W_strm "/>
</bind>
</comp>

<comp id="241" class="1005" name="x_strm_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_strm "/>
</bind>
</comp>

<comp id="249" class="1005" name="W1_vec_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="W1_vec_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="W2_vec_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="W2_vec_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="W3_vec_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="W3_vec_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="98" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="104" pin="2"/><net_sink comp="131" pin=2"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="110" pin="2"/><net_sink comp="155" pin=2"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="116" pin="2"/><net_sink comp="177" pin=2"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="98" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="210"><net_src comp="74" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="216"><net_src comp="78" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="222"><net_src comp="82" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="228"><net_src comp="86" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="234"><net_src comp="90" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="131" pin=3"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="164" pin=3"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="193" pin=3"/></net>

<net id="244"><net_src comp="94" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="252"><net_src comp="104" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="257"><net_src comp="110" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="262"><net_src comp="116" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="177" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_strm | {17 18 }
 - Input state : 
	Port: Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : gmem | {1 2 3 4 7 8 9 10 13 14 }
	Port: Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : i_vec | {1 }
	Port: Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : W1_vec | {3 }
	Port: Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : W2_vec | {9 }
	Port: Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : W3_vec | {13 }
  - Chain level:
	State 1
		call_ln98 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |     grp_push_tensor1d_fu_122     |    0    |    0    |  0.421  |   168   |    46   |    0    |
|          |  grp_push_tensor2d_bycol_fu_131  |    0    |    0    |  0.421  |   163   |   265   |    0    |
|          |    grp_Multiply_VecMat_fu_140    |    0    |    1    |  0.393  |   196   |   119   |    1    |
|          |    grp_push_tensor1d_1_fu_147    |    0    |    0    |  0.421  |   168   |    46   |    0    |
|   call   | grp_push_tensor2d_bycol_2_fu_155 |    0    |    0    |  0.421  |   163   |   265   |    0    |
|          |   grp_Multiply_VecMat_3_fu_164   |    0    |    1    |  0.393  |   196   |   119   |    1    |
|          |         grp_Swish_fu_171         |    0    |    7    |  1.341  |   1107  |   2103  |    0    |
|          | grp_push_tensor2d_bycol_4_fu_177 |    0    |    0    |  0.421  |   163   |   266   |    0    |
|          |      grp_Multiply_Vec_fu_186     |    0    |    1    |    0    |    45   |    17   |    0    |
|          |   grp_Multiply_VecMat_5_fu_193   |    0    |    1    |  0.393  |   202   |   128   |    1    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |       i_vec_read_read_fu_98      |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |      W1_vec_read_read_fu_104     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      W2_vec_read_read_fu_110     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      W3_vec_read_read_fu_116     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                  |    0    |    11   |  4.625  |   2571  |   3374  |    3    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| W1_vec_read_reg_249|   64   |
| W2_vec_read_reg_254|   64   |
| W3_vec_read_reg_259|   64   |
|   W_strm_reg_231   |   32   |
| i_vec_read_reg_201 |   64   |
|   x_strm_reg_241   |   32   |
|   z1_strm_reg_225  |   32   |
|z2_Silu_strm_reg_207|   32   |
|   z2_strm_reg_219  |   32   |
|   z3_strm_reg_213  |   32   |
+--------------------+--------+
|        Total       |   448  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------||---------|
|     grp_push_tensor1d_fu_122     |  p2  |   2  |  64  |   128  ||    0    ||    63   |
|  grp_push_tensor2d_bycol_fu_131  |  p2  |   2  |  64  |   128  ||    0    ||    63   |
| grp_push_tensor2d_bycol_2_fu_155 |  p2  |   2  |  64  |   128  ||    0    ||    63   |
| grp_push_tensor2d_bycol_4_fu_177 |  p2  |   2  |  64  |   128  ||    0    ||    63   |
|----------------------------------|------|------|------|--------||---------||---------||---------|
|               Total              |      |      |      |   512  ||   1.84  ||    0    ||   252   |
|----------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   11   |    4   |  2571  |  3374  |    3   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    0   |   252  |    -   |
|  Register |    -   |    -   |    -   |   448  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   11   |    6   |  3019  |  3626  |    3   |
+-----------+--------+--------+--------+--------+--------+--------+
