var searchData=
[
  ['oar1_0',['OAR1',['../structI2C__TypeDef.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2_1',['OAR2',['../structI2C__TypeDef.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ob_2',['OB',['../group__Peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'stm32f303xe.h']]],
  ['ob_5fbase_3',['OB_BASE',['../group__Peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'stm32f303xe.h']]],
  ['ob_5fboot1_5freset_4',['OB_BOOT1_RESET',['../group__FLASHEx__OB__BOOT1.html#gafe362a7cea11cf64fa8a9de83b4c58fd',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fboot1_5fset_5',['OB_BOOT1_SET',['../group__FLASHEx__OB__BOOT1.html#gac7e604e3f2f7fb9513e54217bc5f2cdc',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fboot_5fentry_5fforced_5fflash_6',['OB_BOOT_ENTRY_FORCED_FLASH',['../group__HAL__FLASH__Aliased__Defines.html#gaecdfae7720771db018195097858fff93',1,'stm32_hal_legacy.h']]],
  ['ob_5fboot_5fentry_5fforced_5fnone_7',['OB_BOOT_ENTRY_FORCED_NONE',['../group__HAL__FLASH__Aliased__Defines.html#ga666d4ab8a89488eaf7d2182abea35d52',1,'stm32_hal_legacy.h']]],
  ['ob_5fdata_5faddress_5fdata0_8',['OB_DATA_ADDRESS_DATA0',['../group__FLASHEx__OB__Data__Address.html#gab29881e9575bfff3504b84afa20cafbe',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fdata_5faddress_5fdata1_9',['OB_DATA_ADDRESS_DATA1',['../group__FLASHEx__OB__Data__Address.html#ga33cb1b378fd742c722f5bdce21c65b0e',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw_10',['OB_IWDG_HW',['../group__FLASHEx__OB__IWatchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw_11',['OB_IWDG_SW',['../group__FLASHEx__OB__IWatchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fram_5fparity_5fcheck_5freset_12',['OB_RAM_PARITY_CHECK_RESET',['../group__HAL__FLASH__Aliased__Defines.html#gab425a7c5a822ef819107a93463361bd9',1,'stm32_hal_legacy.h']]],
  ['ob_5fram_5fparity_5fcheck_5fset_13',['OB_RAM_PARITY_CHECK_SET',['../group__HAL__FLASH__Aliased__Defines.html#ga98952cd374b07146bb79583fd61ef6e6',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel0_14',['OB_RDP_LEVEL0',['../group__HAL__FLASH__Aliased__Defines.html#ga7339a05119a474a7bde67e9e500d38cb',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel1_15',['OB_RDP_LEVEL1',['../group__HAL__FLASH__Aliased__Defines.html#ga7291ec039ae68ee1471af8ef3310d326',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel2_16',['OB_RDP_LEVEL2',['../group__HAL__FLASH__Aliased__Defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel_5f0_17',['OB_RDP_LEVEL_0',['../group__FLASHEx__OB__Read__Protection.html#ga22c7871bda267a2844ab9ca9f7bd38e4',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f1_18',['OB_RDP_LEVEL_1',['../group__FLASHEx__OB__Read__Protection.html#ga778207f0d12d87bbff9d55e985aba5bc',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f2_19',['OB_RDP_LEVEL_2',['../group__FLASHEx__OB__Read__Protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5frdp_5fnrdp_20',['OB_RDP_nRDP',['../group__Peripheral__Registers__Bits__Definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'stm32f303xe.h']]],
  ['ob_5frdp_5fnrdp_5fmsk_21',['OB_RDP_nRDP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'stm32f303xe.h']]],
  ['ob_5frdp_5fnrdp_5fpos_22',['OB_RDP_nRDP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga412eca338517af1921a5c82298fb208d',1,'stm32f303xe.h']]],
  ['ob_5frdp_5frdp_23',['OB_RDP_RDP',['../group__Peripheral__Registers__Bits__Definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'stm32f303xe.h']]],
  ['ob_5frdp_5frdp_5fmsk_24',['OB_RDP_RDP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'stm32f303xe.h']]],
  ['ob_5frdp_5frdp_5fpos_25',['OB_RDP_RDP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gad978e9ed7356ee616d46422921df7fe1',1,'stm32f303xe.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5freset_26',['OB_SDADC12_VDD_MONITOR_RESET',['../group__HAL__FLASH__Aliased__Defines.html#ga330d35b134c5a576318103b718559b11',1,'stm32_hal_legacy.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5fset_27',['OB_SDADC12_VDD_MONITOR_SET',['../group__HAL__FLASH__Aliased__Defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3',1,'stm32_hal_legacy.h']]],
  ['ob_5fsram_5fparity_5freset_28',['OB_SRAM_PARITY_RESET',['../group__FLASHEx__OB__RAM__Parity__Check__Enable.html#gab408447c5e7a9bd087e9346cc3b3021b',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fsram_5fparity_5fset_29',['OB_SRAM_PARITY_SET',['../group__FLASHEx__OB__RAM__Parity__Check__Enable.html#gab108dcd65836f802216f11c238450cd6',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5fno_5frst_30',['OB_STDBY_NO_RST',['../group__FLASHEx__OB__nRST__STDBY.html#gad776ed7b3b9a98013aac9976eedb7e94',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5frst_31',['OB_STDBY_RST',['../group__FLASHEx__OB__nRST__STDBY.html#ga69451a6f69247528f58735c9c83499ce',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fno_5frst_32',['OB_STOP_NO_RST',['../group__FLASHEx__OB__nRST__STOP.html#ga7344fe0ec25c5eb2d11db7c855325436',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst_33',['OB_STOP_RST',['../group__FLASHEx__OB__nRST__STOP.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5ftypedef_34',['OB_TypeDef',['../structOB__TypeDef.html',1,'']]],
  ['ob_5fuser_5fnuser_35',['OB_USER_nUSER',['../group__Peripheral__Registers__Bits__Definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'stm32f303xe.h']]],
  ['ob_5fuser_5fnuser_5fmsk_36',['OB_USER_nUSER_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'stm32f303xe.h']]],
  ['ob_5fuser_5fnuser_5fpos_37',['OB_USER_nUSER_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaf56590f1b9152fff97fb948aa90c0d14',1,'stm32f303xe.h']]],
  ['ob_5fuser_5fuser_38',['OB_USER_USER',['../group__Peripheral__Registers__Bits__Definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'stm32f303xe.h']]],
  ['ob_5fuser_5fuser_5fmsk_39',['OB_USER_USER_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'stm32f303xe.h']]],
  ['ob_5fuser_5fuser_5fpos_40',['OB_USER_USER_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gab1d858c5a349aab3db21f3f2a2d090af',1,'stm32f303xe.h']]],
  ['ob_5fvdda_5fanalog_5foff_41',['OB_VDDA_ANALOG_OFF',['../group__FLASHEx__OB__VDDA__Analog__Monitoring.html#ga7c18e60ba77007074e6ac9b151a01b5e',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fvdda_5fanalog_5fon_42',['OB_VDDA_ANALOG_ON',['../group__FLASHEx__OB__VDDA__Analog__Monitoring.html#ga4761fde7c57b2b54ca9801daeb50c323',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwdg_5fhw_43',['OB_WDG_HW',['../group__HAL__FLASH__Aliased__Defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3',1,'stm32_hal_legacy.h']]],
  ['ob_5fwdg_5fsw_44',['OB_WDG_SW',['../group__HAL__FLASH__Aliased__Defines.html#gac332a5aa5da146e19f3c39067220f0f8',1,'stm32_hal_legacy.h']]],
  ['ob_5fwrp0_5fnwrp0_45',['OB_WRP0_nWRP0',['../group__Peripheral__Registers__Bits__Definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'stm32f303xe.h']]],
  ['ob_5fwrp0_5fnwrp0_5fmsk_46',['OB_WRP0_nWRP0_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'stm32f303xe.h']]],
  ['ob_5fwrp0_5fnwrp0_5fpos_47',['OB_WRP0_nWRP0_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga4d22574f9ff1cad794d475879d8b70d1',1,'stm32f303xe.h']]],
  ['ob_5fwrp0_5fwrp0_48',['OB_WRP0_WRP0',['../group__Peripheral__Registers__Bits__Definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'stm32f303xe.h']]],
  ['ob_5fwrp0_5fwrp0_5fmsk_49',['OB_WRP0_WRP0_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'stm32f303xe.h']]],
  ['ob_5fwrp0_5fwrp0_5fpos_50',['OB_WRP0_WRP0_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga7d4bf85e9c03a497c2e02994b8feaac0',1,'stm32f303xe.h']]],
  ['ob_5fwrp1_5fnwrp1_51',['OB_WRP1_nWRP1',['../group__Peripheral__Registers__Bits__Definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'stm32f303xe.h']]],
  ['ob_5fwrp1_5fnwrp1_5fmsk_52',['OB_WRP1_nWRP1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'stm32f303xe.h']]],
  ['ob_5fwrp1_5fnwrp1_5fpos_53',['OB_WRP1_nWRP1_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga76a3497513e28c294dc794ba6638d17b',1,'stm32f303xe.h']]],
  ['ob_5fwrp1_5fwrp1_54',['OB_WRP1_WRP1',['../group__Peripheral__Registers__Bits__Definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'stm32f303xe.h']]],
  ['ob_5fwrp1_5fwrp1_5fmsk_55',['OB_WRP1_WRP1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'stm32f303xe.h']]],
  ['ob_5fwrp1_5fwrp1_5fpos_56',['OB_WRP1_WRP1_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga2554ec5cca3a5e2e610ac0b586af0a48',1,'stm32f303xe.h']]],
  ['ob_5fwrp2_5fnwrp2_57',['OB_WRP2_nWRP2',['../group__Peripheral__Registers__Bits__Definition.html#ga06b15486051b692120323f22348a9f87',1,'stm32f303xe.h']]],
  ['ob_5fwrp2_5fnwrp2_5fmsk_58',['OB_WRP2_nWRP2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga327f4ce4b76bd6febd04dfa11cd3072a',1,'stm32f303xe.h']]],
  ['ob_5fwrp2_5fnwrp2_5fpos_59',['OB_WRP2_nWRP2_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga98d5c04eaa0317bf879c9cc9d0db813c',1,'stm32f303xe.h']]],
  ['ob_5fwrp2_5fwrp2_60',['OB_WRP2_WRP2',['../group__Peripheral__Registers__Bits__Definition.html#gae40a954baed88f695b84dc474807e4b8',1,'stm32f303xe.h']]],
  ['ob_5fwrp2_5fwrp2_5fmsk_61',['OB_WRP2_WRP2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaafd5fe9e60269c487819fb86785a7b36',1,'stm32f303xe.h']]],
  ['ob_5fwrp2_5fwrp2_5fpos_62',['OB_WRP2_WRP2_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga116448d76a12886f2715af25fc1385d7',1,'stm32f303xe.h']]],
  ['ob_5fwrp3_5fnwrp3_63',['OB_WRP3_nWRP3',['../group__Peripheral__Registers__Bits__Definition.html#ga0044ce126eafc28666050726dbcd8f4c',1,'stm32f303xe.h']]],
  ['ob_5fwrp3_5fnwrp3_5fmsk_64',['OB_WRP3_nWRP3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga61e5e0970892c8bdd9058a4d6a04a521',1,'stm32f303xe.h']]],
  ['ob_5fwrp3_5fnwrp3_5fpos_65',['OB_WRP3_nWRP3_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga3767c50defa762315a6bd4a8795a7b2d',1,'stm32f303xe.h']]],
  ['ob_5fwrp3_5fwrp3_66',['OB_WRP3_WRP3',['../group__Peripheral__Registers__Bits__Definition.html#ga509ff5c1574a4e6c63591e9a992e2e19',1,'stm32f303xe.h']]],
  ['ob_5fwrp3_5fwrp3_5fmsk_67',['OB_WRP3_WRP3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga561eca8d5e3e89c145f74fbe9873d730',1,'stm32f303xe.h']]],
  ['ob_5fwrp3_5fwrp3_5fpos_68',['OB_WRP3_WRP3_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga418cc8f1680840a4cd7fd81a1a7131f2',1,'stm32f303xe.h']]],
  ['ob_5fwrp_5fpages0to1_69',['OB_WRP_PAGES0TO1',['../group__FLASHEx__OB__Write__Protection.html#ga33cb918e21f0d0998a8f7b91c9214a01',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages0to15mask_70',['OB_WRP_PAGES0TO15MASK',['../group__FLASHEx__OB__Write__Protection.html#gac84924a123f527782a7ca9e8b51312ad',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages10to11_71',['OB_WRP_PAGES10TO11',['../group__FLASHEx__OB__Write__Protection.html#ga22f46506512cfeb4e7b813b29680f483',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages12to13_72',['OB_WRP_PAGES12TO13',['../group__FLASHEx__OB__Write__Protection.html#gaf47d34e5cdee4ea613132cff4dc52e27',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages14to15_73',['OB_WRP_PAGES14TO15',['../group__FLASHEx__OB__Write__Protection.html#gae56335ebc64e562d8f05e8edf53e9da3',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages16to17_74',['OB_WRP_PAGES16TO17',['../group__FLASHEx__OB__Write__Protection.html#ga2b72991d01ed5822e8000200368259e2',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages16to31mask_75',['OB_WRP_PAGES16TO31MASK',['../group__FLASHEx__OB__Write__Protection.html#ga6760b7b90f8c1811abbceafb0a8014fc',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages18to19_76',['OB_WRP_PAGES18TO19',['../group__FLASHEx__OB__Write__Protection.html#gaf805063179733ccd013b9d84a6f1a727',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages20to21_77',['OB_WRP_PAGES20TO21',['../group__FLASHEx__OB__Write__Protection.html#ga72fa41d6a30710d32d03de6a811afba6',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages22to23_78',['OB_WRP_PAGES22TO23',['../group__FLASHEx__OB__Write__Protection.html#ga73713589a21d055c33283179f7ddb2a5',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages24to25_79',['OB_WRP_PAGES24TO25',['../group__FLASHEx__OB__Write__Protection.html#gab56bb5eb76ad307431797a4ed2a3f3f5',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages26to27_80',['OB_WRP_PAGES26TO27',['../group__FLASHEx__OB__Write__Protection.html#gafc30c922cb1f19f359b0b58738ad47e1',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages28to29_81',['OB_WRP_PAGES28TO29',['../group__FLASHEx__OB__Write__Protection.html#ga43b17f02956adef4f649b753897801f6',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages2to3_82',['OB_WRP_PAGES2TO3',['../group__FLASHEx__OB__Write__Protection.html#ga817f4ffd64450f759e42351e641e44de',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages30to31_83',['OB_WRP_PAGES30TO31',['../group__FLASHEx__OB__Write__Protection.html#ga3076d9cd3ff22e97f2f039c0faeb1a07',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages4to5_84',['OB_WRP_PAGES4TO5',['../group__FLASHEx__OB__Write__Protection.html#ga757c75a3b12441f897e1dc3c1d373847',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages6to7_85',['OB_WRP_PAGES6TO7',['../group__FLASHEx__OB__Write__Protection.html#ga92879ca2a469053bbe2be1918e2aea7d',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fpages8to9_86',['OB_WRP_PAGES8TO9',['../group__FLASHEx__OB__Write__Protection.html#gab2b4781b90eb9104a56608175d9bfea9',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fdisable_87',['OB_WRPSTATE_DISABLE',['../group__FLASHEx__OB__WRP__State.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable_88',['OB_WRPSTATE_ENABLE',['../group__FLASHEx__OB__WRP__State.html#ga9fc463145ab57616baa36d95523186a1',1,'stm32f3xx_hal_flash_ex.h']]],
  ['obex_5fbootconfig_89',['OBEX_BOOTCONFIG',['../group__HAL__FLASH__Aliased__Defines.html#ga79284d41c929869394172fc526ff3d7e',1,'stm32_hal_legacy.h']]],
  ['obex_5fpcrop_90',['OBEX_PCROP',['../group__HAL__FLASH__Aliased__Defines.html#ga1de788f8cf04b70320aaebf3388e638c',1,'stm32_hal_legacy.h']]],
  ['obr_91',['OBR',['../structFLASH__TypeDef.html#a24dece1e3b3185456afe34c3dc6add2e',1,'FLASH_TypeDef']]],
  ['ocfastmode_92',['OCFastMode',['../structTIM__OC__InitTypeDef.html#a4c4203c5ed779ac86fb793bb9d628e55',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_93',['OCIdleState',['../structTIM__OnePulse__InitTypeDef.html#aef11bcea1dbf3e3ddf2a4bbc2846bb1e',1,'TIM_OnePulse_InitTypeDef::OCIdleState()'],['../structTIM__OC__InitTypeDef.html#ace3e2b76ca2fca0f4961585ed9ebecf5',1,'TIM_OC_InitTypeDef::OCIdleState()']]],
  ['ocmode_94',['OCMode',['../structTIM__OnePulse__InitTypeDef.html#af127f01162853e39ae616b43cc52b674',1,'TIM_OnePulse_InitTypeDef::OCMode()'],['../structTIM__OC__InitTypeDef.html#ae5faa1cba0b3f1ab6179cc54e1015ee8',1,'TIM_OC_InitTypeDef::OCMode()']]],
  ['ocnidlestate_95',['OCNIdleState',['../structTIM__OnePulse__InitTypeDef.html#a37bc0a680d53458bf4c42ebb277b0c2c',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()'],['../structTIM__OC__InitTypeDef.html#a0d70cc51990d7433fd76cc6ed1d06237',1,'TIM_OC_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity_96',['OCNPolarity',['../structTIM__OnePulse__InitTypeDef.html#a00deac6c3347b0482955d936351c6388',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()'],['../structTIM__OC__InitTypeDef.html#a21922d8e2fee659d081c4be4c500d1d4',1,'TIM_OC_InitTypeDef::OCNPolarity()']]],
  ['ocpolarity_97',['OCPolarity',['../structTIM__OnePulse__InitTypeDef.html#a3028787ad41698072cbf70ddf1b6c984',1,'TIM_OnePulse_InitTypeDef::OCPolarity()'],['../structTIM__OC__InitTypeDef.html#a556b7137d041aceed3e45c87cbfb39cd',1,'TIM_OC_InitTypeDef::OCPolarity()']]],
  ['octave_98',['octave',['../structnote__struct.html#a0e56199cc842d7579e8b1f21537656cf',1,'note_struct::octave()'],['../main_8cpp.html#a52109948e1ca476288d026733ed62d80',1,'octave():&#160;main.cpp']]],
  ['oden_5fbitnumber_99',['ODEN_BitNumber',['../group__HAL__PWR__Aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a',1,'stm32_hal_legacy.h']]],
  ['odr_100',['ODR',['../structGPIO__TypeDef.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['odswen_5fbitnumber_101',['ODSWEN_BitNumber',['../group__HAL__PWR__Aliased.html#gaf2e21cacf95f557d2535d623c41577c2',1,'stm32_hal_legacy.h']]],
  ['offstateidlemode_102',['OffStateIDLEMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#a49f39e31ac019b9b7a20751bfd01c6c4',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_103',['OffStateRunMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#a5e97751b5e397414e2a5120eb5cef7c6',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1_104',['OFR1',['../structADC__TypeDef.html#a97988c41c381690e8a38fec8d2d24ca5',1,'ADC_TypeDef']]],
  ['ofr2_105',['OFR2',['../structADC__TypeDef.html#ae446fdae782b6dd059e348fc877681a6',1,'ADC_TypeDef']]],
  ['ofr3_106',['OFR3',['../structADC__TypeDef.html#a23083f97baee16e0002366547c8cb5ea',1,'ADC_TypeDef']]],
  ['ofr4_107',['OFR4',['../structADC__TypeDef.html#a232fcdf46374a9c267c2a6533a777fac',1,'ADC_TypeDef']]],
  ['onebitsampling_108',['OneBitSampling',['../structUART__InitTypeDef.html#a1662b82dc43d9137c3a4485794c94388',1,'UART_InitTypeDef']]],
  ['opamp_109',['OPAMP',['../group__Peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'stm32f303xe.h']]],
  ['opamp1_110',['OPAMP1',['../group__Peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'stm32f303xe.h']]],
  ['opamp1_5fbase_111',['OPAMP1_BASE',['../group__Peripheral__memory__map.html#ga5eb46aa20e371ed2e07b16a6b12c163d',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fcalon_112',['OPAMP1_CSR_CALON',['../group__Peripheral__Registers__Bits__Definition.html#ga881edbd6128ecfd2d2d847efa0a4f474',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fcalon_5fmsk_113',['OPAMP1_CSR_CALON_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab92e7f86f5e42bcc666a65a4de962ab3',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fcalon_5fpos_114',['OPAMP1_CSR_CALON_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gafcd6bce1498db53652cd9e14365631dd',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fcalsel_115',['OPAMP1_CSR_CALSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga8bb40e20f70ede081630648396036a1c',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fcalsel_5f0_116',['OPAMP1_CSR_CALSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga869f3b674820a73be74b75f2fbdad858',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fcalsel_5f1_117',['OPAMP1_CSR_CALSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gad4bbfc5dfc66bc6005ff76b69ee8c335',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fcalsel_5fmsk_118',['OPAMP1_CSR_CALSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6875a32091a2423091132cecb4033300',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fcalsel_5fpos_119',['OPAMP1_CSR_CALSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga139d4533657f05bf9c9e3fd6de380656',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fforcevp_120',['OPAMP1_CSR_FORCEVP',['../group__Peripheral__Registers__Bits__Definition.html#ga1bf47dc2e82fa314e321425667dc04fd',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fforcevp_5fmsk_121',['OPAMP1_CSR_FORCEVP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga31d38d48f39d795e8cd3e82bd1756efd',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fforcevp_5fpos_122',['OPAMP1_CSR_FORCEVP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga0461c6a0b0c508b4bfaf335fad177e2e',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5flock_123',['OPAMP1_CSR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#ga6601eacba33fee16e590f0fbf07781e1',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5flock_5fmsk_124',['OPAMP1_CSR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6f51a646c22a88b5fce4ad3b2e00e990',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5flock_5fpos_125',['OPAMP1_CSR_LOCK_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga77543e08b283d7fd4c65c9cde3b2c198',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fopamp1en_126',['OPAMP1_CSR_OPAMP1EN',['../group__Peripheral__Registers__Bits__Definition.html#gaa721bd082a5d6c96b5ef2e07c3163266',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fopamp1en_5fmsk_127',['OPAMP1_CSR_OPAMP1EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4d5c7d305023607eac604676e50f70c1',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fopamp1en_5fpos_128',['OPAMP1_CSR_OPAMP1EN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga8d9b29de9543e3dfe676222d97122f84',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5foutcal_129',['OPAMP1_CSR_OUTCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga106ac6034bc7c2dd64d2d2a0e14bb2ec',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5foutcal_5fmsk_130',['OPAMP1_CSR_OUTCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga970da0cb0f1d64fdc4f30a6dad7288bd',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5foutcal_5fpos_131',['OPAMP1_CSR_OUTCAL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga92595484c985de28434b9caefc739f3b',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fpggain_132',['OPAMP1_CSR_PGGAIN',['../group__Peripheral__Registers__Bits__Definition.html#gacd9c05df7595efe837af32545b9917a1',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fpggain_5f0_133',['OPAMP1_CSR_PGGAIN_0',['../group__Peripheral__Registers__Bits__Definition.html#ga654b6b83b88872230f2ccd04c6b47216',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fpggain_5f1_134',['OPAMP1_CSR_PGGAIN_1',['../group__Peripheral__Registers__Bits__Definition.html#ga1166060b99949bbad35214012dea182d',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fpggain_5f2_135',['OPAMP1_CSR_PGGAIN_2',['../group__Peripheral__Registers__Bits__Definition.html#ga5b0dcdbdb76a3f0cb95bf7f8760ee625',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fpggain_5f3_136',['OPAMP1_CSR_PGGAIN_3',['../group__Peripheral__Registers__Bits__Definition.html#ga093c14de7545f63932ec98e61fd908ed',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fpggain_5fmsk_137',['OPAMP1_CSR_PGGAIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab1779bf0cab2b03f0603296a8336f92d',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fpggain_5fpos_138',['OPAMP1_CSR_PGGAIN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gad0caf86dacf9aa636a3651e3f55a2caa',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftcmen_139',['OPAMP1_CSR_TCMEN',['../group__Peripheral__Registers__Bits__Definition.html#ga2a6042f03ee8f16e190b48e577964822',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftcmen_5fmsk_140',['OPAMP1_CSR_TCMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab266a2f11baea1e5444d3ba4025c0f8b',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftcmen_5fpos_141',['OPAMP1_CSR_TCMEN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gadf21788e788728c304e63f0d4cd60b32',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftrimoffsetn_142',['OPAMP1_CSR_TRIMOFFSETN',['../group__Peripheral__Registers__Bits__Definition.html#ga40b4a81e57e205909d5213406cc27bb3',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftrimoffsetn_5fmsk_143',['OPAMP1_CSR_TRIMOFFSETN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0968c8b0e51d1d42ed4b521942ee3020',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftrimoffsetn_5fpos_144',['OPAMP1_CSR_TRIMOFFSETN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga3362316bf2c9fdf3423150917eb56768',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftrimoffsetp_145',['OPAMP1_CSR_TRIMOFFSETP',['../group__Peripheral__Registers__Bits__Definition.html#ga7bfd20d3297bf2e9f688ef430876ff7a',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftrimoffsetp_5fmsk_146',['OPAMP1_CSR_TRIMOFFSETP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga04f8907f134408bfd5c883a195574376',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftrimoffsetp_5fpos_147',['OPAMP1_CSR_TRIMOFFSETP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga8ad08166bb7efaf7a75633d3d1085ca3',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftstref_148',['OPAMP1_CSR_TSTREF',['../group__Peripheral__Registers__Bits__Definition.html#ga539b44883e800d4ba978d84679877d3c',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftstref_5fmsk_149',['OPAMP1_CSR_TSTREF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa2e91eb2aa8d87995ddbbe484e3f01ce',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5ftstref_5fpos_150',['OPAMP1_CSR_TSTREF_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga87a3d461264a04f253809ec16d938ef2',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fusertrim_151',['OPAMP1_CSR_USERTRIM',['../group__Peripheral__Registers__Bits__Definition.html#gac5f5e943c33c5ba322326443eef14e60',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fusertrim_5fmsk_152',['OPAMP1_CSR_USERTRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab28c9db62603b3e6c9f4a27d3ab345cd',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fusertrim_5fpos_153',['OPAMP1_CSR_USERTRIM_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga8e5131d98e569863a0c69dad00288314',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvmsel_154',['OPAMP1_CSR_VMSEL',['../group__Peripheral__Registers__Bits__Definition.html#gac959fd04fc7c379ba199deb057de149a',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvmsel_5f0_155',['OPAMP1_CSR_VMSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gaae85543e740bfa45a368fb0f1b19bb84',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvmsel_5f1_156',['OPAMP1_CSR_VMSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gab519fb03bd18cb416f6236f7ef46ab6e',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvmsel_5fmsk_157',['OPAMP1_CSR_VMSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3dcb65d95398dda89e0f22d4df4777e0',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvmsel_5fpos_158',['OPAMP1_CSR_VMSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gae76309f17791f58f98211ea3cbed609a',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvmssel_159',['OPAMP1_CSR_VMSSEL',['../group__Peripheral__Registers__Bits__Definition.html#gafb5826265d6d075fbafdb1e648d8eca3',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvmssel_5fmsk_160',['OPAMP1_CSR_VMSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga803c4d38f13bff144703b217b0e9f565',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvmssel_5fpos_161',['OPAMP1_CSR_VMSSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga41a407655c1dece60e011f1480a780fc',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvpsel_162',['OPAMP1_CSR_VPSEL',['../group__Peripheral__Registers__Bits__Definition.html#gabc8b31cce17c2748b8e4fe9a28961772',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvpsel_5f0_163',['OPAMP1_CSR_VPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga90d96ac89375cf8687dee7e744945777',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvpsel_5f1_164',['OPAMP1_CSR_VPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga43800c250e1c85d66295fe35acd7ea2f',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvpsel_5fmsk_165',['OPAMP1_CSR_VPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga46af5e984dd50b8329c899c7613aa6af',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvpsel_5fpos_166',['OPAMP1_CSR_VPSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gab3b33c8d1522452e1af6b9f0ecf7c8fe',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvpssel_167',['OPAMP1_CSR_VPSSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaf5088f2c076d8d9de3c101ca93c32d96',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvpssel_5f0_168',['OPAMP1_CSR_VPSSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gad33c1418ffcc17008fc4f2bbc7116a37',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvpssel_5f1_169',['OPAMP1_CSR_VPSSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga750064c990ca4de6b6fb32d665a0085f',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvpssel_5fmsk_170',['OPAMP1_CSR_VPSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0d643b75010301c28884f783a919c908',1,'stm32f303xe.h']]],
  ['opamp1_5fcsr_5fvpssel_5fpos_171',['OPAMP1_CSR_VPSSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaf4971ba90815050a4d5b0cbcfacbec15',1,'stm32f303xe.h']]],
  ['opamp2_172',['OPAMP2',['../group__Peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'stm32f303xe.h']]],
  ['opamp2_5fbase_173',['OPAMP2_BASE',['../group__Peripheral__memory__map.html#gabf0535307a717feba8341e57647d2385',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fcalon_174',['OPAMP2_CSR_CALON',['../group__Peripheral__Registers__Bits__Definition.html#ga4759e9791164fc2981f9c7ea01f26130',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fcalon_5fmsk_175',['OPAMP2_CSR_CALON_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae3e47bb9b3b238748e012b72f56eed47',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fcalon_5fpos_176',['OPAMP2_CSR_CALON_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gab55bab0ad842e467ec64f6fd533ad02e',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fcalsel_177',['OPAMP2_CSR_CALSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaa298f782dc28b6efb7154619bed7928f',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fcalsel_5f0_178',['OPAMP2_CSR_CALSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga5eb7a607f4b70a4a4beae9afbff5385b',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fcalsel_5f1_179',['OPAMP2_CSR_CALSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga85dc03c6fbf019a997c1e03c7c078851',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fcalsel_5fmsk_180',['OPAMP2_CSR_CALSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga572569d99f2fb9dab693ceb50e08b5a0',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fcalsel_5fpos_181',['OPAMP2_CSR_CALSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga9a2f01e8c0bb8f74ec2e05db2e43795f',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fforcevp_182',['OPAMP2_CSR_FORCEVP',['../group__Peripheral__Registers__Bits__Definition.html#ga49d35cad769b6a6395f0404a59463476',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fforcevp_5fmsk_183',['OPAMP2_CSR_FORCEVP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab17990862df0f7b5671a62aebc018272',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fforcevp_5fpos_184',['OPAMP2_CSR_FORCEVP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gafd879c3401d713635495341257a1988d',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5flock_185',['OPAMP2_CSR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#gaeddcd2a05c59593c3ebecabb9420028f',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5flock_5fmsk_186',['OPAMP2_CSR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae60134c8478a560df395606c3ad108fc',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5flock_5fpos_187',['OPAMP2_CSR_LOCK_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga348f302e5b3ed8d5895e8173a3b2a1c1',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fopamp2en_188',['OPAMP2_CSR_OPAMP2EN',['../group__Peripheral__Registers__Bits__Definition.html#ga7c6de54344755bcc953b79ea577a1ea7',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fopamp2en_5fmsk_189',['OPAMP2_CSR_OPAMP2EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad0834208b04f376926a3b247c596f113',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fopamp2en_5fpos_190',['OPAMP2_CSR_OPAMP2EN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga0afee940e2ef9af2b70dfb4d18d454d7',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5foutcal_191',['OPAMP2_CSR_OUTCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga886c33ff536455d434a1ab87a885bd10',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5foutcal_5fmsk_192',['OPAMP2_CSR_OUTCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gada5460d716c1abfb74612050164229ef',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5foutcal_5fpos_193',['OPAMP2_CSR_OUTCAL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaa1d212c10e3c1be970dee73a59ca6809',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fpggain_194',['OPAMP2_CSR_PGGAIN',['../group__Peripheral__Registers__Bits__Definition.html#gae0422a537329ed9109fb88bab47ecac1',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fpggain_5f0_195',['OPAMP2_CSR_PGGAIN_0',['../group__Peripheral__Registers__Bits__Definition.html#ga72fe5c691a4517116374f74126a5d990',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fpggain_5f1_196',['OPAMP2_CSR_PGGAIN_1',['../group__Peripheral__Registers__Bits__Definition.html#gace741b153f9f224a041a306db31cd892',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fpggain_5f2_197',['OPAMP2_CSR_PGGAIN_2',['../group__Peripheral__Registers__Bits__Definition.html#gaa455b5617bae215c1103e9f2dd6c80f4',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fpggain_5f3_198',['OPAMP2_CSR_PGGAIN_3',['../group__Peripheral__Registers__Bits__Definition.html#ga923577c4117dc1bb906787ff0cc817ea',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fpggain_5fmsk_199',['OPAMP2_CSR_PGGAIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae59f67207566c5a73f4f3ae99a080a04',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fpggain_5fpos_200',['OPAMP2_CSR_PGGAIN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gab6d2dc97181a73d293e8d6fb2396b029',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftcmen_201',['OPAMP2_CSR_TCMEN',['../group__Peripheral__Registers__Bits__Definition.html#ga8451f06e7c264a5ebbe7e1dcfd4b0fa2',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftcmen_5fmsk_202',['OPAMP2_CSR_TCMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaea0be4f20af7916f84a3c150c61eedc8',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftcmen_5fpos_203',['OPAMP2_CSR_TCMEN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga99bb052415393a5dc63804b48307fea7',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftrimoffsetn_204',['OPAMP2_CSR_TRIMOFFSETN',['../group__Peripheral__Registers__Bits__Definition.html#gacec5db41804bc0da914743f10fb7ab4e',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftrimoffsetn_5fmsk_205',['OPAMP2_CSR_TRIMOFFSETN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6767285b5d44a2ebacc0c5f79dd9162c',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftrimoffsetn_5fpos_206',['OPAMP2_CSR_TRIMOFFSETN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaa4c82452df3a4d1820720d59af796bb9',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftrimoffsetp_207',['OPAMP2_CSR_TRIMOFFSETP',['../group__Peripheral__Registers__Bits__Definition.html#gaa95f40204533e688890ecedc14b78e88',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftrimoffsetp_5fmsk_208',['OPAMP2_CSR_TRIMOFFSETP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6a3036b736a8038117551b980a8bfc91',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftrimoffsetp_5fpos_209',['OPAMP2_CSR_TRIMOFFSETP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gae5b305661947637c07d77f4e4e3e7364',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftstref_210',['OPAMP2_CSR_TSTREF',['../group__Peripheral__Registers__Bits__Definition.html#ga52e2cabfa945436b058990b1280319ca',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftstref_5fmsk_211',['OPAMP2_CSR_TSTREF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab002a52d4038972b612a524928d669f2',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5ftstref_5fpos_212',['OPAMP2_CSR_TSTREF_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga81d987cda3d63e02e0a7001b8e967af0',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fusertrim_213',['OPAMP2_CSR_USERTRIM',['../group__Peripheral__Registers__Bits__Definition.html#ga1c3c842e7589141e6fb1d9d047595341',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fusertrim_5fmsk_214',['OPAMP2_CSR_USERTRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaddb953ae136cbd3d5404a452d713d5be',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fusertrim_5fpos_215',['OPAMP2_CSR_USERTRIM_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaaac6690c0debf84cdf58bd8733a8192f',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvmsel_216',['OPAMP2_CSR_VMSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga992aee87662e9ce16f20d8b8e1e4aa41',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvmsel_5f0_217',['OPAMP2_CSR_VMSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga342d1c6cab886eda343ea75523c12260',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvmsel_5f1_218',['OPAMP2_CSR_VMSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga2ce54682cf57c873d8d16049024925d2',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvmsel_5fmsk_219',['OPAMP2_CSR_VMSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga10b20a570f5e07676fd2034616e5e494',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvmsel_5fpos_220',['OPAMP2_CSR_VMSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaf7fa393373361be0273f98b45d0c2f4e',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvmssel_221',['OPAMP2_CSR_VMSSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaeb16816bf475eca0907f6958afa78686',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvmssel_5fmsk_222',['OPAMP2_CSR_VMSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac6a74f63acbf517e0186145e33339e17',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvmssel_5fpos_223',['OPAMP2_CSR_VMSSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga1084a2c70bcf5aad3f72c55685b530d1',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvpsel_224',['OPAMP2_CSR_VPSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga77246620071c627adfd6b8b57f37b1b6',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvpsel_5f0_225',['OPAMP2_CSR_VPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga6ab2e3d8517e6353f00b6228066d3d85',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvpsel_5f1_226',['OPAMP2_CSR_VPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga177ddb221878dd6f40c5187daa71c6fa',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvpsel_5fmsk_227',['OPAMP2_CSR_VPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga33f6d503ad7dc06aad619d1075428ae5',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvpsel_5fpos_228',['OPAMP2_CSR_VPSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gabdd379eac6c1b93d7d4ac03eb1b7de87',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvpssel_229',['OPAMP2_CSR_VPSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga37db6fc71724909a5269661819dca494',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvpssel_5f0_230',['OPAMP2_CSR_VPSSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gae5e900ce0bbbca96d792178567f82300',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvpssel_5f1_231',['OPAMP2_CSR_VPSSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gac4ecce5cacef318c0a86b762c2303038',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvpssel_5fmsk_232',['OPAMP2_CSR_VPSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga15fa2513da9f8af4e712a99a6dc9975c',1,'stm32f303xe.h']]],
  ['opamp2_5fcsr_5fvpssel_5fpos_233',['OPAMP2_CSR_VPSSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga5aeef04ebe891be354e61bd2376f3329',1,'stm32f303xe.h']]],
  ['opamp3_234',['OPAMP3',['../group__Peripheral__declaration.html#ga50369700b1093ec17ad8d1835223b1e0',1,'stm32f303xe.h']]],
  ['opamp3_5fbase_235',['OPAMP3_BASE',['../group__Peripheral__memory__map.html#ga77e696ac4313332e724ecc04d09faccd',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fcalon_236',['OPAMP3_CSR_CALON',['../group__Peripheral__Registers__Bits__Definition.html#gac8ba051b6a1671bb778c44b7b3eea6f4',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fcalon_5fmsk_237',['OPAMP3_CSR_CALON_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac268b9549b5e273eb5648aa9598df030',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fcalon_5fpos_238',['OPAMP3_CSR_CALON_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga43dd2cc1162a37b26d529fb5ecd7d959',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fcalsel_239',['OPAMP3_CSR_CALSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga004b36433af2344158b46f7a1759fb71',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fcalsel_5f0_240',['OPAMP3_CSR_CALSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga22c5b1e94229890ff975ca4721994015',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fcalsel_5f1_241',['OPAMP3_CSR_CALSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga9b0a662d705a316b8457f2b0ede1b777',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fcalsel_5fmsk_242',['OPAMP3_CSR_CALSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabe1d91006a96adec1cc0792989da1ab8',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fcalsel_5fpos_243',['OPAMP3_CSR_CALSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga88c4e7f94be4f06c0d57b6e6bf3d9d12',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fforcevp_244',['OPAMP3_CSR_FORCEVP',['../group__Peripheral__Registers__Bits__Definition.html#gaa0a52b74b9e245638845fc5f8903cbbe',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fforcevp_5fmsk_245',['OPAMP3_CSR_FORCEVP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga57edb9c9ca0a86f4ef25b41840376750',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fforcevp_5fpos_246',['OPAMP3_CSR_FORCEVP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga09b798b3882e5924cd6cbcd8d2c972b1',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5flock_247',['OPAMP3_CSR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#ga0dcb521353773b0487073fa1a3183ad6',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5flock_5fmsk_248',['OPAMP3_CSR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga099dc85db8ed2f69443c420da40ab851',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5flock_5fpos_249',['OPAMP3_CSR_LOCK_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga48219f1f9566d81dd96d5b705b9a8c5a',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fopamp3en_250',['OPAMP3_CSR_OPAMP3EN',['../group__Peripheral__Registers__Bits__Definition.html#ga6c32d12b459c4643172ed3be04cb4d46',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fopamp3en_5fmsk_251',['OPAMP3_CSR_OPAMP3EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga140ca2b42d526c3d981c460ec67a8b3b',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fopamp3en_5fpos_252',['OPAMP3_CSR_OPAMP3EN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga6aef781fb775bef63c47ff86dbf65f1d',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5foutcal_253',['OPAMP3_CSR_OUTCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga0970f2ff76dfa728d5eee96eda12d534',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5foutcal_5fmsk_254',['OPAMP3_CSR_OUTCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac369ca604ba4106bd515a9ea7b3efe42',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5foutcal_5fpos_255',['OPAMP3_CSR_OUTCAL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga8060fe11277cdcccef340a911e91fd3a',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fpggain_256',['OPAMP3_CSR_PGGAIN',['../group__Peripheral__Registers__Bits__Definition.html#ga77b62c6c8819739e2a51993760b549ec',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fpggain_5f0_257',['OPAMP3_CSR_PGGAIN_0',['../group__Peripheral__Registers__Bits__Definition.html#ga6038b84f2888de15dee7d9fa94d0ab76',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fpggain_5f1_258',['OPAMP3_CSR_PGGAIN_1',['../group__Peripheral__Registers__Bits__Definition.html#ga2d957389c0c96613fe10f7ff581052bd',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fpggain_5f2_259',['OPAMP3_CSR_PGGAIN_2',['../group__Peripheral__Registers__Bits__Definition.html#ga6ab5e62c5b052c0caf8904e5c94189e8',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fpggain_5f3_260',['OPAMP3_CSR_PGGAIN_3',['../group__Peripheral__Registers__Bits__Definition.html#gafcc37ce4f0383089950126ff9ebbe38d',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fpggain_5fmsk_261',['OPAMP3_CSR_PGGAIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1dde5409a259beca8770eb77afccf8b9',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fpggain_5fpos_262',['OPAMP3_CSR_PGGAIN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga7c62f16c39e96566bfe3d00cd0adb775',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftcmen_263',['OPAMP3_CSR_TCMEN',['../group__Peripheral__Registers__Bits__Definition.html#gac64f4ae4f0826eb5ac333afe85f7f3c1',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftcmen_5fmsk_264',['OPAMP3_CSR_TCMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga28221c5da2ed7bfb2144efe69d2d99fe',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftcmen_5fpos_265',['OPAMP3_CSR_TCMEN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga1beb65d165edadf3f2c8ff1621394553',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftrimoffsetn_266',['OPAMP3_CSR_TRIMOFFSETN',['../group__Peripheral__Registers__Bits__Definition.html#ga1d2566049db7690a919a3bbe6daebac3',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftrimoffsetn_5fmsk_267',['OPAMP3_CSR_TRIMOFFSETN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf8723248f0179560fb135ab672be1526',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftrimoffsetn_5fpos_268',['OPAMP3_CSR_TRIMOFFSETN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga5d425280e2fc26325afc212a4e9997bf',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftrimoffsetp_269',['OPAMP3_CSR_TRIMOFFSETP',['../group__Peripheral__Registers__Bits__Definition.html#ga8b5324048c3ca4af6c1b2aaf19d218cb',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftrimoffsetp_5fmsk_270',['OPAMP3_CSR_TRIMOFFSETP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae1e202485959058101ac5a72d7cbb9c9',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftrimoffsetp_5fpos_271',['OPAMP3_CSR_TRIMOFFSETP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga367baf3fb59f0efde3adc0f40d4e83cc',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftstref_272',['OPAMP3_CSR_TSTREF',['../group__Peripheral__Registers__Bits__Definition.html#gaffc08e17c02738681519ab692ab293f3',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftstref_5fmsk_273',['OPAMP3_CSR_TSTREF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8642c0aa097f4a8620d5dbe11f09fab0',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5ftstref_5fpos_274',['OPAMP3_CSR_TSTREF_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gacba78c1efe48b0b561f058f8ed5e2a61',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fusertrim_275',['OPAMP3_CSR_USERTRIM',['../group__Peripheral__Registers__Bits__Definition.html#gae0b5307561485c8272f5171ff05c2a3c',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fusertrim_5fmsk_276',['OPAMP3_CSR_USERTRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab8718ee28d9056ff85f40e5ac462d18c',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fusertrim_5fpos_277',['OPAMP3_CSR_USERTRIM_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga5db239b0e2e07c8d8b34699c82ebf08b',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvmsel_278',['OPAMP3_CSR_VMSEL',['../group__Peripheral__Registers__Bits__Definition.html#gacdf0a13eddf9527678647a5a1f6b6db4',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvmsel_5f0_279',['OPAMP3_CSR_VMSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga6c80d86a619667103f1b57f3bc9463a1',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvmsel_5f1_280',['OPAMP3_CSR_VMSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga72147d607095a4abe849914a04a221bf',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvmsel_5fmsk_281',['OPAMP3_CSR_VMSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga712d16f84b06c0042b554ec3169f762c',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvmsel_5fpos_282',['OPAMP3_CSR_VMSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga0060d6bb91e418f58f85e391d257bcc6',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvmssel_283',['OPAMP3_CSR_VMSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga7fa3671afde7a388d485f1df48f9b70b',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvmssel_5fmsk_284',['OPAMP3_CSR_VMSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab2ed985c8a2bb55f38476d0a47eaf54b',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvmssel_5fpos_285',['OPAMP3_CSR_VMSSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga43fe5448ffe7554af8f6d8623721cc6e',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvpsel_286',['OPAMP3_CSR_VPSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga9311dfed85874e66957aedcf3ab263d7',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvpsel_5f0_287',['OPAMP3_CSR_VPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga44d6f2c4c77e654e12d29704ffb37ed9',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvpsel_5f1_288',['OPAMP3_CSR_VPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gaceb24ba96056f4bd52de6d7227eec4d4',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvpsel_5fmsk_289',['OPAMP3_CSR_VPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaba89736754e43859c5cad0abc86590ab',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvpsel_5fpos_290',['OPAMP3_CSR_VPSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaf5292cf1a409027f4e88467e75050804',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvpssel_291',['OPAMP3_CSR_VPSSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaedbc4b394c592b756b6fb5f129c4a65e',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvpssel_5f0_292',['OPAMP3_CSR_VPSSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gab247c64e073df5c2b49bfd5cd2547a08',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvpssel_5f1_293',['OPAMP3_CSR_VPSSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga948f5995f31d8403d8cf29e18aa4ed4b',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvpssel_5fmsk_294',['OPAMP3_CSR_VPSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga98c506104cccd38793904ec6ad3eb546',1,'stm32f303xe.h']]],
  ['opamp3_5fcsr_5fvpssel_5fpos_295',['OPAMP3_CSR_VPSSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga2a922cb275b9dad0d41efcb1841b57e9',1,'stm32f303xe.h']]],
  ['opamp4_296',['OPAMP4',['../group__Peripheral__declaration.html#ga0cb5be089dc74713b56c227dd2f57968',1,'stm32f303xe.h']]],
  ['opamp4_5fbase_297',['OPAMP4_BASE',['../group__Peripheral__memory__map.html#gae84a568278e926cb8fab78b2c3cc1ba1',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fcalon_298',['OPAMP4_CSR_CALON',['../group__Peripheral__Registers__Bits__Definition.html#gaa9c6ad54122d12bb5b14ccb0da936ca6',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fcalon_5fmsk_299',['OPAMP4_CSR_CALON_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabe0baf7bb3aced67f2a3d04a40c54ba4',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fcalon_5fpos_300',['OPAMP4_CSR_CALON_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga5d1633e264b3b1f3125bde7c237ff3c6',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fcalsel_301',['OPAMP4_CSR_CALSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaa49f506bedbbdbd1ea540dfa11cbf52b',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fcalsel_5f0_302',['OPAMP4_CSR_CALSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga29f63682f221b43eaa864ee86972d290',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fcalsel_5f1_303',['OPAMP4_CSR_CALSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga54c6b2ed84cb2f49e517395ec0acb0c5',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fcalsel_5fmsk_304',['OPAMP4_CSR_CALSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga404d833417e8efeebd24a3149e0d2285',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fcalsel_5fpos_305',['OPAMP4_CSR_CALSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga0f67ed9800896c91551d52f6e7b913b0',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fforcevp_306',['OPAMP4_CSR_FORCEVP',['../group__Peripheral__Registers__Bits__Definition.html#ga74c0166c71991701a8b63458928e4a48',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fforcevp_5fmsk_307',['OPAMP4_CSR_FORCEVP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa3da1716adfc6aaebd35b1942a9ca13f',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fforcevp_5fpos_308',['OPAMP4_CSR_FORCEVP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga2b604310f90defebeeab380f6c2eb0f2',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5flock_309',['OPAMP4_CSR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#ga3d93db765004d2eef2082a455437e076',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5flock_5fmsk_310',['OPAMP4_CSR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga94d4633387c562f79e1fe6a0c1b385dd',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5flock_5fpos_311',['OPAMP4_CSR_LOCK_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga33b6ea8965a0de32f65fcd17dedd7a5e',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fopamp4en_312',['OPAMP4_CSR_OPAMP4EN',['../group__Peripheral__Registers__Bits__Definition.html#ga921bcd14063aa0919ae83e6b0550ce02',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fopamp4en_5fmsk_313',['OPAMP4_CSR_OPAMP4EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga26b2421390152565be99b5d1251ece11',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fopamp4en_5fpos_314',['OPAMP4_CSR_OPAMP4EN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gae4d8339601620e607661ecd8bc4a3fd9',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5foutcal_315',['OPAMP4_CSR_OUTCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga891ea4e504df13537c9aa0a8955a5549',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5foutcal_5fmsk_316',['OPAMP4_CSR_OUTCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5a45976a3db64c2b7a0103c9c3f4fac3',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5foutcal_5fpos_317',['OPAMP4_CSR_OUTCAL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaaa28c17571da5d242ffd2ba843bb3641',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fpggain_318',['OPAMP4_CSR_PGGAIN',['../group__Peripheral__Registers__Bits__Definition.html#gad6f51f18647318a486aacc31a8744718',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fpggain_5f0_319',['OPAMP4_CSR_PGGAIN_0',['../group__Peripheral__Registers__Bits__Definition.html#ga85976f0b9e8eaafcc57590a28b82f296',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fpggain_5f1_320',['OPAMP4_CSR_PGGAIN_1',['../group__Peripheral__Registers__Bits__Definition.html#gaafb2d9bdd6a11a13b9ab93b9da8221f9',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fpggain_5f2_321',['OPAMP4_CSR_PGGAIN_2',['../group__Peripheral__Registers__Bits__Definition.html#ga3b9ed76502c8a7a358cc5c29cf69f1cc',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fpggain_5f3_322',['OPAMP4_CSR_PGGAIN_3',['../group__Peripheral__Registers__Bits__Definition.html#gadf0eb77191efbe93cb8d5aa1857bdfd8',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fpggain_5fmsk_323',['OPAMP4_CSR_PGGAIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4196b1db03ad0b1aafcbc048a3388554',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fpggain_5fpos_324',['OPAMP4_CSR_PGGAIN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga4b29a7de5295e414a069dd785122e1a6',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftcmen_325',['OPAMP4_CSR_TCMEN',['../group__Peripheral__Registers__Bits__Definition.html#ga58f0ffc9a7f1db58a9737c13b232a0dc',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftcmen_5fmsk_326',['OPAMP4_CSR_TCMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3605344341ed634c61a78f56759bf15d',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftcmen_5fpos_327',['OPAMP4_CSR_TCMEN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga6c3bca075596b7f56caae884e2d03a60',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftrimoffsetn_328',['OPAMP4_CSR_TRIMOFFSETN',['../group__Peripheral__Registers__Bits__Definition.html#ga979ce6cdfd8cbb6c28be767266301302',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftrimoffsetn_5fmsk_329',['OPAMP4_CSR_TRIMOFFSETN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga58af85050523facaed226c1152bb8fe2',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftrimoffsetn_5fpos_330',['OPAMP4_CSR_TRIMOFFSETN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gae5d9faee6004e48f381d445f33133f4a',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftrimoffsetp_331',['OPAMP4_CSR_TRIMOFFSETP',['../group__Peripheral__Registers__Bits__Definition.html#gadf95685f6e3d672872c03ee627022300',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftrimoffsetp_5fmsk_332',['OPAMP4_CSR_TRIMOFFSETP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga15d97704fcdd817916bcc562a9692ca5',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftrimoffsetp_5fpos_333',['OPAMP4_CSR_TRIMOFFSETP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga85fc58154ef281fe1aa08a35a9830f37',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftstref_334',['OPAMP4_CSR_TSTREF',['../group__Peripheral__Registers__Bits__Definition.html#ga73dc0d7447aa9162ab7124ed6073867f',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftstref_5fmsk_335',['OPAMP4_CSR_TSTREF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0ace824596e3a5ca03dad96edc2ab11b',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5ftstref_5fpos_336',['OPAMP4_CSR_TSTREF_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gab201294e35022b6fc2226ca8f4f1c457',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fusertrim_337',['OPAMP4_CSR_USERTRIM',['../group__Peripheral__Registers__Bits__Definition.html#ga40d2933e3c8f89e49489f9f34831559a',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fusertrim_5fmsk_338',['OPAMP4_CSR_USERTRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga285bf6cd12b6ec4fefacbda9589055ef',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fusertrim_5fpos_339',['OPAMP4_CSR_USERTRIM_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga43501d700789026bd2073fb3a53bff8f',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvmsel_340',['OPAMP4_CSR_VMSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaab0064aec6735fe2915950b0d2c13726',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvmsel_5f0_341',['OPAMP4_CSR_VMSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga854a21dedff3b2706f5a177102976971',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvmsel_5f1_342',['OPAMP4_CSR_VMSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga3ac2d81c3bdf0a25ee90ed4419e7a313',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvmsel_5fmsk_343',['OPAMP4_CSR_VMSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2c06e8e26316cadbe43ce161f978e0c4',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvmsel_5fpos_344',['OPAMP4_CSR_VMSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga128abc018269602f72560806477c4efb',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvmssel_345',['OPAMP4_CSR_VMSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga32c5ee0e394108fc7484b5f0217035a7',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvmssel_5fmsk_346',['OPAMP4_CSR_VMSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4710fc68933a0e41e2162fc6a3f780da',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvmssel_5fpos_347',['OPAMP4_CSR_VMSSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga096763c055d5ffa93ba7f67358ebfb00',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvpsel_348',['OPAMP4_CSR_VPSEL',['../group__Peripheral__Registers__Bits__Definition.html#gacbdbbc911c9c732ea83327f08947f39a',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvpsel_5f0_349',['OPAMP4_CSR_VPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gadc035a74513089a810a2c8d095354589',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvpsel_5f1_350',['OPAMP4_CSR_VPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga19ad0621ce9c0e22319afe6335b1e89a',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvpsel_5fmsk_351',['OPAMP4_CSR_VPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab66517d4c9a1842ccb6d6ca555c8c200',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvpsel_5fpos_352',['OPAMP4_CSR_VPSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga58a75bbd71f0cba2267de978d6b76e28',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvpssel_353',['OPAMP4_CSR_VPSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga03912e8c6a4465fa013f48b4f63a61ed',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvpssel_5f0_354',['OPAMP4_CSR_VPSSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gaa07fe11649ba767374eafe94814afb72',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvpssel_5f1_355',['OPAMP4_CSR_VPSSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga3bf0960330e9a217269aba1e0599d9fd',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvpssel_5fmsk_356',['OPAMP4_CSR_VPSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gafbe4fc50b346ec96d4636942b2074813',1,'stm32f303xe.h']]],
  ['opamp4_5fcsr_5fvpssel_5fpos_357',['OPAMP4_CSR_VPSSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga6ed3299eecc9b34289b33d39dcaad5c1',1,'stm32f303xe.h']]],
  ['opamp_5fbase_358',['OPAMP_BASE',['../group__Peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fcalon_359',['OPAMP_CSR_CALON',['../group__Peripheral__Registers__Bits__Definition.html#gad7956ed2599bdd9e6527507e543dd687',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fcalon_5fmsk_360',['OPAMP_CSR_CALON_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga585abc89695eadf5e9ead9daf6f6e505',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fcalon_5fpos_361',['OPAMP_CSR_CALON_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga22572bc87e0835ac1c9c21d678cecd23',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fcalsel_362',['OPAMP_CSR_CALSEL',['../group__Peripheral__Registers__Bits__Definition.html#gac544abc19652bb44e316ffbbbb9e0a40',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fcalsel_5f0_363',['OPAMP_CSR_CALSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga0f60b4b65477d8de6e33eb9f64ba5166',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fcalsel_5f1_364',['OPAMP_CSR_CALSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga16084e089d25214e5d630aa8865f44a4',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fcalsel_5fmsk_365',['OPAMP_CSR_CALSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga63d1aeb331c459803aa9d4e036946d7a',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fcalsel_5fpos_366',['OPAMP_CSR_CALSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaccb557962b393c58a14137c8bb6f6f5e',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fforcevp_367',['OPAMP_CSR_FORCEVP',['../group__Peripheral__Registers__Bits__Definition.html#gaf7d6c40d15a61d513be01e5de7ddb024',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fforcevp_5fmsk_368',['OPAMP_CSR_FORCEVP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga345f95ef33611bbecdb50de73d1e0967',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fforcevp_5fpos_369',['OPAMP_CSR_FORCEVP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga659c8afa223f0794d90167f17640128c',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5flock_370',['OPAMP_CSR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#ga2d4932fe6f09234544a198e3945bf229',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5flock_5fmsk_371',['OPAMP_CSR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1d99b8dcb279935482cd991943a0388e',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5flock_5fpos_372',['OPAMP_CSR_LOCK_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga1fa8e89f8f0d51a704db3c04ab233322',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fopampxen_373',['OPAMP_CSR_OPAMPxEN',['../group__Peripheral__Registers__Bits__Definition.html#ga544aac1da6f16f4eb187e6851b7711f6',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fopampxen_5fmsk_374',['OPAMP_CSR_OPAMPxEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad1add886109d22824bba50d8c8625fe6',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fopampxen_5fpos_375',['OPAMP_CSR_OPAMPxEN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaa63f3b43b0acf0c24d3c4a1671b1cc2c',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5foutcal_376',['OPAMP_CSR_OUTCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga251244aeb21f424531aba6a95a867969',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5foutcal_5fmsk_377',['OPAMP_CSR_OUTCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga67df01bc132b2252576dc4519758a92e',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5foutcal_5fpos_378',['OPAMP_CSR_OUTCAL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gadd4f0095fb63a185c408dfa2c1f4b6b7',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fpggain_379',['OPAMP_CSR_PGGAIN',['../group__Peripheral__Registers__Bits__Definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fpggain_5f0_380',['OPAMP_CSR_PGGAIN_0',['../group__Peripheral__Registers__Bits__Definition.html#gaf0d5b9c273620fd0b3c441d522c415e7',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fpggain_5f1_381',['OPAMP_CSR_PGGAIN_1',['../group__Peripheral__Registers__Bits__Definition.html#gaa0fde506981f9a5a0d6a195e25b68d99',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fpggain_5f2_382',['OPAMP_CSR_PGGAIN_2',['../group__Peripheral__Registers__Bits__Definition.html#gabbae1e9ab6290905ad2746e5a65b02c1',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fpggain_5f3_383',['OPAMP_CSR_PGGAIN_3',['../group__Peripheral__Registers__Bits__Definition.html#gab79f8bb0f05c2dfbc680ad2ffd35a5b0',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fpggain_5fmsk_384',['OPAMP_CSR_PGGAIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fpggain_5fpos_385',['OPAMP_CSR_PGGAIN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaf2a9dddeba6b0eb9e58b6de1f7a8384b',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftcmen_386',['OPAMP_CSR_TCMEN',['../group__Peripheral__Registers__Bits__Definition.html#ga4565893eacb34304347abbc0e08734b3',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftcmen_5fmsk_387',['OPAMP_CSR_TCMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7e2c951228322d2cafc88f450245a9d4',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftcmen_5fpos_388',['OPAMP_CSR_TCMEN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga38c5740da596ee91070d8bdd4a701644',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_389',['OPAMP_CSR_TRIMOFFSETN',['../group__Peripheral__Registers__Bits__Definition.html#ga1783452a7722b5741aee68bd2a3ed423',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_5fmsk_390',['OPAMP_CSR_TRIMOFFSETN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5a1c0e1a042e3a746b208ef91c1743e2',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_5fpos_391',['OPAMP_CSR_TRIMOFFSETN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga95278728bc7473e68dfb998c4013dac8',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_392',['OPAMP_CSR_TRIMOFFSETP',['../group__Peripheral__Registers__Bits__Definition.html#ga1210111606434d3b4c42d5713f973d24',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_5fmsk_393',['OPAMP_CSR_TRIMOFFSETP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga577eece0a2abdf17266176a46c40e33c',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_5fpos_394',['OPAMP_CSR_TRIMOFFSETP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gacf60df9f5217060c6aa6f873abd03f4b',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftstref_395',['OPAMP_CSR_TSTREF',['../group__Peripheral__Registers__Bits__Definition.html#ga6eb815c097d49149c9523e400f1a6195',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftstref_5fmsk_396',['OPAMP_CSR_TSTREF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0433460c43d95b82df1617c97272f311',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5ftstref_5fpos_397',['OPAMP_CSR_TSTREF_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gad38ebd6004dc582917250780a855ca89',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fusertrim_398',['OPAMP_CSR_USERTRIM',['../group__Peripheral__Registers__Bits__Definition.html#ga3bcad44dbf70db471e1cdc52aa3875be',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fusertrim_5fmsk_399',['OPAMP_CSR_USERTRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fusertrim_5fpos_400',['OPAMP_CSR_USERTRIM_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga6089250803220b54bca714acbb7aefc1',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvmsel_401',['OPAMP_CSR_VMSEL',['../group__Peripheral__Registers__Bits__Definition.html#gae8d844900337686f187b0d8053dff917',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvmsel_5f0_402',['OPAMP_CSR_VMSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvmsel_5f1_403',['OPAMP_CSR_VMSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga46f1f7f5183b41b90fb25cfe3e920460',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvmsel_5fmsk_404',['OPAMP_CSR_VMSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gada380b084108367ad911b476c581f68d',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvmsel_5fpos_405',['OPAMP_CSR_VMSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga480b38580315aa0940cfc29e8491127f',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvmssel_406',['OPAMP_CSR_VMSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga84b944390e1ca9a40c7585c241767435',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvmssel_5fmsk_407',['OPAMP_CSR_VMSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga39f6d90c2595cc4f4c5ac26ec81cab92',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvmssel_5fpos_408',['OPAMP_CSR_VMSSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga2f6baca0e726a94b50b49c704fa72acd',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvpsel_409',['OPAMP_CSR_VPSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga1adc457f5800c654905ebe4463082910',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvpsel_5f0_410',['OPAMP_CSR_VPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gaa24b92e92e7f1dca05a5fc30bb3b957a',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvpsel_5f1_411',['OPAMP_CSR_VPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gaea743edc65d0145113c254a103e0dac0',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvpsel_5fmsk_412',['OPAMP_CSR_VPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad1cc44b01594db558befcb0e66705480',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvpsel_5fpos_413',['OPAMP_CSR_VPSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga4252d962ff051d1b1b9564c84f5622ee',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvpssel_414',['OPAMP_CSR_VPSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga9b84f467d939ae5d9c96cc4b1d3e0f04',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvpssel_5f0_415',['OPAMP_CSR_VPSSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga30a771216b7213379dfee7cfda44f751',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvpssel_5f1_416',['OPAMP_CSR_VPSSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gac98231ccef7de5d8ed25ecd8c8beeaed',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvpssel_5fmsk_417',['OPAMP_CSR_VPSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9f918fe23f28a9d3a07678b5b745d303',1,'stm32f303xe.h']]],
  ['opamp_5fcsr_5fvpssel_5fpos_418',['OPAMP_CSR_VPSSEL_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga5b7d3f73ca2741b22f5e61dfab7d10be',1,'stm32f303xe.h']]],
  ['opamp_5finvertinginput_5fvinm_419',['OPAMP_INVERTINGINPUT_VINM',['../group__HAL__OPAMP__Aliased__Defines.html#gafe28bec51c15b3c50797e6cb12e271bc',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm0_420',['OPAMP_INVERTINGINPUT_VM0',['../group__HAL__OPAMP__Aliased__Defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm1_421',['OPAMP_INVERTINGINPUT_VM1',['../group__HAL__OPAMP__Aliased__Defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp0_422',['OPAMP_NONINVERTINGINPUT_VP0',['../group__HAL__OPAMP__Aliased__Defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp1_423',['OPAMP_NONINVERTINGINPUT_VP1',['../group__HAL__OPAMP__Aliased__Defines.html#ga2373d73432511331d18e850f2cbcb637',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp2_424',['OPAMP_NONINVERTINGINPUT_VP2',['../group__HAL__OPAMP__Aliased__Defines.html#gaefe0c48289b99fc2a72078562ab1bbce',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp3_425',['OPAMP_NONINVERTINGINPUT_VP3',['../group__HAL__OPAMP__Aliased__Defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fno_426',['OPAMP_PGACONNECT_NO',['../group__HAL__OPAMP__Aliased__Defines.html#gae834f2fc0846277de623320d541d2b83',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm0_427',['OPAMP_PGACONNECT_VM0',['../group__HAL__OPAMP__Aliased__Defines.html#gad9238e09b6c72142f797d4a0cccef921',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm1_428',['OPAMP_PGACONNECT_VM1',['../group__HAL__OPAMP__Aliased__Defines.html#ga8a371a8519c5350bba225e66b4d82ef1',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm0_429',['OPAMP_SEC_INVERTINGINPUT_VM0',['../group__HAL__OPAMP__Aliased__Defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm1_430',['OPAMP_SEC_INVERTINGINPUT_VM1',['../group__HAL__OPAMP__Aliased__Defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp0_431',['OPAMP_SEC_NONINVERTINGINPUT_VP0',['../group__HAL__OPAMP__Aliased__Defines.html#ga0ca7da83e2be923743de9b1fa58e0b01',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp1_432',['OPAMP_SEC_NONINVERTINGINPUT_VP1',['../group__HAL__OPAMP__Aliased__Defines.html#ga044a5996a702fe67bd404674d6ce2890',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp2_433',['OPAMP_SEC_NONINVERTINGINPUT_VP2',['../group__HAL__OPAMP__Aliased__Defines.html#ga99d279a0ad7e685d456f454d4eb90c02',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp3_434',['OPAMP_SEC_NONINVERTINGINPUT_VP3',['../group__HAL__OPAMP__Aliased__Defines.html#gac8152b9a1e42f8513a907918f2db651b',1,'stm32_hal_legacy.h']]],
  ['opamp_5ftypedef_435',['OPAMP_TypeDef',['../structOPAMP__TypeDef.html',1,'']]],
  ['option_20byte_20boot1_436',['Option Byte BOOT1',['../group__FLASHEx__OB__BOOT1.html',1,'']]],
  ['option_20byte_20constants_437',['Option Byte Constants',['../group__FLASHEx__OptionByte__Constants.html',1,'']]],
  ['option_20byte_20data_20address_438',['Option Byte Data Address',['../group__FLASHEx__OB__Data__Address.html',1,'']]],
  ['option_20byte_20iwatchdog_439',['Option Byte IWatchdog',['../group__FLASHEx__OB__IWatchdog.html',1,'']]],
  ['option_20byte_20nrst_20stdby_440',['Option Byte nRST STDBY',['../group__FLASHEx__OB__nRST__STDBY.html',1,'']]],
  ['option_20byte_20nrst_20stop_441',['Option Byte nRST STOP',['../group__FLASHEx__OB__nRST__STOP.html',1,'']]],
  ['option_20byte_20read_20protection_442',['Option Byte Read Protection',['../group__FLASHEx__OB__Read__Protection.html',1,'']]],
  ['option_20byte_20sram_20parity_20check_20enable_443',['Option Byte SRAM Parity Check Enable',['../group__FLASHEx__OB__RAM__Parity__Check__Enable.html',1,'']]],
  ['option_20byte_20vdda_20analog_20monitoring_444',['Option Byte VDDA Analog Monitoring',['../group__FLASHEx__OB__VDDA__Analog__Monitoring.html',1,'']]],
  ['option_20byte_20wrp_20state_445',['Option Byte WRP State',['../group__FLASHEx__OB__WRP__State.html',1,'']]],
  ['option_20bytes_20type_446',['Option Bytes Type',['../group__FLASHEx__OB__Type.html',1,'']]],
  ['optionbyte_5fdata_447',['OPTIONBYTE_DATA',['../group__FLASHEx__OB__Type.html#gad0c29c84acfb46de1708a670529175a5',1,'stm32f3xx_hal_flash_ex.h']]],
  ['optionbyte_5frdp_448',['OPTIONBYTE_RDP',['../group__FLASHEx__OB__Type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32f3xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser_449',['OPTIONBYTE_USER',['../group__FLASHEx__OB__Type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32f3xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp_450',['OPTIONBYTE_WRP',['../group__FLASHEx__OB__Type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32f3xx_hal_flash_ex.h']]],
  ['optiontype_451',['OptionType',['../structFLASH__OBProgramInitTypeDef.html#a46bffc2a63ea02e15b9187856535d890',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_452',['OPTKEYR',['../structFLASH__TypeDef.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['or_453',['OR',['../structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd',1,'TIM_TypeDef']]],
  ['orderedcpy_454',['orderedCpy',['../mpu__armv7_8h.html#a71ca7368cfeccb262823726de9985aa2',1,'orderedCpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;mpu_armv7.h'],['../mpu__armv8_8h.html#a71ca7368cfeccb262823726de9985aa2',1,'orderedCpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;mpu_armv8.h']]],
  ['oscillator_20type_455',['Oscillator Type',['../group__RCC__Oscillator__Type.html',1,'']]],
  ['oscillatortype_456',['OscillatorType',['../structRCC__OscInitTypeDef.html#af9e7bc89cab81c1705d94c74c7a81088',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_457',['OSPEEDR',['../structGPIO__TypeDef.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['otyper_458',['OTYPER',['../structGPIO__TypeDef.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]],
  ['output_5fod_459',['OUTPUT_OD',['../group__GPIO__Private__Constants.html#gaea041a6db0843f4b27a6a39b829d56e7',1,'stm32f3xx_hal_gpio.h']]],
  ['output_5fpp_460',['OUTPUT_PP',['../group__GPIO__Private__Constants.html#ga282324fff426c331d129b53d159ea008',1,'stm32f3xx_hal_gpio.h']]],
  ['output_5ftype_461',['OUTPUT_TYPE',['../group__GPIO__Private__Constants.html#gaf282b119b7274dd3e3beb01a18ae9803',1,'stm32f3xx_hal_gpio.h']]],
  ['output_5ftype_5fpos_462',['OUTPUT_TYPE_Pos',['../group__GPIO__Private__Constants.html#gafe471d87fbc31effdccdf78ec66dfd15',1,'stm32f3xx_hal_gpio.h']]],
  ['overrundisable_463',['OverrunDisable',['../structUART__AdvFeatureInitTypeDef.html#af2079d3cf82744589352950855551bbb',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_464',['OverSampling',['../structUART__InitTypeDef.html#a77c2c86a2186e09cbf022e27c0c82324',1,'UART_InitTypeDef']]],
  ['ovr_5fdata_5foverwritten_465',['OVR_DATA_OVERWRITTEN',['../group__HAL__ADC__Aliased__Defines.html#ga46d2fd3222a716456b74ad881eb34039',1,'stm32_hal_legacy.h']]],
  ['ovr_5fdata_5fpreserved_466',['OVR_DATA_PRESERVED',['../group__HAL__ADC__Aliased__Defines.html#ga1fb9c5eb49053187ac90c0af92662be6',1,'stm32_hal_legacy.h']]],
  ['ovr_5fevent_467',['OVR_EVENT',['../group__HAL__ADC__Aliased__Defines.html#gaf63a166dce844ba44197109fe3a3d02f',1,'stm32_hal_legacy.h']]],
  ['ownaddress1_468',['OwnAddress1',['../structI2C__InitTypeDef.html#abfb610317ea08e85c8feece82ccc9e16',1,'I2C_InitTypeDef']]],
  ['ownaddress2_469',['OwnAddress2',['../structI2C__InitTypeDef.html#a8165caf61b7b52f903edd7517ddaa06b',1,'I2C_InitTypeDef']]],
  ['ownaddress2masks_470',['OwnAddress2Masks',['../structI2C__InitTypeDef.html#a2ac60d8926224856693f49c068533ae1',1,'I2C_InitTypeDef']]]
];
