[
    {
        "line": 7,
        "fullcodeline": "if (!kvm_arm_pmu_v3_ready(vcpu))"
    },
    {
        "line": 10,
        "fullcodeline": "if (r->CRn == 9 && r->CRm == 13) {"
    },
    {
        "line": 43,
        "fullcodeline": "if (!pmu_counter_idx_valid(vcpu, idx))"
    },
    {
        "line": 50,
        "fullcodeline": "kvm_pmu_set_counter_value(vcpu, idx, p->regval);"
    },
    {
        "line": 8,
        "fullcodeline": "return trap_raz_wi(vcpu, p, r);"
    },
    {
        "line": 11,
        "fullcodeline": "if (r->Op2 == 2) {"
    },
    {
        "line": 47,
        "fullcodeline": "if (pmu_access_el0_disabled(vcpu))"
    },
    {
        "line": 52,
        "fullcodeline": "p->regval = kvm_pmu_get_counter_value(vcpu, idx);"
    },
    {
        "line": 16,
        "fullcodeline": "idx = vcpu_sys_reg(vcpu, PMSELR_EL0)"
    },
    {
        "line": 27,
        "fullcodeline": "} else if (r->CRn == 0 && r->CRm == 9) {"
    },
    {
        "line": 13,
        "fullcodeline": "if (pmu_access_event_counter_el0_disabled(vcpu))"
    },
    {
        "line": 32,
        "fullcodeline": "idx = ARMV8_PMU_CYCLE_IDX;"
    },
    {
        "line": 18,
        "fullcodeline": "} else if (r->Op2 == 0) {"
    },
    {
        "line": 29,
        "fullcodeline": "if (pmu_access_event_counter_el0_disabled(vcpu))"
    },
    {
        "line": 23,
        "fullcodeline": "idx = ARMV8_PMU_CYCLE_IDX;"
    },
    {
        "line": 33,
        "fullcodeline": "} else if (r->CRn == 14 && (r->CRm & 12) == 8) {"
    },
    {
        "line": 20,
        "fullcodeline": "if (pmu_access_cycle_counter_el0_disabled(vcpu))"
    },
    {
        "line": 38,
        "fullcodeline": "idx = ((r->CRm & 3) << 3) | (r->Op2 & 7);"
    },
    {
        "line": 35,
        "fullcodeline": "if (pmu_access_event_counter_el0_disabled(vcpu))"
    }
]