{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426194637989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426194637989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 15:10:37 2015 " "Processing started: Thu Mar 12 15:10:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426194637989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426194637989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426194637989 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426194638504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426194638567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426194638567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426194638629 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(22) " "Verilog HDL Case Statement warning at part4.v(22): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1426194638631 "|part4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "length part4.v(20) " "Verilog HDL Always Construct warning at part4.v(20): inferring latch(es) for variable \"length\", which holds its previous value in one or more paths through the always construct" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426194638631 "|part4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M part4.v(20) " "Verilog HDL Always Construct warning at part4.v(20): inferring latch(es) for variable \"M\", which holds its previous value in one or more paths through the always construct" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426194638632 "|part4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter part4.v(65) " "Verilog HDL Always Construct warning at part4.v(65): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426194638632 "|part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 part4.v(74) " "Verilog HDL assignment warning at part4.v(74): truncated value with size 32 to match size of target (26)" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426194638633 "|part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part4.v(84) " "Verilog HDL assignment warning at part4.v(84): truncated value with size 32 to match size of target (3)" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426194638633 "|part4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "part4.v(95) " "Verilog HDL Case Statement information at part4.v(95): all case item expressions in this case statement are onehot" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1426194638634 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] part4.v(20) " "Inferred latch for \"M\[0\]\" at part4.v(20)" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426194638636 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] part4.v(20) " "Inferred latch for \"M\[1\]\" at part4.v(20)" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426194638636 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] part4.v(20) " "Inferred latch for \"M\[2\]\" at part4.v(20)" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426194638636 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] part4.v(20) " "Inferred latch for \"M\[3\]\" at part4.v(20)" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426194638636 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[0\] part4.v(20) " "Inferred latch for \"length\[0\]\" at part4.v(20)" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426194638636 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[1\] part4.v(20) " "Inferred latch for \"length\[1\]\" at part4.v(20)" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426194638636 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[2\] part4.v(20) " "Inferred latch for \"length\[2\]\" at part4.v(20)" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426194638636 "|part4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "length\[0\] length\[1\] " "Duplicate LATCH primitive \"length\[0\]\" merged with LATCH primitive \"length\[1\]\"" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426194639754 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "M\[0\] length\[2\] " "Duplicate LATCH primitive \"M\[0\]\" merged with LATCH primitive \"length\[2\]\"" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426194639754 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1426194639754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M\[3\] " "Latch M\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426194639755 ""}  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426194639755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "length\[1\] " "Latch length\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426194639755 ""}  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426194639755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "length\[2\] " "Latch length\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426194639755 ""}  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426194639755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M\[2\] " "Latch M\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426194639755 ""}  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426194639755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M\[1\] " "Latch M\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426194639755 ""}  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part4/part4.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426194639755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1426194639962 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1426194640317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426194640660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426194640660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426194640986 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426194640986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426194640986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426194640986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426194641127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 15:10:41 2015 " "Processing ended: Thu Mar 12 15:10:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426194641127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426194641127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426194641127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426194641127 ""}
