// Seed: 592939013
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  wire id_3;
  module_2(
      id_3, id_3, id_3, id_3
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    output tri1  id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_1, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
program module_3;
  always_comb disable id_1;
  tri0 id_2 = id_1;
  module_2(
      id_2, id_1, id_1, id_2
  );
  assign id_1 = id_1 ^ id_2;
endprogram
