

================================================================
== Vitis HLS Report for 'kernel_atax_Pipeline_merlinL1'
================================================================
* Date:           Thu Dec 12 12:59:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_atax
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.729 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2468|     2468|  9.872 us|  9.872 us|  2468|  2468|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL1  |     2466|     2466|        13|          6|          1|   410|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       90|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       65|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      118|    -|
|Register             |        -|     -|      158|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      158|      273|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_32_1_1_U84  |sparsemux_33_4_32_1_1  |        0|   0|  0|  65|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|   0|  0|  65|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_454_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln105_fu_442_p2     |         +|   0|  0|  24|          17|          17|
    |icmp_ln100_fu_392_p2    |      icmp|   0|  0|  16|           9|           8|
    |select_ln105_fu_465_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  90|          37|          60|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  37|          7|    1|          7|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|    9|         18|
    |ap_sig_allocacmp_p_load           |   9|          2|   32|         64|
    |empty_fu_116                      |   9|          2|   32|         64|
    |j_fu_120                          |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 118|         25|   88|        181|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_fu_116                      |  32|   0|   32|          0|
    |icmp_ln100_reg_585                |   1|   0|    1|          0|
    |j_1_reg_578                       |   9|   0|    9|          0|
    |j_fu_120                          |   9|   0|    9|          0|
    |mul_reg_689                       |  32|   0|   32|          0|
    |select_ln105_reg_679              |  32|   0|   32|          0|
    |tmp_2_reg_684                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 158|   0|  158|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|grp_fu_1677_p_din0     |  out|   32|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|grp_fu_1677_p_din1     |  out|   32|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|grp_fu_1677_p_opcode   |  out|    2|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|grp_fu_1677_p_dout0    |   in|   32|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|grp_fu_1677_p_ce       |  out|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|grp_fu_1681_p_din0     |  out|   32|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|grp_fu_1681_p_din1     |  out|   32|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|grp_fu_1681_p_dout0    |   in|   32|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|grp_fu_1681_p_ce       |  out|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL1|  return value|
|phi_mul                |   in|   17|     ap_none|                        phi_mul|        scalar|
|A_4_0_buf_address0     |  out|   17|   ap_memory|                      A_4_0_buf|         array|
|A_4_0_buf_ce0          |  out|    1|   ap_memory|                      A_4_0_buf|         array|
|A_4_0_buf_q0           |   in|   32|   ap_memory|                      A_4_0_buf|         array|
|A_4_0_buf_2_address0   |  out|   17|   ap_memory|                    A_4_0_buf_2|         array|
|A_4_0_buf_2_ce0        |  out|    1|   ap_memory|                    A_4_0_buf_2|         array|
|A_4_0_buf_2_q0         |   in|   32|   ap_memory|                    A_4_0_buf_2|         array|
|x_4_0_buf_address0     |  out|    5|   ap_memory|                      x_4_0_buf|         array|
|x_4_0_buf_ce0          |  out|    1|   ap_memory|                      x_4_0_buf|         array|
|x_4_0_buf_q0           |   in|   32|   ap_memory|                      x_4_0_buf|         array|
|x_4_0_buf_16_address0  |  out|    5|   ap_memory|                   x_4_0_buf_16|         array|
|x_4_0_buf_16_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_16|         array|
|x_4_0_buf_16_q0        |   in|   32|   ap_memory|                   x_4_0_buf_16|         array|
|x_4_0_buf_17_address0  |  out|    5|   ap_memory|                   x_4_0_buf_17|         array|
|x_4_0_buf_17_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_17|         array|
|x_4_0_buf_17_q0        |   in|   32|   ap_memory|                   x_4_0_buf_17|         array|
|x_4_0_buf_18_address0  |  out|    5|   ap_memory|                   x_4_0_buf_18|         array|
|x_4_0_buf_18_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_18|         array|
|x_4_0_buf_18_q0        |   in|   32|   ap_memory|                   x_4_0_buf_18|         array|
|x_4_0_buf_19_address0  |  out|    5|   ap_memory|                   x_4_0_buf_19|         array|
|x_4_0_buf_19_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_19|         array|
|x_4_0_buf_19_q0        |   in|   32|   ap_memory|                   x_4_0_buf_19|         array|
|x_4_0_buf_20_address0  |  out|    5|   ap_memory|                   x_4_0_buf_20|         array|
|x_4_0_buf_20_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_20|         array|
|x_4_0_buf_20_q0        |   in|   32|   ap_memory|                   x_4_0_buf_20|         array|
|x_4_0_buf_21_address0  |  out|    5|   ap_memory|                   x_4_0_buf_21|         array|
|x_4_0_buf_21_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_21|         array|
|x_4_0_buf_21_q0        |   in|   32|   ap_memory|                   x_4_0_buf_21|         array|
|x_4_0_buf_22_address0  |  out|    5|   ap_memory|                   x_4_0_buf_22|         array|
|x_4_0_buf_22_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_22|         array|
|x_4_0_buf_22_q0        |   in|   32|   ap_memory|                   x_4_0_buf_22|         array|
|x_4_0_buf_23_address0  |  out|    5|   ap_memory|                   x_4_0_buf_23|         array|
|x_4_0_buf_23_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_23|         array|
|x_4_0_buf_23_q0        |   in|   32|   ap_memory|                   x_4_0_buf_23|         array|
|x_4_0_buf_24_address0  |  out|    5|   ap_memory|                   x_4_0_buf_24|         array|
|x_4_0_buf_24_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_24|         array|
|x_4_0_buf_24_q0        |   in|   32|   ap_memory|                   x_4_0_buf_24|         array|
|x_4_0_buf_25_address0  |  out|    5|   ap_memory|                   x_4_0_buf_25|         array|
|x_4_0_buf_25_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_25|         array|
|x_4_0_buf_25_q0        |   in|   32|   ap_memory|                   x_4_0_buf_25|         array|
|x_4_0_buf_26_address0  |  out|    5|   ap_memory|                   x_4_0_buf_26|         array|
|x_4_0_buf_26_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_26|         array|
|x_4_0_buf_26_q0        |   in|   32|   ap_memory|                   x_4_0_buf_26|         array|
|x_4_0_buf_27_address0  |  out|    5|   ap_memory|                   x_4_0_buf_27|         array|
|x_4_0_buf_27_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_27|         array|
|x_4_0_buf_27_q0        |   in|   32|   ap_memory|                   x_4_0_buf_27|         array|
|x_4_0_buf_28_address0  |  out|    5|   ap_memory|                   x_4_0_buf_28|         array|
|x_4_0_buf_28_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_28|         array|
|x_4_0_buf_28_q0        |   in|   32|   ap_memory|                   x_4_0_buf_28|         array|
|x_4_0_buf_29_address0  |  out|    5|   ap_memory|                   x_4_0_buf_29|         array|
|x_4_0_buf_29_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_29|         array|
|x_4_0_buf_29_q0        |   in|   32|   ap_memory|                   x_4_0_buf_29|         array|
|x_4_0_buf_30_address0  |  out|    5|   ap_memory|                   x_4_0_buf_30|         array|
|x_4_0_buf_30_ce0       |  out|    1|   ap_memory|                   x_4_0_buf_30|         array|
|x_4_0_buf_30_q0        |   in|   32|   ap_memory|                   x_4_0_buf_30|         array|
|p_out                  |  out|   32|      ap_vld|                          p_out|       pointer|
|p_out_ap_vld           |  out|    1|      ap_vld|                          p_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

