vendor_name = ModelSim
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/DE2_70.sdc
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/command.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/control_interface.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/sdr_data_path.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/Sdram_Control_4Port.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/Sdram_FIFO.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/Sdram_Params.h
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/Histo.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/SRAM.qip
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/SRAM.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/stp1.stp
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/Greyscale.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/custom_view.do
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/DE2_70.cbx.xml
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/de2_70.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/reset_delay.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/ccd_capture.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/raw2rgb.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/line_buffer.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/shift_taps_0jn.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/altsyncram_sj81.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/cntr_opf.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/cmpr_ldc.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/seg7_lut_8.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/seg7_lut.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/vga_pll.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/sdram_pll.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/altsyncram_uio1.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/dcfifo_m2o1.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/a_gray2bin_kdb.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/a_graycounter_o96.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/a_graycounter_fgc.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/a_graycounter_egc.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/altsyncram_1l81.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/altsyncram_drg1.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/dffpipe_ngh.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/dffpipe_kec.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/alt_synch_pipe_rdb.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/dffpipe_pe9.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/dffpipe_oe9.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/alt_synch_pipe_vd8.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/dffpipe_qe9.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/cmpr_536.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/i2c_ccd_config.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/i2c_controller.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/touch_tcon.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/lcd_3wire_config.v
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/i2s_controller.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/lpm_divide_3gm.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/sign_div_unsign_dnh.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/alt_u_div_s5f.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/add_sub_lkc.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/add_sub_mkc.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/add_sub_6ch.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/add_sub_ach.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/add_sub_8ch.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/add_sub_3ch.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/add_sub_7ch.tdf
source_file = 1, C:/Users/tjmer2/ECE4063_Merlin_Tom_Project/db/add_sub_2ch.tdf
design_name = DE2_70
instance = comp, \u2|X_Cont[11] , u2|X_Cont[11], DE2_70, 1
instance = comp, \u2|X_Cont[12] , u2|X_Cont[12], DE2_70, 1
instance = comp, \u2|X_Cont[13] , u2|X_Cont[13], DE2_70, 1
instance = comp, \u2|X_Cont[14] , u2|X_Cont[14], DE2_70, 1
instance = comp, \u2|X_Cont[15] , u2|X_Cont[15], DE2_70, 1
instance = comp, \u1|Cont[18] , u1|Cont[18], DE2_70, 1
instance = comp, \u1|Cont[1] , u1|Cont[1], DE2_70, 1
instance = comp, \u1|Cont[2] , u1|Cont[2], DE2_70, 1
instance = comp, \u1|Cont[6] , u1|Cont[6], DE2_70, 1
instance = comp, \u1|Cont[15] , u1|Cont[15], DE2_70, 1
instance = comp, \u1|Cont[23] , u1|Cont[23], DE2_70, 1
instance = comp, \u2|X_Cont[10]~37 , u2|X_Cont[10]~37, DE2_70, 1
instance = comp, \u2|X_Cont[11]~39 , u2|X_Cont[11]~39, DE2_70, 1
instance = comp, \u2|X_Cont[12]~43 , u2|X_Cont[12]~43, DE2_70, 1
instance = comp, \u2|X_Cont[13]~45 , u2|X_Cont[13]~45, DE2_70, 1
instance = comp, \u2|X_Cont[14]~47 , u2|X_Cont[14]~47, DE2_70, 1
instance = comp, \u2|X_Cont[15]~49 , u2|X_Cont[15]~49, DE2_70, 1
instance = comp, \H0|Add2~0 , H0|Add2~0, DE2_70, 1
instance = comp, \H0|Add2~4 , H0|Add2~4, DE2_70, 1
instance = comp, \H0|Add2~6 , H0|Add2~6, DE2_70, 1
instance = comp, \u7|Add4~6 , u7|Add4~6, DE2_70, 1
instance = comp, \u7|Add4~12 , u7|Add4~12, DE2_70, 1
instance = comp, \u7|Add4~14 , u7|Add4~14, DE2_70, 1
instance = comp, \u7|Add4~16 , u7|Add4~16, DE2_70, 1
instance = comp, \u7|Add4~18 , u7|Add4~18, DE2_70, 1
instance = comp, \u8|Add4~0 , u8|Add4~0, DE2_70, 1
instance = comp, \u8|Add4~2 , u8|Add4~2, DE2_70, 1
instance = comp, \u8|Add4~4 , u8|Add4~4, DE2_70, 1
instance = comp, \u8|Add4~6 , u8|Add4~6, DE2_70, 1
instance = comp, \u8|Add4~8 , u8|Add4~8, DE2_70, 1
instance = comp, \u8|Add4~10 , u8|Add4~10, DE2_70, 1
instance = comp, \u8|Add4~12 , u8|Add4~12, DE2_70, 1
instance = comp, \u8|Add4~14 , u8|Add4~14, DE2_70, 1
instance = comp, \u8|Add4~16 , u8|Add4~16, DE2_70, 1
instance = comp, \u8|Add4~18 , u8|Add4~18, DE2_70, 1
instance = comp, \u8|command1|rw_flag , u8|command1|rw_flag, DE2_70, 1
instance = comp, \u1|Cont[1]~23 , u1|Cont[1]~23, DE2_70, 1
instance = comp, \u1|Cont[2]~25 , u1|Cont[2]~25, DE2_70, 1
instance = comp, \u1|Cont[6]~33 , u1|Cont[6]~33, DE2_70, 1
instance = comp, \u1|Cont[15]~51 , u1|Cont[15]~51, DE2_70, 1
instance = comp, \u1|Cont[18]~57 , u1|Cont[18]~57, DE2_70, 1
instance = comp, \u1|Cont[22]~66 , u1|Cont[22]~66, DE2_70, 1
instance = comp, \u1|Cont[23]~68 , u1|Cont[23]~68, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30, DE2_70, 1
instance = comp, \wine1|Add0~2 , wine1|Add0~2, DE2_70, 1
instance = comp, \wine1|Add0~4 , wine1|Add0~4, DE2_70, 1
instance = comp, \wine1|Add0~6 , wine1|Add0~6, DE2_70, 1
instance = comp, \wine1|Add0~12 , wine1|Add0~12, DE2_70, 1
instance = comp, \wine1|Add0~22 , wine1|Add0~22, DE2_70, 1
instance = comp, \wine1|Add0~24 , wine1|Add0~24, DE2_70, 1
instance = comp, \wine1|Add0~26 , wine1|Add0~26, DE2_70, 1
instance = comp, \wine1|Add0~32 , wine1|Add0~32, DE2_70, 1
instance = comp, \wine1|Add0~34 , wine1|Add0~34, DE2_70, 1
instance = comp, \wine1|Add0~36 , wine1|Add0~36, DE2_70, 1
instance = comp, \wine1|Add0~38 , wine1|Add0~38, DE2_70, 1
instance = comp, \wine1|Add0~44 , wine1|Add0~44, DE2_70, 1
instance = comp, \u3|rBlue[3] , u3|rBlue[3], DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~2 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~2, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~24 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~24, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~24 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~24, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~26 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~26, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~24 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~24, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~24 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~24, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~0 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~0, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[3] , u11|u0|mI2S_CLK_DIV[3], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[5] , u11|u0|mI2S_CLK_DIV[5], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[6] , u11|u0|mI2S_CLK_DIV[6], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[8] , u11|u0|mI2S_CLK_DIV[8], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[10] , u11|u0|mI2S_CLK_DIV[10], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[15] , u11|u0|mI2S_CLK_DIV[15], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 , u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 , u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2, DE2_70, 1
instance = comp, \u11|m3wire_data[11] , u11|m3wire_data[11], DE2_70, 1
instance = comp, \u11|m3wire_data[13] , u11|m3wire_data[13], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a13 , u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a13, DE2_70, 1
instance = comp, \u9|combo_cnt[2] , u9|combo_cnt[2], DE2_70, 1
instance = comp, \u9|combo_cnt[4] , u9|combo_cnt[4], DE2_70, 1
instance = comp, \u9|combo_cnt[6] , u9|combo_cnt[6], DE2_70, 1
instance = comp, \u9|combo_cnt[15] , u9|combo_cnt[15], DE2_70, 1
instance = comp, \u9|combo_cnt[18] , u9|combo_cnt[18], DE2_70, 1
instance = comp, \u9|combo_cnt[22] , u9|combo_cnt[22], DE2_70, 1
instance = comp, \u9|u0|Add0~10 , u9|u0|Add0~10, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[5] , u9|mI2C_CLK_DIV[5], DE2_70, 1
instance = comp, \u9|u0|Add0~12 , u9|u0|Add0~12, DE2_70, 1
instance = comp, \u7|control1|init_timer[1] , u7|control1|init_timer[1], DE2_70, 1
instance = comp, \u7|control1|init_timer[7] , u7|control1|init_timer[7], DE2_70, 1
instance = comp, \u7|command1|ex_write , u7|command1|ex_write, DE2_70, 1
instance = comp, \u7|control1|timer[5] , u7|control1|timer[5], DE2_70, 1
instance = comp, \u7|control1|timer[6] , u7|control1|timer[6], DE2_70, 1
instance = comp, \u7|control1|timer[15] , u7|control1|timer[15], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[12] , u7|rRD1_ADDR[12], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[13] , u7|rWR1_ADDR[13], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[13] , u7|rRD1_ADDR[13], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[14] , u7|rWR1_ADDR[14], DE2_70, 1
instance = comp, \u8|command1|ex_read , u8|command1|ex_read, DE2_70, 1
instance = comp, \u8|command1|ex_write , u8|command1|ex_write, DE2_70, 1
instance = comp, \u8|control1|timer[0] , u8|control1|timer[0], DE2_70, 1
instance = comp, \u8|control1|timer[1] , u8|control1|timer[1], DE2_70, 1
instance = comp, \u8|control1|timer[2] , u8|control1|timer[2], DE2_70, 1
instance = comp, \u8|control1|timer[3] , u8|control1|timer[3], DE2_70, 1
instance = comp, \u8|control1|timer[4] , u8|control1|timer[4], DE2_70, 1
instance = comp, \u8|control1|timer[5] , u8|control1|timer[5], DE2_70, 1
instance = comp, \u8|control1|timer[6] , u8|control1|timer[6], DE2_70, 1
instance = comp, \u8|control1|timer[7] , u8|control1|timer[7], DE2_70, 1
instance = comp, \u8|control1|timer[8] , u8|control1|timer[8], DE2_70, 1
instance = comp, \u8|control1|timer[9] , u8|control1|timer[9], DE2_70, 1
instance = comp, \u8|control1|timer[10] , u8|control1|timer[10], DE2_70, 1
instance = comp, \u8|control1|timer[11] , u8|control1|timer[11], DE2_70, 1
instance = comp, \u8|control1|timer[12] , u8|control1|timer[12], DE2_70, 1
instance = comp, \u8|control1|timer[13] , u8|control1|timer[13], DE2_70, 1
instance = comp, \u8|control1|timer[14] , u8|control1|timer[14], DE2_70, 1
instance = comp, \u8|control1|timer[15] , u8|control1|timer[15], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[12] , u8|rWR1_ADDR[12], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[13] , u8|rRD1_ADDR[13], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[15] , u8|rWR1_ADDR[15], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[20] , u8|rRD1_ADDR[20], DE2_70, 1
instance = comp, \u2|Y_Cont[10] , u2|Y_Cont[10], DE2_70, 1
instance = comp, \H0|DispRam|altsyncram_component|auto_generated|ram_block1a11 , H0|DispRam|altsyncram_component|auto_generated|ram_block1a11, DE2_70, 1
instance = comp, \H0|DispRam|altsyncram_component|auto_generated|ram_block1a9 , H0|DispRam|altsyncram_component|auto_generated|ram_block1a9, DE2_70, 1
instance = comp, \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a9 , H0|HDispRam|altsyncram_component|auto_generated|ram_block1a9, DE2_70, 1
instance = comp, \u3|Add1~6 , u3|Add1~6, DE2_70, 1
instance = comp, \u3|Add1~14 , u3|Add1~14, DE2_70, 1
instance = comp, \u3|Add1~20 , u3|Add1~20, DE2_70, 1
instance = comp, \u3|Add1~22 , u3|Add1~22, DE2_70, 1
instance = comp, \u3|Add3~8 , u3|Add3~8, DE2_70, 1
instance = comp, \u3|Add3~10 , u3|Add3~10, DE2_70, 1
instance = comp, \u3|Add3~16 , u3|Add3~16, DE2_70, 1
instance = comp, \u3|Add2~2 , u3|Add2~2, DE2_70, 1
instance = comp, \u3|Add2~6 , u3|Add2~6, DE2_70, 1
instance = comp, \u3|Add2~12 , u3|Add2~12, DE2_70, 1
instance = comp, \u3|Add2~22 , u3|Add2~22, DE2_70, 1
instance = comp, \u3|Add2~24 , u3|Add2~24, DE2_70, 1
instance = comp, \u3|Add0~2 , u3|Add0~2, DE2_70, 1
instance = comp, \u3|Add0~4 , u3|Add0~4, DE2_70, 1
instance = comp, \u3|Add0~6 , u3|Add0~6, DE2_70, 1
instance = comp, \u3|Add0~8 , u3|Add0~8, DE2_70, 1
instance = comp, \u3|Add0~14 , u3|Add0~14, DE2_70, 1
instance = comp, \u3|Add0~18 , u3|Add0~18, DE2_70, 1
instance = comp, \u3|Add0~20 , u3|Add0~20, DE2_70, 1
instance = comp, \u3|Add0~22 , u3|Add0~22, DE2_70, 1
instance = comp, \u3|rBlue[3]~1 , u3|rBlue[3]~1, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[3]~22 , u11|u0|mI2S_CLK_DIV[3]~22, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[5]~26 , u11|u0|mI2S_CLK_DIV[5]~26, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[6]~28 , u11|u0|mI2S_CLK_DIV[6]~28, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[8]~32 , u11|u0|mI2S_CLK_DIV[8]~32, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[10]~36 , u11|u0|mI2S_CLK_DIV[10]~36, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[14]~44 , u11|u0|mI2S_CLK_DIV[14]~44, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[15]~46 , u11|u0|mI2S_CLK_DIV[15]~46, DE2_70, 1
instance = comp, \H0|HisRam|altsyncram_component|auto_generated|ram_block1a10 , H0|HisRam|altsyncram_component|auto_generated|ram_block1a10, DE2_70, 1
instance = comp, \H0|HisRam|altsyncram_component|auto_generated|ram_block1a1 , H0|HisRam|altsyncram_component|auto_generated|ram_block1a1, DE2_70, 1
instance = comp, \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 , H0|HisRam|altsyncram_component|auto_generated|ram_block1a0, DE2_70, 1
instance = comp, \H0|Add1~2 , H0|Add1~2, DE2_70, 1
instance = comp, \H0|Add1~6 , H0|Add1~6, DE2_70, 1
instance = comp, \H0|Add1~8 , H0|Add1~8, DE2_70, 1
instance = comp, \H0|Add1~10 , H0|Add1~10, DE2_70, 1
instance = comp, \H0|Add1~12 , H0|Add1~12, DE2_70, 1
instance = comp, \H0|Add1~16 , H0|Add1~16, DE2_70, 1
instance = comp, \u10|Add0~0 , u10|Add0~0, DE2_70, 1
instance = comp, \u10|Add1~0 , u10|Add1~0, DE2_70, 1
instance = comp, \u10|Add1~4 , u10|Add1~4, DE2_70, 1
instance = comp, \u10|Add1~6 , u10|Add1~6, DE2_70, 1
instance = comp, \u9|mI2C_DATA[20] , u9|mI2C_DATA[20], DE2_70, 1
instance = comp, \u9|combo_cnt[2]~29 , u9|combo_cnt[2]~29, DE2_70, 1
instance = comp, \u9|combo_cnt[4]~33 , u9|combo_cnt[4]~33, DE2_70, 1
instance = comp, \u9|combo_cnt[6]~37 , u9|combo_cnt[6]~37, DE2_70, 1
instance = comp, \u9|combo_cnt[15]~55 , u9|combo_cnt[15]~55, DE2_70, 1
instance = comp, \u9|combo_cnt[18]~61 , u9|combo_cnt[18]~61, DE2_70, 1
instance = comp, \u9|combo_cnt[22]~69 , u9|combo_cnt[22]~69, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[5]~26 , u9|mI2C_CLK_DIV[5]~26, DE2_70, 1
instance = comp, \u7|control1|init_timer[1]~15 , u7|control1|init_timer[1]~15, DE2_70, 1
instance = comp, \u7|control1|init_timer[7]~27 , u7|control1|init_timer[7]~27, DE2_70, 1
instance = comp, \u7|control1|timer[5]~26 , u7|control1|timer[5]~26, DE2_70, 1
instance = comp, \u7|control1|timer[6]~28 , u7|control1|timer[6]~28, DE2_70, 1
instance = comp, \u7|control1|timer[14]~44 , u7|control1|timer[14]~44, DE2_70, 1
instance = comp, \u7|control1|timer[15]~46 , u7|control1|timer[15]~46, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[12]~28 , u7|rRD1_ADDR[12]~28, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[13]~30 , u7|rWR1_ADDR[13]~30, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[13]~30 , u7|rRD1_ADDR[13]~30, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[14]~32 , u7|rWR1_ADDR[14]~32, DE2_70, 1
instance = comp, \u8|control1|timer[0]~16 , u8|control1|timer[0]~16, DE2_70, 1
instance = comp, \u8|control1|timer[1]~18 , u8|control1|timer[1]~18, DE2_70, 1
instance = comp, \u8|control1|timer[2]~20 , u8|control1|timer[2]~20, DE2_70, 1
instance = comp, \u8|control1|timer[3]~22 , u8|control1|timer[3]~22, DE2_70, 1
instance = comp, \u8|control1|timer[4]~24 , u8|control1|timer[4]~24, DE2_70, 1
instance = comp, \u8|control1|timer[5]~26 , u8|control1|timer[5]~26, DE2_70, 1
instance = comp, \u8|control1|timer[6]~28 , u8|control1|timer[6]~28, DE2_70, 1
instance = comp, \u8|control1|timer[7]~30 , u8|control1|timer[7]~30, DE2_70, 1
instance = comp, \u8|control1|timer[8]~32 , u8|control1|timer[8]~32, DE2_70, 1
instance = comp, \u8|control1|timer[9]~34 , u8|control1|timer[9]~34, DE2_70, 1
instance = comp, \u8|control1|timer[10]~36 , u8|control1|timer[10]~36, DE2_70, 1
instance = comp, \u8|control1|timer[11]~38 , u8|control1|timer[11]~38, DE2_70, 1
instance = comp, \u8|control1|timer[12]~40 , u8|control1|timer[12]~40, DE2_70, 1
instance = comp, \u8|control1|timer[13]~42 , u8|control1|timer[13]~42, DE2_70, 1
instance = comp, \u8|control1|timer[14]~44 , u8|control1|timer[14]~44, DE2_70, 1
instance = comp, \u8|control1|timer[15]~46 , u8|control1|timer[15]~46, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[12]~28 , u8|rWR1_ADDR[12]~28, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[13]~30 , u8|rRD1_ADDR[13]~30, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[15]~34 , u8|rWR1_ADDR[15]~34, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[20]~44 , u8|rRD1_ADDR[20]~44, DE2_70, 1
instance = comp, \u2|Y_Cont[10]~37 , u2|Y_Cont[10]~37, DE2_70, 1
instance = comp, \u9|senosr_exposure[15] , u9|senosr_exposure[15], DE2_70, 1
instance = comp, \u9|senosr_exposure[6] , u9|senosr_exposure[6], DE2_70, 1
instance = comp, \u9|senosr_exposure[4] , u9|senosr_exposure[4], DE2_70, 1
instance = comp, \u9|senosr_exposure[5] , u9|senosr_exposure[5], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9 , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0 , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0, DE2_70, 1
instance = comp, \u9|senosr_exposure[4]~21 , u9|senosr_exposure[4]~21, DE2_70, 1
instance = comp, \u9|senosr_exposure[5]~23 , u9|senosr_exposure[5]~23, DE2_70, 1
instance = comp, \u9|senosr_exposure[6]~25 , u9|senosr_exposure[6]~25, DE2_70, 1
instance = comp, \u9|senosr_exposure[14]~50 , u9|senosr_exposure[14]~50, DE2_70, 1
instance = comp, \u9|senosr_exposure[15]~52 , u9|senosr_exposure[15]~52, DE2_70, 1
instance = comp, \u7|command1|rp_shift[3] , u7|command1|rp_shift[3], DE2_70, 1
instance = comp, \u8|command1|rp_shift[3] , u8|command1|rp_shift[3], DE2_70, 1
instance = comp, \u3|Equal9~0 , u3|Equal9~0, DE2_70, 1
instance = comp, \u3|Equal9~1 , u3|Equal9~1, DE2_70, 1
instance = comp, \u3|Equal9~2 , u3|Equal9~2, DE2_70, 1
instance = comp, \u2|LessThan0~0 , u2|LessThan0~0, DE2_70, 1
instance = comp, \u2|LessThan0~1 , u2|LessThan0~1, DE2_70, 1
instance = comp, \u2|X_Cont[12]~16 , u2|X_Cont[12]~16, DE2_70, 1
instance = comp, \H0|LessThan0~1 , H0|LessThan0~1, DE2_70, 1
instance = comp, \u7|ST[7] , u7|ST[7], DE2_70, 1
instance = comp, \u8|command1|SA[7] , u8|command1|SA[7], DE2_70, 1
instance = comp, \u8|command1|WE_N , u8|command1|WE_N, DE2_70, 1
instance = comp, \u8|command1|RAS_N , u8|command1|RAS_N, DE2_70, 1
instance = comp, \u1|Equal0~1 , u1|Equal0~1, DE2_70, 1
instance = comp, \u7|Pre_RD , u7|Pre_RD, DE2_70, 1
instance = comp, \u7|control1|CMD_ACK , u7|control1|CMD_ACK, DE2_70, 1
instance = comp, \u7|ST[7]~8 , u7|ST[7]~8, DE2_70, 1
instance = comp, \u7|control1|SADDR[9] , u7|control1|SADDR[9], DE2_70, 1
instance = comp, \u7|control1|SADDR[12] , u7|control1|SADDR[12], DE2_70, 1
instance = comp, \u7|control1|SADDR[13] , u7|control1|SADDR[13], DE2_70, 1
instance = comp, \u7|control1|SADDR[14] , u7|control1|SADDR[14], DE2_70, 1
instance = comp, \u8|ST[0]~4 , u8|ST[0]~4, DE2_70, 1
instance = comp, \u8|control1|SADDR[14] , u8|control1|SADDR[14], DE2_70, 1
instance = comp, \u8|control1|SADDR[15] , u8|control1|SADDR[15], DE2_70, 1
instance = comp, \u8|command1|SA~7 , u8|command1|SA~7, DE2_70, 1
instance = comp, \u7|Equal10~0 , u7|Equal10~0, DE2_70, 1
instance = comp, \u8|command1|WE_N~1 , u8|command1|WE_N~1, DE2_70, 1
instance = comp, \u8|command1|RAS_N~0 , u8|command1|RAS_N~0, DE2_70, 1
instance = comp, \u8|command1|RAS_N~1 , u8|command1|RAS_N~1, DE2_70, 1
instance = comp, \u8|control1|SADDR[20] , u8|control1|SADDR[20], DE2_70, 1
instance = comp, \u7|control1|WRITEA , u7|control1|WRITEA, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[7] , u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[7], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[6] , u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[6], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[5] , u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[5], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[4] , u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[4], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[3] , u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[3], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[2] , u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[2], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[1] , u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[1], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0] , u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8] , u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[7] , u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[7], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[6] , u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[6], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[5] , u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[5], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4] , u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3] , u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[2] , u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[2], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[1] , u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[1], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[0] , u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[0], DE2_70, 1
instance = comp, \u7|command1|CM_ACK , u7|command1|CM_ACK, DE2_70, 1
instance = comp, \u7|control1|always1~0 , u7|control1|always1~0, DE2_70, 1
instance = comp, \u7|mADDR[9] , u7|mADDR[9], DE2_70, 1
instance = comp, \u7|mADDR[12] , u7|mADDR[12], DE2_70, 1
instance = comp, \u7|mADDR[13] , u7|mADDR[13], DE2_70, 1
instance = comp, \u7|mADDR[14] , u7|mADDR[14], DE2_70, 1
instance = comp, \u8|command1|rp_done , u8|command1|rp_done, DE2_70, 1
instance = comp, \u8|control1|WRITEA , u8|control1|WRITEA, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[7] , u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[7], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[6] , u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[6], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[5] , u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[5], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[4] , u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[4], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[3] , u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[3], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[2] , u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[2], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[1] , u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[1], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[0] , u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[0], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[7] , u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[7], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[6] , u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[6], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[5] , u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[5], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[4] , u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[4], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3] , u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[2] , u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[2], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[1] , u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[1], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0] , u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0], DE2_70, 1
instance = comp, \u8|mADDR[14] , u8|mADDR[14], DE2_70, 1
instance = comp, \u8|mADDR[15] , u8|mADDR[15], DE2_70, 1
instance = comp, \u7|control1|REFRESH , u7|control1|REFRESH, DE2_70, 1
instance = comp, \u8|command1|rw_flag~1 , u8|command1|rw_flag~1, DE2_70, 1
instance = comp, \u8|PM_STOP , u8|PM_STOP, DE2_70, 1
instance = comp, \u8|mADDR[20] , u8|mADDR[20], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|_~0 , wine1|Mult1|mult_core|_~0, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|_~2 , wine1|Mult1|mult_core|_~2, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][11]~6 , wine1|Mult1|mult_core|romout[1][11]~6, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][14]~8 , wine1|Mult1|mult_core|romout[0][14]~8, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][9] , wine1|Mult1|mult_core|romout[1][9], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][7]~10 , wine1|Mult1|mult_core|romout[1][7]~10, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][10] , wine1|Mult1|mult_core|romout[0][10], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][9]~13 , wine1|Mult1|mult_core|romout[0][9]~13, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][4] , wine1|Mult1|mult_core|romout[1][4], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][3]~14 , wine1|Mult1|mult_core|romout[1][3]~14, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][2]~16 , wine1|Mult1|mult_core|romout[1][2]~16, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][5] , wine1|Mult1|mult_core|romout[2][5], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][11]~18 , wine1|Mult1|mult_core|romout[2][11]~18, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][10] , wine1|Mult1|mult_core|romout[2][10], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][7]~20 , wine1|Mult1|mult_core|romout[2][7]~20, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][4] , wine1|Mult1|mult_core|romout[2][4], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][2]~23 , wine1|Mult1|mult_core|romout[2][2]~23, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][15]~0 , wine1|Mult0|mult_core|romout[2][15]~0, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][14]~1 , wine1|Mult0|mult_core|romout[2][14]~1, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][13]~2 , wine1|Mult0|mult_core|romout[2][13]~2, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][15]~3 , wine1|Mult0|mult_core|romout[1][15]~3, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][12] , wine1|Mult0|mult_core|romout[1][12], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][11]~5 , wine1|Mult0|mult_core|romout[1][11]~5, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][10]~7 , wine1|Mult0|mult_core|romout[1][10]~7, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][9]~9 , wine1|Mult0|mult_core|romout[1][9]~9, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][12] , wine1|Mult0|mult_core|romout[0][12], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][11]~13 , wine1|Mult0|mult_core|romout[0][11]~13, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][6]~14 , wine1|Mult0|mult_core|romout[1][6]~14, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][5]~16 , wine1|Mult0|mult_core|romout[1][5]~16, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][4]~18 , wine1|Mult0|mult_core|romout[1][4]~18, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][7]~20 , wine1|Mult0|mult_core|romout[0][7]~20, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][6] , wine1|Mult0|mult_core|romout[0][6], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][4]~23 , wine1|Mult0|mult_core|romout[0][4]~23, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][10]~25 , wine1|Mult0|mult_core|romout[2][10]~25, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][9]~26 , wine1|Mult0|mult_core|romout[2][9]~26, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][8]~27 , wine1|Mult0|mult_core|romout[2][8]~27, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][7]~28 , wine1|Mult0|mult_core|romout[2][7]~28, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][5]~29 , wine1|Mult0|mult_core|romout[2][5]~29, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][4]~30 , wine1|Mult0|mult_core|romout[2][4]~30, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][3] , wine1|Mult1|mult_core|romout[0][3], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][2]~24 , wine1|Mult1|mult_core|romout[0][2]~24, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|_~0 , wine1|Mult2|mult_core|_~0, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[2][13]~0 , wine1|Mult2|mult_core|romout[2][13]~0, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|_~2 , wine1|Mult2|mult_core|_~2, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[0][13]~7 , wine1|Mult2|mult_core|romout[0][13]~7, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[0][12] , wine1|Mult2|mult_core|romout[0][12], DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[0][11]~10 , wine1|Mult2|mult_core|romout[0][11]~10, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[1][6]~11 , wine1|Mult2|mult_core|romout[1][6]~11, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[0][9] , wine1|Mult2|mult_core|romout[0][9], DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[0][8]~14 , wine1|Mult2|mult_core|romout[0][8]~14, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[0][6] , wine1|Mult2|mult_core|romout[0][6], DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[2][10]~15 , wine1|Mult2|mult_core|romout[2][10]~15, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[2][9]~16 , wine1|Mult2|mult_core|romout[2][9]~16, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[2][8]~17 , wine1|Mult2|mult_core|romout[2][8]~17, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[2][7]~18 , wine1|Mult2|mult_core|romout[2][7]~18, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[2][5]~20 , wine1|Mult2|mult_core|romout[2][5]~20, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[2][4]~21 , wine1|Mult2|mult_core|romout[2][4]~21, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[0][5] , wine1|Mult2|mult_core|romout[0][5], DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[223]~332 , wine1|Div0|auto_generated|divider|divider|StageOut[223]~332, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[222]~334 , wine1|Div0|auto_generated|divider|divider|StageOut[222]~334, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[221]~337 , wine1|Div0|auto_generated|divider|divider|StageOut[221]~337, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[220]~338 , wine1|Div0|auto_generated|divider|divider|StageOut[220]~338, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[219]~340 , wine1|Div0|auto_generated|divider|divider|StageOut[219]~340, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[218]~343 , wine1|Div0|auto_generated|divider|divider|StageOut[218]~343, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[217]~344 , wine1|Div0|auto_generated|divider|divider|StageOut[217]~344, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[216]~347 , wine1|Div0|auto_generated|divider|divider|StageOut[216]~347, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[215]~349 , wine1|Div0|auto_generated|divider|divider|StageOut[215]~349, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[214]~350 , wine1|Div0|auto_generated|divider|divider|StageOut[214]~350, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[213]~353 , wine1|Div0|auto_generated|divider|divider|StageOut[213]~353, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[238]~354 , wine1|Div0|auto_generated|divider|divider|StageOut[238]~354, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[237]~355 , wine1|Div0|auto_generated|divider|divider|StageOut[237]~355, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[236]~356 , wine1|Div0|auto_generated|divider|divider|StageOut[236]~356, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[235]~357 , wine1|Div0|auto_generated|divider|divider|StageOut[235]~357, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[234]~358 , wine1|Div0|auto_generated|divider|divider|StageOut[234]~358, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[233]~359 , wine1|Div0|auto_generated|divider|divider|StageOut[233]~359, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[230]~362 , wine1|Div0|auto_generated|divider|divider|StageOut[230]~362, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[229]~363 , wine1|Div0|auto_generated|divider|divider|StageOut[229]~363, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[228]~365 , wine1|Div0|auto_generated|divider|divider|StageOut[228]~365, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[250]~370 , wine1|Div0|auto_generated|divider|divider|StageOut[250]~370, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[244]~376 , wine1|Div0|auto_generated|divider|divider|StageOut[244]~376, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[268]~379 , wine1|Div0|auto_generated|divider|divider|StageOut[268]~379, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[267]~380 , wine1|Div0|auto_generated|divider|divider|StageOut[267]~380, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[266]~381 , wine1|Div0|auto_generated|divider|divider|StageOut[266]~381, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[265]~382 , wine1|Div0|auto_generated|divider|divider|StageOut[265]~382, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[263]~384 , wine1|Div0|auto_generated|divider|divider|StageOut[263]~384, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[262]~385 , wine1|Div0|auto_generated|divider|divider|StageOut[262]~385, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[261]~386 , wine1|Div0|auto_generated|divider|divider|StageOut[261]~386, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[279]~398 , wine1|Div0|auto_generated|divider|divider|StageOut[279]~398, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[278]~399 , wine1|Div0|auto_generated|divider|divider|StageOut[278]~399, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[277]~400 , wine1|Div0|auto_generated|divider|divider|StageOut[277]~400, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[274]~404 , wine1|Div0|auto_generated|divider|divider|StageOut[274]~404, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[297]~410 , wine1|Div0|auto_generated|divider|divider|StageOut[297]~410, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[294]~413 , wine1|Div0|auto_generated|divider|divider|StageOut[294]~413, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[289]~419 , wine1|Div0|auto_generated|divider|divider|StageOut[289]~419, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[256]~420 , wine1|Div0|auto_generated|divider|divider|StageOut[256]~420, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[256]~423 , wine1|Div0|auto_generated|divider|divider|StageOut[256]~423, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[312]~425 , wine1|Div0|auto_generated|divider|divider|StageOut[312]~425, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[310]~427 , wine1|Div0|auto_generated|divider|divider|StageOut[310]~427, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[309]~428 , wine1|Div0|auto_generated|divider|divider|StageOut[309]~428, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[308]~429 , wine1|Div0|auto_generated|divider|divider|StageOut[308]~429, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[307]~430 , wine1|Div0|auto_generated|divider|divider|StageOut[307]~430, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[306]~431 , wine1|Div0|auto_generated|divider|divider|StageOut[306]~431, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[305]~432 , wine1|Div0|auto_generated|divider|divider|StageOut[305]~432, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[304]~434 , wine1|Div0|auto_generated|divider|divider|StageOut[304]~434, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[271]~435 , wine1|Div0|auto_generated|divider|divider|StageOut[271]~435, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[271]~438 , wine1|Div0|auto_generated|divider|divider|StageOut[271]~438, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[326]~441 , wine1|Div0|auto_generated|divider|divider|StageOut[326]~441, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[325]~442 , wine1|Div0|auto_generated|divider|divider|StageOut[325]~442, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[323]~444 , wine1|Div0|auto_generated|divider|divider|StageOut[323]~444, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[322]~445 , wine1|Div0|auto_generated|divider|divider|StageOut[322]~445, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[321]~446 , wine1|Div0|auto_generated|divider|divider|StageOut[321]~446, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[319]~448 , wine1|Div0|auto_generated|divider|divider|StageOut[319]~448, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[286]~450 , wine1|Div0|auto_generated|divider|divider|StageOut[286]~450, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[270]~451 , wine1|Div0|auto_generated|divider|divider|StageOut[270]~451, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[270]~452 , wine1|Div0|auto_generated|divider|divider|StageOut[270]~452, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[286]~453 , wine1|Div0|auto_generated|divider|divider|StageOut[286]~453, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[343]~454 , wine1|Div0|auto_generated|divider|divider|StageOut[343]~454, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[340]~457 , wine1|Div0|auto_generated|divider|divider|StageOut[340]~457, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[337]~460 , wine1|Div0|auto_generated|divider|divider|StageOut[337]~460, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[336]~461 , wine1|Div0|auto_generated|divider|divider|StageOut[336]~461, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[334]~463 , wine1|Div0|auto_generated|divider|divider|StageOut[334]~463, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[301]~465 , wine1|Div0|auto_generated|divider|divider|StageOut[301]~465, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[301]~468 , wine1|Div0|auto_generated|divider|divider|StageOut[301]~468, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[357]~470 , wine1|Div0|auto_generated|divider|divider|StageOut[357]~470, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[354]~473 , wine1|Div0|auto_generated|divider|divider|StageOut[354]~473, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[353]~474 , wine1|Div0|auto_generated|divider|divider|StageOut[353]~474, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[352]~475 , wine1|Div0|auto_generated|divider|divider|StageOut[352]~475, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[349]~479 , wine1|Div0|auto_generated|divider|divider|StageOut[349]~479, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, DE2_70, 1
instance = comp, \wr2_data[10]~12 , wr2_data[10]~12, DE2_70, 1
instance = comp, \u11|u0|LessThan0~0 , u11|u0|LessThan0~0, DE2_70, 1
instance = comp, \u11|u0|LessThan0~1 , u11|u0|LessThan0~1, DE2_70, 1
instance = comp, \u11|u0|LessThan0~2 , u11|u0|LessThan0~2, DE2_70, 1
instance = comp, \H0|redVal[5] , H0|redVal[5], DE2_70, 1
instance = comp, \H0|redVal[4] , H0|redVal[4], DE2_70, 1
instance = comp, \H0|redVal[2] , H0|redVal[2], DE2_70, 1
instance = comp, \u10|LessThan5~0 , u10|LessThan5~0, DE2_70, 1
instance = comp, \u10|LessThan5~1 , u10|LessThan5~1, DE2_70, 1
instance = comp, \u10|LessThan4~0 , u10|LessThan4~0, DE2_70, 1
instance = comp, \u10|LessThan4~1 , u10|LessThan4~1, DE2_70, 1
instance = comp, \u10|display_area~0 , u10|display_area~0, DE2_70, 1
instance = comp, \u11|m3wire_data[6] , u11|m3wire_data[6], DE2_70, 1
instance = comp, \u11|m3wire_data[5] , u11|m3wire_data[5], DE2_70, 1
instance = comp, \u11|m3wire_data[10] , u11|m3wire_data[10], DE2_70, 1
instance = comp, \u11|u0|Mux0~2 , u11|u0|Mux0~2, DE2_70, 1
instance = comp, \u11|m3wire_data[8] , u11|m3wire_data[8], DE2_70, 1
instance = comp, \u11|u0|Mux0~3 , u11|u0|Mux0~3, DE2_70, 1
instance = comp, \u11|m3wire_data[14] , u11|m3wire_data[14], DE2_70, 1
instance = comp, \u11|m3wire_data[15] , u11|m3wire_data[15], DE2_70, 1
instance = comp, \u11|u0|Mux0~4 , u11|u0|Mux0~4, DE2_70, 1
instance = comp, \u11|m3wire_data[12] , u11|m3wire_data[12], DE2_70, 1
instance = comp, \u11|u0|Mux0~5 , u11|u0|Mux0~5, DE2_70, 1
instance = comp, \u11|u0|Mux0~6 , u11|u0|Mux0~6, DE2_70, 1
instance = comp, \u11|m3wire_data[2] , u11|m3wire_data[2], DE2_70, 1
instance = comp, \u11|m3wire_data[3] , u11|m3wire_data[3], DE2_70, 1
instance = comp, \u11|u0|Mux0~7 , u11|u0|Mux0~7, DE2_70, 1
instance = comp, \u9|u0|SD[10] , u9|u0|SD[10], DE2_70, 1
instance = comp, \u9|u0|SD[15] , u9|u0|SD[15], DE2_70, 1
instance = comp, \u9|u0|SD[11] , u9|u0|SD[11], DE2_70, 1
instance = comp, \u9|u0|SD[6] , u9|u0|SD[6], DE2_70, 1
instance = comp, \u9|u0|SD[1] , u9|u0|SD[1], DE2_70, 1
instance = comp, \u9|u0|SD[0] , u9|u0|SD[0], DE2_70, 1
instance = comp, \u9|u0|Mux0~9 , u9|u0|Mux0~9, DE2_70, 1
instance = comp, \u9|u0|Mux0~10 , u9|u0|Mux0~10, DE2_70, 1
instance = comp, \u9|u0|SD[3] , u9|u0|SD[3], DE2_70, 1
instance = comp, \u9|u0|SD[4] , u9|u0|SD[4], DE2_70, 1
instance = comp, \u9|u0|SD[5] , u9|u0|SD[5], DE2_70, 1
instance = comp, \u9|u0|Mux0~11 , u9|u0|Mux0~11, DE2_70, 1
instance = comp, \u9|u0|SD[2] , u9|u0|SD[2], DE2_70, 1
instance = comp, \u9|u0|Mux0~12 , u9|u0|Mux0~12, DE2_70, 1
instance = comp, \u9|u0|Mux0~13 , u9|u0|Mux0~13, DE2_70, 1
instance = comp, \u9|u0|Mux0~14 , u9|u0|Mux0~14, DE2_70, 1
instance = comp, \u9|u0|SD[23] , u9|u0|SD[23], DE2_70, 1
instance = comp, \u9|u0|SD[21] , u9|u0|SD[21], DE2_70, 1
instance = comp, \u9|u0|Mux0~15 , u9|u0|Mux0~15, DE2_70, 1
instance = comp, \u9|u0|Mux0~16 , u9|u0|Mux0~16, DE2_70, 1
instance = comp, \u9|u0|Mux0~17 , u9|u0|Mux0~17, DE2_70, 1
instance = comp, \u9|u0|Mux0~18 , u9|u0|Mux0~18, DE2_70, 1
instance = comp, \u9|u0|SD[22] , u9|u0|SD[22], DE2_70, 1
instance = comp, \u9|u0|SD[20] , u9|u0|SD[20], DE2_70, 1
instance = comp, \u9|u0|Mux0~19 , u9|u0|Mux0~19, DE2_70, 1
instance = comp, \u9|u0|Mux0~20 , u9|u0|Mux0~20, DE2_70, 1
instance = comp, \u9|u0|Mux0~21 , u9|u0|Mux0~21, DE2_70, 1
instance = comp, \u9|Equal4~1 , u9|Equal4~1, DE2_70, 1
instance = comp, \u9|u0|SCLK~1 , u9|u0|SCLK~1, DE2_70, 1
instance = comp, \u9|u0|SCLK~2 , u9|u0|SCLK~2, DE2_70, 1
instance = comp, \u7|control1|LOAD_MODE~0 , u7|control1|LOAD_MODE~0, DE2_70, 1
instance = comp, \u7|control1|always3~0 , u7|control1|always3~0, DE2_70, 1
instance = comp, \u7|control1|PRECHARGE~0 , u7|control1|PRECHARGE~0, DE2_70, 1
instance = comp, \u7|command1|rp_shift[0] , u7|command1|rp_shift[0], DE2_70, 1
instance = comp, \u7|control1|Equal3~1 , u7|control1|Equal3~1, DE2_70, 1
instance = comp, \u7|control1|Equal2~0 , u7|control1|Equal2~0, DE2_70, 1
instance = comp, \u1|oRST_0~0 , u1|oRST_0~0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, DE2_70, 1
instance = comp, \u7|command1|always3~0 , u7|command1|always3~0, DE2_70, 1
instance = comp, \u7|command1|CM_ACK~0 , u7|command1|CM_ACK~0, DE2_70, 1
instance = comp, \u7|mADDR~2 , u7|mADDR~2, DE2_70, 1
instance = comp, \u7|mADDR~5 , u7|mADDR~5, DE2_70, 1
instance = comp, \u7|mADDR~6 , u7|mADDR~6, DE2_70, 1
instance = comp, \u7|mADDR~7 , u7|mADDR~7, DE2_70, 1
instance = comp, \u8|command1|rp_shift[0] , u8|command1|rp_shift[0], DE2_70, 1
instance = comp, \u8|command1|rp_done~0 , u8|command1|rp_done~0, DE2_70, 1
instance = comp, \u8|command1|rp_shift[1]~0 , u8|command1|rp_shift[1]~0, DE2_70, 1
instance = comp, \u8|command1|rp_shift[1]~1 , u8|command1|rp_shift[1]~1, DE2_70, 1
instance = comp, \u8|control1|Equal3~0 , u8|control1|Equal3~0, DE2_70, 1
instance = comp, \u8|control1|Equal3~1 , u8|control1|Equal3~1, DE2_70, 1
instance = comp, \u8|control1|Equal3~2 , u8|control1|Equal3~2, DE2_70, 1
instance = comp, \u8|control1|Equal3~3 , u8|control1|Equal3~3, DE2_70, 1
instance = comp, \u8|control1|Equal3~4 , u8|control1|Equal3~4, DE2_70, 1
instance = comp, \u8|control1|Equal2~0 , u8|control1|Equal2~0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, DE2_70, 1
instance = comp, \u8|Equal7~1 , u8|Equal7~1, DE2_70, 1
instance = comp, \u8|mADDR~7 , u8|mADDR~7, DE2_70, 1
instance = comp, \u8|mADDR~8 , u8|mADDR~8, DE2_70, 1
instance = comp, \u8|mADDR~14 , u8|mADDR~14, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4], DE2_70, 1
instance = comp, \H0|LessThan4~0 , H0|LessThan4~0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE2_70, 1
instance = comp, \H0|Equal0~2 , H0|Equal0~2, DE2_70, 1
instance = comp, \H0|always0~0 , H0|always0~0, DE2_70, 1
instance = comp, \u3|Equal9~6 , u3|Equal9~6, DE2_70, 1
instance = comp, \u3|wData2_d2[11] , u3|wData2_d2[11], DE2_70, 1
instance = comp, \u3|rGreen~15 , u3|rGreen~15, DE2_70, 1
instance = comp, \u3|rGreen~16 , u3|rGreen~16, DE2_70, 1
instance = comp, \u3|wData2_d2[8] , u3|wData2_d2[8], DE2_70, 1
instance = comp, \u3|rGreen~31 , u3|rGreen~31, DE2_70, 1
instance = comp, \u3|wData2_d2[3] , u3|wData2_d2[3], DE2_70, 1
instance = comp, \u3|rGreen~43 , u3|rGreen~43, DE2_70, 1
instance = comp, \u3|wData1_d2[2] , u3|wData1_d2[2], DE2_70, 1
instance = comp, \u3|rRed~11 , u3|rRed~11, DE2_70, 1
instance = comp, \u3|rRed~15 , u3|rRed~15, DE2_70, 1
instance = comp, \u3|rRed~23 , u3|rRed~23, DE2_70, 1
instance = comp, \u3|wData0_d2[9] , u3|wData0_d2[9], DE2_70, 1
instance = comp, \u3|rRed~24 , u3|rRed~24, DE2_70, 1
instance = comp, \u3|rRed~25 , u3|rRed~25, DE2_70, 1
instance = comp, \u3|rRed~27 , u3|rRed~27, DE2_70, 1
instance = comp, \u3|wData0_d2[7] , u3|wData0_d2[7], DE2_70, 1
instance = comp, \u3|rRed~28 , u3|rRed~28, DE2_70, 1
instance = comp, \u3|rRed~29 , u3|rRed~29, DE2_70, 1
instance = comp, \u3|rRed~39 , u3|rRed~39, DE2_70, 1
instance = comp, \u3|wData0_d2[5] , u3|wData0_d2[5], DE2_70, 1
instance = comp, \u3|rRed~40 , u3|rRed~40, DE2_70, 1
instance = comp, \u3|rRed~41 , u3|rRed~41, DE2_70, 1
instance = comp, \u3|rRed~43 , u3|rRed~43, DE2_70, 1
instance = comp, \u3|rRed~47 , u3|rRed~47, DE2_70, 1
instance = comp, \u3|rRed~51 , u3|rRed~51, DE2_70, 1
instance = comp, \u3|rBlue~34 , u3|rBlue~34, DE2_70, 1
instance = comp, \u3|rBlue~36 , u3|rBlue~36, DE2_70, 1
instance = comp, \u3|rBlue~38 , u3|rBlue~38, DE2_70, 1
instance = comp, \u3|rBlue~39 , u3|rBlue~39, DE2_70, 1
instance = comp, \u3|rBlue~40 , u3|rBlue~40, DE2_70, 1
instance = comp, \u3|rBlue~42 , u3|rBlue~42, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3], DE2_70, 1
instance = comp, \H0|redFound , H0|redFound, DE2_70, 1
instance = comp, \H0|CumVal[8] , H0|CumVal[8], DE2_70, 1
instance = comp, \H0|CumVal[6] , H0|CumVal[6], DE2_70, 1
instance = comp, \H0|CumVal[5] , H0|CumVal[5], DE2_70, 1
instance = comp, \H0|CumVal[4] , H0|CumVal[4], DE2_70, 1
instance = comp, \H0|CumVal[3] , H0|CumVal[3], DE2_70, 1
instance = comp, \H0|CumVal[1] , H0|CumVal[1], DE2_70, 1
instance = comp, \H0|LessThan1~1 , H0|LessThan1~1, DE2_70, 1
instance = comp, \H0|LessThan1~2 , H0|LessThan1~2, DE2_70, 1
instance = comp, \H0|LessThan1~3 , H0|LessThan1~3, DE2_70, 1
instance = comp, \H0|LessThan1~4 , H0|LessThan1~4, DE2_70, 1
instance = comp, \H0|LessThan1~5 , H0|LessThan1~5, DE2_70, 1
instance = comp, \H0|LessThan1~6 , H0|LessThan1~6, DE2_70, 1
instance = comp, \u10|x_cnt[0] , u10|x_cnt[0], DE2_70, 1
instance = comp, \u10|LessThan1~0 , u10|LessThan1~0, DE2_70, 1
instance = comp, \u10|LessThan0~0 , u10|LessThan0~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 , u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2], DE2_70, 1
instance = comp, \u8|OUT_VALID , u8|OUT_VALID, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE2_70, 1
instance = comp, \H0|Mux15~0 , H0|Mux15~0, DE2_70, 1
instance = comp, \H0|Mux16~0 , H0|Mux16~0, DE2_70, 1
instance = comp, \H0|Mux18~0 , H0|Mux18~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, DE2_70, 1
instance = comp, \u7|OUT_VALID , u7|OUT_VALID, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, DE2_70, 1
instance = comp, \u11|WideOr12~0 , u11|WideOr12~0, DE2_70, 1
instance = comp, \u11|WideOr12~1 , u11|WideOr12~1, DE2_70, 1
instance = comp, \u11|WideOr13~0 , u11|WideOr13~0, DE2_70, 1
instance = comp, \u11|WideOr13~1 , u11|WideOr13~1, DE2_70, 1
instance = comp, \u11|WideOr13~2 , u11|WideOr13~2, DE2_70, 1
instance = comp, \u11|WideOr11~0 , u11|WideOr11~0, DE2_70, 1
instance = comp, \u11|WideOr14~0 , u11|WideOr14~0, DE2_70, 1
instance = comp, \u11|WideOr9~0 , u11|WideOr9~0, DE2_70, 1
instance = comp, \u11|WideOr8~0 , u11|WideOr8~0, DE2_70, 1
instance = comp, \u11|WideOr10~0 , u11|WideOr10~0, DE2_70, 1
instance = comp, \u11|WideOr10~1 , u11|WideOr10~1, DE2_70, 1
instance = comp, \u11|WideOr6~0 , u11|WideOr6~0, DE2_70, 1
instance = comp, \u11|WideOr4~1 , u11|WideOr4~1, DE2_70, 1
instance = comp, \u11|WideOr5~0 , u11|WideOr5~0, DE2_70, 1
instance = comp, \u11|WideOr4~2 , u11|WideOr4~2, DE2_70, 1
instance = comp, \u11|WideOr7~0 , u11|WideOr7~0, DE2_70, 1
instance = comp, \u11|WideOr7~1 , u11|WideOr7~1, DE2_70, 1
instance = comp, \u11|Mux0~0 , u11|Mux0~0, DE2_70, 1
instance = comp, \u11|WideOr16~0 , u11|WideOr16~0, DE2_70, 1
instance = comp, \u11|WideOr16~1 , u11|WideOr16~1, DE2_70, 1
instance = comp, \u9|mI2C_DATA[10] , u9|mI2C_DATA[10], DE2_70, 1
instance = comp, \u9|mI2C_DATA[15] , u9|mI2C_DATA[15], DE2_70, 1
instance = comp, \u9|mI2C_DATA[11] , u9|mI2C_DATA[11], DE2_70, 1
instance = comp, \u9|mI2C_DATA[6] , u9|mI2C_DATA[6], DE2_70, 1
instance = comp, \u9|mI2C_DATA[1] , u9|mI2C_DATA[1], DE2_70, 1
instance = comp, \u9|mI2C_DATA[0] , u9|mI2C_DATA[0], DE2_70, 1
instance = comp, \u9|mI2C_DATA[3] , u9|mI2C_DATA[3], DE2_70, 1
instance = comp, \u9|mI2C_DATA[4] , u9|mI2C_DATA[4], DE2_70, 1
instance = comp, \u9|mI2C_DATA[5] , u9|mI2C_DATA[5], DE2_70, 1
instance = comp, \u9|mI2C_DATA[2] , u9|mI2C_DATA[2], DE2_70, 1
instance = comp, \u9|mI2C_DATA[23] , u9|mI2C_DATA[23], DE2_70, 1
instance = comp, \u9|mI2C_DATA[21] , u9|mI2C_DATA[21], DE2_70, 1
instance = comp, \u9|mI2C_DATA[22] , u9|mI2C_DATA[22], DE2_70, 1
instance = comp, \u7|control1|LessThan0~0 , u7|control1|LessThan0~0, DE2_70, 1
instance = comp, \u7|control1|LessThan0~1 , u7|control1|LessThan0~1, DE2_70, 1
instance = comp, \u7|LessThan1~0 , u7|LessThan1~0, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[11]~18 , u7|rWR1_ADDR[11]~18, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[11]~19 , u7|rWR1_ADDR[11]~19, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[11]~17 , u7|rRD1_ADDR[11]~17, DE2_70, 1
instance = comp, \u7|LessThan3~0 , u7|LessThan3~0, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[11]~18 , u7|rRD1_ADDR[11]~18, DE2_70, 1
instance = comp, \u7|command1|rp_shift[1] , u7|command1|rp_shift[1], DE2_70, 1
instance = comp, \u7|command1|rp_shift~2 , u7|command1|rp_shift~2, DE2_70, 1
instance = comp, \u7|command1|ex_write~0 , u7|command1|ex_write~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0], DE2_70, 1
instance = comp, \u8|command1|command_delay[1] , u8|command1|command_delay[1], DE2_70, 1
instance = comp, \u8|LessThan1~0 , u8|LessThan1~0, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[8]~18 , u8|rWR1_ADDR[8]~18, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[8]~19 , u8|rWR1_ADDR[8]~19, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[8]~17 , u8|rRD1_ADDR[8]~17, DE2_70, 1
instance = comp, \u8|command1|rp_shift[1] , u8|command1|rp_shift[1], DE2_70, 1
instance = comp, \u8|command1|rp_shift~2 , u8|command1|rp_shift~2, DE2_70, 1
instance = comp, \u8|command1|ex_read~0 , u8|command1|ex_read~0, DE2_70, 1
instance = comp, \u8|command1|ex_write~0 , u8|command1|ex_write~0, DE2_70, 1
instance = comp, \u8|control1|REF_REQ~1 , u8|control1|REF_REQ~1, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2, DE2_70, 1
instance = comp, \H0|state[2]~2 , H0|state[2]~2, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1, DE2_70, 1
instance = comp, \H0|redFound~1 , H0|redFound~1, DE2_70, 1
instance = comp, \H0|DvalHolding3 , H0|DvalHolding3, DE2_70, 1
instance = comp, \H0|SRAM_Wen~1 , H0|SRAM_Wen~1, DE2_70, 1
instance = comp, \H0|CumVal~11 , H0|CumVal~11, DE2_70, 1
instance = comp, \H0|CumVal~13 , H0|CumVal~13, DE2_70, 1
instance = comp, \H0|CumVal~14 , H0|CumVal~14, DE2_70, 1
instance = comp, \H0|CumVal~15 , H0|CumVal~15, DE2_70, 1
instance = comp, \H0|CumVal~16 , H0|CumVal~16, DE2_70, 1
instance = comp, \H0|CumVal~18 , H0|CumVal~18, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2], DE2_70, 1
instance = comp, \u8|OUT_VALID~0 , u8|OUT_VALID~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3], DE2_70, 1
instance = comp, \u7|OUT_VALID~0 , u7|OUT_VALID~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE2_70, 1
instance = comp, \u9|Mux5~0 , u9|Mux5~0, DE2_70, 1
instance = comp, \u9|Mux9~0 , u9|Mux9~0, DE2_70, 1
instance = comp, \u9|Mux13~0 , u9|Mux13~0, DE2_70, 1
instance = comp, \u9|Mux8~0 , u9|Mux8~0, DE2_70, 1
instance = comp, \u9|Mux8~1 , u9|Mux8~1, DE2_70, 1
instance = comp, \u9|Mux11~0 , u9|Mux11~0, DE2_70, 1
instance = comp, \u9|Mux12~0 , u9|Mux12~0, DE2_70, 1
instance = comp, \u9|Mux12~1 , u9|Mux12~1, DE2_70, 1
instance = comp, \u9|Mux15~4 , u9|Mux15~4, DE2_70, 1
instance = comp, \u9|Mux17~1 , u9|Mux17~1, DE2_70, 1
instance = comp, \u9|Mux11~2 , u9|Mux11~2, DE2_70, 1
instance = comp, \u9|Mux14~2 , u9|Mux14~2, DE2_70, 1
instance = comp, \u9|Mux17~2 , u9|Mux17~2, DE2_70, 1
instance = comp, \u9|Mux17~3 , u9|Mux17~3, DE2_70, 1
instance = comp, \u9|Mux22~0 , u9|Mux22~0, DE2_70, 1
instance = comp, \u9|senosr_exposure[0] , u9|senosr_exposure[0], DE2_70, 1
instance = comp, \u9|Mux23~4 , u9|Mux23~4, DE2_70, 1
instance = comp, \u9|Mux23~5 , u9|Mux23~5, DE2_70, 1
instance = comp, \u9|Mux20~0 , u9|Mux20~0, DE2_70, 1
instance = comp, \u9|Mux20~1 , u9|Mux20~1, DE2_70, 1
instance = comp, \u9|Mux19~0 , u9|Mux19~0, DE2_70, 1
instance = comp, \u9|Mux19~1 , u9|Mux19~1, DE2_70, 1
instance = comp, \u9|Mux19~2 , u9|Mux19~2, DE2_70, 1
instance = comp, \u9|Mux19~3 , u9|Mux19~3, DE2_70, 1
instance = comp, \u9|Mux18~0 , u9|Mux18~0, DE2_70, 1
instance = comp, \u9|Mux21~0 , u9|Mux21~0, DE2_70, 1
instance = comp, \u9|Mux21~1 , u9|Mux21~1, DE2_70, 1
instance = comp, \u9|Mux21~2 , u9|Mux21~2, DE2_70, 1
instance = comp, \u9|Mux0~0 , u9|Mux0~0, DE2_70, 1
instance = comp, \u9|Mux2~0 , u9|Mux2~0, DE2_70, 1
instance = comp, \u9|Mux2~1 , u9|Mux2~1, DE2_70, 1
instance = comp, \u9|Mux3~0 , u9|Mux3~0, DE2_70, 1
instance = comp, \u9|u0|ACK1 , u9|u0|ACK1, DE2_70, 1
instance = comp, \u9|u0|ACK2 , u9|u0|ACK2, DE2_70, 1
instance = comp, \u9|u0|ACK3 , u9|u0|ACK3, DE2_70, 1
instance = comp, \u9|u0|ACK4 , u9|u0|ACK4, DE2_70, 1
instance = comp, \u9|u0|ACK~0 , u9|u0|ACK~0, DE2_70, 1
instance = comp, \u7|command1|rp_shift[2] , u7|command1|rp_shift[2], DE2_70, 1
instance = comp, \u7|command1|rp_shift~3 , u7|command1|rp_shift~3, DE2_70, 1
instance = comp, \u8|command1|command_delay[2] , u8|command1|command_delay[2], DE2_70, 1
instance = comp, \u8|command1|command_delay~3 , u8|command1|command_delay~3, DE2_70, 1
instance = comp, \u8|command1|rp_shift[2] , u8|command1|rp_shift[2], DE2_70, 1
instance = comp, \u8|command1|rp_shift~3 , u8|command1|rp_shift~3, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6, DE2_70, 1
instance = comp, \H0|DvalHolding2 , H0|DvalHolding2, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], DE2_70, 1
instance = comp, \u9|senosr_exposure[15]~37 , u9|senosr_exposure[15]~37, DE2_70, 1
instance = comp, \u9|senosr_exposure[15]~40 , u9|senosr_exposure[15]~40, DE2_70, 1
instance = comp, \u9|senosr_exposure[15]~41 , u9|senosr_exposure[15]~41, DE2_70, 1
instance = comp, \u9|senosr_exposure[15]~42 , u9|senosr_exposure[15]~42, DE2_70, 1
instance = comp, \u9|senosr_exposure[0]~54 , u9|senosr_exposure[0]~54, DE2_70, 1
instance = comp, \u9|u0|ACK1~2 , u9|u0|ACK1~2, DE2_70, 1
instance = comp, \u9|u0|ACK1~3 , u9|u0|ACK1~3, DE2_70, 1
instance = comp, \u9|u0|ACK2~0 , u9|u0|ACK2~0, DE2_70, 1
instance = comp, \u9|u0|ACK2~1 , u9|u0|ACK2~1, DE2_70, 1
instance = comp, \u9|u0|ACK2~2 , u9|u0|ACK2~2, DE2_70, 1
instance = comp, \u9|u0|Selector3~0 , u9|u0|Selector3~0, DE2_70, 1
instance = comp, \u9|u0|ACK3~2 , u9|u0|ACK3~2, DE2_70, 1
instance = comp, \u9|u0|ACK4~9 , u9|u0|ACK4~9, DE2_70, 1
instance = comp, \u7|command1|rp_shift~4 , u7|command1|rp_shift~4, DE2_70, 1
instance = comp, \u8|command1|command_delay[3] , u8|command1|command_delay[3], DE2_70, 1
instance = comp, \u8|command1|command_delay~4 , u8|command1|command_delay~4, DE2_70, 1
instance = comp, \u8|command1|rp_shift~4 , u8|command1|rp_shift~4, DE2_70, 1
instance = comp, \H0|DvalHolding , H0|DvalHolding, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8, DE2_70, 1
instance = comp, \u7|command1|rp_shift~5 , u7|command1|rp_shift~5, DE2_70, 1
instance = comp, \u7|command1|rp_shift~6 , u7|command1|rp_shift~6, DE2_70, 1
instance = comp, \u8|command1|command_delay[4] , u8|command1|command_delay[4], DE2_70, 1
instance = comp, \u8|command1|command_delay~5 , u8|command1|command_delay~5, DE2_70, 1
instance = comp, \u8|command1|rp_shift~5 , u8|command1|rp_shift~5, DE2_70, 1
instance = comp, \u8|command1|rp_shift~6 , u8|command1|rp_shift~6, DE2_70, 1
instance = comp, \wine1|oGVALd , wine1|oGVALd, DE2_70, 1
instance = comp, \u8|command1|command_delay[5] , u8|command1|command_delay[5], DE2_70, 1
instance = comp, \u8|command1|command_delay~6 , u8|command1|command_delay~6, DE2_70, 1
instance = comp, \u8|command1|command_delay[6] , u8|command1|command_delay[6], DE2_70, 1
instance = comp, \u8|command1|command_delay~7 , u8|command1|command_delay~7, DE2_70, 1
instance = comp, \u8|command1|command_delay[7] , u8|command1|command_delay[7], DE2_70, 1
instance = comp, \u8|command1|command_delay~8 , u8|command1|command_delay~8, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[253]~484 , wine1|Div0|auto_generated|divider|divider|StageOut[253]~484, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[249]~488 , wine1|Div0|auto_generated|divider|divider|StageOut[249]~488, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[246]~491 , wine1|Div0|auto_generated|divider|divider|StageOut[246]~491, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[283]~502 , wine1|Div0|auto_generated|divider|divider|StageOut[283]~502, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[282]~503 , wine1|Div0|auto_generated|divider|divider|StageOut[282]~503, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[298]~513 , wine1|Div0|auto_generated|divider|divider|StageOut[298]~513, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[313]~524 , wine1|Div0|auto_generated|divider|divider|StageOut[313]~524, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[303]~534 , wine1|Div0|auto_generated|divider|divider|StageOut[303]~534, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[328]~535 , wine1|Div0|auto_generated|divider|divider|StageOut[328]~535, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[324]~539 , wine1|Div0|auto_generated|divider|divider|StageOut[324]~539, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[320]~543 , wine1|Div0|auto_generated|divider|divider|StageOut[320]~543, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[318]~544 , wine1|Div0|auto_generated|divider|divider|StageOut[318]~544, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[342]~547 , wine1|Div0|auto_generated|divider|divider|StageOut[342]~547, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[339]~550 , wine1|Div0|auto_generated|divider|divider|StageOut[339]~550, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[338]~551 , wine1|Div0|auto_generated|divider|divider|StageOut[338]~551, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[335]~554 , wine1|Div0|auto_generated|divider|divider|StageOut[335]~554, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[358]~557 , wine1|Div0|auto_generated|divider|divider|StageOut[358]~557, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[356]~559 , wine1|Div0|auto_generated|divider|divider|StageOut[356]~559, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[355]~560 , wine1|Div0|auto_generated|divider|divider|StageOut[355]~560, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[351]~564 , wine1|Div0|auto_generated|divider|divider|StageOut[351]~564, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[350]~565 , wine1|Div0|auto_generated|divider|divider|StageOut[350]~565, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[348]~567 , wine1|Div0|auto_generated|divider|divider|StageOut[348]~567, DE2_70, 1
instance = comp, \u7|control1|REFRESH~2 , u7|control1|REFRESH~2, DE2_70, 1
instance = comp, \u9|Mux23~6 , u9|Mux23~6, DE2_70, 1
instance = comp, \u9|LUT_INDEX[2]~6 , u9|LUT_INDEX[2]~6, DE2_70, 1
instance = comp, \u9|u0|ACK1~4 , u9|u0|ACK1~4, DE2_70, 1
instance = comp, \u9|u0|ACK3~3 , u9|u0|ACK3~3, DE2_70, 1
instance = comp, \u8|command1|command_delay~9 , u8|command1|command_delay~9, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[231]~575 , wine1|Div0|auto_generated|divider|divider|StageOut[231]~575, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[245]~577 , wine1|Div0|auto_generated|divider|divider|StageOut[245]~577, DE2_70, 1
instance = comp, \u9|u0|ACK4~4 , u9|u0|ACK4~4, DE2_70, 1
instance = comp, \u9|u0|ACK4~10 , u9|u0|ACK4~10, DE2_70, 1
instance = comp, \u9|Mux18~1 , u9|Mux18~1, DE2_70, 1
instance = comp, \u9|Mux18~2 , u9|Mux18~2, DE2_70, 1
instance = comp, \u9|Mux22~1 , u9|Mux22~1, DE2_70, 1
instance = comp, \u9|Mux22~2 , u9|Mux22~2, DE2_70, 1
instance = comp, \u11|WideOr15~0 , u11|WideOr15~0, DE2_70, 1
instance = comp, \u11|WideOr15~1 , u11|WideOr15~1, DE2_70, 1
instance = comp, \u8|command1|REF_ACK~_wirecell , u8|command1|REF_ACK~_wirecell, DE2_70, 1
instance = comp, \iSW[3]~I , iSW[3], DE2_70, 1
instance = comp, \iCLK_50~clkctrl , iCLK_50~clkctrl, DE2_70, 1
instance = comp, \u8|PM_STOP~feeder , u8|PM_STOP~feeder, DE2_70, 1
instance = comp, \u7|control1|SADDR[9]~feeder , u7|control1|SADDR[9]~feeder, DE2_70, 1
instance = comp, \u7|control1|SADDR[13]~feeder , u7|control1|SADDR[13]~feeder, DE2_70, 1
instance = comp, \u7|control1|SADDR[14]~feeder , u7|control1|SADDR[14]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[14]~feeder , u8|control1|SADDR[14]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[15]~feeder , u8|control1|SADDR[15]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[20]~feeder , u8|control1|SADDR[20]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[0]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[0]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder, DE2_70, 1
instance = comp, \u3|wData1_d2[2]~feeder , u3|wData1_d2[2]~feeder, DE2_70, 1
instance = comp, \u3|wData2_d2[11]~feeder , u3|wData2_d2[11]~feeder, DE2_70, 1
instance = comp, \u3|wData2_d2[8]~feeder , u3|wData2_d2[8]~feeder, DE2_70, 1
instance = comp, \u3|wData2_d2[3]~feeder , u3|wData2_d2[3]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder, DE2_70, 1
instance = comp, \u11|m3wire_data[11]~feeder , u11|m3wire_data[11]~feeder, DE2_70, 1
instance = comp, \u9|u0|SD[10]~feeder , u9|u0|SD[10]~feeder, DE2_70, 1
instance = comp, \u9|u0|SD[15]~feeder , u9|u0|SD[15]~feeder, DE2_70, 1
instance = comp, \u9|u0|SD[11]~feeder , u9|u0|SD[11]~feeder, DE2_70, 1
instance = comp, \u9|u0|SD[6]~feeder , u9|u0|SD[6]~feeder, DE2_70, 1
instance = comp, \u9|u0|SD[5]~feeder , u9|u0|SD[5]~feeder, DE2_70, 1
instance = comp, \u9|u0|SD[2]~feeder , u9|u0|SD[2]~feeder, DE2_70, 1
instance = comp, \u9|u0|SD[23]~feeder , u9|u0|SD[23]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder, DE2_70, 1
instance = comp, \u9|mI2C_DATA[4]~feeder , u9|mI2C_DATA[4]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder, DE2_70, 1
instance = comp, \DRAM_DQ[2]~I , DRAM_DQ[2], DE2_70, 1
instance = comp, \DRAM_DQ[3]~I , DRAM_DQ[3], DE2_70, 1
instance = comp, \DRAM_DQ[4]~I , DRAM_DQ[4], DE2_70, 1
instance = comp, \DRAM_DQ[5]~I , DRAM_DQ[5], DE2_70, 1
instance = comp, \DRAM_DQ[6]~I , DRAM_DQ[6], DE2_70, 1
instance = comp, \DRAM_DQ[7]~I , DRAM_DQ[7], DE2_70, 1
instance = comp, \DRAM_DQ[8]~I , DRAM_DQ[8], DE2_70, 1
instance = comp, \DRAM_DQ[9]~I , DRAM_DQ[9], DE2_70, 1
instance = comp, \DRAM_DQ[10]~I , DRAM_DQ[10], DE2_70, 1
instance = comp, \DRAM_DQ[11]~I , DRAM_DQ[11], DE2_70, 1
instance = comp, \DRAM_DQ[12]~I , DRAM_DQ[12], DE2_70, 1
instance = comp, \DRAM_DQ[13]~I , DRAM_DQ[13], DE2_70, 1
instance = comp, \DRAM_DQ[14]~I , DRAM_DQ[14], DE2_70, 1
instance = comp, \DRAM_DQ[18]~I , DRAM_DQ[18], DE2_70, 1
instance = comp, \DRAM_DQ[19]~I , DRAM_DQ[19], DE2_70, 1
instance = comp, \DRAM_DQ[20]~I , DRAM_DQ[20], DE2_70, 1
instance = comp, \DRAM_DQ[21]~I , DRAM_DQ[21], DE2_70, 1
instance = comp, \DRAM_DQ[22]~I , DRAM_DQ[22], DE2_70, 1
instance = comp, \DRAM_DQ[23]~I , DRAM_DQ[23], DE2_70, 1
instance = comp, \DRAM_DQ[24]~I , DRAM_DQ[24], DE2_70, 1
instance = comp, \DRAM_DQ[25]~I , DRAM_DQ[25], DE2_70, 1
instance = comp, \DRAM_DQ[28]~I , DRAM_DQ[28], DE2_70, 1
instance = comp, \DRAM_DQ[29]~I , DRAM_DQ[29], DE2_70, 1
instance = comp, \DRAM_DQ[30]~I , DRAM_DQ[30], DE2_70, 1
instance = comp, \GPIO_1[0]~I , GPIO_1[0], DE2_70, 1
instance = comp, \GPIO_1[1]~I , GPIO_1[1], DE2_70, 1
instance = comp, \GPIO_1[2]~I , GPIO_1[2], DE2_70, 1
instance = comp, \GPIO_1[3]~I , GPIO_1[3], DE2_70, 1
instance = comp, \GPIO_1[4]~I , GPIO_1[4], DE2_70, 1
instance = comp, \GPIO_1[5]~I , GPIO_1[5], DE2_70, 1
instance = comp, \GPIO_1[6]~I , GPIO_1[6], DE2_70, 1
instance = comp, \GPIO_1[7]~I , GPIO_1[7], DE2_70, 1
instance = comp, \GPIO_1[8]~I , GPIO_1[8], DE2_70, 1
instance = comp, \GPIO_1[9]~I , GPIO_1[9], DE2_70, 1
instance = comp, \GPIO_1[10]~I , GPIO_1[10], DE2_70, 1
instance = comp, \GPIO_1[11]~I , GPIO_1[11], DE2_70, 1
instance = comp, \GPIO_1[17]~I , GPIO_1[17], DE2_70, 1
instance = comp, \GPIO_1[18]~I , GPIO_1[18], DE2_70, 1
instance = comp, \GPIO_1[19]~I , GPIO_1[19], DE2_70, 1
instance = comp, \u7|Add4~0 , u7|Add4~0, DE2_70, 1
instance = comp, \u7|Add4~2 , u7|Add4~2, DE2_70, 1
instance = comp, \u7|Add4~4 , u7|Add4~4, DE2_70, 1
instance = comp, \u7|ST[2]~14 , u7|ST[2]~14, DE2_70, 1
instance = comp, \u7|ST[2] , u7|ST[2], DE2_70, 1
instance = comp, \u7|ST[3]~12 , u7|ST[3]~12, DE2_70, 1
instance = comp, \u7|ST[3] , u7|ST[3], DE2_70, 1
instance = comp, \u7|Add4~8 , u7|Add4~8, DE2_70, 1
instance = comp, \u7|ST[4]~11 , u7|ST[4]~11, DE2_70, 1
instance = comp, \u7|ST[4] , u7|ST[4], DE2_70, 1
instance = comp, \u7|Equal5~1 , u7|Equal5~1, DE2_70, 1
instance = comp, \u7|Equal5~2 , u7|Equal5~2, DE2_70, 1
instance = comp, \u7|ST[1]~16 , u7|ST[1]~16, DE2_70, 1
instance = comp, \u7|Add4~10 , u7|Add4~10, DE2_70, 1
instance = comp, \u7|ST[6]~9 , u7|ST[6]~9, DE2_70, 1
instance = comp, \u7|ST[6] , u7|ST[6], DE2_70, 1
instance = comp, \u7|ST[9]~7 , u7|ST[9]~7, DE2_70, 1
instance = comp, \u7|ST[9] , u7|ST[9], DE2_70, 1
instance = comp, \u7|ST[5]~10 , u7|ST[5]~10, DE2_70, 1
instance = comp, \u7|ST[5] , u7|ST[5], DE2_70, 1
instance = comp, \u7|Equal5~0 , u7|Equal5~0, DE2_70, 1
instance = comp, \u7|Equal7~0 , u7|Equal7~0, DE2_70, 1
instance = comp, \u7|Equal4~0 , u7|Equal4~0, DE2_70, 1
instance = comp, \u7|Equal7~1 , u7|Equal7~1, DE2_70, 1
instance = comp, \u7|mRD_DONE~0 , u7|mRD_DONE~0, DE2_70, 1
instance = comp, \u7|mRD_DONE , u7|mRD_DONE, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder, DE2_70, 1
instance = comp, \u1|Cont[19]~59 , u1|Cont[19]~59, DE2_70, 1
instance = comp, \u1|Cont[20]~61 , u1|Cont[20]~61, DE2_70, 1
instance = comp, \u1|Cont[21]~64 , u1|Cont[21]~64, DE2_70, 1
instance = comp, \iKEY[0]~I , iKEY[0], DE2_70, 1
instance = comp, \u1|Cont[21] , u1|Cont[21], DE2_70, 1
instance = comp, \u1|Cont[22] , u1|Cont[22], DE2_70, 1
instance = comp, \u1|Equal0~6 , u1|Equal0~6, DE2_70, 1
instance = comp, \u1|Cont[20] , u1|Cont[20], DE2_70, 1
instance = comp, \u1|Equal0~7 , u1|Equal0~7, DE2_70, 1
instance = comp, \u1|Cont[0]~63 , u1|Cont[0]~63, DE2_70, 1
instance = comp, \u1|Cont[0] , u1|Cont[0], DE2_70, 1
instance = comp, \u1|Cont[3]~27 , u1|Cont[3]~27, DE2_70, 1
instance = comp, \u1|Cont[3] , u1|Cont[3], DE2_70, 1
instance = comp, \u1|Cont[4]~29 , u1|Cont[4]~29, DE2_70, 1
instance = comp, \u1|Cont[5]~31 , u1|Cont[5]~31, DE2_70, 1
instance = comp, \u1|Cont[5] , u1|Cont[5], DE2_70, 1
instance = comp, \u1|Cont[7]~35 , u1|Cont[7]~35, DE2_70, 1
instance = comp, \u1|Cont[7] , u1|Cont[7], DE2_70, 1
instance = comp, \u1|Cont[8]~37 , u1|Cont[8]~37, DE2_70, 1
instance = comp, \u1|Cont[9]~39 , u1|Cont[9]~39, DE2_70, 1
instance = comp, \u1|Cont[9] , u1|Cont[9], DE2_70, 1
instance = comp, \u1|Cont[10]~41 , u1|Cont[10]~41, DE2_70, 1
instance = comp, \u1|Cont[10] , u1|Cont[10], DE2_70, 1
instance = comp, \u1|Cont[11]~43 , u1|Cont[11]~43, DE2_70, 1
instance = comp, \u1|Cont[11] , u1|Cont[11], DE2_70, 1
instance = comp, \u1|Cont[12]~45 , u1|Cont[12]~45, DE2_70, 1
instance = comp, \u1|Cont[12] , u1|Cont[12], DE2_70, 1
instance = comp, \u1|Cont[13]~47 , u1|Cont[13]~47, DE2_70, 1
instance = comp, \u1|Cont[13] , u1|Cont[13], DE2_70, 1
instance = comp, \u1|Cont[14]~49 , u1|Cont[14]~49, DE2_70, 1
instance = comp, \u1|Cont[14] , u1|Cont[14], DE2_70, 1
instance = comp, \u1|Cont[16]~53 , u1|Cont[16]~53, DE2_70, 1
instance = comp, \u1|Cont[16] , u1|Cont[16], DE2_70, 1
instance = comp, \u1|Cont[17]~55 , u1|Cont[17]~55, DE2_70, 1
instance = comp, \u1|Cont[19] , u1|Cont[19], DE2_70, 1
instance = comp, \u1|Cont[17] , u1|Cont[17], DE2_70, 1
instance = comp, \u1|Equal0~0 , u1|Equal0~0, DE2_70, 1
instance = comp, \u1|Cont[8] , u1|Cont[8], DE2_70, 1
instance = comp, \u1|Equal0~3 , u1|Equal0~3, DE2_70, 1
instance = comp, \u1|Equal0~4 , u1|Equal0~4, DE2_70, 1
instance = comp, \u1|Cont[4] , u1|Cont[4], DE2_70, 1
instance = comp, \u1|Equal0~2 , u1|Equal0~2, DE2_70, 1
instance = comp, \u1|Equal0~5 , u1|Equal0~5, DE2_70, 1
instance = comp, \u1|oRST_0~1 , u1|oRST_0~1, DE2_70, 1
instance = comp, \u1|oRST_0 , u1|oRST_0, DE2_70, 1
instance = comp, \u1|oRST_0~clkctrl , u1|oRST_0~clkctrl, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0] , u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder , u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|p0addr , u7|write_fifo1|dcfifo_component|auto_generated|p0addr, DE2_70, 1
instance = comp, \u7|ST[8]~13 , u7|ST[8]~13, DE2_70, 1
instance = comp, \u7|ST[8] , u7|ST[8], DE2_70, 1
instance = comp, \u7|Equal9~0 , u7|Equal9~0, DE2_70, 1
instance = comp, \u7|Equal8~0 , u7|Equal8~0, DE2_70, 1
instance = comp, \u7|IN_REQ~0 , u7|IN_REQ~0, DE2_70, 1
instance = comp, \u7|IN_REQ , u7|IN_REQ, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1] , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7] , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE2_70, 1
instance = comp, \u2|Pre_FVAL~feeder , u2|Pre_FVAL~feeder, DE2_70, 1
instance = comp, \u1|oRST_2~0 , u1|oRST_2~0, DE2_70, 1
instance = comp, \u1|oRST_2~1 , u1|oRST_2~1, DE2_70, 1
instance = comp, \u1|oRST_2 , u1|oRST_2, DE2_70, 1
instance = comp, \u1|oRST_2~clkctrl , u1|oRST_2~clkctrl, DE2_70, 1
instance = comp, \u2|Pre_FVAL , u2|Pre_FVAL, DE2_70, 1
instance = comp, \u2|mCCD_FVAL~0 , u2|mCCD_FVAL~0, DE2_70, 1
instance = comp, \u2|mCCD_FVAL , u2|mCCD_FVAL, DE2_70, 1
instance = comp, \u2|mCCD_LVAL , u2|mCCD_LVAL, DE2_70, 1
instance = comp, \u3|oDval~0 , u3|oDval~0, DE2_70, 1
instance = comp, \u1|oRST_1~0 , u1|oRST_1~0, DE2_70, 1
instance = comp, \u1|oRST_1~1 , u1|oRST_1~1, DE2_70, 1
instance = comp, \u1|oRST_1 , u1|oRST_1, DE2_70, 1
instance = comp, \u1|oRST_1~clkctrl , u1|oRST_1~clkctrl, DE2_70, 1
instance = comp, \u3|oDval , u3|oDval, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2] , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8] , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq , u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena , u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] , u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0] , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] , u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3] , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5] , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6] , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9] , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[8] , u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[8], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[8] , u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[8], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[7] , u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[7], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[6]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[6]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[6] , u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[6], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[5] , u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[5], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[4] , u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[4], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3] , u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[2] , u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[2], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[1] , u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[1], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[0] , u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[0], DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1 , u7|write_fifo1|dcfifo_component|auto_generated|op_1~1, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3 , u7|write_fifo1|dcfifo_component|auto_generated|op_1~3, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5 , u7|write_fifo1|dcfifo_component|auto_generated|op_1~5, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7 , u7|write_fifo1|dcfifo_component|auto_generated|op_1~7, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9 , u7|write_fifo1|dcfifo_component|auto_generated|op_1~9, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11 , u7|write_fifo1|dcfifo_component|auto_generated|op_1~11, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13 , u7|write_fifo1|dcfifo_component|auto_generated|op_1~13, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15 , u7|write_fifo1|dcfifo_component|auto_generated|op_1~15, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16 , u7|write_fifo1|dcfifo_component|auto_generated|op_1~16, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1] , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2] , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0] , u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] , u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder, DE2_70, 1
instance = comp, \u10|y_cnt~2 , u10|y_cnt~2, DE2_70, 1
instance = comp, \u10|Add0~2 , u10|Add0~2, DE2_70, 1
instance = comp, \u10|x_cnt[1] , u10|x_cnt[1], DE2_70, 1
instance = comp, \u10|Add0~4 , u10|Add0~4, DE2_70, 1
instance = comp, \u10|Add0~6 , u10|Add0~6, DE2_70, 1
instance = comp, \u10|Add0~8 , u10|Add0~8, DE2_70, 1
instance = comp, \u10|x_cnt[4] , u10|x_cnt[4], DE2_70, 1
instance = comp, \u10|Add0~10 , u10|Add0~10, DE2_70, 1
instance = comp, \u10|x_cnt~1 , u10|x_cnt~1, DE2_70, 1
instance = comp, \u10|x_cnt[5] , u10|x_cnt[5], DE2_70, 1
instance = comp, \u10|Add0~12 , u10|Add0~12, DE2_70, 1
instance = comp, \u10|x_cnt[6] , u10|x_cnt[6], DE2_70, 1
instance = comp, \u10|Add0~14 , u10|Add0~14, DE2_70, 1
instance = comp, \u10|Add0~16 , u10|Add0~16, DE2_70, 1
instance = comp, \u10|x_cnt[8] , u10|x_cnt[8], DE2_70, 1
instance = comp, \u10|Add0~18 , u10|Add0~18, DE2_70, 1
instance = comp, \u10|Add0~20 , u10|Add0~20, DE2_70, 1
instance = comp, \u10|x_cnt~0 , u10|x_cnt~0, DE2_70, 1
instance = comp, \u10|x_cnt[10] , u10|x_cnt[10], DE2_70, 1
instance = comp, \u10|x_cnt[2] , u10|x_cnt[2], DE2_70, 1
instance = comp, \u10|Equal0~1 , u10|Equal0~1, DE2_70, 1
instance = comp, \u10|x_cnt[7] , u10|x_cnt[7], DE2_70, 1
instance = comp, \u10|Equal0~2 , u10|Equal0~2, DE2_70, 1
instance = comp, \u10|x_cnt[9] , u10|x_cnt[9], DE2_70, 1
instance = comp, \u10|Equal0~0 , u10|Equal0~0, DE2_70, 1
instance = comp, \u10|x_cnt[3] , u10|x_cnt[3], DE2_70, 1
instance = comp, \u10|Equal0~3 , u10|Equal0~3, DE2_70, 1
instance = comp, \u10|y_cnt[0] , u10|y_cnt[0], DE2_70, 1
instance = comp, \u10|y_cnt~1 , u10|y_cnt~1, DE2_70, 1
instance = comp, \u10|y_cnt[2] , u10|y_cnt[2], DE2_70, 1
instance = comp, \u10|Add1~2 , u10|Add1~2, DE2_70, 1
instance = comp, \u10|y_cnt[1] , u10|y_cnt[1], DE2_70, 1
instance = comp, \u10|Add1~8 , u10|Add1~8, DE2_70, 1
instance = comp, \u10|y_cnt[4] , u10|y_cnt[4], DE2_70, 1
instance = comp, \u10|Add1~10 , u10|Add1~10, DE2_70, 1
instance = comp, \u10|Add1~12 , u10|Add1~12, DE2_70, 1
instance = comp, \u10|y_cnt[6] , u10|y_cnt[6], DE2_70, 1
instance = comp, \u10|Add1~14 , u10|Add1~14, DE2_70, 1
instance = comp, \u10|y_cnt[7] , u10|y_cnt[7], DE2_70, 1
instance = comp, \u10|Add1~16 , u10|Add1~16, DE2_70, 1
instance = comp, \u10|y_cnt[8] , u10|y_cnt[8], DE2_70, 1
instance = comp, \u10|Add1~18 , u10|Add1~18, DE2_70, 1
instance = comp, \u10|y_cnt~3 , u10|y_cnt~3, DE2_70, 1
instance = comp, \u10|y_cnt[9] , u10|y_cnt[9], DE2_70, 1
instance = comp, \u10|Equal1~1 , u10|Equal1~1, DE2_70, 1
instance = comp, \u10|y_cnt[5] , u10|y_cnt[5], DE2_70, 1
instance = comp, \u10|Equal1~0 , u10|Equal1~0, DE2_70, 1
instance = comp, \u10|Equal1~2 , u10|Equal1~2, DE2_70, 1
instance = comp, \u10|y_cnt~0 , u10|y_cnt~0, DE2_70, 1
instance = comp, \u10|y_cnt[3] , u10|y_cnt[3], DE2_70, 1
instance = comp, \u10|Equal2~0 , u10|Equal2~0, DE2_70, 1
instance = comp, \u10|LessThan3~0 , u10|LessThan3~0, DE2_70, 1
instance = comp, \u10|LessThan2~1 , u10|LessThan2~1, DE2_70, 1
instance = comp, \u10|LessThan2~0 , u10|LessThan2~0, DE2_70, 1
instance = comp, \u10|LessThan2~2 , u10|LessThan2~2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 , u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2 , u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder , u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|p0addr , u7|read_fifo1|dcfifo_component|auto_generated|p0addr, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena , u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] , u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7] , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0] , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3] , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4] , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6] , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8] , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9] , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8] , u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[7] , u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[7], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[6] , u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[6], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[5] , u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[5], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[4] , u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[4], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3] , u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[2] , u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[2], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[1] , u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[1], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0] , u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1 , u7|read_fifo1|dcfifo_component|auto_generated|op_2~1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3 , u7|read_fifo1|dcfifo_component|auto_generated|op_2~3, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5 , u7|read_fifo1|dcfifo_component|auto_generated|op_2~5, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7 , u7|read_fifo1|dcfifo_component|auto_generated|op_2~7, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9 , u7|read_fifo1|dcfifo_component|auto_generated|op_2~9, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11 , u7|read_fifo1|dcfifo_component|auto_generated|op_2~11, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13 , u7|read_fifo1|dcfifo_component|auto_generated|op_2~13, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15 , u7|read_fifo1|dcfifo_component|auto_generated|op_2~15, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16 , u7|read_fifo1|dcfifo_component|auto_generated|op_2~16, DE2_70, 1
instance = comp, \u7|RD_MASK~0 , u7|RD_MASK~0, DE2_70, 1
instance = comp, \u7|RD_MASK~1 , u7|RD_MASK~1, DE2_70, 1
instance = comp, \u7|RD_MASK[0] , u7|RD_MASK[0], DE2_70, 1
instance = comp, \u7|Pre_WR , u7|Pre_WR, DE2_70, 1
instance = comp, \u7|ST[6]~2 , u7|ST[6]~2, DE2_70, 1
instance = comp, \u7|ST[6]~3 , u7|ST[6]~3, DE2_70, 1
instance = comp, \u7|ST[1]~6 , u7|ST[1]~6, DE2_70, 1
instance = comp, \u7|ST[1] , u7|ST[1], DE2_70, 1
instance = comp, \u7|Equal6~0 , u7|Equal6~0, DE2_70, 1
instance = comp, \u7|ST[0]~4 , u7|ST[0]~4, DE2_70, 1
instance = comp, \u7|ST[0]~5 , u7|ST[0]~5, DE2_70, 1
instance = comp, \u7|ST[0] , u7|ST[0], DE2_70, 1
instance = comp, \u7|Equal5~3 , u7|Equal5~3, DE2_70, 1
instance = comp, \u7|Equal2~0 , u7|Equal2~0, DE2_70, 1
instance = comp, \u7|Write~0 , u7|Write~0, DE2_70, 1
instance = comp, \u7|Write~1 , u7|Write~1, DE2_70, 1
instance = comp, \u7|ST[6]~15 , u7|ST[6]~15, DE2_70, 1
instance = comp, \u7|Write~2 , u7|Write~2, DE2_70, 1
instance = comp, \u7|Write , u7|Write, DE2_70, 1
instance = comp, \u7|mWR_DONE~0 , u7|mWR_DONE~0, DE2_70, 1
instance = comp, \u7|mWR_DONE , u7|mWR_DONE, DE2_70, 1
instance = comp, \u7|mWR~0 , u7|mWR~0, DE2_70, 1
instance = comp, \u7|mWR , u7|mWR, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder , u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder , u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0] , u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0], DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|p0addr , u7|write_fifo2|dcfifo_component|auto_generated|p0addr, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell , u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell, DE2_70, 1
instance = comp, \iCLK_50_3~I , iCLK_50_3, DE2_70, 1
instance = comp, \u6|altpll_component|pll , u6|altpll_component|pll, DE2_70, 1
instance = comp, \u6|altpll_component|_clk0~clkctrl , u6|altpll_component|_clk0~clkctrl, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0], DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1], DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2], DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3], DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4], DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5], DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6], DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7], DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8], DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] , u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9], DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] , u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8], DE2_70, 1
instance = comp, \~GND , ~GND, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 , u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0, DE2_70, 1
instance = comp, \GPIO_CLKIN_N1~I , GPIO_CLKIN_N1, DE2_70, 1
instance = comp, \GPIO_CLKIN_N1~clkctrl , GPIO_CLKIN_N1~clkctrl, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] , u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8], DE2_70, 1
instance = comp, \H0|Mux3~0 , H0|Mux3~0, DE2_70, 1
instance = comp, \H0|PixCount~2 , H0|PixCount~2, DE2_70, 1
instance = comp, \H0|PixCount[0] , H0|PixCount[0], DE2_70, 1
instance = comp, \H0|PixCount~7 , H0|PixCount~7, DE2_70, 1
instance = comp, \H0|PixCount[3] , H0|PixCount[3], DE2_70, 1
instance = comp, \H0|PixCount~6 , H0|PixCount~6, DE2_70, 1
instance = comp, \H0|PixCount[2] , H0|PixCount[2], DE2_70, 1
instance = comp, \H0|Add2~2 , H0|Add2~2, DE2_70, 1
instance = comp, \H0|PixCount~3 , H0|PixCount~3, DE2_70, 1
instance = comp, \H0|PixCount[1] , H0|PixCount[1], DE2_70, 1
instance = comp, \H0|Add2~8 , H0|Add2~8, DE2_70, 1
instance = comp, \H0|Add2~10 , H0|Add2~10, DE2_70, 1
instance = comp, \H0|PixCount~4 , H0|PixCount~4, DE2_70, 1
instance = comp, \H0|PixCount[5] , H0|PixCount[5], DE2_70, 1
instance = comp, \H0|Add2~12 , H0|Add2~12, DE2_70, 1
instance = comp, \H0|PixCount~0 , H0|PixCount~0, DE2_70, 1
instance = comp, \H0|PixCount[6] , H0|PixCount[6], DE2_70, 1
instance = comp, \H0|LessThan0~0 , H0|LessThan0~0, DE2_70, 1
instance = comp, \H0|Add2~14 , H0|Add2~14, DE2_70, 1
instance = comp, \H0|PixCount~1 , H0|PixCount~1, DE2_70, 1
instance = comp, \H0|PixCount[7] , H0|PixCount[7], DE2_70, 1
instance = comp, \H0|Add2~16 , H0|Add2~16, DE2_70, 1
instance = comp, \H0|Mux3~1 , H0|Mux3~1, DE2_70, 1
instance = comp, \H0|PixCount[8] , H0|PixCount[8], DE2_70, 1
instance = comp, \H0|LessThan0~2 , H0|LessThan0~2, DE2_70, 1
instance = comp, \H0|Mux2~0 , H0|Mux2~0, DE2_70, 1
instance = comp, \H0|state[0] , H0|state[0], DE2_70, 1
instance = comp, \H0|state[1]~1 , H0|state[1]~1, DE2_70, 1
instance = comp, \H0|state[1] , H0|state[1], DE2_70, 1
instance = comp, \u2|oDVAL , u2|oDVAL, DE2_70, 1
instance = comp, \u2|mCCD_DATA~3 , u2|mCCD_DATA~3, DE2_70, 1
instance = comp, \u2|mCCD_DATA[8] , u2|mCCD_DATA[8], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0 , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1 , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2 , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[2] , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[2], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3 , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4 , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[4] , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[4], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[3] , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[3], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 , u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[1] , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[1], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2 , u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5 , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6 , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7 , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[7] , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[7], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8 , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[9] , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[9], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[8] , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[8], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 , u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual , u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[0] , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[0], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[5] , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[5], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[6] , u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[6], DE2_70, 1
instance = comp, \u2|mCCD_DATA~2 , u2|mCCD_DATA~2, DE2_70, 1
instance = comp, \u2|mCCD_DATA[9] , u2|mCCD_DATA[9], DE2_70, 1
instance = comp, \u2|mCCD_DATA~1 , u2|mCCD_DATA~1, DE2_70, 1
instance = comp, \u2|mCCD_DATA[10] , u2|mCCD_DATA[10], DE2_70, 1
instance = comp, \u2|mCCD_DATA~0 , u2|mCCD_DATA~0, DE2_70, 1
instance = comp, \u2|mCCD_DATA[11] , u2|mCCD_DATA[11], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 , u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8, DE2_70, 1
instance = comp, \u3|wData2_d1[11] , u3|wData2_d1[11], DE2_70, 1
instance = comp, \u3|wData2_d1[10] , u3|wData2_d1[10], DE2_70, 1
instance = comp, \u3|wData2_d1[9] , u3|wData2_d1[9], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a20 , u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a20, DE2_70, 1
instance = comp, \u2|mCCD_DATA~7 , u2|mCCD_DATA~7, DE2_70, 1
instance = comp, \u2|mCCD_DATA[4] , u2|mCCD_DATA[4], DE2_70, 1
instance = comp, \u2|mCCD_DATA~6 , u2|mCCD_DATA~6, DE2_70, 1
instance = comp, \u2|mCCD_DATA[5] , u2|mCCD_DATA[5], DE2_70, 1
instance = comp, \u2|mCCD_DATA~5 , u2|mCCD_DATA~5, DE2_70, 1
instance = comp, \u2|mCCD_DATA[6] , u2|mCCD_DATA[6], DE2_70, 1
instance = comp, \u2|mCCD_DATA~4 , u2|mCCD_DATA~4, DE2_70, 1
instance = comp, \u2|mCCD_DATA[7] , u2|mCCD_DATA[7], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 , u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16 , u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16, DE2_70, 1
instance = comp, \u3|wData2_d1[5] , u3|wData2_d1[5], DE2_70, 1
instance = comp, \u3|wData2_d1[4] , u3|wData2_d1[4], DE2_70, 1
instance = comp, \u2|mCCD_DATA~11 , u2|mCCD_DATA~11, DE2_70, 1
instance = comp, \u2|mCCD_DATA[0] , u2|mCCD_DATA[0], DE2_70, 1
instance = comp, \u2|mCCD_DATA~10 , u2|mCCD_DATA~10, DE2_70, 1
instance = comp, \u2|mCCD_DATA[1] , u2|mCCD_DATA[1], DE2_70, 1
instance = comp, \u2|mCCD_DATA~9 , u2|mCCD_DATA~9, DE2_70, 1
instance = comp, \u2|mCCD_DATA[2] , u2|mCCD_DATA[2], DE2_70, 1
instance = comp, \u2|mCCD_DATA~8 , u2|mCCD_DATA~8, DE2_70, 1
instance = comp, \u2|mCCD_DATA[3] , u2|mCCD_DATA[3], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 , u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 , u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12, DE2_70, 1
instance = comp, \u3|Add3~1 , u3|Add3~1, DE2_70, 1
instance = comp, \u3|Add3~2 , u3|Add3~2, DE2_70, 1
instance = comp, \u3|Add3~4 , u3|Add3~4, DE2_70, 1
instance = comp, \u3|Add3~6 , u3|Add3~6, DE2_70, 1
instance = comp, \u3|Add3~12 , u3|Add3~12, DE2_70, 1
instance = comp, \u3|Add3~14 , u3|Add3~14, DE2_70, 1
instance = comp, \u3|Add3~18 , u3|Add3~18, DE2_70, 1
instance = comp, \u3|Add3~20 , u3|Add3~20, DE2_70, 1
instance = comp, \u3|Add3~22 , u3|Add3~22, DE2_70, 1
instance = comp, \u3|Add3~24 , u3|Add3~24, DE2_70, 1
instance = comp, \iSW[17]~I , iSW[17], DE2_70, 1
instance = comp, \u3|mirror_sw , u3|mirror_sw, DE2_70, 1
instance = comp, \u2|X_Cont[0]~17 , u2|X_Cont[0]~17, DE2_70, 1
instance = comp, \u2|X_Cont[12]~41 , u2|X_Cont[12]~41, DE2_70, 1
instance = comp, \u2|X_Cont[12]~42 , u2|X_Cont[12]~42, DE2_70, 1
instance = comp, \u2|X_Cont[0] , u2|X_Cont[0], DE2_70, 1
instance = comp, \u2|Y_Cont[0]~16 , u2|Y_Cont[0]~16, DE2_70, 1
instance = comp, \u2|Y_Cont[4]~18 , u2|Y_Cont[4]~18, DE2_70, 1
instance = comp, \u2|Y_Cont[0] , u2|Y_Cont[0], DE2_70, 1
instance = comp, \u3|rGreen[8]~59 , u3|rGreen[8]~59, DE2_70, 1
instance = comp, \u3|rBlue[0]~18 , u3|rBlue[0]~18, DE2_70, 1
instance = comp, \u2|Y_Cont[1]~19 , u2|Y_Cont[1]~19, DE2_70, 1
instance = comp, \u2|Y_Cont[1] , u2|Y_Cont[1], DE2_70, 1
instance = comp, \u2|Y_Cont[2]~21 , u2|Y_Cont[2]~21, DE2_70, 1
instance = comp, \u2|Y_Cont[2] , u2|Y_Cont[2], DE2_70, 1
instance = comp, \u2|Y_Cont[3]~23 , u2|Y_Cont[3]~23, DE2_70, 1
instance = comp, \u2|Y_Cont[4]~25 , u2|Y_Cont[4]~25, DE2_70, 1
instance = comp, \u2|Y_Cont[4] , u2|Y_Cont[4], DE2_70, 1
instance = comp, \u2|Y_Cont[5]~27 , u2|Y_Cont[5]~27, DE2_70, 1
instance = comp, \u2|Y_Cont[6]~29 , u2|Y_Cont[6]~29, DE2_70, 1
instance = comp, \u2|Y_Cont[7]~31 , u2|Y_Cont[7]~31, DE2_70, 1
instance = comp, \u2|Y_Cont[7] , u2|Y_Cont[7], DE2_70, 1
instance = comp, \u2|Y_Cont[8]~33 , u2|Y_Cont[8]~33, DE2_70, 1
instance = comp, \u2|Y_Cont[9]~35 , u2|Y_Cont[9]~35, DE2_70, 1
instance = comp, \u2|Y_Cont[9] , u2|Y_Cont[9], DE2_70, 1
instance = comp, \u2|Y_Cont[11]~39 , u2|Y_Cont[11]~39, DE2_70, 1
instance = comp, \u2|Y_Cont[11] , u2|Y_Cont[11], DE2_70, 1
instance = comp, \u2|Y_Cont[12]~41 , u2|Y_Cont[12]~41, DE2_70, 1
instance = comp, \u2|Y_Cont[12] , u2|Y_Cont[12], DE2_70, 1
instance = comp, \u2|Y_Cont[13]~43 , u2|Y_Cont[13]~43, DE2_70, 1
instance = comp, \u2|Y_Cont[13] , u2|Y_Cont[13], DE2_70, 1
instance = comp, \u2|Y_Cont[14]~45 , u2|Y_Cont[14]~45, DE2_70, 1
instance = comp, \u2|Y_Cont[14] , u2|Y_Cont[14], DE2_70, 1
instance = comp, \u2|Y_Cont[15]~47 , u2|Y_Cont[15]~47, DE2_70, 1
instance = comp, \u2|Y_Cont[15] , u2|Y_Cont[15], DE2_70, 1
instance = comp, \H0|LessThan4~1 , H0|LessThan4~1, DE2_70, 1
instance = comp, \u2|Y_Cont[3] , u2|Y_Cont[3], DE2_70, 1
instance = comp, \u3|Equal6~0 , u3|Equal6~0, DE2_70, 1
instance = comp, \u2|Y_Cont[6] , u2|Y_Cont[6], DE2_70, 1
instance = comp, \u2|Y_Cont[5] , u2|Y_Cont[5], DE2_70, 1
instance = comp, \u3|Equal6~1 , u3|Equal6~1, DE2_70, 1
instance = comp, \u3|Equal6~2 , u3|Equal6~2, DE2_70, 1
instance = comp, \u3|Equal6~3 , u3|Equal6~3, DE2_70, 1
instance = comp, \u3|rGreen[8]~12 , u3|rGreen[8]~12, DE2_70, 1
instance = comp, \u3|rGreen~13 , u3|rGreen~13, DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a32 , u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a32, DE2_70, 1
instance = comp, \u3|wData0_d1[11] , u3|wData0_d1[11], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a28 , u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a28, DE2_70, 1
instance = comp, \u3|wData0_d1[4] , u3|wData0_d1[4], DE2_70, 1
instance = comp, \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24 , u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24, DE2_70, 1
instance = comp, \u3|wData0_d1[3] , u3|wData0_d1[3], DE2_70, 1
instance = comp, \u3|wData0_d1[2] , u3|wData0_d1[2], DE2_70, 1
instance = comp, \u3|wData0_d1[0] , u3|wData0_d1[0], DE2_70, 1
instance = comp, \u3|Add0~1 , u3|Add0~1, DE2_70, 1
instance = comp, \u3|Add0~10 , u3|Add0~10, DE2_70, 1
instance = comp, \u3|Add0~12 , u3|Add0~12, DE2_70, 1
instance = comp, \u3|Add0~16 , u3|Add0~16, DE2_70, 1
instance = comp, \u3|Add0~24 , u3|Add0~24, DE2_70, 1
instance = comp, \u3|wData1_d1[11] , u3|wData1_d1[11], DE2_70, 1
instance = comp, \u3|wData1_d2[11]~feeder , u3|wData1_d2[11]~feeder, DE2_70, 1
instance = comp, \u3|wData1_d2[11] , u3|wData1_d2[11], DE2_70, 1
instance = comp, \u3|wData1_d1[10] , u3|wData1_d1[10], DE2_70, 1
instance = comp, \u3|wData1_d1[2] , u3|wData1_d1[2], DE2_70, 1
instance = comp, \u3|wData1_d1[1]~feeder , u3|wData1_d1[1]~feeder, DE2_70, 1
instance = comp, \u3|wData1_d1[1] , u3|wData1_d1[1], DE2_70, 1
instance = comp, \u3|wData1_d1[0]~feeder , u3|wData1_d1[0]~feeder, DE2_70, 1
instance = comp, \u3|wData1_d1[0] , u3|wData1_d1[0], DE2_70, 1
instance = comp, \u3|Add1~1 , u3|Add1~1, DE2_70, 1
instance = comp, \u3|Add1~2 , u3|Add1~2, DE2_70, 1
instance = comp, \u3|Add1~4 , u3|Add1~4, DE2_70, 1
instance = comp, \u3|Add1~8 , u3|Add1~8, DE2_70, 1
instance = comp, \u3|Add1~10 , u3|Add1~10, DE2_70, 1
instance = comp, \u3|Add1~12 , u3|Add1~12, DE2_70, 1
instance = comp, \u3|Add1~16 , u3|Add1~16, DE2_70, 1
instance = comp, \u3|Add1~18 , u3|Add1~18, DE2_70, 1
instance = comp, \u3|Add1~24 , u3|Add1~24, DE2_70, 1
instance = comp, \u3|rBlue[0]~44 , u3|rBlue[0]~44, DE2_70, 1
instance = comp, \u3|rGreen[8]~60 , u3|rGreen[8]~60, DE2_70, 1
instance = comp, \u3|rGreen~10 , u3|rGreen~10, DE2_70, 1
instance = comp, \u3|rGreen~11 , u3|rGreen~11, DE2_70, 1
instance = comp, \u3|rGreen~14 , u3|rGreen~14, DE2_70, 1
instance = comp, \u3|rGreen[12] , u3|rGreen[12], DE2_70, 1
instance = comp, \u3|wData1_d1[9] , u3|wData1_d1[9], DE2_70, 1
instance = comp, \u3|wData1_d1[6] , u3|wData1_d1[6], DE2_70, 1
instance = comp, \u3|wData1_d1[5] , u3|wData1_d1[5], DE2_70, 1
instance = comp, \u3|wData1_d1[3] , u3|wData1_d1[3], DE2_70, 1
instance = comp, \u3|Add2~1 , u3|Add2~1, DE2_70, 1
instance = comp, \u3|Add2~4 , u3|Add2~4, DE2_70, 1
instance = comp, \u3|Add2~8 , u3|Add2~8, DE2_70, 1
instance = comp, \u3|Add2~10 , u3|Add2~10, DE2_70, 1
instance = comp, \u3|Add2~14 , u3|Add2~14, DE2_70, 1
instance = comp, \u3|Add2~16 , u3|Add2~16, DE2_70, 1
instance = comp, \u3|Add2~18 , u3|Add2~18, DE2_70, 1
instance = comp, \u3|Add2~20 , u3|Add2~20, DE2_70, 1
instance = comp, \u3|rGreen~17 , u3|rGreen~17, DE2_70, 1
instance = comp, \u3|rGreen~18 , u3|rGreen~18, DE2_70, 1
instance = comp, \u3|rGreen[11] , u3|rGreen[11], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][15]~0 , wine1|Mult1|mult_core|romout[2][15]~0, DE2_70, 1
instance = comp, \u3|wData2_d1[8] , u3|wData2_d1[8], DE2_70, 1
instance = comp, \u3|rGreen~23 , u3|rGreen~23, DE2_70, 1
instance = comp, \u3|rGreen~24 , u3|rGreen~24, DE2_70, 1
instance = comp, \u3|rGreen~25 , u3|rGreen~25, DE2_70, 1
instance = comp, \u3|rGreen~26 , u3|rGreen~26, DE2_70, 1
instance = comp, \u3|rGreen[9] , u3|rGreen[9], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][14]~1 , wine1|Mult1|mult_core|romout[2][14]~1, DE2_70, 1
instance = comp, \u3|wData1_d2[9] , u3|wData1_d2[9], DE2_70, 1
instance = comp, \u3|wData2_d2[9]~feeder , u3|wData2_d2[9]~feeder, DE2_70, 1
instance = comp, \u3|wData2_d2[9] , u3|wData2_d2[9], DE2_70, 1
instance = comp, \u3|rGreen~19 , u3|rGreen~19, DE2_70, 1
instance = comp, \u3|rGreen~20 , u3|rGreen~20, DE2_70, 1
instance = comp, \u3|rGreen~21 , u3|rGreen~21, DE2_70, 1
instance = comp, \u3|rGreen~22 , u3|rGreen~22, DE2_70, 1
instance = comp, \u3|rGreen[10] , u3|rGreen[10], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][13]~2 , wine1|Mult1|mult_core|romout[2][13]~2, DE2_70, 1
instance = comp, \u3|wData1_d1[7] , u3|wData1_d1[7], DE2_70, 1
instance = comp, \u3|wData1_d2[7] , u3|wData1_d2[7], DE2_70, 1
instance = comp, \u3|wData2_d1[7] , u3|wData2_d1[7], DE2_70, 1
instance = comp, \u3|wData2_d2[7] , u3|wData2_d2[7], DE2_70, 1
instance = comp, \u3|rGreen~27 , u3|rGreen~27, DE2_70, 1
instance = comp, \u3|rGreen~28 , u3|rGreen~28, DE2_70, 1
instance = comp, \u3|rGreen~29 , u3|rGreen~29, DE2_70, 1
instance = comp, \u3|rGreen~30 , u3|rGreen~30, DE2_70, 1
instance = comp, \u3|rGreen[8] , u3|rGreen[8], DE2_70, 1
instance = comp, \u3|wData2_d1[6] , u3|wData2_d1[6], DE2_70, 1
instance = comp, \u3|wData1_d2[6] , u3|wData1_d2[6], DE2_70, 1
instance = comp, \u3|rGreen~32 , u3|rGreen~32, DE2_70, 1
instance = comp, \u3|rGreen~33 , u3|rGreen~33, DE2_70, 1
instance = comp, \u3|rGreen~34 , u3|rGreen~34, DE2_70, 1
instance = comp, \u3|rGreen[7] , u3|rGreen[7], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|_~1 , wine1|Mult1|mult_core|_~1, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][15]~3 , wine1|Mult1|mult_core|romout[1][15]~3, DE2_70, 1
instance = comp, \u3|rGreen~39 , u3|rGreen~39, DE2_70, 1
instance = comp, \u3|wData1_d1[4] , u3|wData1_d1[4], DE2_70, 1
instance = comp, \u3|wData1_d2[4] , u3|wData1_d2[4], DE2_70, 1
instance = comp, \u3|rGreen~40 , u3|rGreen~40, DE2_70, 1
instance = comp, \u3|rGreen~41 , u3|rGreen~41, DE2_70, 1
instance = comp, \u3|rGreen~42 , u3|rGreen~42, DE2_70, 1
instance = comp, \u3|rGreen[5] , u3|rGreen[5], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][14]~4 , wine1|Mult1|mult_core|romout[1][14]~4, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][13]~5 , wine1|Mult1|mult_core|romout[1][13]~5, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][12] , wine1|Mult1|mult_core|romout[1][12], DE2_70, 1
instance = comp, \u3|rGreen~45 , u3|rGreen~45, DE2_70, 1
instance = comp, \u3|wData1_d2[3]~feeder , u3|wData1_d2[3]~feeder, DE2_70, 1
instance = comp, \u3|wData1_d2[3] , u3|wData1_d2[3], DE2_70, 1
instance = comp, \u3|rGreen~44 , u3|rGreen~44, DE2_70, 1
instance = comp, \u3|rGreen~46 , u3|rGreen~46, DE2_70, 1
instance = comp, \u3|rGreen[4]~feeder , u3|rGreen[4]~feeder, DE2_70, 1
instance = comp, \u3|rGreen[4] , u3|rGreen[4], DE2_70, 1
instance = comp, \u3|wData2_d1[2] , u3|wData2_d1[2], DE2_70, 1
instance = comp, \u3|wData2_d2[2]~feeder , u3|wData2_d2[2]~feeder, DE2_70, 1
instance = comp, \u3|wData2_d2[2] , u3|wData2_d2[2], DE2_70, 1
instance = comp, \u3|rGreen~47 , u3|rGreen~47, DE2_70, 1
instance = comp, \u3|rGreen~48 , u3|rGreen~48, DE2_70, 1
instance = comp, \u3|rGreen~49 , u3|rGreen~49, DE2_70, 1
instance = comp, \u3|rGreen~50 , u3|rGreen~50, DE2_70, 1
instance = comp, \u3|rGreen[3] , u3|rGreen[3], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][15]~7 , wine1|Mult1|mult_core|romout[0][15]~7, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][10] , wine1|Mult1|mult_core|romout[1][10], DE2_70, 1
instance = comp, \u3|wData1_d2[1] , u3|wData1_d2[1], DE2_70, 1
instance = comp, \u3|wData2_d1[1] , u3|wData2_d1[1], DE2_70, 1
instance = comp, \u3|wData2_d2[1] , u3|wData2_d2[1], DE2_70, 1
instance = comp, \u3|rGreen~51 , u3|rGreen~51, DE2_70, 1
instance = comp, \u3|rGreen~52 , u3|rGreen~52, DE2_70, 1
instance = comp, \u3|rGreen~53 , u3|rGreen~53, DE2_70, 1
instance = comp, \u3|rGreen~54 , u3|rGreen~54, DE2_70, 1
instance = comp, \u3|rGreen[2] , u3|rGreen[2], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][13] , wine1|Mult1|mult_core|romout[0][13], DE2_70, 1
instance = comp, \u3|rGreen~37 , u3|rGreen~37, DE2_70, 1
instance = comp, \u3|wData2_d2[5] , u3|wData2_d2[5], DE2_70, 1
instance = comp, \u3|rGreen~35 , u3|rGreen~35, DE2_70, 1
instance = comp, \u3|wData1_d2[5] , u3|wData1_d2[5], DE2_70, 1
instance = comp, \u3|rGreen~36 , u3|rGreen~36, DE2_70, 1
instance = comp, \u3|rGreen~38 , u3|rGreen~38, DE2_70, 1
instance = comp, \u3|rGreen[6] , u3|rGreen[6], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][8]~9 , wine1|Mult1|mult_core|romout[1][8]~9, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][11]~11 , wine1|Mult1|mult_core|romout[0][11]~11, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[1][10]~12 , wine1|Mult1|mult_core|romout[1][10]~12, DE2_70, 1
instance = comp, \u3|wData1_d2[0] , u3|wData1_d2[0], DE2_70, 1
instance = comp, \u3|wData2_d1[0] , u3|wData2_d1[0], DE2_70, 1
instance = comp, \u3|wData2_d2[0] , u3|wData2_d2[0], DE2_70, 1
instance = comp, \u3|rGreen~55 , u3|rGreen~55, DE2_70, 1
instance = comp, \u3|rGreen~56 , u3|rGreen~56, DE2_70, 1
instance = comp, \u3|rGreen~57 , u3|rGreen~57, DE2_70, 1
instance = comp, \u3|rGreen~58 , u3|rGreen~58, DE2_70, 1
instance = comp, \u3|rGreen[1] , u3|rGreen[1], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][8] , wine1|Mult1|mult_core|romout[0][8], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][7]~15 , wine1|Mult1|mult_core|romout[0][7]~15, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][10]~17 , wine1|Mult1|mult_core|romout[0][10]~17, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][5] , wine1|Mult1|mult_core|romout[0][5], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30 , wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][9] , wine1|Mult1|mult_core|romout[2][9], DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][8]~19 , wine1|Mult1|mult_core|romout[2][8]~19, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][10]~21 , wine1|Mult1|mult_core|romout[2][10]~21, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[2][3]~22 , wine1|Mult1|mult_core|romout[2][3]~22, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 , wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26, DE2_70, 1
instance = comp, \u3|rRed[0]~59 , u3|rRed[0]~59, DE2_70, 1
instance = comp, \u3|rRed~26 , u3|rRed~26, DE2_70, 1
instance = comp, \u3|rRed[9] , u3|rRed[9], DE2_70, 1
instance = comp, \u3|wData1_d2[10] , u3|wData1_d2[10], DE2_70, 1
instance = comp, \u2|X_Cont[1]~19 , u2|X_Cont[1]~19, DE2_70, 1
instance = comp, \u2|X_Cont[1] , u2|X_Cont[1], DE2_70, 1
instance = comp, \u2|X_Cont[2]~21 , u2|X_Cont[2]~21, DE2_70, 1
instance = comp, \u2|X_Cont[2] , u2|X_Cont[2], DE2_70, 1
instance = comp, \u2|X_Cont[3]~23 , u2|X_Cont[3]~23, DE2_70, 1
instance = comp, \u2|X_Cont[4]~25 , u2|X_Cont[4]~25, DE2_70, 1
instance = comp, \u2|X_Cont[4] , u2|X_Cont[4], DE2_70, 1
instance = comp, \u2|X_Cont[5]~27 , u2|X_Cont[5]~27, DE2_70, 1
instance = comp, \u2|X_Cont[6]~29 , u2|X_Cont[6]~29, DE2_70, 1
instance = comp, \u2|X_Cont[7]~31 , u2|X_Cont[7]~31, DE2_70, 1
instance = comp, \u2|X_Cont[7] , u2|X_Cont[7], DE2_70, 1
instance = comp, \u2|X_Cont[8]~33 , u2|X_Cont[8]~33, DE2_70, 1
instance = comp, \u2|X_Cont[8] , u2|X_Cont[8], DE2_70, 1
instance = comp, \u2|X_Cont[9]~35 , u2|X_Cont[9]~35, DE2_70, 1
instance = comp, \u2|X_Cont[9] , u2|X_Cont[9], DE2_70, 1
instance = comp, \u2|X_Cont[3] , u2|X_Cont[3], DE2_70, 1
instance = comp, \u3|Equal9~4 , u3|Equal9~4, DE2_70, 1
instance = comp, \u3|Equal9~5 , u3|Equal9~5, DE2_70, 1
instance = comp, \u2|X_Cont[5] , u2|X_Cont[5], DE2_70, 1
instance = comp, \u2|X_Cont[6] , u2|X_Cont[6], DE2_70, 1
instance = comp, \u3|Equal9~3 , u3|Equal9~3, DE2_70, 1
instance = comp, \u3|rRed[0]~10 , u3|rRed[0]~10, DE2_70, 1
instance = comp, \u3|wData0_d1[10] , u3|wData0_d1[10], DE2_70, 1
instance = comp, \u3|wData0_d2[10] , u3|wData0_d2[10], DE2_70, 1
instance = comp, \u3|wData2_d2[10] , u3|wData2_d2[10], DE2_70, 1
instance = comp, \u3|rRed~16 , u3|rRed~16, DE2_70, 1
instance = comp, \u3|rRed~17 , u3|rRed~17, DE2_70, 1
instance = comp, \u3|rRed~18 , u3|rRed~18, DE2_70, 1
instance = comp, \u3|rRed[10] , u3|rRed[10], DE2_70, 1
instance = comp, \u3|wData1_d1[8] , u3|wData1_d1[8], DE2_70, 1
instance = comp, \u3|rRed[0]~60 , u3|rRed[0]~60, DE2_70, 1
instance = comp, \u3|rRed~19 , u3|rRed~19, DE2_70, 1
instance = comp, \u3|wData0_d1[8] , u3|wData0_d1[8], DE2_70, 1
instance = comp, \u3|wData0_d2[8] , u3|wData0_d2[8], DE2_70, 1
instance = comp, \u3|rRed~20 , u3|rRed~20, DE2_70, 1
instance = comp, \u3|rRed~21 , u3|rRed~21, DE2_70, 1
instance = comp, \u3|wData1_d2[8] , u3|wData1_d2[8], DE2_70, 1
instance = comp, \u3|rRed~22 , u3|rRed~22, DE2_70, 1
instance = comp, \u3|rRed[8] , u3|rRed[8], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][12] , wine1|Mult0|mult_core|romout[2][12], DE2_70, 1
instance = comp, \u3|wData0_d2[11] , u3|wData0_d2[11], DE2_70, 1
instance = comp, \u3|rRed~12 , u3|rRed~12, DE2_70, 1
instance = comp, \u3|rRed~13 , u3|rRed~13, DE2_70, 1
instance = comp, \u3|rRed~14 , u3|rRed~14, DE2_70, 1
instance = comp, \u3|rRed[11] , u3|rRed[11], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][11]~24 , wine1|Mult0|mult_core|romout[2][11]~24, DE2_70, 1
instance = comp, \u3|rRed~35 , u3|rRed~35, DE2_70, 1
instance = comp, \u3|wData2_d2[4] , u3|wData2_d2[4], DE2_70, 1
instance = comp, \u3|wData0_d2[4] , u3|wData0_d2[4], DE2_70, 1
instance = comp, \u3|rRed~36 , u3|rRed~36, DE2_70, 1
instance = comp, \u3|rRed~37 , u3|rRed~37, DE2_70, 1
instance = comp, \u3|rRed~38 , u3|rRed~38, DE2_70, 1
instance = comp, \u3|rRed[4] , u3|rRed[4], DE2_70, 1
instance = comp, \u3|rRed~42 , u3|rRed~42, DE2_70, 1
instance = comp, \u3|rRed[5] , u3|rRed[5], DE2_70, 1
instance = comp, \u3|rRed~31 , u3|rRed~31, DE2_70, 1
instance = comp, \u3|wData0_d1[6] , u3|wData0_d1[6], DE2_70, 1
instance = comp, \u3|wData0_d2[6] , u3|wData0_d2[6], DE2_70, 1
instance = comp, \u3|wData2_d2[6] , u3|wData2_d2[6], DE2_70, 1
instance = comp, \u3|rRed~32 , u3|rRed~32, DE2_70, 1
instance = comp, \u3|rRed~33 , u3|rRed~33, DE2_70, 1
instance = comp, \u3|rRed~34 , u3|rRed~34, DE2_70, 1
instance = comp, \u3|rRed[6] , u3|rRed[6], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][14]~4 , wine1|Mult0|mult_core|romout[1][14]~4, DE2_70, 1
instance = comp, \u3|rRed~30 , u3|rRed~30, DE2_70, 1
instance = comp, \u3|rRed[7] , u3|rRed[7], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][13] , wine1|Mult0|mult_core|romout[1][13], DE2_70, 1
instance = comp, \u3|wData0_d2[2] , u3|wData0_d2[2], DE2_70, 1
instance = comp, \u3|rRed~48 , u3|rRed~48, DE2_70, 1
instance = comp, \u3|rRed~49 , u3|rRed~49, DE2_70, 1
instance = comp, \u3|rRed~50 , u3|rRed~50, DE2_70, 1
instance = comp, \u3|rRed[2] , u3|rRed[2], DE2_70, 1
instance = comp, \u3|wData2_d1[3] , u3|wData2_d1[3], DE2_70, 1
instance = comp, \u3|wData0_d2[3] , u3|wData0_d2[3], DE2_70, 1
instance = comp, \u3|rRed~44 , u3|rRed~44, DE2_70, 1
instance = comp, \u3|rRed~45 , u3|rRed~45, DE2_70, 1
instance = comp, \u3|rRed~46 , u3|rRed~46, DE2_70, 1
instance = comp, \u3|rRed[3] , u3|rRed[3], DE2_70, 1
instance = comp, \u3|rRed~55 , u3|rRed~55, DE2_70, 1
instance = comp, \u3|wData0_d1[1] , u3|wData0_d1[1], DE2_70, 1
instance = comp, \u3|wData0_d2[1] , u3|wData0_d2[1], DE2_70, 1
instance = comp, \u3|rRed~56 , u3|rRed~56, DE2_70, 1
instance = comp, \u3|rRed~57 , u3|rRed~57, DE2_70, 1
instance = comp, \u3|rRed~58 , u3|rRed~58, DE2_70, 1
instance = comp, \u3|rRed[1] , u3|rRed[1], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][15]~6 , wine1|Mult0|mult_core|romout[0][15]~6, DE2_70, 1
instance = comp, \u3|wData0_d2[0] , u3|wData0_d2[0], DE2_70, 1
instance = comp, \u3|rRed~52 , u3|rRed~52, DE2_70, 1
instance = comp, \u3|rRed~53 , u3|rRed~53, DE2_70, 1
instance = comp, \u3|rRed~54 , u3|rRed~54, DE2_70, 1
instance = comp, \u3|rRed[0] , u3|rRed[0], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][14]~8 , wine1|Mult0|mult_core|romout[0][14]~8, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][13]~10 , wine1|Mult0|mult_core|romout[0][13]~10, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][8]~11 , wine1|Mult0|mult_core|romout[1][8]~11, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][7]~12 , wine1|Mult0|mult_core|romout[1][7]~12, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][10]~15 , wine1|Mult0|mult_core|romout[0][10]~15, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][9]~17 , wine1|Mult0|mult_core|romout[0][9]~17, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][8]~19 , wine1|Mult0|mult_core|romout[0][8]~19, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][3] , wine1|Mult0|mult_core|romout[1][3], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[1][2]~21 , wine1|Mult0|mult_core|romout[1][2]~21, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][5]~22 , wine1|Mult0|mult_core|romout[0][5]~22, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 , wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][6] , wine1|Mult0|mult_core|romout[2][6], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][3] , wine1|Mult0|mult_core|romout[2][3], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[2][2]~31 , wine1|Mult0|mult_core|romout[2][2]~31, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18, DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 , wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22, DE2_70, 1
instance = comp, \wine1|Mult1|mult_core|romout[0][4] , wine1|Mult1|mult_core|romout[0][4], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][3] , wine1|Mult0|mult_core|romout[0][3], DE2_70, 1
instance = comp, \wine1|Mult0|mult_core|romout[0][2]~32 , wine1|Mult0|mult_core|romout[0][2]~32, DE2_70, 1
instance = comp, \wine1|Add0~1 , wine1|Add0~1, DE2_70, 1
instance = comp, \wine1|Add0~8 , wine1|Add0~8, DE2_70, 1
instance = comp, \wine1|Add0~10 , wine1|Add0~10, DE2_70, 1
instance = comp, \wine1|Add0~14 , wine1|Add0~14, DE2_70, 1
instance = comp, \wine1|Add0~16 , wine1|Add0~16, DE2_70, 1
instance = comp, \wine1|Add0~18 , wine1|Add0~18, DE2_70, 1
instance = comp, \wine1|Add0~20 , wine1|Add0~20, DE2_70, 1
instance = comp, \wine1|Add0~28 , wine1|Add0~28, DE2_70, 1
instance = comp, \wine1|Add0~30 , wine1|Add0~30, DE2_70, 1
instance = comp, \wine1|Add0~40 , wine1|Add0~40, DE2_70, 1
instance = comp, \wine1|Add0~42 , wine1|Add0~42, DE2_70, 1
instance = comp, \wine1|Add0~46 , wine1|Add0~46, DE2_70, 1
instance = comp, \wine1|Add0~48 , wine1|Add0~48, DE2_70, 1
instance = comp, \u3|rBlue[11]~9 , u3|rBlue[11]~9, DE2_70, 1
instance = comp, \u3|rBlue[0]~45 , u3|rBlue[0]~45, DE2_70, 1
instance = comp, \u3|rBlue~20 , u3|rBlue~20, DE2_70, 1
instance = comp, \u3|rBlue~21 , u3|rBlue~21, DE2_70, 1
instance = comp, \u3|rBlue[0]~46 , u3|rBlue[0]~46, DE2_70, 1
instance = comp, \u3|rBlue[11] , u3|rBlue[11], DE2_70, 1
instance = comp, \u3|rBlue[8]~6 , u3|rBlue[8]~6, DE2_70, 1
instance = comp, \u3|rBlue~24 , u3|rBlue~24, DE2_70, 1
instance = comp, \u3|rBlue~25 , u3|rBlue~25, DE2_70, 1
instance = comp, \u3|rBlue[8] , u3|rBlue[8], DE2_70, 1
instance = comp, \u3|wData0_d1[9] , u3|wData0_d1[9], DE2_70, 1
instance = comp, \u3|rBlue[9]~7 , u3|rBlue[9]~7, DE2_70, 1
instance = comp, \u3|rBlue~22 , u3|rBlue~22, DE2_70, 1
instance = comp, \u3|rBlue~23 , u3|rBlue~23, DE2_70, 1
instance = comp, \u3|rBlue[9] , u3|rBlue[9], DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[2][12] , wine1|Mult2|mult_core|romout[2][12], DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[2][11]~1 , wine1|Mult2|mult_core|romout[2][11]~1, DE2_70, 1
instance = comp, \u3|rBlue[4]~2 , u3|rBlue[4]~2, DE2_70, 1
instance = comp, \u3|rBlue~32 , u3|rBlue~32, DE2_70, 1
instance = comp, \u3|rBlue~33 , u3|rBlue~33, DE2_70, 1
instance = comp, \u3|rBlue[4] , u3|rBlue[4], DE2_70, 1
instance = comp, \u3|wData0_d1[7] , u3|wData0_d1[7], DE2_70, 1
instance = comp, \u3|rBlue[7]~5 , u3|rBlue[7]~5, DE2_70, 1
instance = comp, \u3|rBlue~28 , u3|rBlue~28, DE2_70, 1
instance = comp, \u3|rBlue[0]~19 , u3|rBlue[0]~19, DE2_70, 1
instance = comp, \u3|rBlue~29 , u3|rBlue~29, DE2_70, 1
instance = comp, \u3|rBlue[7] , u3|rBlue[7], DE2_70, 1
instance = comp, \u3|wData0_d1[5] , u3|wData0_d1[5], DE2_70, 1
instance = comp, \u3|rBlue[5]~3 , u3|rBlue[5]~3, DE2_70, 1
instance = comp, \u3|rBlue~30 , u3|rBlue~30, DE2_70, 1
instance = comp, \u3|rBlue~31 , u3|rBlue~31, DE2_70, 1
instance = comp, \u3|rBlue[5] , u3|rBlue[5], DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|_~1 , wine1|Mult2|mult_core|_~1, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[1][13]~2 , wine1|Mult2|mult_core|romout[1][13]~2, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[1][12]~3 , wine1|Mult2|mult_core|romout[1][12]~3, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[1][11]~4 , wine1|Mult2|mult_core|romout[1][11]~4, DE2_70, 1
instance = comp, \u3|rBlue[6]~4 , u3|rBlue[6]~4, DE2_70, 1
instance = comp, \u3|rBlue~35 , u3|rBlue~35, DE2_70, 1
instance = comp, \u3|rBlue[6] , u3|rBlue[6], DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[1][10]~5 , wine1|Mult2|mult_core|romout[1][10]~5, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[1][9]~6 , wine1|Mult2|mult_core|romout[1][9]~6, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[1][8]~8 , wine1|Mult2|mult_core|romout[1][8]~8, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[1][7]~9 , wine1|Mult2|mult_core|romout[1][7]~9, DE2_70, 1
instance = comp, \u3|rBlue[1]~10 , u3|rBlue[1]~10, DE2_70, 1
instance = comp, \u3|rBlue~41 , u3|rBlue~41, DE2_70, 1
instance = comp, \u3|rBlue[1] , u3|rBlue[1], DE2_70, 1
instance = comp, \u3|rBlue[2]~0 , u3|rBlue[2]~0, DE2_70, 1
instance = comp, \u3|rBlue~37 , u3|rBlue~37, DE2_70, 1
instance = comp, \u3|rBlue[2] , u3|rBlue[2], DE2_70, 1
instance = comp, \u3|rBlue[0]~11 , u3|rBlue[0]~11, DE2_70, 1
instance = comp, \u3|rBlue~43 , u3|rBlue~43, DE2_70, 1
instance = comp, \u3|rBlue[0] , u3|rBlue[0], DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[0][10] , wine1|Mult2|mult_core|romout[0][10], DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[1][5]~12 , wine1|Mult2|mult_core|romout[1][5]~12, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[1][4]~13 , wine1|Mult2|mult_core|romout[1][4]~13, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[0][7] , wine1|Mult2|mult_core|romout[0][7], DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24 , wine1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[2][6]~19 , wine1|Mult2|mult_core|romout[2][6]~19, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 , wine1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18, DE2_70, 1
instance = comp, \wine1|Mult2|mult_core|romout[0][4]~22 , wine1|Mult2|mult_core|romout[0][4]~22, DE2_70, 1
instance = comp, \wine1|Add1~1 , wine1|Add1~1, DE2_70, 1
instance = comp, \wine1|Add1~3 , wine1|Add1~3, DE2_70, 1
instance = comp, \wine1|Add1~5 , wine1|Add1~5, DE2_70, 1
instance = comp, \wine1|Add1~7 , wine1|Add1~7, DE2_70, 1
instance = comp, \wine1|Add1~8 , wine1|Add1~8, DE2_70, 1
instance = comp, \wine1|Add1~10 , wine1|Add1~10, DE2_70, 1
instance = comp, \wine1|Add1~12 , wine1|Add1~12, DE2_70, 1
instance = comp, \wine1|Add1~14 , wine1|Add1~14, DE2_70, 1
instance = comp, \wine1|Add1~16 , wine1|Add1~16, DE2_70, 1
instance = comp, \wine1|Add1~18 , wine1|Add1~18, DE2_70, 1
instance = comp, \wine1|Add1~20 , wine1|Add1~20, DE2_70, 1
instance = comp, \wine1|Add1~22 , wine1|Add1~22, DE2_70, 1
instance = comp, \wine1|Add1~24 , wine1|Add1~24, DE2_70, 1
instance = comp, \wine1|Add1~26 , wine1|Add1~26, DE2_70, 1
instance = comp, \wine1|Add1~28 , wine1|Add1~28, DE2_70, 1
instance = comp, \wine1|Add1~30 , wine1|Add1~30, DE2_70, 1
instance = comp, \wine1|Add1~32 , wine1|Add1~32, DE2_70, 1
instance = comp, \wine1|Add1~34 , wine1|Add1~34, DE2_70, 1
instance = comp, \wine1|Add1~36 , wine1|Add1~36, DE2_70, 1
instance = comp, \wine1|Add1~38 , wine1|Add1~38, DE2_70, 1
instance = comp, \wine1|Add1~40 , wine1|Add1~40, DE2_70, 1
instance = comp, \wine1|Add1~42 , wine1|Add1~42, DE2_70, 1
instance = comp, \wine1|Add1~44 , wine1|Add1~44, DE2_70, 1
instance = comp, \wine1|Add1~46 , wine1|Add1~46, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~0 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~0, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~4 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~4, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~6 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~6, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~8 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~8, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~10 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~10, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~12 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~12, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~14 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~14, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~16 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~16, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22 , wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[223]~333 , wine1|Div0|auto_generated|divider|divider|StageOut[223]~333, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[222]~335 , wine1|Div0|auto_generated|divider|divider|StageOut[222]~335, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[221]~336 , wine1|Div0|auto_generated|divider|divider|StageOut[221]~336, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[220]~339 , wine1|Div0|auto_generated|divider|divider|StageOut[220]~339, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[219]~341 , wine1|Div0|auto_generated|divider|divider|StageOut[219]~341, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[218]~342 , wine1|Div0|auto_generated|divider|divider|StageOut[218]~342, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[217]~345 , wine1|Div0|auto_generated|divider|divider|StageOut[217]~345, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[216]~346 , wine1|Div0|auto_generated|divider|divider|StageOut[216]~346, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[215]~348 , wine1|Div0|auto_generated|divider|divider|StageOut[215]~348, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[214]~351 , wine1|Div0|auto_generated|divider|divider|StageOut[214]~351, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[213]~352 , wine1|Div0|auto_generated|divider|divider|StageOut[213]~352, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~0 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~0, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[232]~360 , wine1|Div0|auto_generated|divider|divider|StageOut[232]~360, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[231]~361 , wine1|Div0|auto_generated|divider|divider|StageOut[231]~361, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[230]~576 , wine1|Div0|auto_generated|divider|divider|StageOut[230]~576, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[229]~364 , wine1|Div0|auto_generated|divider|divider|StageOut[229]~364, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[228]~366 , wine1|Div0|auto_generated|divider|divider|StageOut[228]~366, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[238]~568 , wine1|Div0|auto_generated|divider|divider|StageOut[238]~568, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[237]~569 , wine1|Div0|auto_generated|divider|divider|StageOut[237]~569, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[236]~570 , wine1|Div0|auto_generated|divider|divider|StageOut[236]~570, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[235]~571 , wine1|Div0|auto_generated|divider|divider|StageOut[235]~571, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[234]~572 , wine1|Div0|auto_generated|divider|divider|StageOut[234]~572, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[233]~573 , wine1|Div0|auto_generated|divider|divider|StageOut[233]~573, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[248]~372 , wine1|Div0|auto_generated|divider|divider|StageOut[248]~372, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[247]~373 , wine1|Div0|auto_generated|divider|divider|StageOut[247]~373, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[246]~374 , wine1|Div0|auto_generated|divider|divider|StageOut[246]~374, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[245]~375 , wine1|Div0|auto_generated|divider|divider|StageOut[245]~375, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[244]~578 , wine1|Div0|auto_generated|divider|divider|StageOut[244]~578, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[211]~378 , wine1|Div0|auto_generated|divider|divider|StageOut[211]~378, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[211]~377 , wine1|Div0|auto_generated|divider|divider|StageOut[211]~377, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~24 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~24, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[243]~579 , wine1|Div0|auto_generated|divider|divider|StageOut[243]~579, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~0 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~0, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~2 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~2, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[253]~367 , wine1|Div0|auto_generated|divider|divider|StageOut[253]~367, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[252]~368 , wine1|Div0|auto_generated|divider|divider|StageOut[252]~368, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[251]~369 , wine1|Div0|auto_generated|divider|divider|StageOut[251]~369, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[250]~487 , wine1|Div0|auto_generated|divider|divider|StageOut[250]~487, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[249]~371 , wine1|Div0|auto_generated|divider|divider|StageOut[249]~371, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[264]~383 , wine1|Div0|auto_generated|divider|divider|StageOut[264]~383, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[247]~490 , wine1|Div0|auto_generated|divider|divider|StageOut[247]~490, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[263]~497 , wine1|Div0|auto_generated|divider|divider|StageOut[263]~497, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[262]~498 , wine1|Div0|auto_generated|divider|divider|StageOut[262]~498, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[261]~499 , wine1|Div0|auto_generated|divider|divider|StageOut[261]~499, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[260]~387 , wine1|Div0|auto_generated|divider|divider|StageOut[260]~387, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[259]~389 , wine1|Div0|auto_generated|divider|divider|StageOut[259]~389, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[210]~392 , wine1|Div0|auto_generated|divider|divider|StageOut[210]~392, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[210]~391 , wine1|Div0|auto_generated|divider|divider|StageOut[210]~391, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~26 , wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~26, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[226]~393 , wine1|Div0|auto_generated|divider|divider|StageOut[226]~393, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[226]~390 , wine1|Div0|auto_generated|divider|divider|StageOut[226]~390, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~24 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~24, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[242]~581 , wine1|Div0|auto_generated|divider|divider|StageOut[242]~581, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[258]~501 , wine1|Div0|auto_generated|divider|divider|StageOut[258]~501, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[252]~485 , wine1|Div0|auto_generated|divider|divider|StageOut[252]~485, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[268]~492 , wine1|Div0|auto_generated|divider|divider|StageOut[268]~492, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[251]~486 , wine1|Div0|auto_generated|divider|divider|StageOut[251]~486, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[267]~493 , wine1|Div0|auto_generated|divider|divider|StageOut[267]~493, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[266]~494 , wine1|Div0|auto_generated|divider|divider|StageOut[266]~494, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[265]~495 , wine1|Div0|auto_generated|divider|divider|StageOut[265]~495, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[283]~394 , wine1|Div0|auto_generated|divider|divider|StageOut[283]~394, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[282]~395 , wine1|Div0|auto_generated|divider|divider|StageOut[282]~395, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[281]~396 , wine1|Div0|auto_generated|divider|divider|StageOut[281]~396, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[280]~397 , wine1|Div0|auto_generated|divider|divider|StageOut[280]~397, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[279]~506 , wine1|Div0|auto_generated|divider|divider|StageOut[279]~506, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[278]~507 , wine1|Div0|auto_generated|divider|divider|StageOut[278]~507, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[277]~508 , wine1|Div0|auto_generated|divider|divider|StageOut[277]~508, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[276]~401 , wine1|Div0|auto_generated|divider|divider|StageOut[276]~401, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[275]~402 , wine1|Div0|auto_generated|divider|divider|StageOut[275]~402, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[258]~500 , wine1|Div0|auto_generated|divider|divider|StageOut[258]~500, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[274]~403 , wine1|Div0|auto_generated|divider|divider|StageOut[274]~403, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[241]~405 , wine1|Div0|auto_generated|divider|divider|StageOut[241]~405, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[225]~407 , wine1|Div0|auto_generated|divider|divider|StageOut[225]~407, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[225]~406 , wine1|Div0|auto_generated|divider|divider|StageOut[225]~406, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~26 , wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~26, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[241]~408 , wine1|Div0|auto_generated|divider|divider|StageOut[241]~408, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~24 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~24, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[257]~582 , wine1|Div0|auto_generated|divider|divider|StageOut[257]~582, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[273]~511 , wine1|Div0|auto_generated|divider|divider|StageOut[273]~511, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22 , wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[232]~574 , wine1|Div0|auto_generated|divider|divider|StageOut[232]~574, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[248]~489 , wine1|Div0|auto_generated|divider|divider|StageOut[248]~489, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[264]~496 , wine1|Div0|auto_generated|divider|divider|StageOut[264]~496, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[280]~505 , wine1|Div0|auto_generated|divider|divider|StageOut[280]~505, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[296]~515 , wine1|Div0|auto_generated|divider|divider|StageOut[296]~515, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[298]~409 , wine1|Div0|auto_generated|divider|divider|StageOut[298]~409, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[281]~504 , wine1|Div0|auto_generated|divider|divider|StageOut[281]~504, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[297]~514 , wine1|Div0|auto_generated|divider|divider|StageOut[297]~514, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[296]~411 , wine1|Div0|auto_generated|divider|divider|StageOut[296]~411, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[295]~412 , wine1|Div0|auto_generated|divider|divider|StageOut[295]~412, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[294]~517 , wine1|Div0|auto_generated|divider|divider|StageOut[294]~517, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[293]~414 , wine1|Div0|auto_generated|divider|divider|StageOut[293]~414, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[292]~415 , wine1|Div0|auto_generated|divider|divider|StageOut[292]~415, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[291]~416 , wine1|Div0|auto_generated|divider|divider|StageOut[291]~416, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[290]~417 , wine1|Div0|auto_generated|divider|divider|StageOut[290]~417, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[273]~512 , wine1|Div0|auto_generated|divider|divider|StageOut[273]~512, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[289]~418 , wine1|Div0|auto_generated|divider|divider|StageOut[289]~418, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[240]~422 , wine1|Div0|auto_generated|divider|divider|StageOut[240]~422, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[240]~421 , wine1|Div0|auto_generated|divider|divider|StageOut[240]~421, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~26 , wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~26, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[272]~583 , wine1|Div0|auto_generated|divider|divider|StageOut[272]~583, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[288]~522 , wine1|Div0|auto_generated|divider|divider|StageOut[288]~522, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[312]~525 , wine1|Div0|auto_generated|divider|divider|StageOut[312]~525, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[311]~426 , wine1|Div0|auto_generated|divider|divider|StageOut[311]~426, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[310]~527 , wine1|Div0|auto_generated|divider|divider|StageOut[310]~527, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[293]~518 , wine1|Div0|auto_generated|divider|divider|StageOut[293]~518, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[309]~528 , wine1|Div0|auto_generated|divider|divider|StageOut[309]~528, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[260]~588 , wine1|Div0|auto_generated|divider|divider|StageOut[260]~588, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[276]~509 , wine1|Div0|auto_generated|divider|divider|StageOut[276]~509, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[292]~519 , wine1|Div0|auto_generated|divider|divider|StageOut[292]~519, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[308]~529 , wine1|Div0|auto_generated|divider|divider|StageOut[308]~529, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[243]~580 , wine1|Div0|auto_generated|divider|divider|StageOut[243]~580, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[259]~388 , wine1|Div0|auto_generated|divider|divider|StageOut[259]~388, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[275]~510 , wine1|Div0|auto_generated|divider|divider|StageOut[275]~510, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[291]~520 , wine1|Div0|auto_generated|divider|divider|StageOut[291]~520, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[307]~530 , wine1|Div0|auto_generated|divider|divider|StageOut[307]~530, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[290]~521 , wine1|Div0|auto_generated|divider|divider|StageOut[290]~521, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[306]~531 , wine1|Div0|auto_generated|divider|divider|StageOut[306]~531, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[305]~532 , wine1|Div0|auto_generated|divider|divider|StageOut[305]~532, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[288]~523 , wine1|Div0|auto_generated|divider|divider|StageOut[288]~523, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[304]~433 , wine1|Div0|auto_generated|divider|divider|StageOut[304]~433, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[255]~437 , wine1|Div0|auto_generated|divider|divider|StageOut[255]~437, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[255]~436 , wine1|Div0|auto_generated|divider|divider|StageOut[255]~436, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~26 , wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~26, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[287]~584 , wine1|Div0|auto_generated|divider|divider|StageOut[287]~584, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[303]~533 , wine1|Div0|auto_generated|divider|divider|StageOut[303]~533, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[313]~424 , wine1|Div0|auto_generated|divider|divider|StageOut[313]~424, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[328]~439 , wine1|Div0|auto_generated|divider|divider|StageOut[328]~439, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[327]~440 , wine1|Div0|auto_generated|divider|divider|StageOut[327]~440, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[326]~537 , wine1|Div0|auto_generated|divider|divider|StageOut[326]~537, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[325]~538 , wine1|Div0|auto_generated|divider|divider|StageOut[325]~538, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[324]~443 , wine1|Div0|auto_generated|divider|divider|StageOut[324]~443, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[323]~540 , wine1|Div0|auto_generated|divider|divider|StageOut[323]~540, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[322]~541 , wine1|Div0|auto_generated|divider|divider|StageOut[322]~541, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[321]~542 , wine1|Div0|auto_generated|divider|divider|StageOut[321]~542, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[320]~447 , wine1|Div0|auto_generated|divider|divider|StageOut[320]~447, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[319]~449 , wine1|Div0|auto_generated|divider|divider|StageOut[319]~449, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[302]~585 , wine1|Div0|auto_generated|divider|divider|StageOut[302]~585, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[318]~545 , wine1|Div0|auto_generated|divider|divider|StageOut[318]~545, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~0 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~0, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[4]~0 , wine1|ogrey_checkd1[4]~0, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[4] , wine1|ogrey_checkd1[4], DE2_70, 1
instance = comp, \H0|addrHolding~1 , H0|addrHolding~1, DE2_70, 1
instance = comp, \H0|addrHolding[6]~0 , H0|addrHolding[6]~0, DE2_70, 1
instance = comp, \H0|addrHolding[0] , H0|addrHolding[0], DE2_70, 1
instance = comp, \H0|addrHolding2[0]~feeder , H0|addrHolding2[0]~feeder, DE2_70, 1
instance = comp, \H0|addrHolding2[0] , H0|addrHolding2[0], DE2_70, 1
instance = comp, \H0|addrHolding3[0]~feeder , H0|addrHolding3[0]~feeder, DE2_70, 1
instance = comp, \H0|addrHolding3[0] , H0|addrHolding3[0], DE2_70, 1
instance = comp, \H0|SRAM_W_Addr_In[0]~0 , H0|SRAM_W_Addr_In[0]~0, DE2_70, 1
instance = comp, \H0|addrHolding~2 , H0|addrHolding~2, DE2_70, 1
instance = comp, \H0|addrHolding[1] , H0|addrHolding[1], DE2_70, 1
instance = comp, \H0|addrHolding2[1] , H0|addrHolding2[1], DE2_70, 1
instance = comp, \H0|addrHolding3[1] , H0|addrHolding3[1], DE2_70, 1
instance = comp, \H0|SRAM_W_Addr_In[1]~1 , H0|SRAM_W_Addr_In[1]~1, DE2_70, 1
instance = comp, \H0|addrHolding~3 , H0|addrHolding~3, DE2_70, 1
instance = comp, \H0|addrHolding[2] , H0|addrHolding[2], DE2_70, 1
instance = comp, \H0|addrHolding2[2] , H0|addrHolding2[2], DE2_70, 1
instance = comp, \H0|addrHolding3[2] , H0|addrHolding3[2], DE2_70, 1
instance = comp, \H0|SRAM_W_Addr_In[2]~2 , H0|SRAM_W_Addr_In[2]~2, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[7]~3 , wine1|ogrey_checkd1[7]~3, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[7] , wine1|ogrey_checkd1[7], DE2_70, 1
instance = comp, \H0|addrHolding~4 , H0|addrHolding~4, DE2_70, 1
instance = comp, \H0|addrHolding[3] , H0|addrHolding[3], DE2_70, 1
instance = comp, \H0|addrHolding2[3] , H0|addrHolding2[3], DE2_70, 1
instance = comp, \H0|addrHolding3[3] , H0|addrHolding3[3], DE2_70, 1
instance = comp, \H0|SRAM_W_Addr_In[3]~3 , H0|SRAM_W_Addr_In[3]~3, DE2_70, 1
instance = comp, \H0|PixCount~5 , H0|PixCount~5, DE2_70, 1
instance = comp, \H0|PixCount[4] , H0|PixCount[4], DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[8]~4 , wine1|ogrey_checkd1[8]~4, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[8] , wine1|ogrey_checkd1[8], DE2_70, 1
instance = comp, \H0|addrHolding~5 , H0|addrHolding~5, DE2_70, 1
instance = comp, \H0|addrHolding[4] , H0|addrHolding[4], DE2_70, 1
instance = comp, \H0|addrHolding2[4] , H0|addrHolding2[4], DE2_70, 1
instance = comp, \H0|addrHolding3[4] , H0|addrHolding3[4], DE2_70, 1
instance = comp, \H0|SRAM_W_Addr_In[4]~4 , H0|SRAM_W_Addr_In[4]~4, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[9]~5 , wine1|ogrey_checkd1[9]~5, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[9] , wine1|ogrey_checkd1[9], DE2_70, 1
instance = comp, \H0|addrHolding~6 , H0|addrHolding~6, DE2_70, 1
instance = comp, \H0|addrHolding[5] , H0|addrHolding[5], DE2_70, 1
instance = comp, \H0|addrHolding2[5] , H0|addrHolding2[5], DE2_70, 1
instance = comp, \H0|addrHolding3[5] , H0|addrHolding3[5], DE2_70, 1
instance = comp, \H0|SRAM_W_Addr_In[5]~5 , H0|SRAM_W_Addr_In[5]~5, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[10]~6 , wine1|ogrey_checkd1[10]~6, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[10] , wine1|ogrey_checkd1[10], DE2_70, 1
instance = comp, \H0|addrHolding~7 , H0|addrHolding~7, DE2_70, 1
instance = comp, \H0|addrHolding[6] , H0|addrHolding[6], DE2_70, 1
instance = comp, \H0|addrHolding2[6] , H0|addrHolding2[6], DE2_70, 1
instance = comp, \H0|addrHolding3[6] , H0|addrHolding3[6], DE2_70, 1
instance = comp, \H0|SRAM_W_Addr_In[6]~6 , H0|SRAM_W_Addr_In[6]~6, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[11]~7 , wine1|ogrey_checkd1[11]~7, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[11] , wine1|ogrey_checkd1[11], DE2_70, 1
instance = comp, \H0|addrHolding~8 , H0|addrHolding~8, DE2_70, 1
instance = comp, \H0|addrHolding[7] , H0|addrHolding[7], DE2_70, 1
instance = comp, \H0|addrHolding2[7] , H0|addrHolding2[7], DE2_70, 1
instance = comp, \H0|addrHolding3[7] , H0|addrHolding3[7], DE2_70, 1
instance = comp, \H0|SRAM_W_Addr_In[7]~7 , H0|SRAM_W_Addr_In[7]~7, DE2_70, 1
instance = comp, \H0|addrHolding~9 , H0|addrHolding~9, DE2_70, 1
instance = comp, \H0|addrHolding[8] , H0|addrHolding[8], DE2_70, 1
instance = comp, \H0|addrHolding2[8]~feeder , H0|addrHolding2[8]~feeder, DE2_70, 1
instance = comp, \H0|addrHolding2[8] , H0|addrHolding2[8], DE2_70, 1
instance = comp, \H0|addrHolding3[8]~feeder , H0|addrHolding3[8]~feeder, DE2_70, 1
instance = comp, \H0|addrHolding3[8] , H0|addrHolding3[8], DE2_70, 1
instance = comp, \H0|SRAM_W_Addr_In[8]~8 , H0|SRAM_W_Addr_In[8]~8, DE2_70, 1
instance = comp, \H0|SRAM_R_Addr_In[0]~0 , H0|SRAM_R_Addr_In[0]~0, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[5]~1 , wine1|ogrey_checkd1[5]~1, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[5] , wine1|ogrey_checkd1[5], DE2_70, 1
instance = comp, \H0|SRAM_R_Addr_In[1]~1 , H0|SRAM_R_Addr_In[1]~1, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[6]~2 , wine1|ogrey_checkd1[6]~2, DE2_70, 1
instance = comp, \wine1|ogrey_checkd1[6] , wine1|ogrey_checkd1[6], DE2_70, 1
instance = comp, \H0|SRAM_R_Addr_In[2]~2 , H0|SRAM_R_Addr_In[2]~2, DE2_70, 1
instance = comp, \H0|SRAM_R_Addr_In[3]~3 , H0|SRAM_R_Addr_In[3]~3, DE2_70, 1
instance = comp, \H0|SRAM_R_Addr_In[4]~4 , H0|SRAM_R_Addr_In[4]~4, DE2_70, 1
instance = comp, \H0|SRAM_R_Addr_In[5]~5 , H0|SRAM_R_Addr_In[5]~5, DE2_70, 1
instance = comp, \H0|SRAM_R_Addr_In[6]~6 , H0|SRAM_R_Addr_In[6]~6, DE2_70, 1
instance = comp, \H0|SRAM_R_Addr_In[7]~7 , H0|SRAM_R_Addr_In[7]~7, DE2_70, 1
instance = comp, \H0|SRAM_D_In[11]~7 , H0|SRAM_D_In[11]~7, DE2_70, 1
instance = comp, \H0|holding[0]~20 , H0|holding[0]~20, DE2_70, 1
instance = comp, \H0|holding[1]~22 , H0|holding[1]~22, DE2_70, 1
instance = comp, \H0|holding[2]~24 , H0|holding[2]~24, DE2_70, 1
instance = comp, \H0|holding[3]~26 , H0|holding[3]~26, DE2_70, 1
instance = comp, \H0|holding[3] , H0|holding[3], DE2_70, 1
instance = comp, \H0|SRAM_D_In[3]~15 , H0|SRAM_D_In[3]~15, DE2_70, 1
instance = comp, \H0|holding[4]~28 , H0|holding[4]~28, DE2_70, 1
instance = comp, \H0|holding[4] , H0|holding[4], DE2_70, 1
instance = comp, \H0|SRAM_D_In[4]~14 , H0|SRAM_D_In[4]~14, DE2_70, 1
instance = comp, \H0|holding[5]~30 , H0|holding[5]~30, DE2_70, 1
instance = comp, \H0|holding[5] , H0|holding[5], DE2_70, 1
instance = comp, \H0|SRAM_D_In[5]~13 , H0|SRAM_D_In[5]~13, DE2_70, 1
instance = comp, \H0|holding[6]~32 , H0|holding[6]~32, DE2_70, 1
instance = comp, \H0|holding[6] , H0|holding[6], DE2_70, 1
instance = comp, \H0|SRAM_D_In[6]~12 , H0|SRAM_D_In[6]~12, DE2_70, 1
instance = comp, \H0|holding[7]~34 , H0|holding[7]~34, DE2_70, 1
instance = comp, \H0|holding[7] , H0|holding[7], DE2_70, 1
instance = comp, \H0|SRAM_D_In[7]~11 , H0|SRAM_D_In[7]~11, DE2_70, 1
instance = comp, \H0|holding[8]~36 , H0|holding[8]~36, DE2_70, 1
instance = comp, \H0|holding[8] , H0|holding[8], DE2_70, 1
instance = comp, \H0|SRAM_D_In[8]~10 , H0|SRAM_D_In[8]~10, DE2_70, 1
instance = comp, \H0|holding[9]~38 , H0|holding[9]~38, DE2_70, 1
instance = comp, \H0|holding[9] , H0|holding[9], DE2_70, 1
instance = comp, \H0|SRAM_D_In[9]~9 , H0|SRAM_D_In[9]~9, DE2_70, 1
instance = comp, \H0|holding[2] , H0|holding[2], DE2_70, 1
instance = comp, \H0|SRAM_D_In[2]~16 , H0|SRAM_D_In[2]~16, DE2_70, 1
instance = comp, \H0|holding[1] , H0|holding[1], DE2_70, 1
instance = comp, \H0|SRAM_D_In[1]~17 , H0|SRAM_D_In[1]~17, DE2_70, 1
instance = comp, \H0|holding[10]~40 , H0|holding[10]~40, DE2_70, 1
instance = comp, \H0|holding[11]~42 , H0|holding[11]~42, DE2_70, 1
instance = comp, \H0|holding[12]~44 , H0|holding[12]~44, DE2_70, 1
instance = comp, \H0|holding[13]~46 , H0|holding[13]~46, DE2_70, 1
instance = comp, \H0|holding[13] , H0|holding[13], DE2_70, 1
instance = comp, \H0|SRAM_D_In[13]~5 , H0|SRAM_D_In[13]~5, DE2_70, 1
instance = comp, \H0|holding[14]~48 , H0|holding[14]~48, DE2_70, 1
instance = comp, \H0|holding[15]~50 , H0|holding[15]~50, DE2_70, 1
instance = comp, \H0|holding[15] , H0|holding[15], DE2_70, 1
instance = comp, \H0|SRAM_D_In[15]~3 , H0|SRAM_D_In[15]~3, DE2_70, 1
instance = comp, \H0|holding[16]~52 , H0|holding[16]~52, DE2_70, 1
instance = comp, \H0|holding[16] , H0|holding[16], DE2_70, 1
instance = comp, \H0|SRAM_D_In[16]~2 , H0|SRAM_D_In[16]~2, DE2_70, 1
instance = comp, \H0|holding[17]~54 , H0|holding[17]~54, DE2_70, 1
instance = comp, \H0|holding[17] , H0|holding[17], DE2_70, 1
instance = comp, \H0|SRAM_D_In[17]~1 , H0|SRAM_D_In[17]~1, DE2_70, 1
instance = comp, \H0|holding[18]~56 , H0|holding[18]~56, DE2_70, 1
instance = comp, \H0|holding[18] , H0|holding[18], DE2_70, 1
instance = comp, \H0|SRAM_D_In[18]~0 , H0|SRAM_D_In[18]~0, DE2_70, 1
instance = comp, \H0|holding[14] , H0|holding[14], DE2_70, 1
instance = comp, \H0|SRAM_D_In[14]~4 , H0|SRAM_D_In[14]~4, DE2_70, 1
instance = comp, \H0|holding[12] , H0|holding[12], DE2_70, 1
instance = comp, \H0|SRAM_D_In[12]~6 , H0|SRAM_D_In[12]~6, DE2_70, 1
instance = comp, \H0|holding[10] , H0|holding[10], DE2_70, 1
instance = comp, \H0|SRAM_D_In[10]~8 , H0|SRAM_D_In[10]~8, DE2_70, 1
instance = comp, \H0|holding[11] , H0|holding[11], DE2_70, 1
instance = comp, \H0|DISP_SRAM_D_In[11]~8 , H0|DISP_SRAM_D_In[11]~8, DE2_70, 1
instance = comp, \H0|CUM_SRAM_W_Addr_In[0]~0 , H0|CUM_SRAM_W_Addr_In[0]~0, DE2_70, 1
instance = comp, \H0|CUM_SRAM_W_Addr_In[1]~1 , H0|CUM_SRAM_W_Addr_In[1]~1, DE2_70, 1
instance = comp, \H0|CUM_SRAM_W_Addr_In[2]~2 , H0|CUM_SRAM_W_Addr_In[2]~2, DE2_70, 1
instance = comp, \H0|CUM_SRAM_W_Addr_In[3]~3 , H0|CUM_SRAM_W_Addr_In[3]~3, DE2_70, 1
instance = comp, \H0|CUM_SRAM_W_Addr_In[4]~4 , H0|CUM_SRAM_W_Addr_In[4]~4, DE2_70, 1
instance = comp, \H0|CUM_SRAM_W_Addr_In[5]~5 , H0|CUM_SRAM_W_Addr_In[5]~5, DE2_70, 1
instance = comp, \H0|CUM_SRAM_W_Addr_In[6]~6 , H0|CUM_SRAM_W_Addr_In[6]~6, DE2_70, 1
instance = comp, \H0|CUM_SRAM_W_Addr_In[7]~7 , H0|CUM_SRAM_W_Addr_In[7]~7, DE2_70, 1
instance = comp, \H0|CUM_SRAM_W_Addr_In[8]~8 , H0|CUM_SRAM_W_Addr_In[8]~8, DE2_70, 1
instance = comp, \H0|CUM_SRAM_R_Addr_In[0]~0 , H0|CUM_SRAM_R_Addr_In[0]~0, DE2_70, 1
instance = comp, \H0|CUM_SRAM_R_Addr_In[1]~1 , H0|CUM_SRAM_R_Addr_In[1]~1, DE2_70, 1
instance = comp, \H0|CUM_SRAM_R_Addr_In[2]~2 , H0|CUM_SRAM_R_Addr_In[2]~2, DE2_70, 1
instance = comp, \H0|CUM_SRAM_R_Addr_In[3]~3 , H0|CUM_SRAM_R_Addr_In[3]~3, DE2_70, 1
instance = comp, \H0|CUM_SRAM_R_Addr_In[4]~4 , H0|CUM_SRAM_R_Addr_In[4]~4, DE2_70, 1
instance = comp, \H0|CUM_SRAM_R_Addr_In[5]~5 , H0|CUM_SRAM_R_Addr_In[5]~5, DE2_70, 1
instance = comp, \H0|CUM_SRAM_R_Addr_In[6]~6 , H0|CUM_SRAM_R_Addr_In[6]~6, DE2_70, 1
instance = comp, \H0|CUM_SRAM_R_Addr_In[7]~7 , H0|CUM_SRAM_R_Addr_In[7]~7, DE2_70, 1
instance = comp, \H0|DISP_SRAM_D_In[12]~7 , H0|DISP_SRAM_D_In[12]~7, DE2_70, 1
instance = comp, \H0|DISP_SRAM_D_In[13]~6 , H0|DISP_SRAM_D_In[13]~6, DE2_70, 1
instance = comp, \H0|DISP_SRAM_D_In[14]~5 , H0|DISP_SRAM_D_In[14]~5, DE2_70, 1
instance = comp, \H0|DISP_SRAM_D_In[15]~4 , H0|DISP_SRAM_D_In[15]~4, DE2_70, 1
instance = comp, \H0|DISP_SRAM_D_In[16]~3 , H0|DISP_SRAM_D_In[16]~3, DE2_70, 1
instance = comp, \H0|DISP_SRAM_D_In[17]~2 , H0|DISP_SRAM_D_In[17]~2, DE2_70, 1
instance = comp, \H0|DISP_SRAM_D_In[18]~1 , H0|DISP_SRAM_D_In[18]~1, DE2_70, 1
instance = comp, \H0|holding[0] , H0|holding[0], DE2_70, 1
instance = comp, \H0|SRAM_D_In[0]~18 , H0|SRAM_D_In[0]~18, DE2_70, 1
instance = comp, \H0|SRAM_D_In[19]~19 , H0|SRAM_D_In[19]~19, DE2_70, 1
instance = comp, \H0|holding[19]~58 , H0|holding[19]~58, DE2_70, 1
instance = comp, \H0|holding[19] , H0|holding[19], DE2_70, 1
instance = comp, \H0|DISP_SRAM_D_In[19]~0 , H0|DISP_SRAM_D_In[19]~0, DE2_70, 1
instance = comp, \u2|X_Cont[10] , u2|X_Cont[10], DE2_70, 1
instance = comp, \H0|DISP_SRAM_D_In[9]~10 , H0|DISP_SRAM_D_In[9]~10, DE2_70, 1
instance = comp, \H0|DISP_SRAM_D_In[10]~9 , H0|DISP_SRAM_D_In[10]~9, DE2_70, 1
instance = comp, \H0|state[1]~0 , H0|state[1]~0, DE2_70, 1
instance = comp, \H0|LessThan2~0 , H0|LessThan2~0, DE2_70, 1
instance = comp, \H0|Add1~0 , H0|Add1~0, DE2_70, 1
instance = comp, \H0|CumVal~19 , H0|CumVal~19, DE2_70, 1
instance = comp, \H0|CumVal[19]~1 , H0|CumVal[19]~1, DE2_70, 1
instance = comp, \H0|CumVal[0] , H0|CumVal[0], DE2_70, 1
instance = comp, \H0|Add1~4 , H0|Add1~4, DE2_70, 1
instance = comp, \H0|CumVal~17 , H0|CumVal~17, DE2_70, 1
instance = comp, \H0|CumVal[2] , H0|CumVal[2], DE2_70, 1
instance = comp, \H0|Add1~14 , H0|Add1~14, DE2_70, 1
instance = comp, \H0|CumVal~12 , H0|CumVal~12, DE2_70, 1
instance = comp, \H0|CumVal[7] , H0|CumVal[7], DE2_70, 1
instance = comp, \H0|Add1~18 , H0|Add1~18, DE2_70, 1
instance = comp, \H0|CumVal~10 , H0|CumVal~10, DE2_70, 1
instance = comp, \H0|CumVal[9] , H0|CumVal[9], DE2_70, 1
instance = comp, \H0|Add1~20 , H0|Add1~20, DE2_70, 1
instance = comp, \H0|CumVal~9 , H0|CumVal~9, DE2_70, 1
instance = comp, \H0|CumVal[10] , H0|CumVal[10], DE2_70, 1
instance = comp, \H0|Add1~22 , H0|Add1~22, DE2_70, 1
instance = comp, \H0|Add1~24 , H0|Add1~24, DE2_70, 1
instance = comp, \H0|CumVal~7 , H0|CumVal~7, DE2_70, 1
instance = comp, \H0|CumVal[12] , H0|CumVal[12], DE2_70, 1
instance = comp, \H0|Add1~26 , H0|Add1~26, DE2_70, 1
instance = comp, \H0|CumVal~6 , H0|CumVal~6, DE2_70, 1
instance = comp, \H0|CumVal[13] , H0|CumVal[13], DE2_70, 1
instance = comp, \H0|CUM_SRAM_D_In[13]~6 , H0|CUM_SRAM_D_In[13]~6, DE2_70, 1
instance = comp, \H0|Add1~28 , H0|Add1~28, DE2_70, 1
instance = comp, \H0|CumVal~5 , H0|CumVal~5, DE2_70, 1
instance = comp, \H0|CumVal[14] , H0|CumVal[14], DE2_70, 1
instance = comp, \H0|CUM_SRAM_D_In[14]~5 , H0|CUM_SRAM_D_In[14]~5, DE2_70, 1
instance = comp, \H0|Add1~30 , H0|Add1~30, DE2_70, 1
instance = comp, \H0|CumVal~4 , H0|CumVal~4, DE2_70, 1
instance = comp, \H0|CumVal[15] , H0|CumVal[15], DE2_70, 1
instance = comp, \H0|CUM_SRAM_D_In[15]~4 , H0|CUM_SRAM_D_In[15]~4, DE2_70, 1
instance = comp, \H0|Add1~32 , H0|Add1~32, DE2_70, 1
instance = comp, \H0|CumVal~3 , H0|CumVal~3, DE2_70, 1
instance = comp, \H0|CumVal[16] , H0|CumVal[16], DE2_70, 1
instance = comp, \H0|CUM_SRAM_D_In[16]~3 , H0|CUM_SRAM_D_In[16]~3, DE2_70, 1
instance = comp, \H0|Add1~34 , H0|Add1~34, DE2_70, 1
instance = comp, \H0|CumVal~2 , H0|CumVal~2, DE2_70, 1
instance = comp, \H0|CumVal[17] , H0|CumVal[17], DE2_70, 1
instance = comp, \H0|CUM_SRAM_D_In[17]~2 , H0|CUM_SRAM_D_In[17]~2, DE2_70, 1
instance = comp, \H0|Add1~36 , H0|Add1~36, DE2_70, 1
instance = comp, \H0|CumVal~0 , H0|CumVal~0, DE2_70, 1
instance = comp, \H0|CumVal[18] , H0|CumVal[18], DE2_70, 1
instance = comp, \H0|CUM_SRAM_D_In[18]~1 , H0|CUM_SRAM_D_In[18]~1, DE2_70, 1
instance = comp, \H0|Add1~38 , H0|Add1~38, DE2_70, 1
instance = comp, \H0|CumVal~20 , H0|CumVal~20, DE2_70, 1
instance = comp, \H0|CumVal[19] , H0|CumVal[19], DE2_70, 1
instance = comp, \H0|CUM_SRAM_D_In[19]~0 , H0|CUM_SRAM_D_In[19]~0, DE2_70, 1
instance = comp, \H0|LessThan3~1 , H0|LessThan3~1, DE2_70, 1
instance = comp, \H0|LessThan3~3 , H0|LessThan3~3, DE2_70, 1
instance = comp, \H0|LessThan3~5 , H0|LessThan3~5, DE2_70, 1
instance = comp, \H0|LessThan3~7 , H0|LessThan3~7, DE2_70, 1
instance = comp, \H0|LessThan3~9 , H0|LessThan3~9, DE2_70, 1
instance = comp, \H0|LessThan3~11 , H0|LessThan3~11, DE2_70, 1
instance = comp, \H0|LessThan3~13 , H0|LessThan3~13, DE2_70, 1
instance = comp, \H0|LessThan3~15 , H0|LessThan3~15, DE2_70, 1
instance = comp, \H0|LessThan3~17 , H0|LessThan3~17, DE2_70, 1
instance = comp, \H0|LessThan3~19 , H0|LessThan3~19, DE2_70, 1
instance = comp, \H0|LessThan3~20 , H0|LessThan3~20, DE2_70, 1
instance = comp, \H0|Mux13~0 , H0|Mux13~0, DE2_70, 1
instance = comp, \H0|redFound~0 , H0|redFound~0, DE2_70, 1
instance = comp, \H0|redVal[3]~1 , H0|redVal[3]~1, DE2_70, 1
instance = comp, \H0|LessThan1~0 , H0|LessThan1~0, DE2_70, 1
instance = comp, \H0|redVal[3]~0 , H0|redVal[3]~0, DE2_70, 1
instance = comp, \H0|redVal[7]~2 , H0|redVal[7]~2, DE2_70, 1
instance = comp, \H0|redVal[7] , H0|redVal[7], DE2_70, 1
instance = comp, \H0|Mux14~0 , H0|Mux14~0, DE2_70, 1
instance = comp, \H0|redVal[6] , H0|redVal[6], DE2_70, 1
instance = comp, \H0|Equal0~3 , H0|Equal0~3, DE2_70, 1
instance = comp, \H0|Mux17~0 , H0|Mux17~0, DE2_70, 1
instance = comp, \H0|redVal[3] , H0|redVal[3], DE2_70, 1
instance = comp, \H0|Equal0~1 , H0|Equal0~1, DE2_70, 1
instance = comp, \H0|Mux19~0 , H0|Mux19~0, DE2_70, 1
instance = comp, \H0|redVal[1] , H0|redVal[1], DE2_70, 1
instance = comp, \H0|Equal0~0 , H0|Equal0~0, DE2_70, 1
instance = comp, \H0|Equal0~4 , H0|Equal0~4, DE2_70, 1
instance = comp, \H0|Gr_Out_His1~0 , H0|Gr_Out_His1~0, DE2_70, 1
instance = comp, \H0|Gr_Out_His1[15] , H0|Gr_Out_His1[15], DE2_70, 1
instance = comp, \H0|CUM_SRAM_D_In[9]~10 , H0|CUM_SRAM_D_In[9]~10, DE2_70, 1
instance = comp, \H0|CUM_SRAM_D_In[10]~9 , H0|CUM_SRAM_D_In[10]~9, DE2_70, 1
instance = comp, \H0|CumVal~8 , H0|CumVal~8, DE2_70, 1
instance = comp, \H0|CumVal[11] , H0|CumVal[11], DE2_70, 1
instance = comp, \H0|CUM_SRAM_D_In[11]~8 , H0|CUM_SRAM_D_In[11]~8, DE2_70, 1
instance = comp, \H0|CUM_SRAM_D_In[12]~7 , H0|CUM_SRAM_D_In[12]~7, DE2_70, 1
instance = comp, \H0|LessThan5~1 , H0|LessThan5~1, DE2_70, 1
instance = comp, \H0|LessThan5~3 , H0|LessThan5~3, DE2_70, 1
instance = comp, \H0|LessThan5~5 , H0|LessThan5~5, DE2_70, 1
instance = comp, \H0|LessThan5~7 , H0|LessThan5~7, DE2_70, 1
instance = comp, \H0|LessThan5~9 , H0|LessThan5~9, DE2_70, 1
instance = comp, \H0|LessThan5~11 , H0|LessThan5~11, DE2_70, 1
instance = comp, \H0|LessThan5~13 , H0|LessThan5~13, DE2_70, 1
instance = comp, \H0|LessThan5~15 , H0|LessThan5~15, DE2_70, 1
instance = comp, \H0|LessThan5~17 , H0|LessThan5~17, DE2_70, 1
instance = comp, \H0|LessThan5~19 , H0|LessThan5~19, DE2_70, 1
instance = comp, \H0|LessThan5~20 , H0|LessThan5~20, DE2_70, 1
instance = comp, \H0|Gr_Out_Cum1~0 , H0|Gr_Out_Cum1~0, DE2_70, 1
instance = comp, \H0|Gr_Out_Cum1[15] , H0|Gr_Out_Cum1[15], DE2_70, 1
instance = comp, \iSW[2]~I , iSW[2], DE2_70, 1
instance = comp, \wr1_data[15]~0 , wr1_data[15]~0, DE2_70, 1
instance = comp, \iSW[1]~I , iSW[1], DE2_70, 1
instance = comp, \wr1_data[0]~1 , wr1_data[0]~1, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[295]~516 , wine1|Div0|auto_generated|divider|divider|StageOut[295]~516, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[311]~526 , wine1|Div0|auto_generated|divider|divider|StageOut[311]~526, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[327]~536 , wine1|Div0|auto_generated|divider|divider|StageOut[327]~536, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[343]~546 , wine1|Div0|auto_generated|divider|divider|StageOut[343]~546, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[342]~455 , wine1|Div0|auto_generated|divider|divider|StageOut[342]~455, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[341]~456 , wine1|Div0|auto_generated|divider|divider|StageOut[341]~456, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[340]~549 , wine1|Div0|auto_generated|divider|divider|StageOut[340]~549, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[339]~458 , wine1|Div0|auto_generated|divider|divider|StageOut[339]~458, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[338]~459 , wine1|Div0|auto_generated|divider|divider|StageOut[338]~459, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[337]~552 , wine1|Div0|auto_generated|divider|divider|StageOut[337]~552, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[336]~553 , wine1|Div0|auto_generated|divider|divider|StageOut[336]~553, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[335]~462 , wine1|Div0|auto_generated|divider|divider|StageOut[335]~462, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[334]~464 , wine1|Div0|auto_generated|divider|divider|StageOut[334]~464, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[285]~466 , wine1|Div0|auto_generated|divider|divider|StageOut[285]~466, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[285]~467 , wine1|Div0|auto_generated|divider|divider|StageOut[285]~467, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~26 , wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~26, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[317]~586 , wine1|Div0|auto_generated|divider|divider|StageOut[317]~586, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[333]~555 , wine1|Div0|auto_generated|divider|divider|StageOut[333]~555, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~2 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~2, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22 , wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[358]~469 , wine1|Div0|auto_generated|divider|divider|StageOut[358]~469, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[341]~548 , wine1|Div0|auto_generated|divider|divider|StageOut[341]~548, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[357]~558 , wine1|Div0|auto_generated|divider|divider|StageOut[357]~558, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[356]~471 , wine1|Div0|auto_generated|divider|divider|StageOut[356]~471, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[355]~472 , wine1|Div0|auto_generated|divider|divider|StageOut[355]~472, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[354]~561 , wine1|Div0|auto_generated|divider|divider|StageOut[354]~561, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[353]~562 , wine1|Div0|auto_generated|divider|divider|StageOut[353]~562, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[352]~563 , wine1|Div0|auto_generated|divider|divider|StageOut[352]~563, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[351]~476 , wine1|Div0|auto_generated|divider|divider|StageOut[351]~476, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[350]~477 , wine1|Div0|auto_generated|divider|divider|StageOut[350]~477, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[333]~556 , wine1|Div0|auto_generated|divider|divider|StageOut[333]~556, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[349]~478 , wine1|Div0|auto_generated|divider|divider|StageOut[349]~478, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[332]~587 , wine1|Div0|auto_generated|divider|divider|StageOut[332]~587, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[316]~480 , wine1|Div0|auto_generated|divider|divider|StageOut[316]~480, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[300]~482 , wine1|Div0|auto_generated|divider|divider|StageOut[300]~482, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[300]~481 , wine1|Div0|auto_generated|divider|divider|StageOut[300]~481, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~26 , wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~26, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[316]~483 , wine1|Div0|auto_generated|divider|divider|StageOut[316]~483, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~24 , wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~24, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|StageOut[348]~566 , wine1|Div0|auto_generated|divider|divider|StageOut[348]~566, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~1 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~1, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~3 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~3, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~5 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~5, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~7 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~7, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~9 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~9, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~11 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~11, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~13 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~13, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~15 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~15, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~17 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~17, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~19 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~19, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21, DE2_70, 1
instance = comp, \wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22 , wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22, DE2_70, 1
instance = comp, \wr1_data[0]~2 , wr1_data[0]~2, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6 , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4] , u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4], DE2_70, 1
instance = comp, \wr1_data[1]~3 , wr1_data[1]~3, DE2_70, 1
instance = comp, \wr1_data[1]~4 , wr1_data[1]~4, DE2_70, 1
instance = comp, \wr1_data[2]~5 , wr1_data[2]~5, DE2_70, 1
instance = comp, \wr1_data[2]~6 , wr1_data[2]~6, DE2_70, 1
instance = comp, \wr1_data[3]~7 , wr1_data[3]~7, DE2_70, 1
instance = comp, \wr1_data[3]~8 , wr1_data[3]~8, DE2_70, 1
instance = comp, \wr1_data[4]~9 , wr1_data[4]~9, DE2_70, 1
instance = comp, \wr1_data[4]~10 , wr1_data[4]~10, DE2_70, 1
instance = comp, \wr1_data[5]~11 , wr1_data[5]~11, DE2_70, 1
instance = comp, \wr1_data[5]~12 , wr1_data[5]~12, DE2_70, 1
instance = comp, \wr1_data[6]~14 , wr1_data[6]~14, DE2_70, 1
instance = comp, \wr1_data[7]~15 , wr1_data[7]~15, DE2_70, 1
instance = comp, \wr1_data[7]~16 , wr1_data[7]~16, DE2_70, 1
instance = comp, \u3|rBlue[10]~8 , u3|rBlue[10]~8, DE2_70, 1
instance = comp, \u3|rBlue~26 , u3|rBlue~26, DE2_70, 1
instance = comp, \u3|rBlue~27 , u3|rBlue~27, DE2_70, 1
instance = comp, \u3|rBlue[10] , u3|rBlue[10], DE2_70, 1
instance = comp, \wr1_data[8]~18 , wr1_data[8]~18, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 , u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0, DE2_70, 1
instance = comp, \u7|mDATAIN[0]~0 , u7|mDATAIN[0]~0, DE2_70, 1
instance = comp, \u7|control1|init_timer[4]~21 , u7|control1|init_timer[4]~21, DE2_70, 1
instance = comp, \u7|control1|init_timer[5]~23 , u7|control1|init_timer[5]~23, DE2_70, 1
instance = comp, \u7|control1|init_timer[14]~41 , u7|control1|init_timer[14]~41, DE2_70, 1
instance = comp, \u7|control1|init_timer[15]~44 , u7|control1|init_timer[15]~44, DE2_70, 1
instance = comp, \u7|control1|init_timer[15] , u7|control1|init_timer[15], DE2_70, 1
instance = comp, \u7|control1|init_timer[13]~39 , u7|control1|init_timer[13]~39, DE2_70, 1
instance = comp, \u7|control1|init_timer[13] , u7|control1|init_timer[13], DE2_70, 1
instance = comp, \u7|control1|init_timer[11]~35 , u7|control1|init_timer[11]~35, DE2_70, 1
instance = comp, \u7|control1|init_timer[11] , u7|control1|init_timer[11], DE2_70, 1
instance = comp, \u7|control1|LessThan1~0 , u7|control1|LessThan1~0, DE2_70, 1
instance = comp, \u7|control1|init_timer[9]~31 , u7|control1|init_timer[9]~31, DE2_70, 1
instance = comp, \u7|control1|init_timer[9] , u7|control1|init_timer[9], DE2_70, 1
instance = comp, \u7|control1|LessThan0~2 , u7|control1|LessThan0~2, DE2_70, 1
instance = comp, \u7|control1|LessThan0~3 , u7|control1|LessThan0~3, DE2_70, 1
instance = comp, \u7|control1|init_timer[5] , u7|control1|init_timer[5], DE2_70, 1
instance = comp, \u7|control1|init_timer[6]~25 , u7|control1|init_timer[6]~25, DE2_70, 1
instance = comp, \u7|control1|init_timer[8]~29 , u7|control1|init_timer[8]~29, DE2_70, 1
instance = comp, \u7|control1|init_timer[8] , u7|control1|init_timer[8], DE2_70, 1
instance = comp, \u7|control1|init_timer[10]~33 , u7|control1|init_timer[10]~33, DE2_70, 1
instance = comp, \u7|control1|init_timer[10] , u7|control1|init_timer[10], DE2_70, 1
instance = comp, \u7|control1|init_timer[12]~37 , u7|control1|init_timer[12]~37, DE2_70, 1
instance = comp, \u7|control1|init_timer[12] , u7|control1|init_timer[12], DE2_70, 1
instance = comp, \u7|control1|init_timer[14] , u7|control1|init_timer[14], DE2_70, 1
instance = comp, \u7|control1|init_timer[0]~43 , u7|control1|init_timer[0]~43, DE2_70, 1
instance = comp, \u7|control1|init_timer[0] , u7|control1|init_timer[0], DE2_70, 1
instance = comp, \u7|control1|init_timer[2]~17 , u7|control1|init_timer[2]~17, DE2_70, 1
instance = comp, \u7|control1|init_timer[2] , u7|control1|init_timer[2], DE2_70, 1
instance = comp, \u7|control1|init_timer[3]~19 , u7|control1|init_timer[3]~19, DE2_70, 1
instance = comp, \u7|control1|init_timer[3] , u7|control1|init_timer[3], DE2_70, 1
instance = comp, \u7|control1|init_timer[4] , u7|control1|init_timer[4], DE2_70, 1
instance = comp, \u7|control1|PRECHARGE~1 , u7|control1|PRECHARGE~1, DE2_70, 1
instance = comp, \u7|control1|LOAD_MODE~1 , u7|control1|LOAD_MODE~1, DE2_70, 1
instance = comp, \u7|control1|PRECHARGE~2 , u7|control1|PRECHARGE~2, DE2_70, 1
instance = comp, \u7|control1|PRECHARGE , u7|control1|PRECHARGE, DE2_70, 1
instance = comp, \u7|command1|always0~4 , u7|command1|always0~4, DE2_70, 1
instance = comp, \u7|control1|LessThan1~1 , u7|control1|LessThan1~1, DE2_70, 1
instance = comp, \u7|control1|LessThan1~2 , u7|control1|LessThan1~2, DE2_70, 1
instance = comp, \u7|control1|INIT_REQ , u7|control1|INIT_REQ, DE2_70, 1
instance = comp, \u7|command1|do_precharge , u7|command1|do_precharge, DE2_70, 1
instance = comp, \u7|Selector0~0 , u7|Selector0~0, DE2_70, 1
instance = comp, \u7|CMD[1]~0 , u7|CMD[1]~0, DE2_70, 1
instance = comp, \u7|CMD[1] , u7|CMD[1], DE2_70, 1
instance = comp, \u7|Selector1~0 , u7|Selector1~0, DE2_70, 1
instance = comp, \u7|CMD[0] , u7|CMD[0], DE2_70, 1
instance = comp, \u7|control1|Equal1~0 , u7|control1|Equal1~0, DE2_70, 1
instance = comp, \u7|control1|READA , u7|control1|READA, DE2_70, 1
instance = comp, \u7|control1|timer[0]~16 , u7|control1|timer[0]~16, DE2_70, 1
instance = comp, \u7|control1|always3~2 , u7|control1|always3~2, DE2_70, 1
instance = comp, \u7|control1|always3~1 , u7|control1|always3~1, DE2_70, 1
instance = comp, \u7|control1|always3~3 , u7|control1|always3~3, DE2_70, 1
instance = comp, \u7|control1|always3~4 , u7|control1|always3~4, DE2_70, 1
instance = comp, \u7|control1|init_timer[6] , u7|control1|init_timer[6], DE2_70, 1
instance = comp, \u7|control1|LOAD_MODE~2 , u7|control1|LOAD_MODE~2, DE2_70, 1
instance = comp, \u7|control1|LOAD_MODE~3 , u7|control1|LOAD_MODE~3, DE2_70, 1
instance = comp, \u7|control1|LOAD_MODE~4 , u7|control1|LOAD_MODE~4, DE2_70, 1
instance = comp, \u7|control1|LOAD_MODE~5 , u7|control1|LOAD_MODE~5, DE2_70, 1
instance = comp, \u7|control1|LOAD_MODE , u7|control1|LOAD_MODE, DE2_70, 1
instance = comp, \u7|command1|always0~0 , u7|command1|always0~0, DE2_70, 1
instance = comp, \u7|command1|do_load_mode , u7|command1|do_load_mode, DE2_70, 1
instance = comp, \u7|command1|command_delay~9 , u7|command1|command_delay~9, DE2_70, 1
instance = comp, \u7|command1|command_delay[7] , u7|command1|command_delay[7], DE2_70, 1
instance = comp, \u7|command1|rw_flag~0 , u7|command1|rw_flag~0, DE2_70, 1
instance = comp, \u7|command1|command_delay~8 , u7|command1|command_delay~8, DE2_70, 1
instance = comp, \u7|command1|command_delay[6] , u7|command1|command_delay[6], DE2_70, 1
instance = comp, \u7|command1|command_delay~7 , u7|command1|command_delay~7, DE2_70, 1
instance = comp, \u7|command1|command_delay[5] , u7|command1|command_delay[5], DE2_70, 1
instance = comp, \u7|command1|command_delay~6 , u7|command1|command_delay~6, DE2_70, 1
instance = comp, \u7|command1|command_delay[4] , u7|command1|command_delay[4], DE2_70, 1
instance = comp, \u7|command1|command_delay~5 , u7|command1|command_delay~5, DE2_70, 1
instance = comp, \u7|command1|command_delay[3] , u7|command1|command_delay[3], DE2_70, 1
instance = comp, \u7|command1|command_delay~4 , u7|command1|command_delay~4, DE2_70, 1
instance = comp, \u7|command1|command_delay[2] , u7|command1|command_delay[2], DE2_70, 1
instance = comp, \u7|command1|command_delay~3 , u7|command1|command_delay~3, DE2_70, 1
instance = comp, \u7|command1|command_delay[1] , u7|command1|command_delay[1], DE2_70, 1
instance = comp, \u7|command1|command_delay~2 , u7|command1|command_delay~2, DE2_70, 1
instance = comp, \u7|command1|command_delay[0] , u7|command1|command_delay[0], DE2_70, 1
instance = comp, \u7|command1|command_done~0 , u7|command1|command_done~0, DE2_70, 1
instance = comp, \u7|command1|command_done , u7|command1|command_done, DE2_70, 1
instance = comp, \u7|command1|rp_done~0 , u7|command1|rp_done~0, DE2_70, 1
instance = comp, \u7|command1|ex_read~0 , u7|command1|ex_read~0, DE2_70, 1
instance = comp, \u7|command1|ex_read , u7|command1|ex_read, DE2_70, 1
instance = comp, \u7|command1|rp_shift[1]~0 , u7|command1|rp_shift[1]~0, DE2_70, 1
instance = comp, \u7|Equal0~0 , u7|Equal0~0, DE2_70, 1
instance = comp, \u7|PM_STOP , u7|PM_STOP, DE2_70, 1
instance = comp, \u7|command1|rp_shift[1]~1 , u7|command1|rp_shift[1]~1, DE2_70, 1
instance = comp, \u7|command1|rp_done , u7|command1|rp_done, DE2_70, 1
instance = comp, \u7|command1|always0~1 , u7|command1|always0~1, DE2_70, 1
instance = comp, \u7|command1|always0~3 , u7|command1|always0~3, DE2_70, 1
instance = comp, \u7|command1|do_writea~0 , u7|command1|do_writea~0, DE2_70, 1
instance = comp, \u7|command1|do_writea , u7|command1|do_writea, DE2_70, 1
instance = comp, \u7|command1|always0~5 , u7|command1|always0~5, DE2_70, 1
instance = comp, \u7|command1|always0~6 , u7|command1|always0~6, DE2_70, 1
instance = comp, \u7|command1|do_refresh , u7|command1|do_refresh, DE2_70, 1
instance = comp, \u7|command1|REF_ACK~0 , u7|command1|REF_ACK~0, DE2_70, 1
instance = comp, \u7|command1|REF_ACK , u7|command1|REF_ACK, DE2_70, 1
instance = comp, \u7|control1|REF_REQ~1 , u7|control1|REF_REQ~1, DE2_70, 1
instance = comp, \u7|control1|timer[0] , u7|control1|timer[0], DE2_70, 1
instance = comp, \u7|control1|timer[1]~18 , u7|control1|timer[1]~18, DE2_70, 1
instance = comp, \u7|control1|timer[1] , u7|control1|timer[1], DE2_70, 1
instance = comp, \u7|control1|timer[2]~20 , u7|control1|timer[2]~20, DE2_70, 1
instance = comp, \u7|control1|timer[2] , u7|control1|timer[2], DE2_70, 1
instance = comp, \u7|control1|timer[3]~22 , u7|control1|timer[3]~22, DE2_70, 1
instance = comp, \u7|control1|timer[4]~24 , u7|control1|timer[4]~24, DE2_70, 1
instance = comp, \u7|control1|timer[4] , u7|control1|timer[4], DE2_70, 1
instance = comp, \u7|control1|timer[7]~30 , u7|control1|timer[7]~30, DE2_70, 1
instance = comp, \u7|command1|REF_ACK~_wirecell , u7|command1|REF_ACK~_wirecell, DE2_70, 1
instance = comp, \u7|control1|timer[7] , u7|control1|timer[7], DE2_70, 1
instance = comp, \u7|control1|timer[8]~32 , u7|control1|timer[8]~32, DE2_70, 1
instance = comp, \u7|control1|timer[9]~34 , u7|control1|timer[9]~34, DE2_70, 1
instance = comp, \u7|control1|timer[9] , u7|control1|timer[9], DE2_70, 1
instance = comp, \u7|control1|timer[10]~36 , u7|control1|timer[10]~36, DE2_70, 1
instance = comp, \u7|control1|timer[10] , u7|control1|timer[10], DE2_70, 1
instance = comp, \u7|control1|timer[8] , u7|control1|timer[8], DE2_70, 1
instance = comp, \u7|control1|timer[11]~38 , u7|control1|timer[11]~38, DE2_70, 1
instance = comp, \u7|control1|timer[11] , u7|control1|timer[11], DE2_70, 1
instance = comp, \u7|control1|Equal3~2 , u7|control1|Equal3~2, DE2_70, 1
instance = comp, \u7|control1|timer[12]~40 , u7|control1|timer[12]~40, DE2_70, 1
instance = comp, \u7|control1|timer[13]~42 , u7|control1|timer[13]~42, DE2_70, 1
instance = comp, \u7|control1|timer[13] , u7|control1|timer[13], DE2_70, 1
instance = comp, \u7|control1|timer[14] , u7|control1|timer[14], DE2_70, 1
instance = comp, \u7|control1|timer[12] , u7|control1|timer[12], DE2_70, 1
instance = comp, \u7|control1|Equal3~3 , u7|control1|Equal3~3, DE2_70, 1
instance = comp, \u7|control1|timer[3] , u7|control1|timer[3], DE2_70, 1
instance = comp, \u7|control1|Equal3~0 , u7|control1|Equal3~0, DE2_70, 1
instance = comp, \u7|control1|Equal3~4 , u7|control1|Equal3~4, DE2_70, 1
instance = comp, \u7|control1|REF_REQ~0 , u7|control1|REF_REQ~0, DE2_70, 1
instance = comp, \u7|control1|REF_REQ , u7|control1|REF_REQ, DE2_70, 1
instance = comp, \u7|command1|always0~2 , u7|command1|always0~2, DE2_70, 1
instance = comp, \u7|command1|do_reada~0 , u7|command1|do_reada~0, DE2_70, 1
instance = comp, \u7|command1|do_reada , u7|command1|do_reada, DE2_70, 1
instance = comp, \u7|command1|do_initial~feeder , u7|command1|do_initial~feeder, DE2_70, 1
instance = comp, \u7|command1|do_initial , u7|command1|do_initial, DE2_70, 1
instance = comp, \u7|command1|oe4~0 , u7|command1|oe4~0, DE2_70, 1
instance = comp, \u7|command1|oe4~1 , u7|command1|oe4~1, DE2_70, 1
instance = comp, \u7|command1|oe4 , u7|command1|oe4, DE2_70, 1
instance = comp, \u7|mDATAIN[1]~1 , u7|mDATAIN[1]~1, DE2_70, 1
instance = comp, \u7|mDATAIN[2]~2 , u7|mDATAIN[2]~2, DE2_70, 1
instance = comp, \u7|mDATAIN[3]~3 , u7|mDATAIN[3]~3, DE2_70, 1
instance = comp, \u7|mDATAIN[4]~4 , u7|mDATAIN[4]~4, DE2_70, 1
instance = comp, \u7|mDATAIN[5]~5 , u7|mDATAIN[5]~5, DE2_70, 1
instance = comp, \u7|mDATAIN[6]~6 , u7|mDATAIN[6]~6, DE2_70, 1
instance = comp, \u7|mDATAIN[7]~7 , u7|mDATAIN[7]~7, DE2_70, 1
instance = comp, \u7|mDATAIN[8]~8 , u7|mDATAIN[8]~8, DE2_70, 1
instance = comp, \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 , u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9, DE2_70, 1
instance = comp, \wr1_data[9]~19 , wr1_data[9]~19, DE2_70, 1
instance = comp, \wr1_data[9]~20 , wr1_data[9]~20, DE2_70, 1
instance = comp, \wr1_data[10]~21 , wr1_data[10]~21, DE2_70, 1
instance = comp, \wr1_data[6]~13 , wr1_data[6]~13, DE2_70, 1
instance = comp, \wr1_data[11]~22 , wr1_data[11]~22, DE2_70, 1
instance = comp, \wr1_data[12]~23 , wr1_data[12]~23, DE2_70, 1
instance = comp, \wr1_data[13]~24 , wr1_data[13]~24, DE2_70, 1
instance = comp, \wr1_data[14]~25 , wr1_data[14]~25, DE2_70, 1
instance = comp, \wr1_data[15]~26 , wr1_data[15]~26, DE2_70, 1
instance = comp, \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 , u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9, DE2_70, 1
instance = comp, \u7|mDATAIN[9]~9 , u7|mDATAIN[9]~9, DE2_70, 1
instance = comp, \u7|mDATAIN[10]~10 , u7|mDATAIN[10]~10, DE2_70, 1
instance = comp, \u7|mDATAIN[11]~11 , u7|mDATAIN[11]~11, DE2_70, 1
instance = comp, \u7|mDATAIN[12]~12 , u7|mDATAIN[12]~12, DE2_70, 1
instance = comp, \u7|mDATAIN[13]~13 , u7|mDATAIN[13]~13, DE2_70, 1
instance = comp, \u7|mDATAIN[14]~14 , u7|mDATAIN[14]~14, DE2_70, 1
instance = comp, \u7|mDATAIN[15]~15 , u7|mDATAIN[15]~15, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder , u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder , u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0] , u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|p0addr , u8|write_fifo2|dcfifo_component|auto_generated|p0addr, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell , u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] , u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] , u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2], DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 , u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0, DE2_70, 1
instance = comp, \u8|ST[3]~12 , u8|ST[3]~12, DE2_70, 1
instance = comp, \u8|ST[3] , u8|ST[3], DE2_70, 1
instance = comp, \u8|ST[9]~7 , u8|ST[9]~7, DE2_70, 1
instance = comp, \u8|ST[9] , u8|ST[9], DE2_70, 1
instance = comp, \u8|ST[5]~10 , u8|ST[5]~10, DE2_70, 1
instance = comp, \u8|ST[5] , u8|ST[5], DE2_70, 1
instance = comp, \u8|Equal5~0 , u8|Equal5~0, DE2_70, 1
instance = comp, \u8|Equal7~0 , u8|Equal7~0, DE2_70, 1
instance = comp, \u8|Equal4~0 , u8|Equal4~0, DE2_70, 1
instance = comp, \u8|ST[1]~16 , u8|ST[1]~16, DE2_70, 1
instance = comp, \u8|ST[7]~8 , u8|ST[7]~8, DE2_70, 1
instance = comp, \u8|ST[7] , u8|ST[7], DE2_70, 1
instance = comp, \u8|ST[6]~9 , u8|ST[6]~9, DE2_70, 1
instance = comp, \u8|ST[6] , u8|ST[6], DE2_70, 1
instance = comp, \u8|ST[2]~14 , u8|ST[2]~14, DE2_70, 1
instance = comp, \u8|ST[2] , u8|ST[2], DE2_70, 1
instance = comp, \u8|ST[8]~13 , u8|ST[8]~13, DE2_70, 1
instance = comp, \u8|ST[8] , u8|ST[8], DE2_70, 1
instance = comp, \u8|ST[4]~11 , u8|ST[4]~11, DE2_70, 1
instance = comp, \u8|ST[4] , u8|ST[4], DE2_70, 1
instance = comp, \u8|Equal5~1 , u8|Equal5~1, DE2_70, 1
instance = comp, \u8|Equal5~2 , u8|Equal5~2, DE2_70, 1
instance = comp, \u8|Equal5~3 , u8|Equal5~3, DE2_70, 1
instance = comp, \u8|Pre_WR , u8|Pre_WR, DE2_70, 1
instance = comp, \u8|ST[9]~15 , u8|ST[9]~15, DE2_70, 1
instance = comp, \u8|Read~0 , u8|Read~0, DE2_70, 1
instance = comp, \u8|Read~1 , u8|Read~1, DE2_70, 1
instance = comp, \u8|Read , u8|Read, DE2_70, 1
instance = comp, \u8|mRD_DONE~0 , u8|mRD_DONE~0, DE2_70, 1
instance = comp, \u8|mRD_DONE , u8|mRD_DONE, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder , u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0] , u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|p0addr , u8|read_fifo1|dcfifo_component|auto_generated|p0addr, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 , u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] , u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena , u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] , u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6] , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8] , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1] , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0] , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2] , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3] , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4] , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5] , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7] , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9] , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8] , u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8] , u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[7] , u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[7], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[6] , u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[6], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[5] , u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[5], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4] , u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3] , u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[2] , u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[2], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[1] , u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[1], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[0] , u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[0], DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|op_2~1 , u8|read_fifo1|dcfifo_component|auto_generated|op_2~1, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|op_2~3 , u8|read_fifo1|dcfifo_component|auto_generated|op_2~3, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|op_2~5 , u8|read_fifo1|dcfifo_component|auto_generated|op_2~5, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|op_2~7 , u8|read_fifo1|dcfifo_component|auto_generated|op_2~7, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|op_2~9 , u8|read_fifo1|dcfifo_component|auto_generated|op_2~9, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|op_2~11 , u8|read_fifo1|dcfifo_component|auto_generated|op_2~11, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|op_2~13 , u8|read_fifo1|dcfifo_component|auto_generated|op_2~13, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|op_2~15 , u8|read_fifo1|dcfifo_component|auto_generated|op_2~15, DE2_70, 1
instance = comp, \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16 , u8|read_fifo1|dcfifo_component|auto_generated|op_2~16, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder , u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0] , u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|p0addr , u8|write_fifo1|dcfifo_component|auto_generated|p0addr, DE2_70, 1
instance = comp, \u8|Pre_RD~feeder , u8|Pre_RD~feeder, DE2_70, 1
instance = comp, \u8|Pre_RD , u8|Pre_RD, DE2_70, 1
instance = comp, \u8|Write~1 , u8|Write~1, DE2_70, 1
instance = comp, \u8|Equal10~0 , u8|Equal10~0, DE2_70, 1
instance = comp, \u8|Write~0 , u8|Write~0, DE2_70, 1
instance = comp, \u8|Write~2 , u8|Write~2, DE2_70, 1
instance = comp, \u8|Write , u8|Write, DE2_70, 1
instance = comp, \u8|Equal9~0 , u8|Equal9~0, DE2_70, 1
instance = comp, \u8|IN_REQ~0 , u8|IN_REQ~0, DE2_70, 1
instance = comp, \u8|IN_REQ , u8|IN_REQ, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5] , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6] , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8] , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] , u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] , u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9] , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] , u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1] , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2] , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0] , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3] , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq , u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena , u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[8] , u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[8] , u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[8], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[7] , u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[7], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[6]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[6]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[6] , u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[6], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[5] , u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[5], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[4] , u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[4], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4] , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3] , u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[2] , u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[2], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[1] , u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[1], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0] , u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0], DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|op_1~1 , u8|write_fifo1|dcfifo_component|auto_generated|op_1~1, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|op_1~3 , u8|write_fifo1|dcfifo_component|auto_generated|op_1~3, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|op_1~5 , u8|write_fifo1|dcfifo_component|auto_generated|op_1~5, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|op_1~7 , u8|write_fifo1|dcfifo_component|auto_generated|op_1~7, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|op_1~9 , u8|write_fifo1|dcfifo_component|auto_generated|op_1~9, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|op_1~11 , u8|write_fifo1|dcfifo_component|auto_generated|op_1~11, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|op_1~13 , u8|write_fifo1|dcfifo_component|auto_generated|op_1~13, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|op_1~15 , u8|write_fifo1|dcfifo_component|auto_generated|op_1~15, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16 , u8|write_fifo1|dcfifo_component|auto_generated|op_1~16, DE2_70, 1
instance = comp, \u8|RD_MASK~0 , u8|RD_MASK~0, DE2_70, 1
instance = comp, \u8|RD_MASK~1 , u8|RD_MASK~1, DE2_70, 1
instance = comp, \u8|RD_MASK[0] , u8|RD_MASK[0], DE2_70, 1
instance = comp, \u8|ST[9]~2 , u8|ST[9]~2, DE2_70, 1
instance = comp, \u8|ST[9]~3 , u8|ST[9]~3, DE2_70, 1
instance = comp, \u8|ST[0]~5 , u8|ST[0]~5, DE2_70, 1
instance = comp, \u8|ST[0] , u8|ST[0], DE2_70, 1
instance = comp, \u8|Equal6~0 , u8|Equal6~0, DE2_70, 1
instance = comp, \u8|ST[1]~6 , u8|ST[1]~6, DE2_70, 1
instance = comp, \u8|ST[1] , u8|ST[1], DE2_70, 1
instance = comp, \u8|always3~0 , u8|always3~0, DE2_70, 1
instance = comp, \u8|always3~1 , u8|always3~1, DE2_70, 1
instance = comp, \u8|mWR~0 , u8|mWR~0, DE2_70, 1
instance = comp, \u8|mWR , u8|mWR, DE2_70, 1
instance = comp, \wr2_data[0]~1 , wr2_data[0]~1, DE2_70, 1
instance = comp, \wr2_data[0]~2 , wr2_data[0]~2, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5 , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7] , u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7], DE2_70, 1
instance = comp, \H0|always0~1 , H0|always0~1, DE2_70, 1
instance = comp, \H0|Gr_Out_His2[5] , H0|Gr_Out_His2[5], DE2_70, 1
instance = comp, \H0|always0~2 , H0|always0~2, DE2_70, 1
instance = comp, \H0|Gr_Out_Cum2[9] , H0|Gr_Out_Cum2[9], DE2_70, 1
instance = comp, \wr2_data[0]~0 , wr2_data[0]~0, DE2_70, 1
instance = comp, \wr2_data[1]~3 , wr2_data[1]~3, DE2_70, 1
instance = comp, \wr2_data[2]~4 , wr2_data[2]~4, DE2_70, 1
instance = comp, \wr2_data[3]~5 , wr2_data[3]~5, DE2_70, 1
instance = comp, \wr2_data[4]~6 , wr2_data[4]~6, DE2_70, 1
instance = comp, \wr2_data[5]~7 , wr2_data[5]~7, DE2_70, 1
instance = comp, \wr2_data[6]~8 , wr2_data[6]~8, DE2_70, 1
instance = comp, \wr2_data[7]~9 , wr2_data[7]~9, DE2_70, 1
instance = comp, \wr1_data[8]~17 , wr1_data[8]~17, DE2_70, 1
instance = comp, \wr2_data[8]~10 , wr2_data[8]~10, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 , u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0, DE2_70, 1
instance = comp, \u8|mDATAIN[0]~0 , u8|mDATAIN[0]~0, DE2_70, 1
instance = comp, \u8|command1|always0~4 , u8|command1|always0~4, DE2_70, 1
instance = comp, \u8|command1|do_precharge , u8|command1|do_precharge, DE2_70, 1
instance = comp, \u8|command1|always0~0 , u8|command1|always0~0, DE2_70, 1
instance = comp, \u8|command1|do_load_mode , u8|command1|do_load_mode, DE2_70, 1
instance = comp, \u8|command1|rw_flag~0 , u8|command1|rw_flag~0, DE2_70, 1
instance = comp, \u8|command1|command_delay~2 , u8|command1|command_delay~2, DE2_70, 1
instance = comp, \u8|command1|command_delay[0] , u8|command1|command_delay[0], DE2_70, 1
instance = comp, \u8|command1|command_done~0 , u8|command1|command_done~0, DE2_70, 1
instance = comp, \u8|command1|command_done , u8|command1|command_done, DE2_70, 1
instance = comp, \u8|command1|always0~1 , u8|command1|always0~1, DE2_70, 1
instance = comp, \u8|command1|always3~0 , u8|command1|always3~0, DE2_70, 1
instance = comp, \u8|command1|REF_ACK~0 , u8|command1|REF_ACK~0, DE2_70, 1
instance = comp, \u8|command1|REF_ACK , u8|command1|REF_ACK, DE2_70, 1
instance = comp, \u8|control1|REF_REQ~0 , u8|control1|REF_REQ~0, DE2_70, 1
instance = comp, \u8|control1|REF_REQ , u8|control1|REF_REQ, DE2_70, 1
instance = comp, \u8|command1|always0~3 , u8|command1|always0~3, DE2_70, 1
instance = comp, \u8|command1|do_writea~0 , u8|command1|do_writea~0, DE2_70, 1
instance = comp, \u8|command1|do_writea , u8|command1|do_writea, DE2_70, 1
instance = comp, \u8|Equal2~0 , u8|Equal2~0, DE2_70, 1
instance = comp, \u8|Selector1~0 , u8|Selector1~0, DE2_70, 1
instance = comp, \u8|command1|CM_ACK~0 , u8|command1|CM_ACK~0, DE2_70, 1
instance = comp, \u8|command1|CM_ACK , u8|command1|CM_ACK, DE2_70, 1
instance = comp, \u8|control1|always1~0 , u8|control1|always1~0, DE2_70, 1
instance = comp, \u8|control1|CMD_ACK , u8|control1|CMD_ACK, DE2_70, 1
instance = comp, \u8|CMD[1]~0 , u8|CMD[1]~0, DE2_70, 1
instance = comp, \u8|CMD[0] , u8|CMD[0], DE2_70, 1
instance = comp, \u8|Selector0~0 , u8|Selector0~0, DE2_70, 1
instance = comp, \u8|CMD[1] , u8|CMD[1], DE2_70, 1
instance = comp, \u8|control1|Equal1~0 , u8|control1|Equal1~0, DE2_70, 1
instance = comp, \u8|control1|READA , u8|control1|READA, DE2_70, 1
instance = comp, \u8|command1|always0~2 , u8|command1|always0~2, DE2_70, 1
instance = comp, \u8|command1|do_reada~0 , u8|command1|do_reada~0, DE2_70, 1
instance = comp, \u8|command1|do_reada , u8|command1|do_reada, DE2_70, 1
instance = comp, \u8|command1|always0~5 , u8|command1|always0~5, DE2_70, 1
instance = comp, \u8|command1|always0~6 , u8|command1|always0~6, DE2_70, 1
instance = comp, \u8|command1|do_refresh , u8|command1|do_refresh, DE2_70, 1
instance = comp, \u8|command1|oe4~0 , u8|command1|oe4~0, DE2_70, 1
instance = comp, \u8|command1|oe4~1 , u8|command1|oe4~1, DE2_70, 1
instance = comp, \u8|command1|oe4 , u8|command1|oe4, DE2_70, 1
instance = comp, \u8|mDATAIN[1]~1 , u8|mDATAIN[1]~1, DE2_70, 1
instance = comp, \u8|mDATAIN[2]~2 , u8|mDATAIN[2]~2, DE2_70, 1
instance = comp, \u8|mDATAIN[3]~3 , u8|mDATAIN[3]~3, DE2_70, 1
instance = comp, \u8|mDATAIN[4]~4 , u8|mDATAIN[4]~4, DE2_70, 1
instance = comp, \u8|mDATAIN[5]~5 , u8|mDATAIN[5]~5, DE2_70, 1
instance = comp, \u8|mDATAIN[6]~6 , u8|mDATAIN[6]~6, DE2_70, 1
instance = comp, \u8|mDATAIN[7]~7 , u8|mDATAIN[7]~7, DE2_70, 1
instance = comp, \u8|mDATAIN[8]~8 , u8|mDATAIN[8]~8, DE2_70, 1
instance = comp, \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 , u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9, DE2_70, 1
instance = comp, \wr2_data[9]~11 , wr2_data[9]~11, DE2_70, 1
instance = comp, \wr2_data[10]~13 , wr2_data[10]~13, DE2_70, 1
instance = comp, \wr2_data[11]~14 , wr2_data[11]~14, DE2_70, 1
instance = comp, \wr2_data[12]~15 , wr2_data[12]~15, DE2_70, 1
instance = comp, \wr2_data[13]~16 , wr2_data[13]~16, DE2_70, 1
instance = comp, \wr2_data[14]~17 , wr2_data[14]~17, DE2_70, 1
instance = comp, \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 , u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9, DE2_70, 1
instance = comp, \u8|mDATAIN[9]~9 , u8|mDATAIN[9]~9, DE2_70, 1
instance = comp, \u8|mDATAIN[10]~10 , u8|mDATAIN[10]~10, DE2_70, 1
instance = comp, \u8|mDATAIN[11]~11 , u8|mDATAIN[11]~11, DE2_70, 1
instance = comp, \u8|mDATAIN[12]~12 , u8|mDATAIN[12]~12, DE2_70, 1
instance = comp, \u8|mDATAIN[13]~13 , u8|mDATAIN[13]~13, DE2_70, 1
instance = comp, \u8|mDATAIN[14]~14 , u8|mDATAIN[14]~14, DE2_70, 1
instance = comp, \u8|mDATAIN[15]~15 , u8|mDATAIN[15]~15, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[0]~16 , u11|u0|mI2S_CLK_DIV[0]~16, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[11]~38 , u11|u0|mI2S_CLK_DIV[11]~38, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[12]~40 , u11|u0|mI2S_CLK_DIV[12]~40, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[13]~42 , u11|u0|mI2S_CLK_DIV[13]~42, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[13] , u11|u0|mI2S_CLK_DIV[13], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[14] , u11|u0|mI2S_CLK_DIV[14], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[12] , u11|u0|mI2S_CLK_DIV[12], DE2_70, 1
instance = comp, \u11|u0|LessThan0~3 , u11|u0|LessThan0~3, DE2_70, 1
instance = comp, \u11|u0|LessThan0~4 , u11|u0|LessThan0~4, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[0] , u11|u0|mI2S_CLK_DIV[0], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[1]~18 , u11|u0|mI2S_CLK_DIV[1]~18, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[1] , u11|u0|mI2S_CLK_DIV[1], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[2]~20 , u11|u0|mI2S_CLK_DIV[2]~20, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[2] , u11|u0|mI2S_CLK_DIV[2], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[4]~24 , u11|u0|mI2S_CLK_DIV[4]~24, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[4] , u11|u0|mI2S_CLK_DIV[4], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[7]~30 , u11|u0|mI2S_CLK_DIV[7]~30, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[7] , u11|u0|mI2S_CLK_DIV[7], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[9]~34 , u11|u0|mI2S_CLK_DIV[9]~34, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[9] , u11|u0|mI2S_CLK_DIV[9], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK_DIV[11] , u11|u0|mI2S_CLK_DIV[11], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK~0 , u11|u0|mI2S_CLK~0, DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK , u11|u0|mI2S_CLK, DE2_70, 1
instance = comp, \u11|u0|mST[0]~6 , u11|u0|mST[0]~6, DE2_70, 1
instance = comp, \u11|u0|mST[1]~8 , u11|u0|mST[1]~8, DE2_70, 1
instance = comp, \u11|u0|mST[2]~10 , u11|u0|mST[2]~10, DE2_70, 1
instance = comp, \u11|u0|mST[3]~12 , u11|u0|mST[3]~12, DE2_70, 1
instance = comp, \u11|u0|mST[3] , u11|u0|mST[3], DE2_70, 1
instance = comp, \u11|u0|mST[4]~14 , u11|u0|mST[4]~14, DE2_70, 1
instance = comp, \u11|u0|mST[4] , u11|u0|mST[4], DE2_70, 1
instance = comp, \u11|u0|Equal0~0 , u11|u0|Equal0~0, DE2_70, 1
instance = comp, \u11|u0|mST[4]~16 , u11|u0|mST[4]~16, DE2_70, 1
instance = comp, \u11|u0|mST[1] , u11|u0|mST[1], DE2_70, 1
instance = comp, \u11|u0|mST[2] , u11|u0|mST[2], DE2_70, 1
instance = comp, \u11|u0|Equal2~0 , u11|u0|Equal2~0, DE2_70, 1
instance = comp, \u11|u0|mACK~0 , u11|u0|mACK~0, DE2_70, 1
instance = comp, \u11|u0|mACK , u11|u0|mACK, DE2_70, 1
instance = comp, \u11|u0|Equal3~0 , u11|u0|Equal3~0, DE2_70, 1
instance = comp, \u11|Selector0~0 , u11|Selector0~0, DE2_70, 1
instance = comp, \u11|msetup_st~17 , u11|msetup_st~17, DE2_70, 1
instance = comp, \u11|lut_index[0]~1 , u11|lut_index[0]~1, DE2_70, 1
instance = comp, \u11|Add0~0 , u11|Add0~0, DE2_70, 1
instance = comp, \u11|Add0~2 , u11|Add0~2, DE2_70, 1
instance = comp, \u11|lut_index[2] , u11|lut_index[2], DE2_70, 1
instance = comp, \u11|Add0~4 , u11|Add0~4, DE2_70, 1
instance = comp, \u11|Add0~6 , u11|Add0~6, DE2_70, 1
instance = comp, \u11|lut_index[4] , u11|lut_index[4], DE2_70, 1
instance = comp, \u11|Add0~8 , u11|Add0~8, DE2_70, 1
instance = comp, \u11|lut_index[5] , u11|lut_index[5], DE2_70, 1
instance = comp, \u11|lut_index[5]~0 , u11|lut_index[5]~0, DE2_70, 1
instance = comp, \u11|lut_index[0] , u11|lut_index[0], DE2_70, 1
instance = comp, \u11|lut_index[1] , u11|lut_index[1], DE2_70, 1
instance = comp, \u11|LessThan0~0 , u11|LessThan0~0, DE2_70, 1
instance = comp, \u11|LessThan0~1 , u11|LessThan0~1, DE2_70, 1
instance = comp, \u11|msetup_st.0100 , u11|msetup_st.0100, DE2_70, 1
instance = comp, \u11|Selector0~1 , u11|Selector0~1, DE2_70, 1
instance = comp, \u11|msetup_st.0000 , u11|msetup_st.0000, DE2_70, 1
instance = comp, \u11|msetup_st.0001~0 , u11|msetup_st.0001~0, DE2_70, 1
instance = comp, \u11|msetup_st.0001 , u11|msetup_st.0001, DE2_70, 1
instance = comp, \u11|msetup_st.0010~feeder , u11|msetup_st.0010~feeder, DE2_70, 1
instance = comp, \u11|msetup_st.0010 , u11|msetup_st.0010, DE2_70, 1
instance = comp, \u11|Selector3~0 , u11|Selector3~0, DE2_70, 1
instance = comp, \u11|msetup_st.0011 , u11|msetup_st.0011, DE2_70, 1
instance = comp, \u11|Selector4~0 , u11|Selector4~0, DE2_70, 1
instance = comp, \u11|Selector4~1 , u11|Selector4~1, DE2_70, 1
instance = comp, \u11|m3wire_str , u11|m3wire_str, DE2_70, 1
instance = comp, \u11|u0|mSCLK~0 , u11|u0|mSCLK~0, DE2_70, 1
instance = comp, \u11|u0|mSCLK~1 , u11|u0|mSCLK~1, DE2_70, 1
instance = comp, \u11|u0|mSCLK , u11|u0|mSCLK, DE2_70, 1
instance = comp, \u11|u0|I2S_CLK , u11|u0|I2S_CLK, DE2_70, 1
instance = comp, \iCLK_50_2~I , iCLK_50_2, DE2_70, 1
instance = comp, \u5|altpll_component|pll , u5|altpll_component|pll, DE2_70, 1
instance = comp, \u5|altpll_component|_clk0~clkctrl , u5|altpll_component|_clk0~clkctrl, DE2_70, 1
instance = comp, \u10|display_area~1 , u10|display_area~1, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4 , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4, DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5] , u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5], DE2_70, 1
instance = comp, \H0|Mux20~0 , H0|Mux20~0, DE2_70, 1
instance = comp, \H0|redVal[0] , H0|redVal[0], DE2_70, 1
instance = comp, \u10|LessThan6~1 , u10|LessThan6~1, DE2_70, 1
instance = comp, \u10|LessThan6~3 , u10|LessThan6~3, DE2_70, 1
instance = comp, \u10|LessThan6~5 , u10|LessThan6~5, DE2_70, 1
instance = comp, \u10|LessThan6~7 , u10|LessThan6~7, DE2_70, 1
instance = comp, \u10|LessThan6~9 , u10|LessThan6~9, DE2_70, 1
instance = comp, \u10|LessThan6~11 , u10|LessThan6~11, DE2_70, 1
instance = comp, \u10|LessThan6~13 , u10|LessThan6~13, DE2_70, 1
instance = comp, \u10|LessThan6~14 , u10|LessThan6~14, DE2_70, 1
instance = comp, \u10|read_blue[3]~0 , u10|read_blue[3]~0, DE2_70, 1
instance = comp, \u10|oLCD_B[3] , u10|oLCD_B[3], DE2_70, 1
instance = comp, \iSW[0]~I , iSW[0], DE2_70, 1
instance = comp, \u10|read_blue[2]~1 , u10|read_blue[2]~1, DE2_70, 1
instance = comp, \u10|oLCD_B[2] , u10|oLCD_B[2], DE2_70, 1
instance = comp, \u10|read_blue[1]~2 , u10|read_blue[1]~2, DE2_70, 1
instance = comp, \u10|oLCD_B[1] , u10|oLCD_B[1], DE2_70, 1
instance = comp, \u10|read_blue[0]~3 , u10|read_blue[0]~3, DE2_70, 1
instance = comp, \u10|oLCD_B[0] , u10|oLCD_B[0], DE2_70, 1
instance = comp, \u10|mden , u10|mden, DE2_70, 1
instance = comp, \u10|oDEN , u10|oDEN, DE2_70, 1
instance = comp, \u10|mhd~0 , u10|mhd~0, DE2_70, 1
instance = comp, \u10|mhd , u10|mhd, DE2_70, 1
instance = comp, \u10|oHD~feeder , u10|oHD~feeder, DE2_70, 1
instance = comp, \u10|oHD , u10|oHD, DE2_70, 1
instance = comp, \u10|Equal2~1 , u10|Equal2~1, DE2_70, 1
instance = comp, \u10|mvd , u10|mvd, DE2_70, 1
instance = comp, \u10|oVD~0 , u10|oVD~0, DE2_70, 1
instance = comp, \u10|oVD , u10|oVD, DE2_70, 1
instance = comp, \u10|read_blue[4]~4 , u10|read_blue[4]~4, DE2_70, 1
instance = comp, \u10|oLCD_B[4] , u10|oLCD_B[4], DE2_70, 1
instance = comp, \u10|read_blue[5]~5 , u10|read_blue[5]~5, DE2_70, 1
instance = comp, \u10|oLCD_B[5] , u10|oLCD_B[5], DE2_70, 1
instance = comp, \u10|read_blue[6]~6 , u10|read_blue[6]~6, DE2_70, 1
instance = comp, \u10|oLCD_B[6] , u10|oLCD_B[6], DE2_70, 1
instance = comp, \u10|read_green[0]~0 , u10|read_green[0]~0, DE2_70, 1
instance = comp, \u10|oLCD_G[0] , u10|oLCD_G[0], DE2_70, 1
instance = comp, \u10|read_green[2]~1 , u10|read_green[2]~1, DE2_70, 1
instance = comp, \u10|oLCD_G[2] , u10|oLCD_G[2], DE2_70, 1
instance = comp, \u10|read_green[3]~2 , u10|read_green[3]~2, DE2_70, 1
instance = comp, \u10|oLCD_G[3] , u10|oLCD_G[3], DE2_70, 1
instance = comp, \u10|read_green[4]~3 , u10|read_green[4]~3, DE2_70, 1
instance = comp, \u10|oLCD_G[4] , u10|oLCD_G[4], DE2_70, 1
instance = comp, \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 , u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9, DE2_70, 1
instance = comp, \u10|read_green[5]~4 , u10|read_green[5]~4, DE2_70, 1
instance = comp, \u10|oLCD_G[5] , u10|oLCD_G[5], DE2_70, 1
instance = comp, \u10|read_green[6]~5 , u10|read_green[6]~5, DE2_70, 1
instance = comp, \u10|oLCD_G[6] , u10|oLCD_G[6], DE2_70, 1
instance = comp, \u10|read_green[7]~6 , u10|read_green[7]~6, DE2_70, 1
instance = comp, \u10|oLCD_G[7] , u10|oLCD_G[7], DE2_70, 1
instance = comp, \u10|read_red[0]~0 , u10|read_red[0]~0, DE2_70, 1
instance = comp, \u10|oLCD_R[0] , u10|oLCD_R[0], DE2_70, 1
instance = comp, \u10|read_red[1]~1 , u10|read_red[1]~1, DE2_70, 1
instance = comp, \u10|oLCD_R[1] , u10|oLCD_R[1], DE2_70, 1
instance = comp, \u10|read_red[2]~2 , u10|read_red[2]~2, DE2_70, 1
instance = comp, \u10|oLCD_R[2] , u10|oLCD_R[2], DE2_70, 1
instance = comp, \u10|read_red[3]~3 , u10|read_red[3]~3, DE2_70, 1
instance = comp, \u10|oLCD_R[3] , u10|oLCD_R[3], DE2_70, 1
instance = comp, \u10|read_red[4]~4 , u10|read_red[4]~4, DE2_70, 1
instance = comp, \u10|oLCD_R[4] , u10|oLCD_R[4], DE2_70, 1
instance = comp, \u10|read_red[5]~5 , u10|read_red[5]~5, DE2_70, 1
instance = comp, \u10|oLCD_R[5] , u10|oLCD_R[5], DE2_70, 1
instance = comp, \u10|read_red[6]~6 , u10|read_red[6]~6, DE2_70, 1
instance = comp, \u10|oLCD_R[6] , u10|oLCD_R[6], DE2_70, 1
instance = comp, \u10|read_red[7]~7 , u10|read_red[7]~7, DE2_70, 1
instance = comp, \u10|oLCD_R[7] , u10|oLCD_R[7], DE2_70, 1
instance = comp, \u11|u0|mI2S_CLK~clkctrl , u11|u0|mI2S_CLK~clkctrl, DE2_70, 1
instance = comp, \u11|u0|mSEN~0 , u11|u0|mSEN~0, DE2_70, 1
instance = comp, \u11|u0|mSEN , u11|u0|mSEN, DE2_70, 1
instance = comp, \u11|WideOr14~1 , u11|WideOr14~1, DE2_70, 1
instance = comp, \u11|m3wire_data[0]~0 , u11|m3wire_data[0]~0, DE2_70, 1
instance = comp, \u11|m3wire_data[0]~1 , u11|m3wire_data[0]~1, DE2_70, 1
instance = comp, \u11|m3wire_data[4] , u11|m3wire_data[4], DE2_70, 1
instance = comp, \u11|lut_index[3] , u11|lut_index[3], DE2_70, 1
instance = comp, \u11|WideOr4~0 , u11|WideOr4~0, DE2_70, 1
instance = comp, \u11|WideOr11~1 , u11|WideOr11~1, DE2_70, 1
instance = comp, \u11|m3wire_data[7] , u11|m3wire_data[7], DE2_70, 1
instance = comp, \u11|u0|mST[0] , u11|u0|mST[0], DE2_70, 1
instance = comp, \u11|u0|Mux0~0 , u11|u0|Mux0~0, DE2_70, 1
instance = comp, \u11|u0|Mux0~1 , u11|u0|Mux0~1, DE2_70, 1
instance = comp, \u11|Mux1~1 , u11|Mux1~1, DE2_70, 1
instance = comp, \u11|Mux1~0 , u11|Mux1~0, DE2_70, 1
instance = comp, \u11|Mux1~2 , u11|Mux1~2, DE2_70, 1
instance = comp, \u11|m3wire_data[0] , u11|m3wire_data[0], DE2_70, 1
instance = comp, \u11|Mux0~1 , u11|Mux0~1, DE2_70, 1
instance = comp, \u11|m3wire_data[1] , u11|m3wire_data[1], DE2_70, 1
instance = comp, \u11|u0|Mux0~8 , u11|u0|Mux0~8, DE2_70, 1
instance = comp, \u11|u0|Mux0~9 , u11|u0|Mux0~9, DE2_70, 1
instance = comp, \u11|u0|mST[4]~5 , u11|u0|mST[4]~5, DE2_70, 1
instance = comp, \u11|u0|mSDATA , u11|u0|mSDATA, DE2_70, 1
instance = comp, \u11|u0|mSDATA~en , u11|u0|mSDATA~en, DE2_70, 1
instance = comp, \u11|u0|mSDATA~1 , u11|u0|mSDATA~1, DE2_70, 1
instance = comp, \u10|read_blue[7]~7 , u10|read_blue[7]~7, DE2_70, 1
instance = comp, \u10|oLCD_B[7] , u10|oLCD_B[7], DE2_70, 1
instance = comp, \u10|read_green[1]~7 , u10|read_green[1]~7, DE2_70, 1
instance = comp, \u10|oLCD_G[1] , u10|oLCD_G[1], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[0]~16 , u9|mI2C_CLK_DIV[0]~16, DE2_70, 1
instance = comp, \u9|combo_cnt[0]~25 , u9|combo_cnt[0]~25, DE2_70, 1
instance = comp, \iKEY[1]~I , iKEY[1], DE2_70, 1
instance = comp, \u9|iexposure_adj_delay[0]~feeder , u9|iexposure_adj_delay[0]~feeder, DE2_70, 1
instance = comp, \u9|iexposure_adj_delay[0] , u9|iexposure_adj_delay[0], DE2_70, 1
instance = comp, \u9|iexposure_adj_delay[1]~feeder , u9|iexposure_adj_delay[1]~feeder, DE2_70, 1
instance = comp, \u9|iexposure_adj_delay[1] , u9|iexposure_adj_delay[1], DE2_70, 1
instance = comp, \u9|iexposure_adj_delay[2]~feeder , u9|iexposure_adj_delay[2]~feeder, DE2_70, 1
instance = comp, \u9|iexposure_adj_delay[2] , u9|iexposure_adj_delay[2], DE2_70, 1
instance = comp, \u9|iexposure_adj_delay[3]~feeder , u9|iexposure_adj_delay[3]~feeder, DE2_70, 1
instance = comp, \u9|iexposure_adj_delay[3] , u9|iexposure_adj_delay[3], DE2_70, 1
instance = comp, \u9|combo_cnt[0] , u9|combo_cnt[0], DE2_70, 1
instance = comp, \u9|combo_cnt[1]~27 , u9|combo_cnt[1]~27, DE2_70, 1
instance = comp, \u9|combo_cnt[3]~31 , u9|combo_cnt[3]~31, DE2_70, 1
instance = comp, \u9|combo_cnt[3] , u9|combo_cnt[3], DE2_70, 1
instance = comp, \u9|combo_cnt[5]~35 , u9|combo_cnt[5]~35, DE2_70, 1
instance = comp, \u9|combo_cnt[5] , u9|combo_cnt[5], DE2_70, 1
instance = comp, \u9|combo_cnt[7]~39 , u9|combo_cnt[7]~39, DE2_70, 1
instance = comp, \u9|combo_cnt[7] , u9|combo_cnt[7], DE2_70, 1
instance = comp, \u9|combo_cnt[8]~41 , u9|combo_cnt[8]~41, DE2_70, 1
instance = comp, \u9|combo_cnt[9]~43 , u9|combo_cnt[9]~43, DE2_70, 1
instance = comp, \u9|combo_cnt[9] , u9|combo_cnt[9], DE2_70, 1
instance = comp, \u9|combo_cnt[10]~45 , u9|combo_cnt[10]~45, DE2_70, 1
instance = comp, \u9|combo_cnt[10] , u9|combo_cnt[10], DE2_70, 1
instance = comp, \u9|combo_cnt[11]~47 , u9|combo_cnt[11]~47, DE2_70, 1
instance = comp, \u9|combo_cnt[11] , u9|combo_cnt[11], DE2_70, 1
instance = comp, \u9|combo_cnt[12]~49 , u9|combo_cnt[12]~49, DE2_70, 1
instance = comp, \u9|combo_cnt[12] , u9|combo_cnt[12], DE2_70, 1
instance = comp, \u9|combo_cnt[13]~51 , u9|combo_cnt[13]~51, DE2_70, 1
instance = comp, \u9|combo_cnt[13] , u9|combo_cnt[13], DE2_70, 1
instance = comp, \u9|combo_cnt[14]~53 , u9|combo_cnt[14]~53, DE2_70, 1
instance = comp, \u9|combo_cnt[14] , u9|combo_cnt[14], DE2_70, 1
instance = comp, \u9|combo_cnt[16]~57 , u9|combo_cnt[16]~57, DE2_70, 1
instance = comp, \u9|combo_cnt[16] , u9|combo_cnt[16], DE2_70, 1
instance = comp, \u9|combo_cnt[17]~59 , u9|combo_cnt[17]~59, DE2_70, 1
instance = comp, \u9|combo_cnt[19]~63 , u9|combo_cnt[19]~63, DE2_70, 1
instance = comp, \u9|combo_cnt[19] , u9|combo_cnt[19], DE2_70, 1
instance = comp, \u9|combo_cnt[17] , u9|combo_cnt[17], DE2_70, 1
instance = comp, \u9|Equal4~5 , u9|Equal4~5, DE2_70, 1
instance = comp, \u9|combo_cnt[20]~65 , u9|combo_cnt[20]~65, DE2_70, 1
instance = comp, \u9|combo_cnt[21]~67 , u9|combo_cnt[21]~67, DE2_70, 1
instance = comp, \u9|combo_cnt[21] , u9|combo_cnt[21], DE2_70, 1
instance = comp, \u9|combo_cnt[23]~71 , u9|combo_cnt[23]~71, DE2_70, 1
instance = comp, \u9|combo_cnt[23] , u9|combo_cnt[23], DE2_70, 1
instance = comp, \u9|combo_cnt[20] , u9|combo_cnt[20], DE2_70, 1
instance = comp, \u9|Equal4~6 , u9|Equal4~6, DE2_70, 1
instance = comp, \u9|combo_cnt[24]~73 , u9|combo_cnt[24]~73, DE2_70, 1
instance = comp, \u9|combo_cnt[24] , u9|combo_cnt[24], DE2_70, 1
instance = comp, \u9|Equal4~7 , u9|Equal4~7, DE2_70, 1
instance = comp, \u9|i2c_reset~0 , u9|i2c_reset~0, DE2_70, 1
instance = comp, \u9|i2c_reset , u9|i2c_reset, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[8]~32 , u9|mI2C_CLK_DIV[8]~32, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[8] , u9|mI2C_CLK_DIV[8], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[6]~28 , u9|mI2C_CLK_DIV[6]~28, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[6] , u9|mI2C_CLK_DIV[6], DE2_70, 1
instance = comp, \u9|LessThan2~1 , u9|LessThan2~1, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[10]~36 , u9|mI2C_CLK_DIV[10]~36, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[10] , u9|mI2C_CLK_DIV[10], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[3]~22 , u9|mI2C_CLK_DIV[3]~22, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[3] , u9|mI2C_CLK_DIV[3], DE2_70, 1
instance = comp, \u9|LessThan2~0 , u9|LessThan2~0, DE2_70, 1
instance = comp, \u9|LessThan2~2 , u9|LessThan2~2, DE2_70, 1
instance = comp, \u9|LessThan2~4 , u9|LessThan2~4, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[0] , u9|mI2C_CLK_DIV[0], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[1]~18 , u9|mI2C_CLK_DIV[1]~18, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[1] , u9|mI2C_CLK_DIV[1], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[2]~20 , u9|mI2C_CLK_DIV[2]~20, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[2] , u9|mI2C_CLK_DIV[2], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[4]~24 , u9|mI2C_CLK_DIV[4]~24, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[4] , u9|mI2C_CLK_DIV[4], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[7]~30 , u9|mI2C_CLK_DIV[7]~30, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[7] , u9|mI2C_CLK_DIV[7], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[9]~34 , u9|mI2C_CLK_DIV[9]~34, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[9] , u9|mI2C_CLK_DIV[9], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[11]~38 , u9|mI2C_CLK_DIV[11]~38, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[11] , u9|mI2C_CLK_DIV[11], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[12]~40 , u9|mI2C_CLK_DIV[12]~40, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[13]~42 , u9|mI2C_CLK_DIV[13]~42, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[13] , u9|mI2C_CLK_DIV[13], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[14]~44 , u9|mI2C_CLK_DIV[14]~44, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[14] , u9|mI2C_CLK_DIV[14], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[15]~46 , u9|mI2C_CLK_DIV[15]~46, DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[15] , u9|mI2C_CLK_DIV[15], DE2_70, 1
instance = comp, \u9|mI2C_CLK_DIV[12] , u9|mI2C_CLK_DIV[12], DE2_70, 1
instance = comp, \u9|LessThan2~3 , u9|LessThan2~3, DE2_70, 1
instance = comp, \u9|mI2C_CTRL_CLK~0 , u9|mI2C_CTRL_CLK~0, DE2_70, 1
instance = comp, \u9|mI2C_CTRL_CLK , u9|mI2C_CTRL_CLK, DE2_70, 1
instance = comp, \u9|mI2C_CTRL_CLK~clkctrl , u9|mI2C_CTRL_CLK~clkctrl, DE2_70, 1
instance = comp, \u9|LUT_INDEX[0]~7 , u9|LUT_INDEX[0]~7, DE2_70, 1
instance = comp, \u9|u0|Add0~0 , u9|u0|Add0~0, DE2_70, 1
instance = comp, \u9|u0|Add0~2 , u9|u0|Add0~2, DE2_70, 1
instance = comp, \u9|Selector0~0 , u9|Selector0~0, DE2_70, 1
instance = comp, \u9|LUT_INDEX[3]~4 , u9|LUT_INDEX[3]~4, DE2_70, 1
instance = comp, \u9|LUT_INDEX[3] , u9|LUT_INDEX[3], DE2_70, 1
instance = comp, \u9|LessThan3~0 , u9|LessThan3~0, DE2_70, 1
instance = comp, \u9|mI2C_GO , u9|mI2C_GO, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER~7 , u9|u0|SD_COUNTER~7, DE2_70, 1
instance = comp, \u9|u0|Add0~4 , u9|u0|Add0~4, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER~4 , u9|u0|SD_COUNTER~4, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER[2] , u9|u0|SD_COUNTER[2], DE2_70, 1
instance = comp, \u9|u0|Add0~6 , u9|u0|Add0~6, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER~3 , u9|u0|SD_COUNTER~3, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER[3] , u9|u0|SD_COUNTER[3], DE2_70, 1
instance = comp, \u9|u0|Add0~8 , u9|u0|Add0~8, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER~0 , u9|u0|SD_COUNTER~0, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER[5] , u9|u0|SD_COUNTER[5], DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER~6 , u9|u0|SD_COUNTER~6, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER[0] , u9|u0|SD_COUNTER[0], DE2_70, 1
instance = comp, \u9|u0|LessThan2~0 , u9|u0|LessThan2~0, DE2_70, 1
instance = comp, \u9|u0|LessThan2~1 , u9|u0|LessThan2~1, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER~5 , u9|u0|SD_COUNTER~5, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER[6] , u9|u0|SD_COUNTER[6], DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER[3]~1 , u9|u0|SD_COUNTER[3]~1, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER[1] , u9|u0|SD_COUNTER[1], DE2_70, 1
instance = comp, \u9|u0|Selector0~2 , u9|u0|Selector0~2, DE2_70, 1
instance = comp, \u9|u0|Selector0~1 , u9|u0|Selector0~1, DE2_70, 1
instance = comp, \u9|u0|END~0 , u9|u0|END~0, DE2_70, 1
instance = comp, \u9|u0|END , u9|u0|END, DE2_70, 1
instance = comp, \u9|Selector1~0 , u9|Selector1~0, DE2_70, 1
instance = comp, \u9|mSetup_ST.0000 , u9|mSetup_ST.0000, DE2_70, 1
instance = comp, \u9|Selector2~0 , u9|Selector2~0, DE2_70, 1
instance = comp, \u9|mSetup_ST.0001 , u9|mSetup_ST.0001, DE2_70, 1
instance = comp, \u9|mSetup_ST~12 , u9|mSetup_ST~12, DE2_70, 1
instance = comp, \u9|mSetup_ST.0010 , u9|mSetup_ST.0010, DE2_70, 1
instance = comp, \u9|LUT_INDEX[5]~3 , u9|LUT_INDEX[5]~3, DE2_70, 1
instance = comp, \u9|LUT_INDEX[0] , u9|LUT_INDEX[0], DE2_70, 1
instance = comp, \u9|Add4~1 , u9|Add4~1, DE2_70, 1
instance = comp, \u9|LUT_INDEX[1] , u9|LUT_INDEX[1], DE2_70, 1
instance = comp, \u9|Add4~0 , u9|Add4~0, DE2_70, 1
instance = comp, \u9|LUT_INDEX[2]~2 , u9|LUT_INDEX[2]~2, DE2_70, 1
instance = comp, \u9|LUT_INDEX[2] , u9|LUT_INDEX[2], DE2_70, 1
instance = comp, \u9|LUT_INDEX[4]~5 , u9|LUT_INDEX[4]~5, DE2_70, 1
instance = comp, \u9|LUT_INDEX[4] , u9|LUT_INDEX[4], DE2_70, 1
instance = comp, \u9|Mux7~1 , u9|Mux7~1, DE2_70, 1
instance = comp, \u9|Mux7~0 , u9|Mux7~0, DE2_70, 1
instance = comp, \u9|Mux7~2 , u9|Mux7~2, DE2_70, 1
instance = comp, \u9|mI2C_DATA[23]~0 , u9|mI2C_DATA[23]~0, DE2_70, 1
instance = comp, \u9|mI2C_DATA[16] , u9|mI2C_DATA[16], DE2_70, 1
instance = comp, \u9|u0|SD[23]~1 , u9|u0|SD[23]~1, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER~2 , u9|u0|SD_COUNTER~2, DE2_70, 1
instance = comp, \u9|u0|SD_COUNTER[4] , u9|u0|SD_COUNTER[4], DE2_70, 1
instance = comp, \u9|u0|SD[23]~0 , u9|u0|SD[23]~0, DE2_70, 1
instance = comp, \u9|u0|SD[23]~2 , u9|u0|SD[23]~2, DE2_70, 1
instance = comp, \u9|u0|SD[16] , u9|u0|SD[16], DE2_70, 1
instance = comp, \u9|Mux6~0 , u9|Mux6~0, DE2_70, 1
instance = comp, \u9|Mux6~1 , u9|Mux6~1, DE2_70, 1
instance = comp, \u9|mI2C_DATA[17] , u9|mI2C_DATA[17], DE2_70, 1
instance = comp, \u9|u0|SD[17] , u9|u0|SD[17], DE2_70, 1
instance = comp, \u9|u0|Mux0~0 , u9|u0|Mux0~0, DE2_70, 1
instance = comp, \u9|senosr_exposure[1]~15 , u9|senosr_exposure[1]~15, DE2_70, 1
instance = comp, \iSW[0]~_wirecell , iSW[0]~_wirecell, DE2_70, 1
instance = comp, \u9|senosr_exposure[9]~31 , u9|senosr_exposure[9]~31, DE2_70, 1
instance = comp, \u9|senosr_exposure[10]~33 , u9|senosr_exposure[10]~33, DE2_70, 1
instance = comp, \u9|combo_cnt[8] , u9|combo_cnt[8], DE2_70, 1
instance = comp, \u9|Equal4~2 , u9|Equal4~2, DE2_70, 1
instance = comp, \u9|combo_cnt[1] , u9|combo_cnt[1], DE2_70, 1
instance = comp, \u9|Equal4~0 , u9|Equal4~0, DE2_70, 1
instance = comp, \u9|Equal4~3 , u9|Equal4~3, DE2_70, 1
instance = comp, \u9|Equal4~4 , u9|Equal4~4, DE2_70, 1
instance = comp, \u9|always1~2 , u9|always1~2, DE2_70, 1
instance = comp, \u9|senosr_exposure[10] , u9|senosr_exposure[10], DE2_70, 1
instance = comp, \u9|senosr_exposure[15]~39 , u9|senosr_exposure[15]~39, DE2_70, 1
instance = comp, \u9|senosr_exposure[15]~35 , u9|senosr_exposure[15]~35, DE2_70, 1
instance = comp, \u9|senosr_exposure[3]~19 , u9|senosr_exposure[3]~19, DE2_70, 1
instance = comp, \u9|senosr_exposure[3] , u9|senosr_exposure[3], DE2_70, 1
instance = comp, \u9|senosr_exposure[2]~17 , u9|senosr_exposure[2]~17, DE2_70, 1
instance = comp, \u9|senosr_exposure[2] , u9|senosr_exposure[2], DE2_70, 1
instance = comp, \u9|always1~0 , u9|always1~0, DE2_70, 1
instance = comp, \u9|senosr_exposure[11]~44 , u9|senosr_exposure[11]~44, DE2_70, 1
instance = comp, \u9|senosr_exposure[11] , u9|senosr_exposure[11], DE2_70, 1
instance = comp, \u9|senosr_exposure[12]~46 , u9|senosr_exposure[12]~46, DE2_70, 1
instance = comp, \u9|senosr_exposure[12] , u9|senosr_exposure[12], DE2_70, 1
instance = comp, \u9|senosr_exposure[8]~29 , u9|senosr_exposure[8]~29, DE2_70, 1
instance = comp, \u9|senosr_exposure[8] , u9|senosr_exposure[8], DE2_70, 1
instance = comp, \u9|senosr_exposure[15]~36 , u9|senosr_exposure[15]~36, DE2_70, 1
instance = comp, \u9|senosr_exposure[15]~38 , u9|senosr_exposure[15]~38, DE2_70, 1
instance = comp, \u9|always1~1 , u9|always1~1, DE2_70, 1
instance = comp, \u9|senosr_exposure[15]~43 , u9|senosr_exposure[15]~43, DE2_70, 1
instance = comp, \u9|senosr_exposure[1] , u9|senosr_exposure[1], DE2_70, 1
instance = comp, \u9|senosr_exposure[7]~27 , u9|senosr_exposure[7]~27, DE2_70, 1
instance = comp, \u9|senosr_exposure[9] , u9|senosr_exposure[9], DE2_70, 1
instance = comp, \u9|Mux14~0 , u9|Mux14~0, DE2_70, 1
instance = comp, \u9|Mux14~1 , u9|Mux14~1, DE2_70, 1
instance = comp, \u9|mI2C_DATA[9] , u9|mI2C_DATA[9], DE2_70, 1
instance = comp, \u9|u0|SD[9] , u9|u0|SD[9], DE2_70, 1
instance = comp, \u9|u0|Mux0~1 , u9|u0|Mux0~1, DE2_70, 1
instance = comp, \u9|senosr_exposure[13]~48 , u9|senosr_exposure[13]~48, DE2_70, 1
instance = comp, \u9|senosr_exposure[13] , u9|senosr_exposure[13], DE2_70, 1
instance = comp, \u9|senosr_exposure[14] , u9|senosr_exposure[14], DE2_70, 1
instance = comp, \u9|Mux9~1 , u9|Mux9~1, DE2_70, 1
instance = comp, \u9|Mux9~2 , u9|Mux9~2, DE2_70, 1
instance = comp, \u9|mI2C_DATA[14] , u9|mI2C_DATA[14], DE2_70, 1
instance = comp, \u9|u0|SD[14]~feeder , u9|u0|SD[14]~feeder, DE2_70, 1
instance = comp, \u9|u0|SD[14] , u9|u0|SD[14], DE2_70, 1
instance = comp, \u9|Mux17~0 , u9|Mux17~0, DE2_70, 1
instance = comp, \u9|Mux10~3 , u9|Mux10~3, DE2_70, 1
instance = comp, \u9|mI2C_DATA[13] , u9|mI2C_DATA[13], DE2_70, 1
instance = comp, \u9|u0|SD[13] , u9|u0|SD[13], DE2_70, 1
instance = comp, \u9|u0|Mux0~6 , u9|u0|Mux0~6, DE2_70, 1
instance = comp, \u9|senosr_exposure[7] , u9|senosr_exposure[7], DE2_70, 1
instance = comp, \u9|Mux16~0 , u9|Mux16~0, DE2_70, 1
instance = comp, \u9|Mux10~2 , u9|Mux10~2, DE2_70, 1
instance = comp, \u9|Mux16~1 , u9|Mux16~1, DE2_70, 1
instance = comp, \u9|mI2C_DATA[7] , u9|mI2C_DATA[7], DE2_70, 1
instance = comp, \u9|u0|SD[7] , u9|u0|SD[7], DE2_70, 1
instance = comp, \u9|u0|Mux0~7 , u9|u0|Mux0~7, DE2_70, 1
instance = comp, \u9|Mux1~0 , u9|Mux1~0, DE2_70, 1
instance = comp, \u9|Mux1~1 , u9|Mux1~1, DE2_70, 1
instance = comp, \u9|Mux4~0 , u9|Mux4~0, DE2_70, 1
instance = comp, \u9|Mux4~1 , u9|Mux4~1, DE2_70, 1
instance = comp, \u9|mI2C_DATA[19] , u9|mI2C_DATA[19], DE2_70, 1
instance = comp, \u9|u0|SD[19]~feeder , u9|u0|SD[19]~feeder, DE2_70, 1
instance = comp, \u9|u0|SD[19] , u9|u0|SD[19], DE2_70, 1
instance = comp, \u9|Mux5~1 , u9|Mux5~1, DE2_70, 1
instance = comp, \u9|Mux5~2 , u9|Mux5~2, DE2_70, 1
instance = comp, \u9|mI2C_DATA[18] , u9|mI2C_DATA[18], DE2_70, 1
instance = comp, \u9|u0|SD[18] , u9|u0|SD[18], DE2_70, 1
instance = comp, \u9|u0|Mux0~3 , u9|u0|Mux0~3, DE2_70, 1
instance = comp, \u9|Mux11~1 , u9|Mux11~1, DE2_70, 1
instance = comp, \u9|mI2C_DATA[12] , u9|mI2C_DATA[12], DE2_70, 1
instance = comp, \u9|u0|SD[12] , u9|u0|SD[12], DE2_70, 1
instance = comp, \u9|u0|Mux0~4 , u9|u0|Mux0~4, DE2_70, 1
instance = comp, \u9|Mux15~0 , u9|Mux15~0, DE2_70, 1
instance = comp, \u9|Mux15~1 , u9|Mux15~1, DE2_70, 1
instance = comp, \u9|Mux15~2 , u9|Mux15~2, DE2_70, 1
instance = comp, \u9|Mux15~3 , u9|Mux15~3, DE2_70, 1
instance = comp, \u9|mI2C_DATA[8] , u9|mI2C_DATA[8], DE2_70, 1
instance = comp, \u9|u0|SD[8] , u9|u0|SD[8], DE2_70, 1
instance = comp, \u9|u0|Mux0~2 , u9|u0|Mux0~2, DE2_70, 1
instance = comp, \u9|u0|Mux0~5 , u9|u0|Mux0~5, DE2_70, 1
instance = comp, \u9|u0|Mux0~8 , u9|u0|Mux0~8, DE2_70, 1
instance = comp, \u9|u0|Mux0~22 , u9|u0|Mux0~22, DE2_70, 1
instance = comp, \u9|u0|SDO~0 , u9|u0|SDO~0, DE2_70, 1
instance = comp, \u9|u0|SDO , u9|u0|SDO, DE2_70, 1
instance = comp, \u9|u0|Selector0~0 , u9|u0|Selector0~0, DE2_70, 1
instance = comp, \u9|u0|SCLK~0 , u9|u0|SCLK~0, DE2_70, 1
instance = comp, \u9|u0|SCLK~3 , u9|u0|SCLK~3, DE2_70, 1
instance = comp, \u9|u0|SCLK~4 , u9|u0|SCLK~4, DE2_70, 1
instance = comp, \u9|u0|SCLK , u9|u0|SCLK, DE2_70, 1
instance = comp, \u9|u0|I2C_SCLK~0 , u9|u0|I2C_SCLK~0, DE2_70, 1
instance = comp, \u9|u0|I2C_SCLK~1 , u9|u0|I2C_SCLK~1, DE2_70, 1
instance = comp, \iCLK_50~I , iCLK_50, DE2_70, 1
instance = comp, \rClk[0]~0 , rClk[0]~0, DE2_70, 1
instance = comp, \rClk[0] , rClk[0], DE2_70, 1
instance = comp, \u2|Frame_Cont[1]~32 , u2|Frame_Cont[1]~32, DE2_70, 1
instance = comp, \iKEY[2]~I , iKEY[2], DE2_70, 1
instance = comp, \iKEY[3]~I , iKEY[3], DE2_70, 1
instance = comp, \u2|mSTART~0 , u2|mSTART~0, DE2_70, 1
instance = comp, \u2|mSTART , u2|mSTART, DE2_70, 1
instance = comp, \u2|always2~0 , u2|always2~0, DE2_70, 1
instance = comp, \u2|Frame_Cont[1] , u2|Frame_Cont[1], DE2_70, 1
instance = comp, \u2|Frame_Cont[2]~34 , u2|Frame_Cont[2]~34, DE2_70, 1
instance = comp, \u2|Frame_Cont[2] , u2|Frame_Cont[2], DE2_70, 1
instance = comp, \u2|Frame_Cont[3]~36 , u2|Frame_Cont[3]~36, DE2_70, 1
instance = comp, \u2|Frame_Cont[3] , u2|Frame_Cont[3], DE2_70, 1
instance = comp, \u2|Frame_Cont[0]~31 , u2|Frame_Cont[0]~31, DE2_70, 1
instance = comp, \u2|Frame_Cont[0] , u2|Frame_Cont[0], DE2_70, 1
instance = comp, \u4|u0|WideOr6~0 , u4|u0|WideOr6~0, DE2_70, 1
instance = comp, \u4|u0|WideOr5~0 , u4|u0|WideOr5~0, DE2_70, 1
instance = comp, \u4|u0|WideOr4~0 , u4|u0|WideOr4~0, DE2_70, 1
instance = comp, \u4|u0|WideOr3~0 , u4|u0|WideOr3~0, DE2_70, 1
instance = comp, \u4|u0|WideOr2~0 , u4|u0|WideOr2~0, DE2_70, 1
instance = comp, \u4|u0|WideOr1~0 , u4|u0|WideOr1~0, DE2_70, 1
instance = comp, \u4|u0|WideOr0~0 , u4|u0|WideOr0~0, DE2_70, 1
instance = comp, \u2|Frame_Cont[4]~38 , u2|Frame_Cont[4]~38, DE2_70, 1
instance = comp, \u2|Frame_Cont[4] , u2|Frame_Cont[4], DE2_70, 1
instance = comp, \u2|Frame_Cont[5]~40 , u2|Frame_Cont[5]~40, DE2_70, 1
instance = comp, \u2|Frame_Cont[6]~42 , u2|Frame_Cont[6]~42, DE2_70, 1
instance = comp, \u2|Frame_Cont[6] , u2|Frame_Cont[6], DE2_70, 1
instance = comp, \u2|Frame_Cont[7]~44 , u2|Frame_Cont[7]~44, DE2_70, 1
instance = comp, \u2|Frame_Cont[7] , u2|Frame_Cont[7], DE2_70, 1
instance = comp, \u2|Frame_Cont[5] , u2|Frame_Cont[5], DE2_70, 1
instance = comp, \u4|u1|WideOr6~0 , u4|u1|WideOr6~0, DE2_70, 1
instance = comp, \u4|u1|WideOr5~0 , u4|u1|WideOr5~0, DE2_70, 1
instance = comp, \u4|u1|WideOr4~0 , u4|u1|WideOr4~0, DE2_70, 1
instance = comp, \u4|u1|WideOr3~0 , u4|u1|WideOr3~0, DE2_70, 1
instance = comp, \u4|u1|WideOr2~0 , u4|u1|WideOr2~0, DE2_70, 1
instance = comp, \u4|u1|WideOr1~0 , u4|u1|WideOr1~0, DE2_70, 1
instance = comp, \u4|u1|WideOr0~0 , u4|u1|WideOr0~0, DE2_70, 1
instance = comp, \u2|Frame_Cont[8]~46 , u2|Frame_Cont[8]~46, DE2_70, 1
instance = comp, \u2|Frame_Cont[9]~48 , u2|Frame_Cont[9]~48, DE2_70, 1
instance = comp, \u2|Frame_Cont[9] , u2|Frame_Cont[9], DE2_70, 1
instance = comp, \u2|Frame_Cont[10]~50 , u2|Frame_Cont[10]~50, DE2_70, 1
instance = comp, \u2|Frame_Cont[10] , u2|Frame_Cont[10], DE2_70, 1
instance = comp, \u2|Frame_Cont[8] , u2|Frame_Cont[8], DE2_70, 1
instance = comp, \u2|Frame_Cont[11]~52 , u2|Frame_Cont[11]~52, DE2_70, 1
instance = comp, \u2|Frame_Cont[11] , u2|Frame_Cont[11], DE2_70, 1
instance = comp, \u4|u2|WideOr6~0 , u4|u2|WideOr6~0, DE2_70, 1
instance = comp, \u4|u2|WideOr5~0 , u4|u2|WideOr5~0, DE2_70, 1
instance = comp, \u4|u2|WideOr4~0 , u4|u2|WideOr4~0, DE2_70, 1
instance = comp, \u4|u2|WideOr3~0 , u4|u2|WideOr3~0, DE2_70, 1
instance = comp, \u4|u2|WideOr2~0 , u4|u2|WideOr2~0, DE2_70, 1
instance = comp, \u4|u2|WideOr1~0 , u4|u2|WideOr1~0, DE2_70, 1
instance = comp, \u4|u2|WideOr0~0 , u4|u2|WideOr0~0, DE2_70, 1
instance = comp, \u2|Frame_Cont[12]~54 , u2|Frame_Cont[12]~54, DE2_70, 1
instance = comp, \u2|Frame_Cont[13]~56 , u2|Frame_Cont[13]~56, DE2_70, 1
instance = comp, \u2|Frame_Cont[13] , u2|Frame_Cont[13], DE2_70, 1
instance = comp, \u2|Frame_Cont[14]~58 , u2|Frame_Cont[14]~58, DE2_70, 1
instance = comp, \u2|Frame_Cont[14] , u2|Frame_Cont[14], DE2_70, 1
instance = comp, \u2|Frame_Cont[15]~60 , u2|Frame_Cont[15]~60, DE2_70, 1
instance = comp, \u2|Frame_Cont[15] , u2|Frame_Cont[15], DE2_70, 1
instance = comp, \u2|Frame_Cont[12] , u2|Frame_Cont[12], DE2_70, 1
instance = comp, \u4|u3|WideOr6~0 , u4|u3|WideOr6~0, DE2_70, 1
instance = comp, \u4|u3|WideOr5~0 , u4|u3|WideOr5~0, DE2_70, 1
instance = comp, \u4|u3|WideOr4~0 , u4|u3|WideOr4~0, DE2_70, 1
instance = comp, \u4|u3|WideOr3~0 , u4|u3|WideOr3~0, DE2_70, 1
instance = comp, \u4|u3|WideOr2~0 , u4|u3|WideOr2~0, DE2_70, 1
instance = comp, \u4|u3|WideOr1~0 , u4|u3|WideOr1~0, DE2_70, 1
instance = comp, \u4|u3|WideOr0~0 , u4|u3|WideOr0~0, DE2_70, 1
instance = comp, \u2|Frame_Cont[16]~62 , u2|Frame_Cont[16]~62, DE2_70, 1
instance = comp, \u2|Frame_Cont[16] , u2|Frame_Cont[16], DE2_70, 1
instance = comp, \u2|Frame_Cont[17]~64 , u2|Frame_Cont[17]~64, DE2_70, 1
instance = comp, \u2|Frame_Cont[17] , u2|Frame_Cont[17], DE2_70, 1
instance = comp, \u2|Frame_Cont[18]~66 , u2|Frame_Cont[18]~66, DE2_70, 1
instance = comp, \u2|Frame_Cont[18] , u2|Frame_Cont[18], DE2_70, 1
instance = comp, \u2|Frame_Cont[19]~68 , u2|Frame_Cont[19]~68, DE2_70, 1
instance = comp, \u2|Frame_Cont[19] , u2|Frame_Cont[19], DE2_70, 1
instance = comp, \u4|u4|WideOr6~0 , u4|u4|WideOr6~0, DE2_70, 1
instance = comp, \u4|u4|WideOr5~0 , u4|u4|WideOr5~0, DE2_70, 1
instance = comp, \u4|u4|WideOr4~0 , u4|u4|WideOr4~0, DE2_70, 1
instance = comp, \u4|u4|WideOr3~0 , u4|u4|WideOr3~0, DE2_70, 1
instance = comp, \u4|u4|WideOr2~0 , u4|u4|WideOr2~0, DE2_70, 1
instance = comp, \u4|u4|WideOr1~0 , u4|u4|WideOr1~0, DE2_70, 1
instance = comp, \u4|u4|WideOr0~0 , u4|u4|WideOr0~0, DE2_70, 1
instance = comp, \u2|Frame_Cont[20]~70 , u2|Frame_Cont[20]~70, DE2_70, 1
instance = comp, \u2|Frame_Cont[20] , u2|Frame_Cont[20], DE2_70, 1
instance = comp, \u2|Frame_Cont[21]~72 , u2|Frame_Cont[21]~72, DE2_70, 1
instance = comp, \u2|Frame_Cont[22]~74 , u2|Frame_Cont[22]~74, DE2_70, 1
instance = comp, \u2|Frame_Cont[23]~76 , u2|Frame_Cont[23]~76, DE2_70, 1
instance = comp, \u2|Frame_Cont[23] , u2|Frame_Cont[23], DE2_70, 1
instance = comp, \u2|Frame_Cont[22] , u2|Frame_Cont[22], DE2_70, 1
instance = comp, \u2|Frame_Cont[21] , u2|Frame_Cont[21], DE2_70, 1
instance = comp, \u4|u5|WideOr6~0 , u4|u5|WideOr6~0, DE2_70, 1
instance = comp, \u4|u5|WideOr5~0 , u4|u5|WideOr5~0, DE2_70, 1
instance = comp, \u4|u5|WideOr4~0 , u4|u5|WideOr4~0, DE2_70, 1
instance = comp, \u4|u5|WideOr3~0 , u4|u5|WideOr3~0, DE2_70, 1
instance = comp, \u4|u5|WideOr2~0 , u4|u5|WideOr2~0, DE2_70, 1
instance = comp, \u4|u5|WideOr1~0 , u4|u5|WideOr1~0, DE2_70, 1
instance = comp, \u4|u5|WideOr0~0 , u4|u5|WideOr0~0, DE2_70, 1
instance = comp, \u2|Frame_Cont[24]~78 , u2|Frame_Cont[24]~78, DE2_70, 1
instance = comp, \u2|Frame_Cont[25]~80 , u2|Frame_Cont[25]~80, DE2_70, 1
instance = comp, \u2|Frame_Cont[25] , u2|Frame_Cont[25], DE2_70, 1
instance = comp, \u2|Frame_Cont[26]~82 , u2|Frame_Cont[26]~82, DE2_70, 1
instance = comp, \u2|Frame_Cont[26] , u2|Frame_Cont[26], DE2_70, 1
instance = comp, \u2|Frame_Cont[27]~84 , u2|Frame_Cont[27]~84, DE2_70, 1
instance = comp, \u2|Frame_Cont[27] , u2|Frame_Cont[27], DE2_70, 1
instance = comp, \u2|Frame_Cont[24] , u2|Frame_Cont[24], DE2_70, 1
instance = comp, \u4|u6|WideOr6~0 , u4|u6|WideOr6~0, DE2_70, 1
instance = comp, \u4|u6|WideOr5~0 , u4|u6|WideOr5~0, DE2_70, 1
instance = comp, \u4|u6|WideOr4~0 , u4|u6|WideOr4~0, DE2_70, 1
instance = comp, \u4|u6|WideOr3~0 , u4|u6|WideOr3~0, DE2_70, 1
instance = comp, \u4|u6|WideOr2~0 , u4|u6|WideOr2~0, DE2_70, 1
instance = comp, \u4|u6|WideOr1~0 , u4|u6|WideOr1~0, DE2_70, 1
instance = comp, \u4|u6|WideOr0~0 , u4|u6|WideOr0~0, DE2_70, 1
instance = comp, \u2|Frame_Cont[28]~86 , u2|Frame_Cont[28]~86, DE2_70, 1
instance = comp, \u2|Frame_Cont[29]~88 , u2|Frame_Cont[29]~88, DE2_70, 1
instance = comp, \u2|Frame_Cont[29] , u2|Frame_Cont[29], DE2_70, 1
instance = comp, \u2|Frame_Cont[28] , u2|Frame_Cont[28], DE2_70, 1
instance = comp, \u2|Frame_Cont[30]~90 , u2|Frame_Cont[30]~90, DE2_70, 1
instance = comp, \u2|Frame_Cont[30] , u2|Frame_Cont[30], DE2_70, 1
instance = comp, \u2|Frame_Cont[31]~92 , u2|Frame_Cont[31]~92, DE2_70, 1
instance = comp, \u2|Frame_Cont[31] , u2|Frame_Cont[31], DE2_70, 1
instance = comp, \u4|u7|WideOr6~0 , u4|u7|WideOr6~0, DE2_70, 1
instance = comp, \u4|u7|WideOr5~0 , u4|u7|WideOr5~0, DE2_70, 1
instance = comp, \u4|u7|WideOr4~0 , u4|u7|WideOr4~0, DE2_70, 1
instance = comp, \u4|u7|WideOr3~0 , u4|u7|WideOr3~0, DE2_70, 1
instance = comp, \u4|u7|WideOr2~0 , u4|u7|WideOr2~0, DE2_70, 1
instance = comp, \u4|u7|WideOr1~0 , u4|u7|WideOr1~0, DE2_70, 1
instance = comp, \u4|u7|WideOr0~0 , u4|u7|WideOr0~0, DE2_70, 1
instance = comp, \u2|Y_Cont[8] , u2|Y_Cont[8], DE2_70, 1
instance = comp, \H0|SRAM_Wen~0 , H0|SRAM_Wen~0, DE2_70, 1
instance = comp, \iUART_RXD~I , iUART_RXD, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[8]~15 , u7|rWR1_ADDR[8]~15, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[9]~22 , u7|rWR1_ADDR[9]~22, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[11]~21 , u7|rWR1_ADDR[11]~21, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[9] , u7|rWR1_ADDR[9], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[10]~24 , u7|rWR1_ADDR[10]~24, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[10] , u7|rWR1_ADDR[10], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[11]~26 , u7|rWR1_ADDR[11]~26, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[12]~28 , u7|rWR1_ADDR[12]~28, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[12] , u7|rWR1_ADDR[12], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[15]~34 , u7|rWR1_ADDR[15]~34, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[15] , u7|rWR1_ADDR[15], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[16]~36 , u7|rWR1_ADDR[16]~36, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[17]~38 , u7|rWR1_ADDR[17]~38, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[17] , u7|rWR1_ADDR[17], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[18]~40 , u7|rWR1_ADDR[18]~40, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[19]~42 , u7|rWR1_ADDR[19]~42, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[19] , u7|rWR1_ADDR[19], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[20]~44 , u7|rWR1_ADDR[20]~44, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[21]~46 , u7|rWR1_ADDR[21]~46, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[21] , u7|rWR1_ADDR[21], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[22]~48 , u7|rWR1_ADDR[22]~48, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[22] , u7|rWR1_ADDR[22], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[11]~17 , u7|rWR1_ADDR[11]~17, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[18] , u7|rWR1_ADDR[18], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[11]~20 , u7|rWR1_ADDR[11]~20, DE2_70, 1
instance = comp, \u7|rWR1_ADDR[8] , u7|rWR1_ADDR[8], DE2_70, 1
instance = comp, \u7|mADDR~0 , u7|mADDR~0, DE2_70, 1
instance = comp, \u7|always3~0 , u7|always3~0, DE2_70, 1
instance = comp, \u7|always3~1 , u7|always3~1, DE2_70, 1
instance = comp, \u7|mADDR[8]~1 , u7|mADDR[8]~1, DE2_70, 1
instance = comp, \u7|mADDR[8] , u7|mADDR[8], DE2_70, 1
instance = comp, \u7|control1|SADDR[8] , u7|control1|SADDR[8], DE2_70, 1
instance = comp, \u7|command1|SA~0 , u7|command1|SA~0, DE2_70, 1
instance = comp, \u7|command1|SA[0] , u7|command1|SA[0], DE2_70, 1
instance = comp, \u7|SA~0 , u7|SA~0, DE2_70, 1
instance = comp, \u7|SA[0] , u7|SA[0], DE2_70, 1
instance = comp, \u7|command1|SA~1 , u7|command1|SA~1, DE2_70, 1
instance = comp, \u7|command1|SA[1] , u7|command1|SA[1], DE2_70, 1
instance = comp, \u7|SA~1 , u7|SA~1, DE2_70, 1
instance = comp, \u7|SA[1] , u7|SA[1], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[8]~15 , u7|rRD1_ADDR[8]~15, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[10]~24 , u7|rRD1_ADDR[10]~24, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[11]~26 , u7|rRD1_ADDR[11]~26, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[11]~21 , u7|rRD1_ADDR[11]~21, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[11] , u7|rRD1_ADDR[11], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[14]~32 , u7|rRD1_ADDR[14]~32, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[14] , u7|rRD1_ADDR[14], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[15]~34 , u7|rRD1_ADDR[15]~34, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[16]~36 , u7|rRD1_ADDR[16]~36, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[16] , u7|rRD1_ADDR[16], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[17]~38 , u7|rRD1_ADDR[17]~38, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[18]~40 , u7|rRD1_ADDR[18]~40, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[18] , u7|rRD1_ADDR[18], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[19]~42 , u7|rRD1_ADDR[19]~42, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[20]~44 , u7|rRD1_ADDR[20]~44, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[20] , u7|rRD1_ADDR[20], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[21]~46 , u7|rRD1_ADDR[21]~46, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[21] , u7|rRD1_ADDR[21], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[15] , u7|rRD1_ADDR[15], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[17] , u7|rRD1_ADDR[17], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[11]~19 , u7|rRD1_ADDR[11]~19, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[11]~20 , u7|rRD1_ADDR[11]~20, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[8] , u7|rRD1_ADDR[8], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[9]~22 , u7|rRD1_ADDR[9]~22, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[9] , u7|rRD1_ADDR[9], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[10] , u7|rRD1_ADDR[10], DE2_70, 1
instance = comp, \u7|mADDR~3 , u7|mADDR~3, DE2_70, 1
instance = comp, \u7|mADDR[10] , u7|mADDR[10], DE2_70, 1
instance = comp, \u7|control1|SADDR[10] , u7|control1|SADDR[10], DE2_70, 1
instance = comp, \u7|command1|SA~2 , u7|command1|SA~2, DE2_70, 1
instance = comp, \u7|command1|SA[2] , u7|command1|SA[2], DE2_70, 1
instance = comp, \u7|SA~2 , u7|SA~2, DE2_70, 1
instance = comp, \u7|SA[2]~feeder , u7|SA[2]~feeder, DE2_70, 1
instance = comp, \u7|SA[2] , u7|SA[2], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[11] , u7|rWR1_ADDR[11], DE2_70, 1
instance = comp, \u7|mADDR~4 , u7|mADDR~4, DE2_70, 1
instance = comp, \u7|mADDR[11] , u7|mADDR[11], DE2_70, 1
instance = comp, \u7|control1|SADDR[11]~feeder , u7|control1|SADDR[11]~feeder, DE2_70, 1
instance = comp, \u7|control1|SADDR[11] , u7|control1|SADDR[11], DE2_70, 1
instance = comp, \u7|command1|SA~3 , u7|command1|SA~3, DE2_70, 1
instance = comp, \u7|command1|SA[3] , u7|command1|SA[3], DE2_70, 1
instance = comp, \u7|SA~3 , u7|SA~3, DE2_70, 1
instance = comp, \u7|SA[3] , u7|SA[3], DE2_70, 1
instance = comp, \u7|command1|SA~4 , u7|command1|SA~4, DE2_70, 1
instance = comp, \u7|command1|SA[4] , u7|command1|SA[4], DE2_70, 1
instance = comp, \u7|SA~4 , u7|SA~4, DE2_70, 1
instance = comp, \u7|SA[4] , u7|SA[4], DE2_70, 1
instance = comp, \u7|command1|SA~5 , u7|command1|SA~5, DE2_70, 1
instance = comp, \u7|command1|SA[5] , u7|command1|SA[5], DE2_70, 1
instance = comp, \u7|SA~5 , u7|SA~5, DE2_70, 1
instance = comp, \u7|SA[5] , u7|SA[5], DE2_70, 1
instance = comp, \u7|command1|SA~6 , u7|command1|SA~6, DE2_70, 1
instance = comp, \u7|command1|SA[6] , u7|command1|SA[6], DE2_70, 1
instance = comp, \u7|SA~6 , u7|SA~6, DE2_70, 1
instance = comp, \u7|SA[6] , u7|SA[6], DE2_70, 1
instance = comp, \u7|mADDR~8 , u7|mADDR~8, DE2_70, 1
instance = comp, \u7|mADDR[15] , u7|mADDR[15], DE2_70, 1
instance = comp, \u7|control1|SADDR[15]~feeder , u7|control1|SADDR[15]~feeder, DE2_70, 1
instance = comp, \u7|control1|SADDR[15] , u7|control1|SADDR[15], DE2_70, 1
instance = comp, \u7|command1|SA~7 , u7|command1|SA~7, DE2_70, 1
instance = comp, \u7|command1|SA[7] , u7|command1|SA[7], DE2_70, 1
instance = comp, \u7|SA~7 , u7|SA~7, DE2_70, 1
instance = comp, \u7|SA[7] , u7|SA[7], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[16] , u7|rWR1_ADDR[16], DE2_70, 1
instance = comp, \u7|mADDR~9 , u7|mADDR~9, DE2_70, 1
instance = comp, \u7|mADDR[16] , u7|mADDR[16], DE2_70, 1
instance = comp, \u7|control1|SADDR[16]~feeder , u7|control1|SADDR[16]~feeder, DE2_70, 1
instance = comp, \u7|control1|SADDR[16] , u7|control1|SADDR[16], DE2_70, 1
instance = comp, \u7|command1|SA~8 , u7|command1|SA~8, DE2_70, 1
instance = comp, \u7|command1|SA[8] , u7|command1|SA[8], DE2_70, 1
instance = comp, \u7|SA~8 , u7|SA~8, DE2_70, 1
instance = comp, \u7|SA[8] , u7|SA[8], DE2_70, 1
instance = comp, \u7|mADDR~10 , u7|mADDR~10, DE2_70, 1
instance = comp, \u7|mADDR[17] , u7|mADDR[17], DE2_70, 1
instance = comp, \u7|control1|SADDR[17]~feeder , u7|control1|SADDR[17]~feeder, DE2_70, 1
instance = comp, \u7|control1|SADDR[17] , u7|control1|SADDR[17], DE2_70, 1
instance = comp, \u7|command1|SA~9 , u7|command1|SA~9, DE2_70, 1
instance = comp, \u7|command1|SA[9] , u7|command1|SA[9], DE2_70, 1
instance = comp, \u7|SA~9 , u7|SA~9, DE2_70, 1
instance = comp, \u7|SA[9] , u7|SA[9], DE2_70, 1
instance = comp, \u7|mADDR~11 , u7|mADDR~11, DE2_70, 1
instance = comp, \u7|mADDR[18] , u7|mADDR[18], DE2_70, 1
instance = comp, \u7|control1|SADDR[18] , u7|control1|SADDR[18], DE2_70, 1
instance = comp, \u7|command1|always4~0 , u7|command1|always4~0, DE2_70, 1
instance = comp, \u7|command1|rw_shift[1] , u7|command1|rw_shift[1], DE2_70, 1
instance = comp, \u7|command1|rw_shift~0 , u7|command1|rw_shift~0, DE2_70, 1
instance = comp, \u7|command1|rw_shift[0] , u7|command1|rw_shift[0], DE2_70, 1
instance = comp, \u7|command1|do_rw~0 , u7|command1|do_rw~0, DE2_70, 1
instance = comp, \u7|command1|do_rw , u7|command1|do_rw, DE2_70, 1
instance = comp, \u7|command1|SA~10 , u7|command1|SA~10, DE2_70, 1
instance = comp, \u7|command1|SA[10] , u7|command1|SA[10], DE2_70, 1
instance = comp, \u7|SA~10 , u7|SA~10, DE2_70, 1
instance = comp, \u7|SA[10] , u7|SA[10], DE2_70, 1
instance = comp, \u7|rRD1_ADDR[19] , u7|rRD1_ADDR[19], DE2_70, 1
instance = comp, \u7|mADDR~12 , u7|mADDR~12, DE2_70, 1
instance = comp, \u7|mADDR[19] , u7|mADDR[19], DE2_70, 1
instance = comp, \u7|control1|SADDR[19]~feeder , u7|control1|SADDR[19]~feeder, DE2_70, 1
instance = comp, \u7|control1|SADDR[19] , u7|control1|SADDR[19], DE2_70, 1
instance = comp, \u7|command1|SA~11 , u7|command1|SA~11, DE2_70, 1
instance = comp, \u7|command1|SA[11] , u7|command1|SA[11], DE2_70, 1
instance = comp, \u7|SA~11 , u7|SA~11, DE2_70, 1
instance = comp, \u7|SA[11] , u7|SA[11], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[8]~15 , u8|rWR1_ADDR[8]~15, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[9]~22 , u8|rWR1_ADDR[9]~22, DE2_70, 1
instance = comp, \u8|Equal8~0 , u8|Equal8~0, DE2_70, 1
instance = comp, \u8|mWR_DONE~0 , u8|mWR_DONE~0, DE2_70, 1
instance = comp, \u8|mWR_DONE , u8|mWR_DONE, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[8]~21 , u8|rWR1_ADDR[8]~21, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[9] , u8|rWR1_ADDR[9], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[10]~24 , u8|rWR1_ADDR[10]~24, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[11]~26 , u8|rWR1_ADDR[11]~26, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[13]~30 , u8|rWR1_ADDR[13]~30, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[14]~32 , u8|rWR1_ADDR[14]~32, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[14] , u8|rWR1_ADDR[14], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[16]~36 , u8|rWR1_ADDR[16]~36, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[16] , u8|rWR1_ADDR[16], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[17]~38 , u8|rWR1_ADDR[17]~38, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[18]~40 , u8|rWR1_ADDR[18]~40, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[18] , u8|rWR1_ADDR[18], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[19]~42 , u8|rWR1_ADDR[19]~42, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[20]~44 , u8|rWR1_ADDR[20]~44, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[20] , u8|rWR1_ADDR[20], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[21]~46 , u8|rWR1_ADDR[21]~46, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[21] , u8|rWR1_ADDR[21], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[22]~48 , u8|rWR1_ADDR[22]~48, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[22] , u8|rWR1_ADDR[22], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[19] , u8|rWR1_ADDR[19], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[8]~17 , u8|rWR1_ADDR[8]~17, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[8]~20 , u8|rWR1_ADDR[8]~20, DE2_70, 1
instance = comp, \u8|rWR1_ADDR[8] , u8|rWR1_ADDR[8], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[8]~15 , u8|rRD1_ADDR[8]~15, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[9]~22 , u8|rRD1_ADDR[9]~22, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[8]~21 , u8|rRD1_ADDR[8]~21, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[9] , u8|rRD1_ADDR[9], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[10]~24 , u8|rRD1_ADDR[10]~24, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[10] , u8|rRD1_ADDR[10], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[11]~26 , u8|rRD1_ADDR[11]~26, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[12]~28 , u8|rRD1_ADDR[12]~28, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[12] , u8|rRD1_ADDR[12], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[14]~32 , u8|rRD1_ADDR[14]~32, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[15]~34 , u8|rRD1_ADDR[15]~34, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[15] , u8|rRD1_ADDR[15], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[16]~36 , u8|rRD1_ADDR[16]~36, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[17]~38 , u8|rRD1_ADDR[17]~38, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[17] , u8|rRD1_ADDR[17], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[14] , u8|rRD1_ADDR[14], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[11] , u8|rRD1_ADDR[11], DE2_70, 1
instance = comp, \u8|LessThan3~0 , u8|LessThan3~0, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[8]~18 , u8|rRD1_ADDR[8]~18, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[8]~19 , u8|rRD1_ADDR[8]~19, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[18]~40 , u8|rRD1_ADDR[18]~40, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[18] , u8|rRD1_ADDR[18], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[19]~42 , u8|rRD1_ADDR[19]~42, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[19] , u8|rRD1_ADDR[19], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[21]~46 , u8|rRD1_ADDR[21]~46, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[21] , u8|rRD1_ADDR[21], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[8]~20 , u8|rRD1_ADDR[8]~20, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[8] , u8|rRD1_ADDR[8], DE2_70, 1
instance = comp, \u8|mADDR~0 , u8|mADDR~0, DE2_70, 1
instance = comp, \u8|mADDR[8]~1 , u8|mADDR[8]~1, DE2_70, 1
instance = comp, \u8|mADDR[8] , u8|mADDR[8], DE2_70, 1
instance = comp, \u8|control1|SADDR[8] , u8|control1|SADDR[8], DE2_70, 1
instance = comp, \u8|command1|SA~0 , u8|command1|SA~0, DE2_70, 1
instance = comp, \u8|command1|SA[0] , u8|command1|SA[0], DE2_70, 1
instance = comp, \u8|Equal0~0 , u8|Equal0~0, DE2_70, 1
instance = comp, \u8|SA~0 , u8|SA~0, DE2_70, 1
instance = comp, \u8|SA[0] , u8|SA[0], DE2_70, 1
instance = comp, \u8|mADDR~2 , u8|mADDR~2, DE2_70, 1
instance = comp, \u8|mADDR[9] , u8|mADDR[9], DE2_70, 1
instance = comp, \u8|control1|SADDR[9]~feeder , u8|control1|SADDR[9]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[9] , u8|control1|SADDR[9], DE2_70, 1
instance = comp, \u8|command1|SA~1 , u8|command1|SA~1, DE2_70, 1
instance = comp, \u8|command1|SA[1] , u8|command1|SA[1], DE2_70, 1
instance = comp, \u8|SA~1 , u8|SA~1, DE2_70, 1
instance = comp, \u8|SA[1] , u8|SA[1], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[10] , u8|rWR1_ADDR[10], DE2_70, 1
instance = comp, \u8|mADDR~3 , u8|mADDR~3, DE2_70, 1
instance = comp, \u8|mADDR[10] , u8|mADDR[10], DE2_70, 1
instance = comp, \u8|control1|SADDR[10] , u8|control1|SADDR[10], DE2_70, 1
instance = comp, \u8|command1|SA~2 , u8|command1|SA~2, DE2_70, 1
instance = comp, \u8|command1|SA[2] , u8|command1|SA[2], DE2_70, 1
instance = comp, \u8|SA~2 , u8|SA~2, DE2_70, 1
instance = comp, \u8|SA[2] , u8|SA[2], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[11] , u8|rWR1_ADDR[11], DE2_70, 1
instance = comp, \u8|mADDR~4 , u8|mADDR~4, DE2_70, 1
instance = comp, \u8|mADDR[11] , u8|mADDR[11], DE2_70, 1
instance = comp, \u8|control1|SADDR[11]~feeder , u8|control1|SADDR[11]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[11] , u8|control1|SADDR[11], DE2_70, 1
instance = comp, \u8|command1|SA~3 , u8|command1|SA~3, DE2_70, 1
instance = comp, \u8|command1|SA[3] , u8|command1|SA[3], DE2_70, 1
instance = comp, \u8|SA~3 , u8|SA~3, DE2_70, 1
instance = comp, \u8|SA[3] , u8|SA[3], DE2_70, 1
instance = comp, \u8|mADDR~5 , u8|mADDR~5, DE2_70, 1
instance = comp, \u8|mADDR[12] , u8|mADDR[12], DE2_70, 1
instance = comp, \u8|control1|SADDR[12]~feeder , u8|control1|SADDR[12]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[12] , u8|control1|SADDR[12], DE2_70, 1
instance = comp, \u8|command1|SA~4 , u8|command1|SA~4, DE2_70, 1
instance = comp, \u8|command1|SA[4] , u8|command1|SA[4], DE2_70, 1
instance = comp, \u8|SA~4 , u8|SA~4, DE2_70, 1
instance = comp, \u8|SA[4] , u8|SA[4], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[13] , u8|rWR1_ADDR[13], DE2_70, 1
instance = comp, \u8|mADDR~6 , u8|mADDR~6, DE2_70, 1
instance = comp, \u8|mADDR[13] , u8|mADDR[13], DE2_70, 1
instance = comp, \u8|control1|SADDR[13]~feeder , u8|control1|SADDR[13]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[13] , u8|control1|SADDR[13], DE2_70, 1
instance = comp, \u8|command1|SA~5 , u8|command1|SA~5, DE2_70, 1
instance = comp, \u8|command1|SA[5] , u8|command1|SA[5], DE2_70, 1
instance = comp, \u8|SA~5 , u8|SA~5, DE2_70, 1
instance = comp, \u8|SA[5] , u8|SA[5], DE2_70, 1
instance = comp, \u8|command1|SA~6 , u8|command1|SA~6, DE2_70, 1
instance = comp, \u8|command1|SA[6] , u8|command1|SA[6], DE2_70, 1
instance = comp, \u8|SA~6 , u8|SA~6, DE2_70, 1
instance = comp, \u8|SA[6] , u8|SA[6], DE2_70, 1
instance = comp, \u8|SA~7 , u8|SA~7, DE2_70, 1
instance = comp, \u8|SA[7] , u8|SA[7], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[16] , u8|rRD1_ADDR[16], DE2_70, 1
instance = comp, \u8|mADDR~9 , u8|mADDR~9, DE2_70, 1
instance = comp, \u8|mADDR[16] , u8|mADDR[16], DE2_70, 1
instance = comp, \u8|control1|SADDR[16]~feeder , u8|control1|SADDR[16]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[16] , u8|control1|SADDR[16], DE2_70, 1
instance = comp, \u8|command1|SA~8 , u8|command1|SA~8, DE2_70, 1
instance = comp, \u8|command1|SA[8] , u8|command1|SA[8], DE2_70, 1
instance = comp, \u8|SA~8 , u8|SA~8, DE2_70, 1
instance = comp, \u8|SA[8] , u8|SA[8], DE2_70, 1
instance = comp, \u8|rWR1_ADDR[17] , u8|rWR1_ADDR[17], DE2_70, 1
instance = comp, \u8|mADDR~10 , u8|mADDR~10, DE2_70, 1
instance = comp, \u8|mADDR[17] , u8|mADDR[17], DE2_70, 1
instance = comp, \u8|control1|SADDR[17]~feeder , u8|control1|SADDR[17]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[17] , u8|control1|SADDR[17], DE2_70, 1
instance = comp, \u8|command1|SA~9 , u8|command1|SA~9, DE2_70, 1
instance = comp, \u8|command1|SA[9] , u8|command1|SA[9], DE2_70, 1
instance = comp, \u8|SA~9 , u8|SA~9, DE2_70, 1
instance = comp, \u8|SA[9] , u8|SA[9], DE2_70, 1
instance = comp, \u8|command1|always4~0 , u8|command1|always4~0, DE2_70, 1
instance = comp, \u8|mADDR~11 , u8|mADDR~11, DE2_70, 1
instance = comp, \u8|mADDR[18] , u8|mADDR[18], DE2_70, 1
instance = comp, \u8|control1|SADDR[18]~feeder , u8|control1|SADDR[18]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[18] , u8|control1|SADDR[18], DE2_70, 1
instance = comp, \u8|command1|SA~10 , u8|command1|SA~10, DE2_70, 1
instance = comp, \u8|command1|SA[10] , u8|command1|SA[10], DE2_70, 1
instance = comp, \u8|SA~10 , u8|SA~10, DE2_70, 1
instance = comp, \u8|SA[10] , u8|SA[10], DE2_70, 1
instance = comp, \u8|mADDR~12 , u8|mADDR~12, DE2_70, 1
instance = comp, \u8|mADDR[19] , u8|mADDR[19], DE2_70, 1
instance = comp, \u8|control1|SADDR[19]~feeder , u8|control1|SADDR[19]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[19] , u8|control1|SADDR[19], DE2_70, 1
instance = comp, \u8|command1|SA~11 , u8|command1|SA~11, DE2_70, 1
instance = comp, \u8|command1|SA[11] , u8|command1|SA[11], DE2_70, 1
instance = comp, \u8|SA~11 , u8|SA~11, DE2_70, 1
instance = comp, \u8|SA[11] , u8|SA[11], DE2_70, 1
instance = comp, \u7|LessThan0~0 , u7|LessThan0~0, DE2_70, 1
instance = comp, \u7|Read~0 , u7|Read~0, DE2_70, 1
instance = comp, \u7|Read~1 , u7|Read~1, DE2_70, 1
instance = comp, \u7|Read , u7|Read, DE2_70, 1
instance = comp, \u7|DQM~0 , u7|DQM~0, DE2_70, 1
instance = comp, \u7|DQM[0]~feeder , u7|DQM[0]~feeder, DE2_70, 1
instance = comp, \u7|DQM[0] , u7|DQM[0], DE2_70, 1
instance = comp, \u8|LessThan0~0 , u8|LessThan0~0, DE2_70, 1
instance = comp, \u8|DQM~0 , u8|DQM~0, DE2_70, 1
instance = comp, \u8|DQM[0] , u8|DQM[0], DE2_70, 1
instance = comp, \u7|DQM[1] , u7|DQM[1], DE2_70, 1
instance = comp, \u8|DQM[1] , u8|DQM[1], DE2_70, 1
instance = comp, \u7|command1|CS_N~0 , u7|command1|CS_N~0, DE2_70, 1
instance = comp, \u7|command1|rw_flag~1 , u7|command1|rw_flag~1, DE2_70, 1
instance = comp, \u7|command1|rw_flag , u7|command1|rw_flag, DE2_70, 1
instance = comp, \u7|command1|WE_N~1 , u7|command1|WE_N~1, DE2_70, 1
instance = comp, \u7|command1|WE_N , u7|command1|WE_N, DE2_70, 1
instance = comp, \u7|WE_N~0 , u7|WE_N~0, DE2_70, 1
instance = comp, \u7|WE_N , u7|WE_N, DE2_70, 1
instance = comp, \u8|WE_N~0 , u8|WE_N~0, DE2_70, 1
instance = comp, \u8|WE_N , u8|WE_N, DE2_70, 1
instance = comp, \u7|command1|WE_N~0 , u7|command1|WE_N~0, DE2_70, 1
instance = comp, \u7|command1|CAS_N~0 , u7|command1|CAS_N~0, DE2_70, 1
instance = comp, \u7|command1|CAS_N , u7|command1|CAS_N, DE2_70, 1
instance = comp, \u7|CAS_N~0 , u7|CAS_N~0, DE2_70, 1
instance = comp, \u7|CAS_N , u7|CAS_N, DE2_70, 1
instance = comp, \u8|command1|rw_shift[1] , u8|command1|rw_shift[1], DE2_70, 1
instance = comp, \u8|command1|rw_shift~0 , u8|command1|rw_shift~0, DE2_70, 1
instance = comp, \u8|command1|rw_shift[0] , u8|command1|rw_shift[0], DE2_70, 1
instance = comp, \u8|command1|do_rw~0 , u8|command1|do_rw~0, DE2_70, 1
instance = comp, \u8|command1|do_rw , u8|command1|do_rw, DE2_70, 1
instance = comp, \u8|command1|WE_N~0 , u8|command1|WE_N~0, DE2_70, 1
instance = comp, \u8|command1|CAS_N~0 , u8|command1|CAS_N~0, DE2_70, 1
instance = comp, \u8|command1|CAS_N , u8|command1|CAS_N, DE2_70, 1
instance = comp, \u8|CAS_N~0 , u8|CAS_N~0, DE2_70, 1
instance = comp, \u8|CAS_N , u8|CAS_N, DE2_70, 1
instance = comp, \u7|command1|RAS_N~0 , u7|command1|RAS_N~0, DE2_70, 1
instance = comp, \u7|command1|RAS_N~1 , u7|command1|RAS_N~1, DE2_70, 1
instance = comp, \u7|command1|RAS_N , u7|command1|RAS_N, DE2_70, 1
instance = comp, \u7|RAS_N~0 , u7|RAS_N~0, DE2_70, 1
instance = comp, \u7|RAS_N , u7|RAS_N, DE2_70, 1
instance = comp, \u8|RAS_N~0 , u8|RAS_N~0, DE2_70, 1
instance = comp, \u8|RAS_N , u8|RAS_N, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[22]~48 , u7|rRD1_ADDR[22]~48, DE2_70, 1
instance = comp, \u7|rRD1_ADDR[22] , u7|rRD1_ADDR[22], DE2_70, 1
instance = comp, \u7|mADDR~13 , u7|mADDR~13, DE2_70, 1
instance = comp, \u7|mADDR[22] , u7|mADDR[22], DE2_70, 1
instance = comp, \u7|control1|SADDR[22] , u7|control1|SADDR[22], DE2_70, 1
instance = comp, \u7|command1|CS_N~1 , u7|command1|CS_N~1, DE2_70, 1
instance = comp, \u7|command1|CS_N[0] , u7|command1|CS_N[0], DE2_70, 1
instance = comp, \u7|CS_N[0]~feeder , u7|CS_N[0]~feeder, DE2_70, 1
instance = comp, \u7|CS_N[0] , u7|CS_N[0], DE2_70, 1
instance = comp, \u8|rRD1_ADDR[22]~48 , u8|rRD1_ADDR[22]~48, DE2_70, 1
instance = comp, \u8|rRD1_ADDR[22] , u8|rRD1_ADDR[22], DE2_70, 1
instance = comp, \u8|mADDR~13 , u8|mADDR~13, DE2_70, 1
instance = comp, \u8|mADDR[22] , u8|mADDR[22], DE2_70, 1
instance = comp, \u8|control1|SADDR[22] , u8|control1|SADDR[22], DE2_70, 1
instance = comp, \u8|command1|CS_N~0 , u8|command1|CS_N~0, DE2_70, 1
instance = comp, \u8|command1|CS_N~1 , u8|command1|CS_N~1, DE2_70, 1
instance = comp, \u8|command1|CS_N[0] , u8|command1|CS_N[0], DE2_70, 1
instance = comp, \u8|CS_N[0]~feeder , u8|CS_N[0]~feeder, DE2_70, 1
instance = comp, \u8|CS_N[0] , u8|CS_N[0], DE2_70, 1
instance = comp, \u7|rWR1_ADDR[20] , u7|rWR1_ADDR[20], DE2_70, 1
instance = comp, \u7|mADDR~14 , u7|mADDR~14, DE2_70, 1
instance = comp, \u7|mADDR[20] , u7|mADDR[20], DE2_70, 1
instance = comp, \u7|control1|SADDR[20]~feeder , u7|control1|SADDR[20]~feeder, DE2_70, 1
instance = comp, \u7|control1|SADDR[20] , u7|control1|SADDR[20], DE2_70, 1
instance = comp, \u7|command1|BA~0 , u7|command1|BA~0, DE2_70, 1
instance = comp, \u7|command1|BA[0] , u7|command1|BA[0], DE2_70, 1
instance = comp, \u7|BA[0] , u7|BA[0], DE2_70, 1
instance = comp, \u7|mADDR~15 , u7|mADDR~15, DE2_70, 1
instance = comp, \u7|mADDR[21] , u7|mADDR[21], DE2_70, 1
instance = comp, \u7|control1|SADDR[21]~feeder , u7|control1|SADDR[21]~feeder, DE2_70, 1
instance = comp, \u7|control1|SADDR[21] , u7|control1|SADDR[21], DE2_70, 1
instance = comp, \u7|command1|BA~1 , u7|command1|BA~1, DE2_70, 1
instance = comp, \u7|command1|BA[1] , u7|command1|BA[1], DE2_70, 1
instance = comp, \u7|BA[1]~feeder , u7|BA[1]~feeder, DE2_70, 1
instance = comp, \u7|BA[1] , u7|BA[1], DE2_70, 1
instance = comp, \u8|command1|BA~0 , u8|command1|BA~0, DE2_70, 1
instance = comp, \u8|command1|BA[0] , u8|command1|BA[0], DE2_70, 1
instance = comp, \u8|BA[0]~feeder , u8|BA[0]~feeder, DE2_70, 1
instance = comp, \u8|BA[0] , u8|BA[0], DE2_70, 1
instance = comp, \u8|mADDR~15 , u8|mADDR~15, DE2_70, 1
instance = comp, \u8|mADDR[21] , u8|mADDR[21], DE2_70, 1
instance = comp, \u8|control1|SADDR[21]~feeder , u8|control1|SADDR[21]~feeder, DE2_70, 1
instance = comp, \u8|control1|SADDR[21] , u8|control1|SADDR[21], DE2_70, 1
instance = comp, \u8|command1|BA~1 , u8|command1|BA~1, DE2_70, 1
instance = comp, \u8|command1|BA[1] , u8|command1|BA[1], DE2_70, 1
instance = comp, \u8|BA[1]~feeder , u8|BA[1]~feeder, DE2_70, 1
instance = comp, \u8|BA[1] , u8|BA[1], DE2_70, 1
instance = comp, \u6|altpll_component|_clk1~clkctrl , u6|altpll_component|_clk1~clkctrl, DE2_70, 1
instance = comp, \u6|altpll_component|_clk2~clkctrl , u6|altpll_component|_clk2~clkctrl, DE2_70, 1
instance = comp, \FLASH_DQ[0]~I , FLASH_DQ[0], DE2_70, 1
instance = comp, \FLASH_DQ[1]~I , FLASH_DQ[1], DE2_70, 1
instance = comp, \FLASH_DQ[2]~I , FLASH_DQ[2], DE2_70, 1
instance = comp, \FLASH_DQ[3]~I , FLASH_DQ[3], DE2_70, 1
instance = comp, \FLASH_DQ[4]~I , FLASH_DQ[4], DE2_70, 1
instance = comp, \FLASH_DQ[5]~I , FLASH_DQ[5], DE2_70, 1
instance = comp, \FLASH_DQ[6]~I , FLASH_DQ[6], DE2_70, 1
instance = comp, \FLASH_DQ[7]~I , FLASH_DQ[7], DE2_70, 1
instance = comp, \FLASH_DQ[8]~I , FLASH_DQ[8], DE2_70, 1
instance = comp, \FLASH_DQ[9]~I , FLASH_DQ[9], DE2_70, 1
instance = comp, \FLASH_DQ[10]~I , FLASH_DQ[10], DE2_70, 1
instance = comp, \FLASH_DQ[11]~I , FLASH_DQ[11], DE2_70, 1
instance = comp, \FLASH_DQ[12]~I , FLASH_DQ[12], DE2_70, 1
instance = comp, \FLASH_DQ[13]~I , FLASH_DQ[13], DE2_70, 1
instance = comp, \FLASH_DQ[14]~I , FLASH_DQ[14], DE2_70, 1
instance = comp, \FLASH_DQ15_AM1~I , FLASH_DQ15_AM1, DE2_70, 1
instance = comp, \SRAM_DQ[0]~I , SRAM_DQ[0], DE2_70, 1
instance = comp, \SRAM_DQ[1]~I , SRAM_DQ[1], DE2_70, 1
instance = comp, \SRAM_DQ[2]~I , SRAM_DQ[2], DE2_70, 1
instance = comp, \SRAM_DQ[3]~I , SRAM_DQ[3], DE2_70, 1
instance = comp, \SRAM_DQ[4]~I , SRAM_DQ[4], DE2_70, 1
instance = comp, \SRAM_DQ[5]~I , SRAM_DQ[5], DE2_70, 1
instance = comp, \SRAM_DQ[6]~I , SRAM_DQ[6], DE2_70, 1
instance = comp, \SRAM_DQ[7]~I , SRAM_DQ[7], DE2_70, 1
instance = comp, \SRAM_DQ[8]~I , SRAM_DQ[8], DE2_70, 1
instance = comp, \SRAM_DQ[9]~I , SRAM_DQ[9], DE2_70, 1
instance = comp, \SRAM_DQ[10]~I , SRAM_DQ[10], DE2_70, 1
instance = comp, \SRAM_DQ[11]~I , SRAM_DQ[11], DE2_70, 1
instance = comp, \SRAM_DQ[12]~I , SRAM_DQ[12], DE2_70, 1
instance = comp, \SRAM_DQ[13]~I , SRAM_DQ[13], DE2_70, 1
instance = comp, \SRAM_DQ[14]~I , SRAM_DQ[14], DE2_70, 1
instance = comp, \SRAM_DQ[15]~I , SRAM_DQ[15], DE2_70, 1
instance = comp, \SRAM_DQ[16]~I , SRAM_DQ[16], DE2_70, 1
instance = comp, \SRAM_DQ[17]~I , SRAM_DQ[17], DE2_70, 1
instance = comp, \SRAM_DQ[18]~I , SRAM_DQ[18], DE2_70, 1
instance = comp, \SRAM_DQ[19]~I , SRAM_DQ[19], DE2_70, 1
instance = comp, \SRAM_DQ[20]~I , SRAM_DQ[20], DE2_70, 1
instance = comp, \SRAM_DQ[21]~I , SRAM_DQ[21], DE2_70, 1
instance = comp, \SRAM_DQ[22]~I , SRAM_DQ[22], DE2_70, 1
instance = comp, \SRAM_DQ[23]~I , SRAM_DQ[23], DE2_70, 1
instance = comp, \SRAM_DQ[24]~I , SRAM_DQ[24], DE2_70, 1
instance = comp, \SRAM_DQ[25]~I , SRAM_DQ[25], DE2_70, 1
instance = comp, \SRAM_DQ[26]~I , SRAM_DQ[26], DE2_70, 1
instance = comp, \SRAM_DQ[27]~I , SRAM_DQ[27], DE2_70, 1
instance = comp, \SRAM_DQ[28]~I , SRAM_DQ[28], DE2_70, 1
instance = comp, \SRAM_DQ[29]~I , SRAM_DQ[29], DE2_70, 1
instance = comp, \SRAM_DQ[30]~I , SRAM_DQ[30], DE2_70, 1
instance = comp, \SRAM_DQ[31]~I , SRAM_DQ[31], DE2_70, 1
instance = comp, \SRAM_DPA[0]~I , SRAM_DPA[0], DE2_70, 1
instance = comp, \SRAM_DPA[1]~I , SRAM_DPA[1], DE2_70, 1
instance = comp, \SRAM_DPA[2]~I , SRAM_DPA[2], DE2_70, 1
instance = comp, \SRAM_DPA[3]~I , SRAM_DPA[3], DE2_70, 1
instance = comp, \OTG_D[0]~I , OTG_D[0], DE2_70, 1
instance = comp, \OTG_D[1]~I , OTG_D[1], DE2_70, 1
instance = comp, \OTG_D[2]~I , OTG_D[2], DE2_70, 1
instance = comp, \OTG_D[3]~I , OTG_D[3], DE2_70, 1
instance = comp, \OTG_D[4]~I , OTG_D[4], DE2_70, 1
instance = comp, \OTG_D[5]~I , OTG_D[5], DE2_70, 1
instance = comp, \OTG_D[6]~I , OTG_D[6], DE2_70, 1
instance = comp, \OTG_D[7]~I , OTG_D[7], DE2_70, 1
instance = comp, \OTG_D[8]~I , OTG_D[8], DE2_70, 1
instance = comp, \OTG_D[9]~I , OTG_D[9], DE2_70, 1
instance = comp, \OTG_D[10]~I , OTG_D[10], DE2_70, 1
instance = comp, \OTG_D[11]~I , OTG_D[11], DE2_70, 1
instance = comp, \OTG_D[12]~I , OTG_D[12], DE2_70, 1
instance = comp, \OTG_D[13]~I , OTG_D[13], DE2_70, 1
instance = comp, \OTG_D[14]~I , OTG_D[14], DE2_70, 1
instance = comp, \OTG_D[15]~I , OTG_D[15], DE2_70, 1
instance = comp, \OTG_FSPEED~I , OTG_FSPEED, DE2_70, 1
instance = comp, \OTG_LSPEED~I , OTG_LSPEED, DE2_70, 1
instance = comp, \LCD_D[0]~I , LCD_D[0], DE2_70, 1
instance = comp, \LCD_D[1]~I , LCD_D[1], DE2_70, 1
instance = comp, \LCD_D[2]~I , LCD_D[2], DE2_70, 1
instance = comp, \LCD_D[3]~I , LCD_D[3], DE2_70, 1
instance = comp, \LCD_D[4]~I , LCD_D[4], DE2_70, 1
instance = comp, \LCD_D[5]~I , LCD_D[5], DE2_70, 1
instance = comp, \LCD_D[6]~I , LCD_D[6], DE2_70, 1
instance = comp, \LCD_D[7]~I , LCD_D[7], DE2_70, 1
instance = comp, \SD_DAT~I , SD_DAT, DE2_70, 1
instance = comp, \SD_DAT3~I , SD_DAT3, DE2_70, 1
instance = comp, \SD_CMD~I , SD_CMD, DE2_70, 1
instance = comp, \I2C_SDAT~I , I2C_SDAT, DE2_70, 1
instance = comp, \PS2_KBDAT~I , PS2_KBDAT, DE2_70, 1
instance = comp, \PS2_KBCLK~I , PS2_KBCLK, DE2_70, 1
instance = comp, \PS2_MSDAT~I , PS2_MSDAT, DE2_70, 1
instance = comp, \PS2_MSCLK~I , PS2_MSCLK, DE2_70, 1
instance = comp, \ENET_D[0]~I , ENET_D[0], DE2_70, 1
instance = comp, \ENET_D[1]~I , ENET_D[1], DE2_70, 1
instance = comp, \ENET_D[2]~I , ENET_D[2], DE2_70, 1
instance = comp, \ENET_D[3]~I , ENET_D[3], DE2_70, 1
instance = comp, \ENET_D[4]~I , ENET_D[4], DE2_70, 1
instance = comp, \ENET_D[5]~I , ENET_D[5], DE2_70, 1
instance = comp, \ENET_D[6]~I , ENET_D[6], DE2_70, 1
instance = comp, \ENET_D[7]~I , ENET_D[7], DE2_70, 1
instance = comp, \ENET_D[8]~I , ENET_D[8], DE2_70, 1
instance = comp, \ENET_D[9]~I , ENET_D[9], DE2_70, 1
instance = comp, \ENET_D[10]~I , ENET_D[10], DE2_70, 1
instance = comp, \ENET_D[11]~I , ENET_D[11], DE2_70, 1
instance = comp, \ENET_D[12]~I , ENET_D[12], DE2_70, 1
instance = comp, \ENET_D[13]~I , ENET_D[13], DE2_70, 1
instance = comp, \ENET_D[14]~I , ENET_D[14], DE2_70, 1
instance = comp, \ENET_D[15]~I , ENET_D[15], DE2_70, 1
instance = comp, \AUD_ADCLRCK~I , AUD_ADCLRCK, DE2_70, 1
instance = comp, \AUD_DACLRCK~I , AUD_DACLRCK, DE2_70, 1
instance = comp, \AUD_BCLK~I , AUD_BCLK, DE2_70, 1
instance = comp, \GPIO_0[0]~I , GPIO_0[0], DE2_70, 1
instance = comp, \GPIO_1[12]~I , GPIO_1[12], DE2_70, 1
instance = comp, \GPIO_1[13]~I , GPIO_1[13], DE2_70, 1
instance = comp, \GPIO_1[16]~I , GPIO_1[16], DE2_70, 1
instance = comp, \GPIO_1[21]~I , GPIO_1[21], DE2_70, 1
instance = comp, \GPIO_1[22]~I , GPIO_1[22], DE2_70, 1
instance = comp, \GPIO_1[23]~I , GPIO_1[23], DE2_70, 1
instance = comp, \GPIO_1[24]~I , GPIO_1[24], DE2_70, 1
instance = comp, \GPIO_1[25]~I , GPIO_1[25], DE2_70, 1
instance = comp, \GPIO_1[26]~I , GPIO_1[26], DE2_70, 1
instance = comp, \GPIO_1[27]~I , GPIO_1[27], DE2_70, 1
instance = comp, \GPIO_1[28]~I , GPIO_1[28], DE2_70, 1
instance = comp, \GPIO_1[29]~I , GPIO_1[29], DE2_70, 1
instance = comp, \GPIO_1[30]~I , GPIO_1[30], DE2_70, 1
instance = comp, \GPIO_1[31]~I , GPIO_1[31], DE2_70, 1
instance = comp, \GPIO_CLKOUT_P1~I , GPIO_CLKOUT_P1, DE2_70, 1
instance = comp, \DRAM_DQ[0]~I , DRAM_DQ[0], DE2_70, 1
instance = comp, \DRAM_DQ[1]~I , DRAM_DQ[1], DE2_70, 1
instance = comp, \DRAM_DQ[15]~I , DRAM_DQ[15], DE2_70, 1
instance = comp, \DRAM_DQ[16]~I , DRAM_DQ[16], DE2_70, 1
instance = comp, \DRAM_DQ[17]~I , DRAM_DQ[17], DE2_70, 1
instance = comp, \DRAM_DQ[26]~I , DRAM_DQ[26], DE2_70, 1
instance = comp, \DRAM_DQ[27]~I , DRAM_DQ[27], DE2_70, 1
instance = comp, \DRAM_DQ[31]~I , DRAM_DQ[31], DE2_70, 1
instance = comp, \GPIO_0[1]~I , GPIO_0[1], DE2_70, 1
instance = comp, \GPIO_0[2]~I , GPIO_0[2], DE2_70, 1
instance = comp, \GPIO_0[3]~I , GPIO_0[3], DE2_70, 1
instance = comp, \GPIO_0[4]~I , GPIO_0[4], DE2_70, 1
instance = comp, \GPIO_0[5]~I , GPIO_0[5], DE2_70, 1
instance = comp, \GPIO_0[6]~I , GPIO_0[6], DE2_70, 1
instance = comp, \GPIO_0[7]~I , GPIO_0[7], DE2_70, 1
instance = comp, \GPIO_0[8]~I , GPIO_0[8], DE2_70, 1
instance = comp, \GPIO_0[9]~I , GPIO_0[9], DE2_70, 1
instance = comp, \GPIO_0[10]~I , GPIO_0[10], DE2_70, 1
instance = comp, \GPIO_0[11]~I , GPIO_0[11], DE2_70, 1
instance = comp, \GPIO_0[12]~I , GPIO_0[12], DE2_70, 1
instance = comp, \GPIO_0[13]~I , GPIO_0[13], DE2_70, 1
instance = comp, \GPIO_0[14]~I , GPIO_0[14], DE2_70, 1
instance = comp, \GPIO_0[15]~I , GPIO_0[15], DE2_70, 1
instance = comp, \GPIO_0[16]~I , GPIO_0[16], DE2_70, 1
instance = comp, \GPIO_0[17]~I , GPIO_0[17], DE2_70, 1
instance = comp, \GPIO_0[18]~I , GPIO_0[18], DE2_70, 1
instance = comp, \GPIO_0[19]~I , GPIO_0[19], DE2_70, 1
instance = comp, \GPIO_0[20]~I , GPIO_0[20], DE2_70, 1
instance = comp, \GPIO_0[21]~I , GPIO_0[21], DE2_70, 1
instance = comp, \GPIO_0[22]~I , GPIO_0[22], DE2_70, 1
instance = comp, \GPIO_0[23]~I , GPIO_0[23], DE2_70, 1
instance = comp, \GPIO_0[24]~I , GPIO_0[24], DE2_70, 1
instance = comp, \GPIO_0[25]~I , GPIO_0[25], DE2_70, 1
instance = comp, \GPIO_0[26]~I , GPIO_0[26], DE2_70, 1
instance = comp, \GPIO_0[27]~I , GPIO_0[27], DE2_70, 1
instance = comp, \GPIO_0[28]~I , GPIO_0[28], DE2_70, 1
instance = comp, \GPIO_0[29]~I , GPIO_0[29], DE2_70, 1
instance = comp, \GPIO_0[30]~I , GPIO_0[30], DE2_70, 1
instance = comp, \GPIO_0[31]~I , GPIO_0[31], DE2_70, 1
instance = comp, \GPIO_CLKOUT_N0~I , GPIO_CLKOUT_N0, DE2_70, 1
instance = comp, \GPIO_CLKOUT_P0~I , GPIO_CLKOUT_P0, DE2_70, 1
instance = comp, \GPIO_1[14]~I , GPIO_1[14], DE2_70, 1
instance = comp, \GPIO_1[15]~I , GPIO_1[15], DE2_70, 1
instance = comp, \GPIO_1[20]~I , GPIO_1[20], DE2_70, 1
instance = comp, \GPIO_CLKOUT_N1~I , GPIO_CLKOUT_N1, DE2_70, 1
instance = comp, \iCLK_28~I , iCLK_28, DE2_70, 1
instance = comp, \iCLK_50_4~I , iCLK_50_4, DE2_70, 1
instance = comp, \iEXT_CLOCK~I , iEXT_CLOCK, DE2_70, 1
instance = comp, \iSW[4]~I , iSW[4], DE2_70, 1
instance = comp, \iSW[5]~I , iSW[5], DE2_70, 1
instance = comp, \iSW[6]~I , iSW[6], DE2_70, 1
instance = comp, \iSW[7]~I , iSW[7], DE2_70, 1
instance = comp, \iSW[8]~I , iSW[8], DE2_70, 1
instance = comp, \iSW[9]~I , iSW[9], DE2_70, 1
instance = comp, \iSW[10]~I , iSW[10], DE2_70, 1
instance = comp, \iSW[11]~I , iSW[11], DE2_70, 1
instance = comp, \iSW[12]~I , iSW[12], DE2_70, 1
instance = comp, \iSW[13]~I , iSW[13], DE2_70, 1
instance = comp, \iSW[14]~I , iSW[14], DE2_70, 1
instance = comp, \iSW[15]~I , iSW[15], DE2_70, 1
instance = comp, \iSW[16]~I , iSW[16], DE2_70, 1
instance = comp, \oHEX0_D[0]~I , oHEX0_D[0], DE2_70, 1
instance = comp, \oHEX0_D[1]~I , oHEX0_D[1], DE2_70, 1
instance = comp, \oHEX0_D[2]~I , oHEX0_D[2], DE2_70, 1
instance = comp, \oHEX0_D[3]~I , oHEX0_D[3], DE2_70, 1
instance = comp, \oHEX0_D[4]~I , oHEX0_D[4], DE2_70, 1
instance = comp, \oHEX0_D[5]~I , oHEX0_D[5], DE2_70, 1
instance = comp, \oHEX0_D[6]~I , oHEX0_D[6], DE2_70, 1
instance = comp, \oHEX0_DP~I , oHEX0_DP, DE2_70, 1
instance = comp, \oHEX1_D[0]~I , oHEX1_D[0], DE2_70, 1
instance = comp, \oHEX1_D[1]~I , oHEX1_D[1], DE2_70, 1
instance = comp, \oHEX1_D[2]~I , oHEX1_D[2], DE2_70, 1
instance = comp, \oHEX1_D[3]~I , oHEX1_D[3], DE2_70, 1
instance = comp, \oHEX1_D[4]~I , oHEX1_D[4], DE2_70, 1
instance = comp, \oHEX1_D[5]~I , oHEX1_D[5], DE2_70, 1
instance = comp, \oHEX1_D[6]~I , oHEX1_D[6], DE2_70, 1
instance = comp, \oHEX1_DP~I , oHEX1_DP, DE2_70, 1
instance = comp, \oHEX2_D[0]~I , oHEX2_D[0], DE2_70, 1
instance = comp, \oHEX2_D[1]~I , oHEX2_D[1], DE2_70, 1
instance = comp, \oHEX2_D[2]~I , oHEX2_D[2], DE2_70, 1
instance = comp, \oHEX2_D[3]~I , oHEX2_D[3], DE2_70, 1
instance = comp, \oHEX2_D[4]~I , oHEX2_D[4], DE2_70, 1
instance = comp, \oHEX2_D[5]~I , oHEX2_D[5], DE2_70, 1
instance = comp, \oHEX2_D[6]~I , oHEX2_D[6], DE2_70, 1
instance = comp, \oHEX2_DP~I , oHEX2_DP, DE2_70, 1
instance = comp, \oHEX3_D[0]~I , oHEX3_D[0], DE2_70, 1
instance = comp, \oHEX3_D[1]~I , oHEX3_D[1], DE2_70, 1
instance = comp, \oHEX3_D[2]~I , oHEX3_D[2], DE2_70, 1
instance = comp, \oHEX3_D[3]~I , oHEX3_D[3], DE2_70, 1
instance = comp, \oHEX3_D[4]~I , oHEX3_D[4], DE2_70, 1
instance = comp, \oHEX3_D[5]~I , oHEX3_D[5], DE2_70, 1
instance = comp, \oHEX3_D[6]~I , oHEX3_D[6], DE2_70, 1
instance = comp, \oHEX3_DP~I , oHEX3_DP, DE2_70, 1
instance = comp, \oHEX4_D[0]~I , oHEX4_D[0], DE2_70, 1
instance = comp, \oHEX4_D[1]~I , oHEX4_D[1], DE2_70, 1
instance = comp, \oHEX4_D[2]~I , oHEX4_D[2], DE2_70, 1
instance = comp, \oHEX4_D[3]~I , oHEX4_D[3], DE2_70, 1
instance = comp, \oHEX4_D[4]~I , oHEX4_D[4], DE2_70, 1
instance = comp, \oHEX4_D[5]~I , oHEX4_D[5], DE2_70, 1
instance = comp, \oHEX4_D[6]~I , oHEX4_D[6], DE2_70, 1
instance = comp, \oHEX4_DP~I , oHEX4_DP, DE2_70, 1
instance = comp, \oHEX5_D[0]~I , oHEX5_D[0], DE2_70, 1
instance = comp, \oHEX5_D[1]~I , oHEX5_D[1], DE2_70, 1
instance = comp, \oHEX5_D[2]~I , oHEX5_D[2], DE2_70, 1
instance = comp, \oHEX5_D[3]~I , oHEX5_D[3], DE2_70, 1
instance = comp, \oHEX5_D[4]~I , oHEX5_D[4], DE2_70, 1
instance = comp, \oHEX5_D[5]~I , oHEX5_D[5], DE2_70, 1
instance = comp, \oHEX5_D[6]~I , oHEX5_D[6], DE2_70, 1
instance = comp, \oHEX5_DP~I , oHEX5_DP, DE2_70, 1
instance = comp, \oHEX6_D[0]~I , oHEX6_D[0], DE2_70, 1
instance = comp, \oHEX6_D[1]~I , oHEX6_D[1], DE2_70, 1
instance = comp, \oHEX6_D[2]~I , oHEX6_D[2], DE2_70, 1
instance = comp, \oHEX6_D[3]~I , oHEX6_D[3], DE2_70, 1
instance = comp, \oHEX6_D[4]~I , oHEX6_D[4], DE2_70, 1
instance = comp, \oHEX6_D[5]~I , oHEX6_D[5], DE2_70, 1
instance = comp, \oHEX6_D[6]~I , oHEX6_D[6], DE2_70, 1
instance = comp, \oHEX6_DP~I , oHEX6_DP, DE2_70, 1
instance = comp, \oHEX7_D[0]~I , oHEX7_D[0], DE2_70, 1
instance = comp, \oHEX7_D[1]~I , oHEX7_D[1], DE2_70, 1
instance = comp, \oHEX7_D[2]~I , oHEX7_D[2], DE2_70, 1
instance = comp, \oHEX7_D[3]~I , oHEX7_D[3], DE2_70, 1
instance = comp, \oHEX7_D[4]~I , oHEX7_D[4], DE2_70, 1
instance = comp, \oHEX7_D[5]~I , oHEX7_D[5], DE2_70, 1
instance = comp, \oHEX7_D[6]~I , oHEX7_D[6], DE2_70, 1
instance = comp, \oHEX7_DP~I , oHEX7_DP, DE2_70, 1
instance = comp, \oLEDG[0]~I , oLEDG[0], DE2_70, 1
instance = comp, \oLEDG[1]~I , oLEDG[1], DE2_70, 1
instance = comp, \oLEDG[2]~I , oLEDG[2], DE2_70, 1
instance = comp, \oLEDG[3]~I , oLEDG[3], DE2_70, 1
instance = comp, \oLEDG[4]~I , oLEDG[4], DE2_70, 1
instance = comp, \oLEDG[5]~I , oLEDG[5], DE2_70, 1
instance = comp, \oLEDG[6]~I , oLEDG[6], DE2_70, 1
instance = comp, \oLEDG[7]~I , oLEDG[7], DE2_70, 1
instance = comp, \oLEDG[8]~I , oLEDG[8], DE2_70, 1
instance = comp, \oLEDR[0]~I , oLEDR[0], DE2_70, 1
instance = comp, \oLEDR[1]~I , oLEDR[1], DE2_70, 1
instance = comp, \oLEDR[2]~I , oLEDR[2], DE2_70, 1
instance = comp, \oLEDR[3]~I , oLEDR[3], DE2_70, 1
instance = comp, \oLEDR[4]~I , oLEDR[4], DE2_70, 1
instance = comp, \oLEDR[5]~I , oLEDR[5], DE2_70, 1
instance = comp, \oLEDR[6]~I , oLEDR[6], DE2_70, 1
instance = comp, \oLEDR[7]~I , oLEDR[7], DE2_70, 1
instance = comp, \oLEDR[8]~I , oLEDR[8], DE2_70, 1
instance = comp, \oLEDR[9]~I , oLEDR[9], DE2_70, 1
instance = comp, \oLEDR[10]~I , oLEDR[10], DE2_70, 1
instance = comp, \oLEDR[11]~I , oLEDR[11], DE2_70, 1
instance = comp, \oLEDR[12]~I , oLEDR[12], DE2_70, 1
instance = comp, \oLEDR[13]~I , oLEDR[13], DE2_70, 1
instance = comp, \oLEDR[14]~I , oLEDR[14], DE2_70, 1
instance = comp, \oLEDR[15]~I , oLEDR[15], DE2_70, 1
instance = comp, \oLEDR[16]~I , oLEDR[16], DE2_70, 1
instance = comp, \oLEDR[17]~I , oLEDR[17], DE2_70, 1
instance = comp, \oUART_TXD~I , oUART_TXD, DE2_70, 1
instance = comp, \oUART_CTS~I , oUART_CTS, DE2_70, 1
instance = comp, \iUART_RTS~I , iUART_RTS, DE2_70, 1
instance = comp, \oIRDA_TXD~I , oIRDA_TXD, DE2_70, 1
instance = comp, \iIRDA_RXD~I , iIRDA_RXD, DE2_70, 1
instance = comp, \oDRAM0_A[0]~I , oDRAM0_A[0], DE2_70, 1
instance = comp, \oDRAM0_A[1]~I , oDRAM0_A[1], DE2_70, 1
instance = comp, \oDRAM0_A[2]~I , oDRAM0_A[2], DE2_70, 1
instance = comp, \oDRAM0_A[3]~I , oDRAM0_A[3], DE2_70, 1
instance = comp, \oDRAM0_A[4]~I , oDRAM0_A[4], DE2_70, 1
instance = comp, \oDRAM0_A[5]~I , oDRAM0_A[5], DE2_70, 1
instance = comp, \oDRAM0_A[6]~I , oDRAM0_A[6], DE2_70, 1
instance = comp, \oDRAM0_A[7]~I , oDRAM0_A[7], DE2_70, 1
instance = comp, \oDRAM0_A[8]~I , oDRAM0_A[8], DE2_70, 1
instance = comp, \oDRAM0_A[9]~I , oDRAM0_A[9], DE2_70, 1
instance = comp, \oDRAM0_A[10]~I , oDRAM0_A[10], DE2_70, 1
instance = comp, \oDRAM0_A[11]~I , oDRAM0_A[11], DE2_70, 1
instance = comp, \oDRAM0_A[12]~I , oDRAM0_A[12], DE2_70, 1
instance = comp, \oDRAM1_A[0]~I , oDRAM1_A[0], DE2_70, 1
instance = comp, \oDRAM1_A[1]~I , oDRAM1_A[1], DE2_70, 1
instance = comp, \oDRAM1_A[2]~I , oDRAM1_A[2], DE2_70, 1
instance = comp, \oDRAM1_A[3]~I , oDRAM1_A[3], DE2_70, 1
instance = comp, \oDRAM1_A[4]~I , oDRAM1_A[4], DE2_70, 1
instance = comp, \oDRAM1_A[5]~I , oDRAM1_A[5], DE2_70, 1
instance = comp, \oDRAM1_A[6]~I , oDRAM1_A[6], DE2_70, 1
instance = comp, \oDRAM1_A[7]~I , oDRAM1_A[7], DE2_70, 1
instance = comp, \oDRAM1_A[8]~I , oDRAM1_A[8], DE2_70, 1
instance = comp, \oDRAM1_A[9]~I , oDRAM1_A[9], DE2_70, 1
instance = comp, \oDRAM1_A[10]~I , oDRAM1_A[10], DE2_70, 1
instance = comp, \oDRAM1_A[11]~I , oDRAM1_A[11], DE2_70, 1
instance = comp, \oDRAM1_A[12]~I , oDRAM1_A[12], DE2_70, 1
instance = comp, \oDRAM0_LDQM0~I , oDRAM0_LDQM0, DE2_70, 1
instance = comp, \oDRAM1_LDQM0~I , oDRAM1_LDQM0, DE2_70, 1
instance = comp, \oDRAM0_UDQM1~I , oDRAM0_UDQM1, DE2_70, 1
instance = comp, \oDRAM1_UDQM1~I , oDRAM1_UDQM1, DE2_70, 1
instance = comp, \oDRAM0_WE_N~I , oDRAM0_WE_N, DE2_70, 1
instance = comp, \oDRAM1_WE_N~I , oDRAM1_WE_N, DE2_70, 1
instance = comp, \oDRAM0_CAS_N~I , oDRAM0_CAS_N, DE2_70, 1
instance = comp, \oDRAM1_CAS_N~I , oDRAM1_CAS_N, DE2_70, 1
instance = comp, \oDRAM0_RAS_N~I , oDRAM0_RAS_N, DE2_70, 1
instance = comp, \oDRAM1_RAS_N~I , oDRAM1_RAS_N, DE2_70, 1
instance = comp, \oDRAM0_CS_N~I , oDRAM0_CS_N, DE2_70, 1
instance = comp, \oDRAM1_CS_N~I , oDRAM1_CS_N, DE2_70, 1
instance = comp, \oDRAM0_BA[0]~I , oDRAM0_BA[0], DE2_70, 1
instance = comp, \oDRAM0_BA[1]~I , oDRAM0_BA[1], DE2_70, 1
instance = comp, \oDRAM1_BA[0]~I , oDRAM1_BA[0], DE2_70, 1
instance = comp, \oDRAM1_BA[1]~I , oDRAM1_BA[1], DE2_70, 1
instance = comp, \oDRAM0_CLK~I , oDRAM0_CLK, DE2_70, 1
instance = comp, \oDRAM1_CLK~I , oDRAM1_CLK, DE2_70, 1
instance = comp, \oDRAM0_CKE~I , oDRAM0_CKE, DE2_70, 1
instance = comp, \oDRAM1_CKE~I , oDRAM1_CKE, DE2_70, 1
instance = comp, \oFLASH_A[0]~I , oFLASH_A[0], DE2_70, 1
instance = comp, \oFLASH_A[1]~I , oFLASH_A[1], DE2_70, 1
instance = comp, \oFLASH_A[2]~I , oFLASH_A[2], DE2_70, 1
instance = comp, \oFLASH_A[3]~I , oFLASH_A[3], DE2_70, 1
instance = comp, \oFLASH_A[4]~I , oFLASH_A[4], DE2_70, 1
instance = comp, \oFLASH_A[5]~I , oFLASH_A[5], DE2_70, 1
instance = comp, \oFLASH_A[6]~I , oFLASH_A[6], DE2_70, 1
instance = comp, \oFLASH_A[7]~I , oFLASH_A[7], DE2_70, 1
instance = comp, \oFLASH_A[8]~I , oFLASH_A[8], DE2_70, 1
instance = comp, \oFLASH_A[9]~I , oFLASH_A[9], DE2_70, 1
instance = comp, \oFLASH_A[10]~I , oFLASH_A[10], DE2_70, 1
instance = comp, \oFLASH_A[11]~I , oFLASH_A[11], DE2_70, 1
instance = comp, \oFLASH_A[12]~I , oFLASH_A[12], DE2_70, 1
instance = comp, \oFLASH_A[13]~I , oFLASH_A[13], DE2_70, 1
instance = comp, \oFLASH_A[14]~I , oFLASH_A[14], DE2_70, 1
instance = comp, \oFLASH_A[15]~I , oFLASH_A[15], DE2_70, 1
instance = comp, \oFLASH_A[16]~I , oFLASH_A[16], DE2_70, 1
instance = comp, \oFLASH_A[17]~I , oFLASH_A[17], DE2_70, 1
instance = comp, \oFLASH_A[18]~I , oFLASH_A[18], DE2_70, 1
instance = comp, \oFLASH_A[19]~I , oFLASH_A[19], DE2_70, 1
instance = comp, \oFLASH_A[20]~I , oFLASH_A[20], DE2_70, 1
instance = comp, \oFLASH_A[21]~I , oFLASH_A[21], DE2_70, 1
instance = comp, \oFLASH_WE_N~I , oFLASH_WE_N, DE2_70, 1
instance = comp, \oFLASH_RST_N~I , oFLASH_RST_N, DE2_70, 1
instance = comp, \oFLASH_WP_N~I , oFLASH_WP_N, DE2_70, 1
instance = comp, \iFLASH_RY_N~I , iFLASH_RY_N, DE2_70, 1
instance = comp, \oFLASH_BYTE_N~I , oFLASH_BYTE_N, DE2_70, 1
instance = comp, \oFLASH_OE_N~I , oFLASH_OE_N, DE2_70, 1
instance = comp, \oFLASH_CE_N~I , oFLASH_CE_N, DE2_70, 1
instance = comp, \oSRAM_A[0]~I , oSRAM_A[0], DE2_70, 1
instance = comp, \oSRAM_A[1]~I , oSRAM_A[1], DE2_70, 1
instance = comp, \oSRAM_A[2]~I , oSRAM_A[2], DE2_70, 1
instance = comp, \oSRAM_A[3]~I , oSRAM_A[3], DE2_70, 1
instance = comp, \oSRAM_A[4]~I , oSRAM_A[4], DE2_70, 1
instance = comp, \oSRAM_A[5]~I , oSRAM_A[5], DE2_70, 1
instance = comp, \oSRAM_A[6]~I , oSRAM_A[6], DE2_70, 1
instance = comp, \oSRAM_A[7]~I , oSRAM_A[7], DE2_70, 1
instance = comp, \oSRAM_A[8]~I , oSRAM_A[8], DE2_70, 1
instance = comp, \oSRAM_A[9]~I , oSRAM_A[9], DE2_70, 1
instance = comp, \oSRAM_A[10]~I , oSRAM_A[10], DE2_70, 1
instance = comp, \oSRAM_A[11]~I , oSRAM_A[11], DE2_70, 1
instance = comp, \oSRAM_A[12]~I , oSRAM_A[12], DE2_70, 1
instance = comp, \oSRAM_A[13]~I , oSRAM_A[13], DE2_70, 1
instance = comp, \oSRAM_A[14]~I , oSRAM_A[14], DE2_70, 1
instance = comp, \oSRAM_A[15]~I , oSRAM_A[15], DE2_70, 1
instance = comp, \oSRAM_A[16]~I , oSRAM_A[16], DE2_70, 1
instance = comp, \oSRAM_A[17]~I , oSRAM_A[17], DE2_70, 1
instance = comp, \oSRAM_A[18]~I , oSRAM_A[18], DE2_70, 1
instance = comp, \oSRAM_ADSC_N~I , oSRAM_ADSC_N, DE2_70, 1
instance = comp, \oSRAM_ADSP_N~I , oSRAM_ADSP_N, DE2_70, 1
instance = comp, \oSRAM_ADV_N~I , oSRAM_ADV_N, DE2_70, 1
instance = comp, \oSRAM_BE_N[0]~I , oSRAM_BE_N[0], DE2_70, 1
instance = comp, \oSRAM_BE_N[1]~I , oSRAM_BE_N[1], DE2_70, 1
instance = comp, \oSRAM_BE_N[2]~I , oSRAM_BE_N[2], DE2_70, 1
instance = comp, \oSRAM_BE_N[3]~I , oSRAM_BE_N[3], DE2_70, 1
instance = comp, \oSRAM_CE1_N~I , oSRAM_CE1_N, DE2_70, 1
instance = comp, \oSRAM_CE2~I , oSRAM_CE2, DE2_70, 1
instance = comp, \oSRAM_CE3_N~I , oSRAM_CE3_N, DE2_70, 1
instance = comp, \oSRAM_CLK~I , oSRAM_CLK, DE2_70, 1
instance = comp, \oSRAM_GW_N~I , oSRAM_GW_N, DE2_70, 1
instance = comp, \oSRAM_OE_N~I , oSRAM_OE_N, DE2_70, 1
instance = comp, \oSRAM_WE_N~I , oSRAM_WE_N, DE2_70, 1
instance = comp, \oOTG_A[0]~I , oOTG_A[0], DE2_70, 1
instance = comp, \oOTG_A[1]~I , oOTG_A[1], DE2_70, 1
instance = comp, \oOTG_CS_N~I , oOTG_CS_N, DE2_70, 1
instance = comp, \oOTG_OE_N~I , oOTG_OE_N, DE2_70, 1
instance = comp, \oOTG_WE_N~I , oOTG_WE_N, DE2_70, 1
instance = comp, \oOTG_RESET_N~I , oOTG_RESET_N, DE2_70, 1
instance = comp, \iOTG_INT0~I , iOTG_INT0, DE2_70, 1
instance = comp, \iOTG_INT1~I , iOTG_INT1, DE2_70, 1
instance = comp, \iOTG_DREQ0~I , iOTG_DREQ0, DE2_70, 1
instance = comp, \iOTG_DREQ1~I , iOTG_DREQ1, DE2_70, 1
instance = comp, \oOTG_DACK0_N~I , oOTG_DACK0_N, DE2_70, 1
instance = comp, \oOTG_DACK1_N~I , oOTG_DACK1_N, DE2_70, 1
instance = comp, \oLCD_ON~I , oLCD_ON, DE2_70, 1
instance = comp, \oLCD_BLON~I , oLCD_BLON, DE2_70, 1
instance = comp, \oLCD_RW~I , oLCD_RW, DE2_70, 1
instance = comp, \oLCD_EN~I , oLCD_EN, DE2_70, 1
instance = comp, \oLCD_RS~I , oLCD_RS, DE2_70, 1
instance = comp, \oSD_CLK~I , oSD_CLK, DE2_70, 1
instance = comp, \oI2C_SCLK~I , oI2C_SCLK, DE2_70, 1
instance = comp, \oVGA_CLOCK~I , oVGA_CLOCK, DE2_70, 1
instance = comp, \oVGA_HS~I , oVGA_HS, DE2_70, 1
instance = comp, \oVGA_VS~I , oVGA_VS, DE2_70, 1
instance = comp, \oVGA_BLANK_N~I , oVGA_BLANK_N, DE2_70, 1
instance = comp, \oVGA_SYNC_N~I , oVGA_SYNC_N, DE2_70, 1
instance = comp, \oVGA_R[0]~I , oVGA_R[0], DE2_70, 1
instance = comp, \oVGA_R[1]~I , oVGA_R[1], DE2_70, 1
instance = comp, \oVGA_R[2]~I , oVGA_R[2], DE2_70, 1
instance = comp, \oVGA_R[3]~I , oVGA_R[3], DE2_70, 1
instance = comp, \oVGA_R[4]~I , oVGA_R[4], DE2_70, 1
instance = comp, \oVGA_R[5]~I , oVGA_R[5], DE2_70, 1
instance = comp, \oVGA_R[6]~I , oVGA_R[6], DE2_70, 1
instance = comp, \oVGA_R[7]~I , oVGA_R[7], DE2_70, 1
instance = comp, \oVGA_R[8]~I , oVGA_R[8], DE2_70, 1
instance = comp, \oVGA_R[9]~I , oVGA_R[9], DE2_70, 1
instance = comp, \oVGA_G[0]~I , oVGA_G[0], DE2_70, 1
instance = comp, \oVGA_G[1]~I , oVGA_G[1], DE2_70, 1
instance = comp, \oVGA_G[2]~I , oVGA_G[2], DE2_70, 1
instance = comp, \oVGA_G[3]~I , oVGA_G[3], DE2_70, 1
instance = comp, \oVGA_G[4]~I , oVGA_G[4], DE2_70, 1
instance = comp, \oVGA_G[5]~I , oVGA_G[5], DE2_70, 1
instance = comp, \oVGA_G[6]~I , oVGA_G[6], DE2_70, 1
instance = comp, \oVGA_G[7]~I , oVGA_G[7], DE2_70, 1
instance = comp, \oVGA_G[8]~I , oVGA_G[8], DE2_70, 1
instance = comp, \oVGA_G[9]~I , oVGA_G[9], DE2_70, 1
instance = comp, \oVGA_B[0]~I , oVGA_B[0], DE2_70, 1
instance = comp, \oVGA_B[1]~I , oVGA_B[1], DE2_70, 1
instance = comp, \oVGA_B[2]~I , oVGA_B[2], DE2_70, 1
instance = comp, \oVGA_B[3]~I , oVGA_B[3], DE2_70, 1
instance = comp, \oVGA_B[4]~I , oVGA_B[4], DE2_70, 1
instance = comp, \oVGA_B[5]~I , oVGA_B[5], DE2_70, 1
instance = comp, \oVGA_B[6]~I , oVGA_B[6], DE2_70, 1
instance = comp, \oVGA_B[7]~I , oVGA_B[7], DE2_70, 1
instance = comp, \oVGA_B[8]~I , oVGA_B[8], DE2_70, 1
instance = comp, \oVGA_B[9]~I , oVGA_B[9], DE2_70, 1
instance = comp, \oENET_CMD~I , oENET_CMD, DE2_70, 1
instance = comp, \oENET_CS_N~I , oENET_CS_N, DE2_70, 1
instance = comp, \oENET_IOW_N~I , oENET_IOW_N, DE2_70, 1
instance = comp, \oENET_IOR_N~I , oENET_IOR_N, DE2_70, 1
instance = comp, \oENET_RESET_N~I , oENET_RESET_N, DE2_70, 1
instance = comp, \iENET_INT~I , iENET_INT, DE2_70, 1
instance = comp, \oENET_CLK~I , oENET_CLK, DE2_70, 1
instance = comp, \iAUD_ADCDAT~I , iAUD_ADCDAT, DE2_70, 1
instance = comp, \oAUD_DACDAT~I , oAUD_DACDAT, DE2_70, 1
instance = comp, \oAUD_XCK~I , oAUD_XCK, DE2_70, 1
instance = comp, \iTD1_CLK27~I , iTD1_CLK27, DE2_70, 1
instance = comp, \iTD1_D[0]~I , iTD1_D[0], DE2_70, 1
instance = comp, \iTD1_D[1]~I , iTD1_D[1], DE2_70, 1
instance = comp, \iTD1_D[2]~I , iTD1_D[2], DE2_70, 1
instance = comp, \iTD1_D[3]~I , iTD1_D[3], DE2_70, 1
instance = comp, \iTD1_D[4]~I , iTD1_D[4], DE2_70, 1
instance = comp, \iTD1_D[5]~I , iTD1_D[5], DE2_70, 1
instance = comp, \iTD1_D[6]~I , iTD1_D[6], DE2_70, 1
instance = comp, \iTD1_D[7]~I , iTD1_D[7], DE2_70, 1
instance = comp, \iTD1_HS~I , iTD1_HS, DE2_70, 1
instance = comp, \iTD1_VS~I , iTD1_VS, DE2_70, 1
instance = comp, \oTD1_RESET_N~I , oTD1_RESET_N, DE2_70, 1
instance = comp, \iTD2_CLK27~I , iTD2_CLK27, DE2_70, 1
instance = comp, \iTD2_D[0]~I , iTD2_D[0], DE2_70, 1
instance = comp, \iTD2_D[1]~I , iTD2_D[1], DE2_70, 1
instance = comp, \iTD2_D[2]~I , iTD2_D[2], DE2_70, 1
instance = comp, \iTD2_D[3]~I , iTD2_D[3], DE2_70, 1
instance = comp, \iTD2_D[4]~I , iTD2_D[4], DE2_70, 1
instance = comp, \iTD2_D[5]~I , iTD2_D[5], DE2_70, 1
instance = comp, \iTD2_D[6]~I , iTD2_D[6], DE2_70, 1
instance = comp, \iTD2_D[7]~I , iTD2_D[7], DE2_70, 1
instance = comp, \iTD2_HS~I , iTD2_HS, DE2_70, 1
instance = comp, \iTD2_VS~I , iTD2_VS, DE2_70, 1
instance = comp, \oTD2_RESET_N~I , oTD2_RESET_N, DE2_70, 1
instance = comp, \GPIO_CLKIN_N0~I , GPIO_CLKIN_N0, DE2_70, 1
instance = comp, \GPIO_CLKIN_P0~I , GPIO_CLKIN_P0, DE2_70, 1
instance = comp, \GPIO_CLKIN_P1~I , GPIO_CLKIN_P1, DE2_70, 1
