#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 19 02:27:46 2021
# Process ID: 17568
# Current directory: c:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1548 C:\work\miet\mag_sem_3\magSem3_FPGA\project\ZedBoard\ZedBoard.xpr
# Log file: c:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/vivado.log
# Journal file: c:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/miet/mag_sem_3/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 900.957 ; gain = 159.332
create_bd_design "system"
Wrote  : <C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 997.168 ; gain = 70.406
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "sws_8bits" -ip_intf "axi_gpio_0/GPIO" -diagram "system" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE sws_8bits [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_8bits
INFO: [board_interface 100-100] connect_bd_intf_net /sws_8bits /axi_gpio_0/GPIO
endgroup
apply_board_connection -board_interface "leds_8bits" -ip_intf "/axi_gpio_0/GPIO2" -diagram "system" 
INFO: [board_interface 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE leds_8bits [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_8bits
INFO: [board_interface 100-100] connect_bd_intf_net /leds_8bits /axi_gpio_0/GPIO2
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "btns_5bits" -ip_intf "axi_gpio_1/GPIO" -diagram "system" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_1]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_5bits [get_bd_cells -quiet /axi_gpio_1]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_5bits
INFO: [board_interface 100-100] connect_bd_intf_net /btns_5bits /axi_gpio_1/GPIO
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodMTDS:1.0 PmodMTDS_0
apply_board_connection -board_interface "ja" -ip_intf "PmodMTDS_0/MTDS_Pmod_out" -diagram "system" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /PmodMTDS_0]
INFO: [board_interface 100-100] set_property CONFIG.PMOD ja [get_bd_cells -quiet /PmodMTDS_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 ja
INFO: [board_interface 100-100] connect_bd_intf_net /ja /PmodMTDS_0/MTDS_Pmod_out
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodMTDS_0/AXI_LITE_SPI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PmodMTDS_0/AXI_LITE_SPI]
</PmodMTDS_0/AXI_LITE_SPI/Reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodMTDS_0/AXI_LITE_GPIO} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PmodMTDS_0/AXI_LITE_GPIO]
</PmodMTDS_0/AXI_LITE_GPIO/Reg0> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodMTDS_0/AXI_LITE_TIMER} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PmodMTDS_0/AXI_LITE_TIMER]
</PmodMTDS_0/AXI_LITE_TIMER/Reg0> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
add_files -norecurse C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodMTDS_pmod_bridge_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zedboard:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodMTDS_pmod_bridge_0_0 (Pmod Bridge 1.0) from revision 9 to revision 12
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodMTDS_axi_quad_spi_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zedboard:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodMTDS_axi_quad_spi_0_0 (AXI Quad SPI 3.2) from revision 14 to revision 16
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodMTDS_axi_gpio_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zedboard:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodMTDS_axi_gpio_0_0 (AXI GPIO 2.0) from revision 17 to revision 19
CRITICAL WARNING: [IP_Flow 19-4965] IP axi_timer_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zedboard:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded axi_timer_0 (AXI Timer 2.0) from revision 17 to revision 19
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodMTDS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.hwdef
[Fri Nov 19 02:30:34 2021] Launched system_axi_gpio_0_0_synth_1, system_PmodMTDS_0_0_synth_1, system_processing_system7_0_0_synth_1, system_axi_gpio_1_0_synth_1, system_rst_ps7_0_100M_0_synth_1, system_xbar_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_axi_gpio_0_0_synth_1: C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_axi_gpio_0_0_synth_1/runme.log
system_PmodMTDS_0_0_synth_1: C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_PmodMTDS_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_processing_system7_0_0_synth_1/runme.log
system_axi_gpio_1_0_synth_1: C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_axi_gpio_1_0_synth_1/runme.log
system_rst_ps7_0_100M_0_synth_1: C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
system_xbar_0_synth_1: C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_xbar_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_auto_pc_0_synth_1/runme.log
synth_1: C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1/runme.log
[Fri Nov 19 02:30:35 2021] Launched impl_1...
Run output will be captured here: C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1359.094 ; gain = 103.113
file mkdir C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk
file copy -force C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/system_wrapper.sysdef C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf

launch_sdk -workspace C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
