Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Apr 24 07:14:42 2020
| Host         : threadripper00 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.505        0.000                      0                13694        0.038        0.000                      0                13448        3.000        0.000                       0                  5216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_design_1_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             3.385        0.000                      0                 1968        0.055        0.000                      0                 1968        4.020        0.000                       0                  1137  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0          0.505        0.000                      0                10101        0.038        0.000                      0                10101       24.020        0.000                       0                  4075  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0  clk_fpga_0                        27.654        0.000                      0                  144                                                                        
clk_fpga_0                   clk_out1_design_1_clk_wiz_0      148.006        0.000                      0                  102                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0       36.690        0.000                      0                 1379        0.938        0.000                      0                 1379  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.890ns (14.119%)  route 5.413ns (85.881%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.640     2.934    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X32Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=23, routed)          1.487     4.939    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.124     5.063 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=34, routed)          2.277     7.340    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.464 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.151     7.616    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_2_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.740 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=2, routed)           1.498     9.237    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X41Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.474    12.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)       -0.105    12.623    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.257ns (20.815%)  route 4.782ns (79.185%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.639     2.933    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     3.411 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=23, routed)          1.486     4.897    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X39Y80         LUT4 (Prop_lut4_I1_O)        0.323     5.220 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2/O
                         net (fo=34, routed)          2.175     7.394    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.332     7.726 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2/O
                         net (fo=1, routed)           0.600     8.326    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2_n_0
    SLICE_X50Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.450 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.521     8.972    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.474    12.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)       -0.081    12.647    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.257ns (20.931%)  route 4.748ns (79.069%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.639     2.933    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     3.411 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=23, routed)          1.486     4.897    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X39Y80         LUT4 (Prop_lut4_I1_O)        0.323     5.220 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2/O
                         net (fo=34, routed)          2.174     7.393    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.332     7.725 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2/O
                         net (fo=1, routed)           0.298     8.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.791     8.938    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X42Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.474    12.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)       -0.028    12.700    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.014ns (18.361%)  route 4.508ns (81.639%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDSE (Prop_fdse_C_Q)         0.518     3.506 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.610     5.116    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X36Y83         SRL16E (Prop_srl16e_A0_Q)    0.124     5.240 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.865     6.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.229 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=5, routed)           0.710     7.214    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          1.172     8.510    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X37Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.471    12.650    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X37Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y82         FDRE (Setup_fdre_C_R)       -0.429    12.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.014ns (18.361%)  route 4.508ns (81.639%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDSE (Prop_fdse_C_Q)         0.518     3.506 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.610     5.116    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X36Y83         SRL16E (Prop_srl16e_A0_Q)    0.124     5.240 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.865     6.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.229 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=5, routed)           0.710     7.214    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          1.172     8.510    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X37Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.471    12.650    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X37Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y82         FDRE (Setup_fdre_C_R)       -0.429    12.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.014ns (18.361%)  route 4.508ns (81.639%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDSE (Prop_fdse_C_Q)         0.518     3.506 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.610     5.116    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X36Y83         SRL16E (Prop_srl16e_A0_Q)    0.124     5.240 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.865     6.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.229 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=5, routed)           0.710     7.214    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          1.172     8.510    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X37Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.471    12.650    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X37Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y82         FDRE (Setup_fdre_C_R)       -0.429    12.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.014ns (18.361%)  route 4.508ns (81.639%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDSE (Prop_fdse_C_Q)         0.518     3.506 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.610     5.116    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X36Y83         SRL16E (Prop_srl16e_A0_Q)    0.124     5.240 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.865     6.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.229 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=5, routed)           0.710     7.214    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          1.172     8.510    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X37Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.471    12.650    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X37Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y82         FDRE (Setup_fdre_C_R)       -0.429    12.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.014ns (18.361%)  route 4.508ns (81.639%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDSE (Prop_fdse_C_Q)         0.518     3.506 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.610     5.116    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X36Y83         SRL16E (Prop_srl16e_A0_Q)    0.124     5.240 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.865     6.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.229 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=5, routed)           0.710     7.214    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          1.172     8.510    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X37Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.471    12.650    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X37Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y82         FDRE (Setup_fdre_C_R)       -0.429    12.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 0.715ns (12.189%)  route 5.151ns (87.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.634     2.928    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.419     3.347 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/Q
                         net (fo=2, routed)           0.683     4.030    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_req_nxt
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.296     4.326 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en_inferred_i_1/O
                         net (fo=34, routed)          4.468     8.794    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en
    SLICE_X39Y145        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.653    12.832    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X39Y145        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y145        FDRE (Setup_fdre_C_CE)      -0.205    12.602    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 0.715ns (12.189%)  route 5.151ns (87.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.634     2.928    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.419     3.347 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/Q
                         net (fo=2, routed)           0.683     4.030    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_req_nxt
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.296     4.326 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en_inferred_i_1/O
                         net (fo=34, routed)          4.468     8.794    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en
    SLICE_X39Y145        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.653    12.832    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X39Y145        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y145        FDRE (Setup_fdre_C_CE)      -0.205    12.602    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  3.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.110     1.142    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X38Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.087    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.156     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.730%)  route 0.161ns (53.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.161     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.160     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.907%)  route 0.158ns (49.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.552     0.888    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.158     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X38Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.820     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X38Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.630%)  route 0.272ns (59.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X47Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.272     1.304    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[77]
    SLICE_X51Y90         LUT5 (Prop_lut5_I2_O)        0.045     1.349 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=2, routed)           0.000     1.349    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X51Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.819     1.185    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.078     0.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.545     0.881    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X35Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.077    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X35Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.809     1.175    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X35Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.294     0.881    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.075     0.956    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.543     0.879    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X39Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.075    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X39Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.808     1.174    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X39Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.295     0.879    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.075     0.954    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.237ns  (logic 24.117ns (48.981%)  route 25.120ns (51.019%))
  Logic Levels:           83  (CARRY4=59 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 51.660 - 50.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.905     1.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y137        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDCE (Prop_fdce_C_Q)         0.456     2.364 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.419     2.783    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X61Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.907 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.923     3.830    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.312 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.664     4.975    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X46Y137        LUT3 (Prop_lut3_I1_O)        0.325     5.300 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.492     5.792    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     6.596 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.710    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.824    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[2]
                         net (fo=5, routed)           0.947     8.010    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[15]
    SLICE_X46Y142        LUT4 (Prop_lut4_I3_O)        0.302     8.312 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186/O
                         net (fo=1, routed)           0.000     8.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186_n_0
    SLICE_X46Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.688 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X46Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.362 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.693    10.055    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[29]
    SLICE_X47Y143        LUT6 (Prop_lut6_I3_O)        0.306    10.361 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.361    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.931 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         1.008    11.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X51Y136        LUT4 (Prop_lut4_I0_O)        0.313    12.252 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.324    12.576    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.058 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.475    13.533    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X49Y137        LUT5 (Prop_lut5_I1_O)        0.299    13.832 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.481    14.313    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.908 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/O[0]
                         net (fo=3, routed)           1.029    16.156    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_7
    SLICE_X56Y138        LUT3 (Prop_lut3_I0_O)        0.321    16.477 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131/O
                         net (fo=27, routed)          0.874    17.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.326    17.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.227 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    18.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.341    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    18.455    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.569    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.683    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.797    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.131 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157/O[1]
                         net (fo=1, routed)           1.181    20.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157_n_6
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.303    20.615 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.615    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.185 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         0.879    22.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X56Y138        LUT6 (Prop_lut6_I0_O)        0.313    22.377 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.495    22.872    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.382 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.460    23.842    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X56Y140        LUT5 (Prop_lut5_I1_O)        0.295    24.137 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.341    24.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.961 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.794    25.754    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X57Y139        LUT5 (Prop_lut5_I2_O)        0.299    26.053 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.623    26.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X59Y139        LUT4 (Prop_lut4_I3_O)        0.124    26.801 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.801    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X59Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.351 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.465    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X59Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.693 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.693    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.807 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.807    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X59Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.035    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.369 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.832    29.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.303    29.504 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.504    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    30.078 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         1.032    31.110    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X61Y148        LUT4 (Prop_lut4_I3_O)        0.305    31.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105/O
                         net (fo=110, routed)         1.147    32.562    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_n_0
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.332    32.894 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.483    33.377    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.957 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.957    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.291 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/O[1]
                         net (fo=3, routed)           1.018    35.309    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_6
    SLICE_X61Y148        LUT3 (Prop_lut3_I0_O)        0.331    35.640 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55/O
                         net (fo=10, routed)          0.919    36.559    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55_n_0
    SLICE_X63Y141        LUT2 (Prop_lut2_I1_O)        0.326    36.885 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654/O
                         net (fo=1, routed)           0.000    36.885    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654_n_0
    SLICE_X63Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.283 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    37.283    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.397 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    37.397    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.511    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.625 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.625    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.739    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/O[1]
                         net (fo=1, routed)           0.825    38.898    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_6
    SLICE_X62Y144        LUT6 (Prop_lut6_I5_O)        0.303    39.201 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138/O
                         net (fo=1, routed)           0.000    39.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_n_0
    SLICE_X62Y144        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    39.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.991    40.730    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X64Y142        LUT2 (Prop_lut2_I1_O)        0.335    41.065 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.330    41.395    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X67Y142        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    42.085 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.515    42.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X67Y141        LUT5 (Prop_lut5_I1_O)        0.299    42.900 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.379    43.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673_n_0
    SLICE_X66Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.874 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.874    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.991 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.991    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.108 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.108    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.225 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.225    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.464 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/O[2]
                         net (fo=1, routed)           0.795    45.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[19]
    SLICE_X66Y140        LUT5 (Prop_lut5_I0_O)        0.301    45.560 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389/O
                         net (fo=2, routed)           0.478    46.038    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I5_O)        0.124    46.162 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218/O
                         net (fo=1, routed)           0.823    46.985    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218_n_0
    SLICE_X64Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.492 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.492    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113_n_0
    SLICE_X64Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.606    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X64Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.828 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.451    49.278    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y138        LUT5 (Prop_lut5_I0_O)        0.299    49.577 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.577    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.127    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.241 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.241    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.355 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.355    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.469 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.469    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.583 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.583    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.697 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.811 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.811    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.145 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    51.145    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[29]
    SLICE_X35Y145        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.657    51.660    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X35Y145        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][29]/C
                         clock pessimism              0.032    51.692    
                         clock uncertainty           -0.103    51.589    
    SLICE_X35Y145        FDCE (Setup_fdce_C_D)        0.062    51.651    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][29]
  -------------------------------------------------------------------
                         required time                         51.651    
                         arrival time                         -51.146    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.216ns  (logic 24.096ns (48.959%)  route 25.120ns (51.041%))
  Logic Levels:           83  (CARRY4=59 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 51.660 - 50.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.905     1.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y137        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDCE (Prop_fdce_C_Q)         0.456     2.364 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.419     2.783    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X61Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.907 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.923     3.830    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.312 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.664     4.975    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X46Y137        LUT3 (Prop_lut3_I1_O)        0.325     5.300 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.492     5.792    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     6.596 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.710    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.824    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[2]
                         net (fo=5, routed)           0.947     8.010    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[15]
    SLICE_X46Y142        LUT4 (Prop_lut4_I3_O)        0.302     8.312 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186/O
                         net (fo=1, routed)           0.000     8.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186_n_0
    SLICE_X46Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.688 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X46Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.362 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.693    10.055    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[29]
    SLICE_X47Y143        LUT6 (Prop_lut6_I3_O)        0.306    10.361 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.361    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.931 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         1.008    11.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X51Y136        LUT4 (Prop_lut4_I0_O)        0.313    12.252 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.324    12.576    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.058 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.475    13.533    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X49Y137        LUT5 (Prop_lut5_I1_O)        0.299    13.832 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.481    14.313    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.908 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/O[0]
                         net (fo=3, routed)           1.029    16.156    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_7
    SLICE_X56Y138        LUT3 (Prop_lut3_I0_O)        0.321    16.477 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131/O
                         net (fo=27, routed)          0.874    17.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.326    17.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.227 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    18.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.341    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    18.455    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.569    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.683    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.797    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.131 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157/O[1]
                         net (fo=1, routed)           1.181    20.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157_n_6
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.303    20.615 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.615    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.185 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         0.879    22.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X56Y138        LUT6 (Prop_lut6_I0_O)        0.313    22.377 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.495    22.872    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.382 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.460    23.842    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X56Y140        LUT5 (Prop_lut5_I1_O)        0.295    24.137 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.341    24.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.961 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.794    25.754    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X57Y139        LUT5 (Prop_lut5_I2_O)        0.299    26.053 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.623    26.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X59Y139        LUT4 (Prop_lut4_I3_O)        0.124    26.801 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.801    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X59Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.351 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.465    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X59Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.693 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.693    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.807 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.807    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X59Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.035    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.369 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.832    29.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.303    29.504 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.504    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    30.078 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         1.032    31.110    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X61Y148        LUT4 (Prop_lut4_I3_O)        0.305    31.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105/O
                         net (fo=110, routed)         1.147    32.562    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_n_0
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.332    32.894 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.483    33.377    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.957 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.957    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.291 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/O[1]
                         net (fo=3, routed)           1.018    35.309    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_6
    SLICE_X61Y148        LUT3 (Prop_lut3_I0_O)        0.331    35.640 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55/O
                         net (fo=10, routed)          0.919    36.559    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55_n_0
    SLICE_X63Y141        LUT2 (Prop_lut2_I1_O)        0.326    36.885 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654/O
                         net (fo=1, routed)           0.000    36.885    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654_n_0
    SLICE_X63Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.283 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    37.283    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.397 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    37.397    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.511    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.625 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.625    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.739    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/O[1]
                         net (fo=1, routed)           0.825    38.898    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_6
    SLICE_X62Y144        LUT6 (Prop_lut6_I5_O)        0.303    39.201 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138/O
                         net (fo=1, routed)           0.000    39.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_n_0
    SLICE_X62Y144        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    39.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.991    40.730    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X64Y142        LUT2 (Prop_lut2_I1_O)        0.335    41.065 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.330    41.395    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X67Y142        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    42.085 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.515    42.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X67Y141        LUT5 (Prop_lut5_I1_O)        0.299    42.900 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.379    43.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673_n_0
    SLICE_X66Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.874 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.874    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.991 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.991    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.108 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.108    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.225 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.225    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.464 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/O[2]
                         net (fo=1, routed)           0.795    45.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[19]
    SLICE_X66Y140        LUT5 (Prop_lut5_I0_O)        0.301    45.560 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389/O
                         net (fo=2, routed)           0.478    46.038    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I5_O)        0.124    46.162 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218/O
                         net (fo=1, routed)           0.823    46.985    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218_n_0
    SLICE_X64Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.492 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.492    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113_n_0
    SLICE_X64Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.606    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X64Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.828 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.451    49.278    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y138        LUT5 (Prop_lut5_I0_O)        0.299    49.577 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.577    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.127    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.241 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.241    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.355 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.355    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.469 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.469    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.583 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.583    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.697 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.811 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.811    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.124 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    51.124    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[31]
    SLICE_X35Y145        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.657    51.660    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X35Y145        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][31]/C
                         clock pessimism              0.032    51.692    
                         clock uncertainty           -0.103    51.589    
    SLICE_X35Y145        FDCE (Setup_fdce_C_D)        0.062    51.651    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][31]
  -------------------------------------------------------------------
                         required time                         51.651    
                         arrival time                         -51.125    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.142ns  (logic 24.022ns (48.882%)  route 25.120ns (51.118%))
  Logic Levels:           83  (CARRY4=59 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 51.660 - 50.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.905     1.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y137        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDCE (Prop_fdce_C_Q)         0.456     2.364 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.419     2.783    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X61Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.907 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.923     3.830    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.312 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.664     4.975    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X46Y137        LUT3 (Prop_lut3_I1_O)        0.325     5.300 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.492     5.792    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     6.596 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.710    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.824    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[2]
                         net (fo=5, routed)           0.947     8.010    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[15]
    SLICE_X46Y142        LUT4 (Prop_lut4_I3_O)        0.302     8.312 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186/O
                         net (fo=1, routed)           0.000     8.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186_n_0
    SLICE_X46Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.688 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X46Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.362 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.693    10.055    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[29]
    SLICE_X47Y143        LUT6 (Prop_lut6_I3_O)        0.306    10.361 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.361    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.931 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         1.008    11.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X51Y136        LUT4 (Prop_lut4_I0_O)        0.313    12.252 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.324    12.576    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.058 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.475    13.533    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X49Y137        LUT5 (Prop_lut5_I1_O)        0.299    13.832 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.481    14.313    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.908 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/O[0]
                         net (fo=3, routed)           1.029    16.156    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_7
    SLICE_X56Y138        LUT3 (Prop_lut3_I0_O)        0.321    16.477 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131/O
                         net (fo=27, routed)          0.874    17.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.326    17.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.227 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    18.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.341    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    18.455    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.569    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.683    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.797    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.131 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157/O[1]
                         net (fo=1, routed)           1.181    20.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157_n_6
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.303    20.615 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.615    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.185 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         0.879    22.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X56Y138        LUT6 (Prop_lut6_I0_O)        0.313    22.377 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.495    22.872    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.382 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.460    23.842    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X56Y140        LUT5 (Prop_lut5_I1_O)        0.295    24.137 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.341    24.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.961 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.794    25.754    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X57Y139        LUT5 (Prop_lut5_I2_O)        0.299    26.053 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.623    26.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X59Y139        LUT4 (Prop_lut4_I3_O)        0.124    26.801 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.801    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X59Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.351 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.465    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X59Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.693 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.693    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.807 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.807    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X59Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.035    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.369 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.832    29.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.303    29.504 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.504    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    30.078 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         1.032    31.110    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X61Y148        LUT4 (Prop_lut4_I3_O)        0.305    31.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105/O
                         net (fo=110, routed)         1.147    32.562    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_n_0
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.332    32.894 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.483    33.377    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.957 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.957    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.291 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/O[1]
                         net (fo=3, routed)           1.018    35.309    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_6
    SLICE_X61Y148        LUT3 (Prop_lut3_I0_O)        0.331    35.640 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55/O
                         net (fo=10, routed)          0.919    36.559    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55_n_0
    SLICE_X63Y141        LUT2 (Prop_lut2_I1_O)        0.326    36.885 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654/O
                         net (fo=1, routed)           0.000    36.885    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654_n_0
    SLICE_X63Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.283 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    37.283    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.397 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    37.397    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.511    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.625 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.625    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.739    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/O[1]
                         net (fo=1, routed)           0.825    38.898    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_6
    SLICE_X62Y144        LUT6 (Prop_lut6_I5_O)        0.303    39.201 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138/O
                         net (fo=1, routed)           0.000    39.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_n_0
    SLICE_X62Y144        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    39.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.991    40.730    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X64Y142        LUT2 (Prop_lut2_I1_O)        0.335    41.065 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.330    41.395    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X67Y142        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    42.085 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.515    42.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X67Y141        LUT5 (Prop_lut5_I1_O)        0.299    42.900 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.379    43.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673_n_0
    SLICE_X66Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.874 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.874    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.991 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.991    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.108 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.108    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.225 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.225    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.464 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/O[2]
                         net (fo=1, routed)           0.795    45.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[19]
    SLICE_X66Y140        LUT5 (Prop_lut5_I0_O)        0.301    45.560 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389/O
                         net (fo=2, routed)           0.478    46.038    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I5_O)        0.124    46.162 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218/O
                         net (fo=1, routed)           0.823    46.985    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218_n_0
    SLICE_X64Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.492 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.492    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113_n_0
    SLICE_X64Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.606    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X64Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.828 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.451    49.278    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y138        LUT5 (Prop_lut5_I0_O)        0.299    49.577 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.577    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.127    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.241 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.241    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.355 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.355    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.469 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.469    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.583 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.583    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.697 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.811 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.811    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.050 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[2]
                         net (fo=1, routed)           0.000    51.050    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[30]
    SLICE_X35Y145        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.657    51.660    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X35Y145        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][30]/C
                         clock pessimism              0.032    51.692    
                         clock uncertainty           -0.103    51.589    
    SLICE_X35Y145        FDCE (Setup_fdce_C_D)        0.062    51.651    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][30]
  -------------------------------------------------------------------
                         required time                         51.651    
                         arrival time                         -51.050    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.126ns  (logic 24.006ns (48.866%)  route 25.120ns (51.134%))
  Logic Levels:           83  (CARRY4=59 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 51.660 - 50.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.905     1.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y137        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDCE (Prop_fdce_C_Q)         0.456     2.364 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.419     2.783    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X61Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.907 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.923     3.830    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.312 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.664     4.975    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X46Y137        LUT3 (Prop_lut3_I1_O)        0.325     5.300 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.492     5.792    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     6.596 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.710    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.824    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[2]
                         net (fo=5, routed)           0.947     8.010    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[15]
    SLICE_X46Y142        LUT4 (Prop_lut4_I3_O)        0.302     8.312 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186/O
                         net (fo=1, routed)           0.000     8.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186_n_0
    SLICE_X46Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.688 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X46Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.362 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.693    10.055    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[29]
    SLICE_X47Y143        LUT6 (Prop_lut6_I3_O)        0.306    10.361 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.361    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.931 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         1.008    11.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X51Y136        LUT4 (Prop_lut4_I0_O)        0.313    12.252 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.324    12.576    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.058 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.475    13.533    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X49Y137        LUT5 (Prop_lut5_I1_O)        0.299    13.832 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.481    14.313    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.908 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/O[0]
                         net (fo=3, routed)           1.029    16.156    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_7
    SLICE_X56Y138        LUT3 (Prop_lut3_I0_O)        0.321    16.477 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131/O
                         net (fo=27, routed)          0.874    17.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.326    17.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.227 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    18.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.341    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    18.455    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.569    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.683    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.797    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.131 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157/O[1]
                         net (fo=1, routed)           1.181    20.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157_n_6
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.303    20.615 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.615    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.185 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         0.879    22.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X56Y138        LUT6 (Prop_lut6_I0_O)        0.313    22.377 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.495    22.872    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.382 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.460    23.842    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X56Y140        LUT5 (Prop_lut5_I1_O)        0.295    24.137 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.341    24.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.961 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.794    25.754    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X57Y139        LUT5 (Prop_lut5_I2_O)        0.299    26.053 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.623    26.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X59Y139        LUT4 (Prop_lut4_I3_O)        0.124    26.801 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.801    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X59Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.351 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.465    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X59Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.693 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.693    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.807 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.807    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X59Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.035    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.369 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.832    29.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.303    29.504 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.504    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    30.078 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         1.032    31.110    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X61Y148        LUT4 (Prop_lut4_I3_O)        0.305    31.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105/O
                         net (fo=110, routed)         1.147    32.562    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_n_0
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.332    32.894 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.483    33.377    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.957 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.957    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.291 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/O[1]
                         net (fo=3, routed)           1.018    35.309    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_6
    SLICE_X61Y148        LUT3 (Prop_lut3_I0_O)        0.331    35.640 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55/O
                         net (fo=10, routed)          0.919    36.559    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55_n_0
    SLICE_X63Y141        LUT2 (Prop_lut2_I1_O)        0.326    36.885 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654/O
                         net (fo=1, routed)           0.000    36.885    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654_n_0
    SLICE_X63Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.283 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    37.283    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.397 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    37.397    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.511    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.625 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.625    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.739    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/O[1]
                         net (fo=1, routed)           0.825    38.898    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_6
    SLICE_X62Y144        LUT6 (Prop_lut6_I5_O)        0.303    39.201 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138/O
                         net (fo=1, routed)           0.000    39.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_n_0
    SLICE_X62Y144        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    39.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.991    40.730    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X64Y142        LUT2 (Prop_lut2_I1_O)        0.335    41.065 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.330    41.395    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X67Y142        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    42.085 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.515    42.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X67Y141        LUT5 (Prop_lut5_I1_O)        0.299    42.900 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.379    43.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673_n_0
    SLICE_X66Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.874 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.874    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.991 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.991    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.108 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.108    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.225 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.225    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.464 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/O[2]
                         net (fo=1, routed)           0.795    45.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[19]
    SLICE_X66Y140        LUT5 (Prop_lut5_I0_O)        0.301    45.560 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389/O
                         net (fo=2, routed)           0.478    46.038    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I5_O)        0.124    46.162 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218/O
                         net (fo=1, routed)           0.823    46.985    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218_n_0
    SLICE_X64Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.492 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.492    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113_n_0
    SLICE_X64Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.606    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X64Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.828 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.451    49.278    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y138        LUT5 (Prop_lut5_I0_O)        0.299    49.577 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.577    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.127    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.241 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.241    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.355 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.355    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.469 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.469    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.583 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.583    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.697 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.811 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.811    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    51.034 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[0]
                         net (fo=1, routed)           0.000    51.034    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[28]
    SLICE_X35Y145        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.657    51.660    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X35Y145        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][28]/C
                         clock pessimism              0.032    51.692    
                         clock uncertainty           -0.103    51.589    
    SLICE_X35Y145        FDCE (Setup_fdce_C_D)        0.062    51.651    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][28]
  -------------------------------------------------------------------
                         required time                         51.651    
                         arrival time                         -51.034    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.124ns  (logic 24.003ns (48.863%)  route 25.120ns (51.137%))
  Logic Levels:           82  (CARRY4=58 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 51.660 - 50.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.905     1.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y137        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDCE (Prop_fdce_C_Q)         0.456     2.364 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.419     2.783    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X61Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.907 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.923     3.830    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.312 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.664     4.975    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X46Y137        LUT3 (Prop_lut3_I1_O)        0.325     5.300 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.492     5.792    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     6.596 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.710    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.824    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[2]
                         net (fo=5, routed)           0.947     8.010    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[15]
    SLICE_X46Y142        LUT4 (Prop_lut4_I3_O)        0.302     8.312 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186/O
                         net (fo=1, routed)           0.000     8.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186_n_0
    SLICE_X46Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.688 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X46Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.362 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.693    10.055    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[29]
    SLICE_X47Y143        LUT6 (Prop_lut6_I3_O)        0.306    10.361 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.361    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.931 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         1.008    11.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X51Y136        LUT4 (Prop_lut4_I0_O)        0.313    12.252 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.324    12.576    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.058 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.475    13.533    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X49Y137        LUT5 (Prop_lut5_I1_O)        0.299    13.832 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.481    14.313    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.908 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/O[0]
                         net (fo=3, routed)           1.029    16.156    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_7
    SLICE_X56Y138        LUT3 (Prop_lut3_I0_O)        0.321    16.477 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131/O
                         net (fo=27, routed)          0.874    17.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.326    17.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.227 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    18.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.341    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    18.455    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.569    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.683    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.797    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.131 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157/O[1]
                         net (fo=1, routed)           1.181    20.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157_n_6
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.303    20.615 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.615    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.185 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         0.879    22.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X56Y138        LUT6 (Prop_lut6_I0_O)        0.313    22.377 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.495    22.872    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.382 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.460    23.842    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X56Y140        LUT5 (Prop_lut5_I1_O)        0.295    24.137 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.341    24.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.961 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.794    25.754    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X57Y139        LUT5 (Prop_lut5_I2_O)        0.299    26.053 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.623    26.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X59Y139        LUT4 (Prop_lut4_I3_O)        0.124    26.801 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.801    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X59Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.351 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.465    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X59Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.693 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.693    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.807 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.807    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X59Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.035    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.369 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.832    29.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.303    29.504 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.504    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    30.078 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         1.032    31.110    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X61Y148        LUT4 (Prop_lut4_I3_O)        0.305    31.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105/O
                         net (fo=110, routed)         1.147    32.562    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_n_0
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.332    32.894 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.483    33.377    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.957 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.957    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.291 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/O[1]
                         net (fo=3, routed)           1.018    35.309    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_6
    SLICE_X61Y148        LUT3 (Prop_lut3_I0_O)        0.331    35.640 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55/O
                         net (fo=10, routed)          0.919    36.559    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55_n_0
    SLICE_X63Y141        LUT2 (Prop_lut2_I1_O)        0.326    36.885 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654/O
                         net (fo=1, routed)           0.000    36.885    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654_n_0
    SLICE_X63Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.283 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    37.283    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.397 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    37.397    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.511    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.625 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.625    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.739    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/O[1]
                         net (fo=1, routed)           0.825    38.898    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_6
    SLICE_X62Y144        LUT6 (Prop_lut6_I5_O)        0.303    39.201 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138/O
                         net (fo=1, routed)           0.000    39.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_n_0
    SLICE_X62Y144        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    39.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.991    40.730    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X64Y142        LUT2 (Prop_lut2_I1_O)        0.335    41.065 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.330    41.395    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X67Y142        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    42.085 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.515    42.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X67Y141        LUT5 (Prop_lut5_I1_O)        0.299    42.900 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.379    43.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673_n_0
    SLICE_X66Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.874 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.874    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.991 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.991    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.108 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.108    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.225 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.225    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.464 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/O[2]
                         net (fo=1, routed)           0.795    45.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[19]
    SLICE_X66Y140        LUT5 (Prop_lut5_I0_O)        0.301    45.560 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389/O
                         net (fo=2, routed)           0.478    46.038    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I5_O)        0.124    46.162 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218/O
                         net (fo=1, routed)           0.823    46.985    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218_n_0
    SLICE_X64Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.492 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.492    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113_n_0
    SLICE_X64Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.606    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X64Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.828 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.451    49.278    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y138        LUT5 (Prop_lut5_I0_O)        0.299    49.577 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.577    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.127    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.241 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.241    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.355 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.355    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.469 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.469    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.583 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.583    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.697 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.031 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[1]
                         net (fo=1, routed)           0.000    51.031    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[25]
    SLICE_X35Y144        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.657    51.660    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X35Y144        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][25]/C
                         clock pessimism              0.032    51.692    
                         clock uncertainty           -0.103    51.589    
    SLICE_X35Y144        FDCE (Setup_fdce_C_D)        0.062    51.651    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][25]
  -------------------------------------------------------------------
                         required time                         51.651    
                         arrival time                         -51.031    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.103ns  (logic 23.982ns (48.841%)  route 25.120ns (51.159%))
  Logic Levels:           82  (CARRY4=58 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 51.660 - 50.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.905     1.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y137        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDCE (Prop_fdce_C_Q)         0.456     2.364 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.419     2.783    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X61Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.907 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.923     3.830    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.312 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.664     4.975    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X46Y137        LUT3 (Prop_lut3_I1_O)        0.325     5.300 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.492     5.792    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     6.596 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.710    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.824    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[2]
                         net (fo=5, routed)           0.947     8.010    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[15]
    SLICE_X46Y142        LUT4 (Prop_lut4_I3_O)        0.302     8.312 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186/O
                         net (fo=1, routed)           0.000     8.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186_n_0
    SLICE_X46Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.688 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X46Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.362 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.693    10.055    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[29]
    SLICE_X47Y143        LUT6 (Prop_lut6_I3_O)        0.306    10.361 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.361    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.931 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         1.008    11.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X51Y136        LUT4 (Prop_lut4_I0_O)        0.313    12.252 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.324    12.576    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.058 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.475    13.533    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X49Y137        LUT5 (Prop_lut5_I1_O)        0.299    13.832 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.481    14.313    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.908 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/O[0]
                         net (fo=3, routed)           1.029    16.156    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_7
    SLICE_X56Y138        LUT3 (Prop_lut3_I0_O)        0.321    16.477 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131/O
                         net (fo=27, routed)          0.874    17.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.326    17.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.227 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    18.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.341    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    18.455    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.569    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.683    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.797    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.131 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157/O[1]
                         net (fo=1, routed)           1.181    20.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157_n_6
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.303    20.615 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.615    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.185 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         0.879    22.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X56Y138        LUT6 (Prop_lut6_I0_O)        0.313    22.377 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.495    22.872    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.382 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.460    23.842    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X56Y140        LUT5 (Prop_lut5_I1_O)        0.295    24.137 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.341    24.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.961 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.794    25.754    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X57Y139        LUT5 (Prop_lut5_I2_O)        0.299    26.053 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.623    26.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X59Y139        LUT4 (Prop_lut4_I3_O)        0.124    26.801 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.801    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X59Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.351 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.465    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X59Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.693 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.693    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.807 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.807    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X59Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.035    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.369 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.832    29.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.303    29.504 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.504    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    30.078 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         1.032    31.110    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X61Y148        LUT4 (Prop_lut4_I3_O)        0.305    31.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105/O
                         net (fo=110, routed)         1.147    32.562    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_n_0
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.332    32.894 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.483    33.377    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.957 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.957    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.291 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/O[1]
                         net (fo=3, routed)           1.018    35.309    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_6
    SLICE_X61Y148        LUT3 (Prop_lut3_I0_O)        0.331    35.640 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55/O
                         net (fo=10, routed)          0.919    36.559    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55_n_0
    SLICE_X63Y141        LUT2 (Prop_lut2_I1_O)        0.326    36.885 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654/O
                         net (fo=1, routed)           0.000    36.885    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654_n_0
    SLICE_X63Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.283 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    37.283    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.397 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    37.397    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.511    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.625 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.625    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.739    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/O[1]
                         net (fo=1, routed)           0.825    38.898    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_6
    SLICE_X62Y144        LUT6 (Prop_lut6_I5_O)        0.303    39.201 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138/O
                         net (fo=1, routed)           0.000    39.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_n_0
    SLICE_X62Y144        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    39.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.991    40.730    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X64Y142        LUT2 (Prop_lut2_I1_O)        0.335    41.065 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.330    41.395    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X67Y142        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    42.085 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.515    42.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X67Y141        LUT5 (Prop_lut5_I1_O)        0.299    42.900 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.379    43.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673_n_0
    SLICE_X66Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.874 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.874    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.991 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.991    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.108 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.108    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.225 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.225    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.464 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/O[2]
                         net (fo=1, routed)           0.795    45.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[19]
    SLICE_X66Y140        LUT5 (Prop_lut5_I0_O)        0.301    45.560 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389/O
                         net (fo=2, routed)           0.478    46.038    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I5_O)        0.124    46.162 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218/O
                         net (fo=1, routed)           0.823    46.985    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218_n_0
    SLICE_X64Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.492 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.492    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113_n_0
    SLICE_X64Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.606    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X64Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.828 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.451    49.278    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y138        LUT5 (Prop_lut5_I0_O)        0.299    49.577 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.577    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.127    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.241 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.241    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.355 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.355    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.469 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.469    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.583 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.583    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.697 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.010 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[3]
                         net (fo=1, routed)           0.000    51.010    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[27]
    SLICE_X35Y144        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.657    51.660    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X35Y144        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][27]/C
                         clock pessimism              0.032    51.692    
                         clock uncertainty           -0.103    51.589    
    SLICE_X35Y144        FDCE (Setup_fdce_C_D)        0.062    51.651    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][27]
  -------------------------------------------------------------------
                         required time                         51.651    
                         arrival time                         -51.010    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.028ns  (logic 23.908ns (48.763%)  route 25.120ns (51.237%))
  Logic Levels:           82  (CARRY4=58 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 51.660 - 50.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.905     1.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y137        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDCE (Prop_fdce_C_Q)         0.456     2.364 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.419     2.783    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X61Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.907 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.923     3.830    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.312 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.664     4.975    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X46Y137        LUT3 (Prop_lut3_I1_O)        0.325     5.300 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.492     5.792    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     6.596 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.710    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.824    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[2]
                         net (fo=5, routed)           0.947     8.010    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[15]
    SLICE_X46Y142        LUT4 (Prop_lut4_I3_O)        0.302     8.312 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186/O
                         net (fo=1, routed)           0.000     8.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186_n_0
    SLICE_X46Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.688 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X46Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.362 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.693    10.055    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[29]
    SLICE_X47Y143        LUT6 (Prop_lut6_I3_O)        0.306    10.361 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.361    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.931 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         1.008    11.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X51Y136        LUT4 (Prop_lut4_I0_O)        0.313    12.252 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.324    12.576    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.058 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.475    13.533    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X49Y137        LUT5 (Prop_lut5_I1_O)        0.299    13.832 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.481    14.313    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.908 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/O[0]
                         net (fo=3, routed)           1.029    16.156    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_7
    SLICE_X56Y138        LUT3 (Prop_lut3_I0_O)        0.321    16.477 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131/O
                         net (fo=27, routed)          0.874    17.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.326    17.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.227 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    18.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.341    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    18.455    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.569    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.683    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.797    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.131 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157/O[1]
                         net (fo=1, routed)           1.181    20.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157_n_6
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.303    20.615 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.615    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.185 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         0.879    22.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X56Y138        LUT6 (Prop_lut6_I0_O)        0.313    22.377 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.495    22.872    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.382 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.460    23.842    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X56Y140        LUT5 (Prop_lut5_I1_O)        0.295    24.137 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.341    24.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.961 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.794    25.754    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X57Y139        LUT5 (Prop_lut5_I2_O)        0.299    26.053 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.623    26.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X59Y139        LUT4 (Prop_lut4_I3_O)        0.124    26.801 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.801    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X59Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.351 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.465    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X59Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.693 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.693    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.807 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.807    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X59Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.035    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.369 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.832    29.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.303    29.504 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.504    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    30.078 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         1.032    31.110    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X61Y148        LUT4 (Prop_lut4_I3_O)        0.305    31.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105/O
                         net (fo=110, routed)         1.147    32.562    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_n_0
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.332    32.894 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.483    33.377    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.957 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.957    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.291 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/O[1]
                         net (fo=3, routed)           1.018    35.309    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_6
    SLICE_X61Y148        LUT3 (Prop_lut3_I0_O)        0.331    35.640 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55/O
                         net (fo=10, routed)          0.919    36.559    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55_n_0
    SLICE_X63Y141        LUT2 (Prop_lut2_I1_O)        0.326    36.885 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654/O
                         net (fo=1, routed)           0.000    36.885    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654_n_0
    SLICE_X63Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.283 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    37.283    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.397 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    37.397    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.511    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.625 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.625    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.739    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/O[1]
                         net (fo=1, routed)           0.825    38.898    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_6
    SLICE_X62Y144        LUT6 (Prop_lut6_I5_O)        0.303    39.201 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138/O
                         net (fo=1, routed)           0.000    39.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_n_0
    SLICE_X62Y144        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    39.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.991    40.730    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X64Y142        LUT2 (Prop_lut2_I1_O)        0.335    41.065 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.330    41.395    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X67Y142        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    42.085 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.515    42.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X67Y141        LUT5 (Prop_lut5_I1_O)        0.299    42.900 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.379    43.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673_n_0
    SLICE_X66Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.874 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.874    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.991 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.991    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.108 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.108    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.225 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.225    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.464 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/O[2]
                         net (fo=1, routed)           0.795    45.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[19]
    SLICE_X66Y140        LUT5 (Prop_lut5_I0_O)        0.301    45.560 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389/O
                         net (fo=2, routed)           0.478    46.038    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I5_O)        0.124    46.162 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218/O
                         net (fo=1, routed)           0.823    46.985    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218_n_0
    SLICE_X64Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.492 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.492    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113_n_0
    SLICE_X64Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.606    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X64Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.828 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.451    49.278    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y138        LUT5 (Prop_lut5_I0_O)        0.299    49.577 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.577    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.127    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.241 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.241    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.355 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.355    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.469 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.469    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.583 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.583    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.697 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.936 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[2]
                         net (fo=1, routed)           0.000    50.936    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[26]
    SLICE_X35Y144        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.657    51.660    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X35Y144        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][26]/C
                         clock pessimism              0.032    51.692    
                         clock uncertainty           -0.103    51.589    
    SLICE_X35Y144        FDCE (Setup_fdce_C_D)        0.062    51.651    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][26]
  -------------------------------------------------------------------
                         required time                         51.651    
                         arrival time                         -50.937    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.013ns  (logic 23.892ns (48.747%)  route 25.120ns (51.253%))
  Logic Levels:           82  (CARRY4=58 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 51.660 - 50.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.905     1.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y137        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDCE (Prop_fdce_C_Q)         0.456     2.364 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.419     2.783    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X61Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.907 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.923     3.830    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.312 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.664     4.975    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X46Y137        LUT3 (Prop_lut3_I1_O)        0.325     5.300 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.492     5.792    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     6.596 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.710    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.824    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[2]
                         net (fo=5, routed)           0.947     8.010    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[15]
    SLICE_X46Y142        LUT4 (Prop_lut4_I3_O)        0.302     8.312 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186/O
                         net (fo=1, routed)           0.000     8.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186_n_0
    SLICE_X46Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.688 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X46Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.362 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.693    10.055    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[29]
    SLICE_X47Y143        LUT6 (Prop_lut6_I3_O)        0.306    10.361 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.361    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.931 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         1.008    11.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X51Y136        LUT4 (Prop_lut4_I0_O)        0.313    12.252 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.324    12.576    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.058 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.475    13.533    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X49Y137        LUT5 (Prop_lut5_I1_O)        0.299    13.832 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.481    14.313    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.908 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/O[0]
                         net (fo=3, routed)           1.029    16.156    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_7
    SLICE_X56Y138        LUT3 (Prop_lut3_I0_O)        0.321    16.477 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131/O
                         net (fo=27, routed)          0.874    17.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.326    17.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.227 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    18.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.341    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    18.455    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.569    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.683    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.797    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.131 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157/O[1]
                         net (fo=1, routed)           1.181    20.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157_n_6
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.303    20.615 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.615    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.185 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         0.879    22.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X56Y138        LUT6 (Prop_lut6_I0_O)        0.313    22.377 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.495    22.872    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.382 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.460    23.842    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X56Y140        LUT5 (Prop_lut5_I1_O)        0.295    24.137 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.341    24.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.961 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.794    25.754    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X57Y139        LUT5 (Prop_lut5_I2_O)        0.299    26.053 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.623    26.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X59Y139        LUT4 (Prop_lut4_I3_O)        0.124    26.801 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.801    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X59Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.351 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.465    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X59Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.693 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.693    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.807 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.807    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X59Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.035    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.369 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.832    29.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.303    29.504 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.504    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    30.078 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         1.032    31.110    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X61Y148        LUT4 (Prop_lut4_I3_O)        0.305    31.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105/O
                         net (fo=110, routed)         1.147    32.562    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_n_0
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.332    32.894 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.483    33.377    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.957 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.957    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.291 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/O[1]
                         net (fo=3, routed)           1.018    35.309    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_6
    SLICE_X61Y148        LUT3 (Prop_lut3_I0_O)        0.331    35.640 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55/O
                         net (fo=10, routed)          0.919    36.559    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55_n_0
    SLICE_X63Y141        LUT2 (Prop_lut2_I1_O)        0.326    36.885 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654/O
                         net (fo=1, routed)           0.000    36.885    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654_n_0
    SLICE_X63Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.283 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    37.283    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.397 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    37.397    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.511    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.625 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.625    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.739    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/O[1]
                         net (fo=1, routed)           0.825    38.898    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_6
    SLICE_X62Y144        LUT6 (Prop_lut6_I5_O)        0.303    39.201 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138/O
                         net (fo=1, routed)           0.000    39.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_n_0
    SLICE_X62Y144        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    39.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.991    40.730    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X64Y142        LUT2 (Prop_lut2_I1_O)        0.335    41.065 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.330    41.395    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X67Y142        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    42.085 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.515    42.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X67Y141        LUT5 (Prop_lut5_I1_O)        0.299    42.900 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.379    43.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673_n_0
    SLICE_X66Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.874 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.874    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.991 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.991    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.108 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.108    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.225 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.225    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.464 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/O[2]
                         net (fo=1, routed)           0.795    45.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[19]
    SLICE_X66Y140        LUT5 (Prop_lut5_I0_O)        0.301    45.560 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389/O
                         net (fo=2, routed)           0.478    46.038    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I5_O)        0.124    46.162 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218/O
                         net (fo=1, routed)           0.823    46.985    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218_n_0
    SLICE_X64Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.492 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.492    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113_n_0
    SLICE_X64Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.606    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X64Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.828 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.451    49.278    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y138        LUT5 (Prop_lut5_I0_O)        0.299    49.577 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.577    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.127    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.241 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.241    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.355 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.355    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.469 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.469    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.583 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.583    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.697 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    50.920 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[0]
                         net (fo=1, routed)           0.000    50.920    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[24]
    SLICE_X35Y144        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.657    51.660    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X35Y144        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][24]/C
                         clock pessimism              0.032    51.692    
                         clock uncertainty           -0.103    51.589    
    SLICE_X35Y144        FDCE (Setup_fdce_C_D)        0.062    51.651    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][24]
  -------------------------------------------------------------------
                         required time                         51.651    
                         arrival time                         -50.920    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.009ns  (logic 23.889ns (48.744%)  route 25.120ns (51.256%))
  Logic Levels:           81  (CARRY4=57 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 51.660 - 50.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.905     1.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y137        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDCE (Prop_fdce_C_Q)         0.456     2.364 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.419     2.783    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X61Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.907 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.923     3.830    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.312 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.664     4.975    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X46Y137        LUT3 (Prop_lut3_I1_O)        0.325     5.300 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.492     5.792    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     6.596 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.710    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.824    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[2]
                         net (fo=5, routed)           0.947     8.010    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[15]
    SLICE_X46Y142        LUT4 (Prop_lut4_I3_O)        0.302     8.312 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186/O
                         net (fo=1, routed)           0.000     8.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186_n_0
    SLICE_X46Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.688 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X46Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.362 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.693    10.055    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[29]
    SLICE_X47Y143        LUT6 (Prop_lut6_I3_O)        0.306    10.361 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.361    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.931 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         1.008    11.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X51Y136        LUT4 (Prop_lut4_I0_O)        0.313    12.252 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.324    12.576    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.058 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.475    13.533    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X49Y137        LUT5 (Prop_lut5_I1_O)        0.299    13.832 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.481    14.313    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.908 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/O[0]
                         net (fo=3, routed)           1.029    16.156    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_7
    SLICE_X56Y138        LUT3 (Prop_lut3_I0_O)        0.321    16.477 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131/O
                         net (fo=27, routed)          0.874    17.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.326    17.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.227 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    18.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.341    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    18.455    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.569    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.683    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.797    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.131 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157/O[1]
                         net (fo=1, routed)           1.181    20.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157_n_6
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.303    20.615 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.615    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.185 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         0.879    22.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X56Y138        LUT6 (Prop_lut6_I0_O)        0.313    22.377 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.495    22.872    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.382 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.460    23.842    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X56Y140        LUT5 (Prop_lut5_I1_O)        0.295    24.137 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.341    24.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.961 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.794    25.754    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X57Y139        LUT5 (Prop_lut5_I2_O)        0.299    26.053 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.623    26.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X59Y139        LUT4 (Prop_lut4_I3_O)        0.124    26.801 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.801    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X59Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.351 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.465    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X59Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.693 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.693    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.807 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.807    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X59Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.035    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.369 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.832    29.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.303    29.504 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.504    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    30.078 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         1.032    31.110    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X61Y148        LUT4 (Prop_lut4_I3_O)        0.305    31.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105/O
                         net (fo=110, routed)         1.147    32.562    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_n_0
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.332    32.894 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.483    33.377    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.957 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.957    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.291 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/O[1]
                         net (fo=3, routed)           1.018    35.309    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_6
    SLICE_X61Y148        LUT3 (Prop_lut3_I0_O)        0.331    35.640 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55/O
                         net (fo=10, routed)          0.919    36.559    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55_n_0
    SLICE_X63Y141        LUT2 (Prop_lut2_I1_O)        0.326    36.885 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654/O
                         net (fo=1, routed)           0.000    36.885    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654_n_0
    SLICE_X63Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.283 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    37.283    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.397 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    37.397    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.511    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.625 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.625    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.739    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/O[1]
                         net (fo=1, routed)           0.825    38.898    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_6
    SLICE_X62Y144        LUT6 (Prop_lut6_I5_O)        0.303    39.201 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138/O
                         net (fo=1, routed)           0.000    39.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_n_0
    SLICE_X62Y144        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    39.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.991    40.730    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X64Y142        LUT2 (Prop_lut2_I1_O)        0.335    41.065 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.330    41.395    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X67Y142        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    42.085 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.515    42.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X67Y141        LUT5 (Prop_lut5_I1_O)        0.299    42.900 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.379    43.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673_n_0
    SLICE_X66Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.874 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.874    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.991 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.991    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.108 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.108    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.225 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.225    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.464 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/O[2]
                         net (fo=1, routed)           0.795    45.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[19]
    SLICE_X66Y140        LUT5 (Prop_lut5_I0_O)        0.301    45.560 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389/O
                         net (fo=2, routed)           0.478    46.038    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I5_O)        0.124    46.162 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218/O
                         net (fo=1, routed)           0.823    46.985    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218_n_0
    SLICE_X64Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.492 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.492    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113_n_0
    SLICE_X64Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.606    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X64Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.828 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.451    49.278    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y138        LUT5 (Prop_lut5_I0_O)        0.299    49.577 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.577    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.127    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.241 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.241    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.355 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.355    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.469 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.469    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.583 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.583    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/O[1]
                         net (fo=1, routed)           0.000    50.917    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[21]
    SLICE_X35Y143        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.657    51.660    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X35Y143        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][21]/C
                         clock pessimism              0.032    51.692    
                         clock uncertainty           -0.103    51.589    
    SLICE_X35Y143        FDCE (Setup_fdce_C_D)        0.062    51.651    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][21]
  -------------------------------------------------------------------
                         required time                         51.651    
                         arrival time                         -50.917    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.988ns  (logic 23.868ns (48.722%)  route 25.120ns (51.278%))
  Logic Levels:           81  (CARRY4=57 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 51.660 - 50.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.905     1.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y137        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDCE (Prop_fdce_C_Q)         0.456     2.364 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.419     2.783    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X61Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.907 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.923     3.830    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.312 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.664     4.975    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X46Y137        LUT3 (Prop_lut3_I1_O)        0.325     5.300 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.492     5.792    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     6.596 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.710    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.824    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[2]
                         net (fo=5, routed)           0.947     8.010    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[15]
    SLICE_X46Y142        LUT4 (Prop_lut4_I3_O)        0.302     8.312 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186/O
                         net (fo=1, routed)           0.000     8.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_186_n_0
    SLICE_X46Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.688 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X46Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.362 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.693    10.055    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[29]
    SLICE_X47Y143        LUT6 (Prop_lut6_I3_O)        0.306    10.361 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.361    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.931 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         1.008    11.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X51Y136        LUT4 (Prop_lut4_I0_O)        0.313    12.252 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.324    12.576    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.058 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.475    13.533    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X49Y137        LUT5 (Prop_lut5_I1_O)        0.299    13.832 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.481    14.313    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.908 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/O[0]
                         net (fo=3, routed)           1.029    16.156    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_7
    SLICE_X56Y138        LUT3 (Prop_lut3_I0_O)        0.321    16.477 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131/O
                         net (fo=27, routed)          0.874    17.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_131_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.326    17.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_351_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.227 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    18.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_300_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.341    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    18.455    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.569    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.683    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.797    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.131 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157/O[1]
                         net (fo=1, routed)           1.181    20.312    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_157_n_6
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.303    20.615 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.615    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.185 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         0.879    22.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X56Y138        LUT6 (Prop_lut6_I0_O)        0.313    22.377 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.495    22.872    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.382 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.460    23.842    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X56Y140        LUT5 (Prop_lut5_I1_O)        0.295    24.137 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.341    24.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.961 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.794    25.754    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X57Y139        LUT5 (Prop_lut5_I2_O)        0.299    26.053 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.623    26.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X59Y139        LUT4 (Prop_lut4_I3_O)        0.124    26.801 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.801    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X59Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.351 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.351    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.465    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X59Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.693 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.693    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.807 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.807    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X59Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.035    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.369 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.832    29.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.303    29.504 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.504    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    30.078 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         1.032    31.110    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X61Y148        LUT4 (Prop_lut4_I3_O)        0.305    31.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105/O
                         net (fo=110, routed)         1.147    32.562    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_n_0
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.332    32.894 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.483    33.377    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.957 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.957    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.291 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/O[1]
                         net (fo=3, routed)           1.018    35.309    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_6
    SLICE_X61Y148        LUT3 (Prop_lut3_I0_O)        0.331    35.640 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55/O
                         net (fo=10, routed)          0.919    36.559    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_55_n_0
    SLICE_X63Y141        LUT2 (Prop_lut2_I1_O)        0.326    36.885 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654/O
                         net (fo=1, routed)           0.000    36.885    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_654_n_0
    SLICE_X63Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.283 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    37.283    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_568_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.397 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    37.397    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.511    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.625 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.625    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.739    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/O[1]
                         net (fo=1, routed)           0.825    38.898    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_6
    SLICE_X62Y144        LUT6 (Prop_lut6_I5_O)        0.303    39.201 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138/O
                         net (fo=1, routed)           0.000    39.201    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_n_0
    SLICE_X62Y144        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    39.739 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.991    40.730    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X64Y142        LUT2 (Prop_lut2_I1_O)        0.335    41.065 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.330    41.395    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X67Y142        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    42.085 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.515    42.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X67Y141        LUT5 (Prop_lut5_I1_O)        0.299    42.900 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.379    43.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_673_n_0
    SLICE_X66Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.874 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.874    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.991 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.991    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.108 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.108    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.225 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.225    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.464 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/O[2]
                         net (fo=1, routed)           0.795    45.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[19]
    SLICE_X66Y140        LUT5 (Prop_lut5_I0_O)        0.301    45.560 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389/O
                         net (fo=2, routed)           0.478    46.038    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_389_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I5_O)        0.124    46.162 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218/O
                         net (fo=1, routed)           0.823    46.985    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_218_n_0
    SLICE_X64Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.492 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.492    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_113_n_0
    SLICE_X64Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.606    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X64Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.828 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.451    49.278    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y138        LUT5 (Prop_lut5_I0_O)        0.299    49.577 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.577    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.127 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.127    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.241 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.241    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.355 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.355    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.469 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.469    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.583 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.583    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.896 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/O[3]
                         net (fo=1, routed)           0.000    50.896    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[23]
    SLICE_X35Y143        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.657    51.660    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X35Y143        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][23]/C
                         clock pessimism              0.032    51.692    
                         clock uncertainty           -0.103    51.589    
    SLICE_X35Y143        FDCE (Setup_fdce_C_D)        0.062    51.651    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][23]
  -------------------------------------------------------------------
                         required time                         51.651    
                         arrival time                         -50.896    
  -------------------------------------------------------------------
                         slack                                  0.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.137%)  route 0.219ns (60.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.557     0.559    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.219     0.919    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[7]
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.821     0.823    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.063     0.881    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_araddr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.583%)  route 0.336ns (70.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.559     0.561    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.336     1.037    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_araddr[2]
    SLICE_X49Y109        FDSE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_araddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.911     0.913    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y109        FDSE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X49Y109        FDSE (Hold_fdse_C_D)         0.070     0.978    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_araddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg15_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.586%)  route 0.336ns (70.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.554     0.556    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X51Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]/Q
                         net (fo=32, routed)          0.336     1.032    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_wdata[15]
    SLICE_X52Y110        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg15_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.906     0.908    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y110        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg15_reg[15]/C
                         clock pessimism             -0.005     0.903    
    SLICE_X52Y110        FDRE (Hold_fdre_C_D)         0.066     0.969    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg15_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.876%)  route 0.331ns (70.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.554     0.556    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=32, routed)          0.331     1.028    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_wdata[2]
    SLICE_X50Y106        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.908     0.910    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.059     0.964    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg5_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.409%)  route 0.246ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.558     0.560    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y93         FDRE                                         r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.246     0.947    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[1]
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.821     0.823    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.063     0.881    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.178%)  route 0.238ns (62.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.558     0.560    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.238     0.939    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[13]
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.821     0.823    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.052     0.870    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg15_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.241%)  route 0.224ns (51.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.624     0.626    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y123        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg15_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDRE (Prop_fdre_C_Q)         0.164     0.790 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg15_reg[27]/Q
                         net (fo=4, routed)           0.224     1.014    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_val15[20]
    SLICE_X47Y122        LUT3 (Prop_lut3_I1_O)        0.045     1.059 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val[15][20]_i_1/O
                         net (fo=1, routed)           0.000     1.059    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val[15][20]_i_1_n_0
    SLICE_X47Y122        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.899     0.901    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X47Y122        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][20]/C
                         clock pessimism             -0.009     0.892    
    SLICE_X47Y122        FDCE (Hold_fdce_C_D)         0.091     0.983    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][20]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.296%)  route 0.395ns (73.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.554     0.556    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/Q
                         net (fo=32, routed)          0.395     1.092    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X55Y105        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.933     0.935    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y105        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg11_reg[1]/C
                         clock pessimism             -0.005     0.930    
    SLICE_X55Y105        FDRE (Hold_fdre_C_D)         0.070     1.000    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg11_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_araddr_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.207%)  route 0.377ns (72.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.557     0.559    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X37Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.377     1.077    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_araddr[4]
    SLICE_X44Y100        FDSE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_araddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.913     0.915    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDSE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X44Y100        FDSE (Hold_fdse_C_D)         0.066     0.976    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_araddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg12_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[12][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.210ns (44.181%)  route 0.265ns (55.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.623     0.625    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg12_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.164     0.789 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg12_reg[31]/Q
                         net (fo=53, routed)          0.265     1.054    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_val12[24]
    SLICE_X48Y123        LUT3 (Prop_lut3_I2_O)        0.046     1.100 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val[12][21]_i_1/O
                         net (fo=1, routed)           0.000     1.100    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val[12][21]_i_1_n_0
    SLICE_X48Y123        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[12][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.897     0.899    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X48Y123        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[12][21]/C
                         clock pessimism             -0.009     0.890    
    SLICE_X48Y123        FDCE (Hold_fdce_C_D)         0.107     0.997    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[12][21]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X36Y74     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X41Y91     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X40Y89     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X40Y89     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X86Y63     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X86Y63     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X86Y65     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X86Y65     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X86Y65     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X86Y65     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X86Y63     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X86Y63     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X36Y74     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X36Y74     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X41Y90     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       27.654ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.654ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.315ns  (logic 0.518ns (22.372%)  route 1.797ns (77.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y144                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X38Y144        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           1.797     2.315    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X38Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X38Y100        FDRE (Setup_fdre_C_D)       -0.031    29.969    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         29.969    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                 27.654    

Slack (MET) :             28.418ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.526ns  (logic 0.518ns (33.948%)  route 1.008ns (66.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X36Y145        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           1.008     1.526    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X36Y141        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X36Y141        FDRE (Setup_fdre_C_D)       -0.056    29.944    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.944    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                 28.418    

Slack (MET) :             28.448ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.299ns  (logic 0.419ns (32.248%)  route 0.880ns (67.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.880     1.299    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[6]
    SLICE_X53Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_D)       -0.253    29.747    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         29.747    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 28.448    

Slack (MET) :             28.456ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.302ns  (logic 0.419ns (32.184%)  route 0.883ns (67.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.883     1.302    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[5]
    SLICE_X53Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_D)       -0.242    29.758    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         29.758    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 28.456    

Slack (MET) :             28.500ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.266ns  (logic 0.419ns (33.099%)  route 0.847ns (66.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.847     1.266    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[8]
    SLICE_X53Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_D)       -0.234    29.766    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         29.766    
                         arrival time                          -1.266    
  -------------------------------------------------------------------
                         slack                                 28.500    

Slack (MET) :             28.523ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.224ns  (logic 0.419ns (34.222%)  route 0.805ns (65.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.805     1.224    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[6]
    SLICE_X53Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)       -0.253    29.747    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         29.747    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                 28.523    

Slack (MET) :             28.534ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.250ns  (logic 0.478ns (38.231%)  route 0.772ns (61.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.772     1.250    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X38Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X38Y80         FDRE (Setup_fdre_C_D)       -0.216    29.784    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.784    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 28.534    

Slack (MET) :             28.559ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.219ns  (logic 0.419ns (34.359%)  route 0.800ns (65.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.800     1.219    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X37Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)       -0.222    29.778    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.778    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 28.559    

Slack (MET) :             28.564ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.341ns  (logic 0.456ns (34.006%)  route 0.885ns (65.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.885     1.341    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[0]
    SLICE_X51Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X51Y84         FDRE (Setup_fdre_C_D)       -0.095    29.905    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         29.905    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                 28.564    

Slack (MET) :             28.578ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.189ns  (logic 0.419ns (35.249%)  route 0.770ns (64.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.770     1.189    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[3]
    SLICE_X48Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)       -0.233    29.767    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                 28.578    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      148.006ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             148.006ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.940ns  (logic 0.518ns (26.698%)  route 1.422ns (73.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           1.422     1.940    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[25]
    SLICE_X32Y142        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X32Y142        FDRE (Setup_fdre_C_D)       -0.054   149.946    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                        149.946    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                148.006    

Slack (MET) :             148.203ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.692ns  (logic 0.518ns (30.614%)  route 1.174ns (69.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           1.174     1.692    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)       -0.105   149.895    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                        149.895    
                         arrival time                          -1.692    
  -------------------------------------------------------------------
                         slack                                148.203    

Slack (MET) :             148.412ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.483ns  (logic 0.456ns (30.754%)  route 1.027ns (69.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           1.027     1.483    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[5]
    SLICE_X40Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)       -0.105   149.895    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                        149.895    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                148.412    

Slack (MET) :             148.431ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.362ns  (logic 0.478ns (35.093%)  route 0.884ns (64.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.884     1.362    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[23]
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X42Y83         FDRE (Setup_fdre_C_D)       -0.207   149.793    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                        149.793    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                148.431    

Slack (MET) :             148.438ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.459ns  (logic 0.456ns (31.258%)  route 1.003ns (68.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.003     1.459    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[4]
    SLICE_X40Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)       -0.103   149.897    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                        149.897    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                148.438    

Slack (MET) :             148.484ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.328%)  route 0.955ns (67.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.955     1.411    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X52Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X52Y82         FDRE (Setup_fdre_C_D)       -0.105   149.895    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                        149.895    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                148.484    

Slack (MET) :             148.506ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.386ns  (logic 0.518ns (37.373%)  route 0.868ns (62.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.868     1.386    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[5]
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)       -0.108   149.892    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                        149.892    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                148.506    

Slack (MET) :             148.512ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.421ns  (logic 0.456ns (32.096%)  route 0.965ns (67.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.965     1.421    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[3]
    SLICE_X53Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)       -0.067   149.933    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                        149.933    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                148.512    

Slack (MET) :             148.536ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.403ns  (logic 0.518ns (36.926%)  route 0.885ns (63.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.885     1.403    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[5]
    SLICE_X40Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)       -0.061   149.939    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                        149.939    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                148.536    

Slack (MET) :             148.539ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.394ns  (logic 0.518ns (37.163%)  route 0.876ns (62.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.876     1.394    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X40Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)       -0.067   149.933    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                        149.933    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                148.539    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.938ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.690ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.905ns  (logic 0.518ns (4.014%)  route 12.387ns (95.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 51.710 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.705     1.708    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     2.226 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       12.387    14.613    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X66Y129        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.707    51.710    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X66Y129        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][16]/C
                         clock pessimism              0.014    51.724    
                         clock uncertainty           -0.103    51.621    
    SLICE_X66Y129        FDCE (Recov_fdce_C_CLR)     -0.319    51.302    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][16]
  -------------------------------------------------------------------
                         required time                         51.302    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                 36.690    

Slack (MET) :             36.690ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.905ns  (logic 0.518ns (4.014%)  route 12.387ns (95.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 51.710 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.705     1.708    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     2.226 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       12.387    14.613    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X66Y129        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.707    51.710    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X66Y129        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][17]/C
                         clock pessimism              0.014    51.724    
                         clock uncertainty           -0.103    51.621    
    SLICE_X66Y129        FDCE (Recov_fdce_C_CLR)     -0.319    51.302    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][17]
  -------------------------------------------------------------------
                         required time                         51.302    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                 36.690    

Slack (MET) :             36.690ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.905ns  (logic 0.518ns (4.014%)  route 12.387ns (95.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 51.710 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.705     1.708    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     2.226 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       12.387    14.613    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X66Y129        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.707    51.710    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X66Y129        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][18]/C
                         clock pessimism              0.014    51.724    
                         clock uncertainty           -0.103    51.621    
    SLICE_X66Y129        FDCE (Recov_fdce_C_CLR)     -0.319    51.302    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][18]
  -------------------------------------------------------------------
                         required time                         51.302    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                 36.690    

Slack (MET) :             36.690ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.905ns  (logic 0.518ns (4.014%)  route 12.387ns (95.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 51.710 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.705     1.708    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     2.226 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       12.387    14.613    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X66Y129        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.707    51.710    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X66Y129        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][19]/C
                         clock pessimism              0.014    51.724    
                         clock uncertainty           -0.103    51.621    
    SLICE_X66Y129        FDCE (Recov_fdce_C_CLR)     -0.319    51.302    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][19]
  -------------------------------------------------------------------
                         required time                         51.302    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                 36.690    

Slack (MET) :             36.831ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][20]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.764ns  (logic 0.518ns (4.058%)  route 12.246ns (95.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 51.710 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.705     1.708    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     2.226 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       12.246    14.472    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X66Y130        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.707    51.710    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X66Y130        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][20]/C
                         clock pessimism              0.014    51.724    
                         clock uncertainty           -0.103    51.621    
    SLICE_X66Y130        FDCE (Recov_fdce_C_CLR)     -0.319    51.302    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][20]
  -------------------------------------------------------------------
                         required time                         51.302    
                         arrival time                         -14.472    
  -------------------------------------------------------------------
                         slack                                 36.831    

Slack (MET) :             36.831ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.764ns  (logic 0.518ns (4.058%)  route 12.246ns (95.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 51.710 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.705     1.708    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     2.226 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       12.246    14.472    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X66Y130        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.707    51.710    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X66Y130        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][21]/C
                         clock pessimism              0.014    51.724    
                         clock uncertainty           -0.103    51.621    
    SLICE_X66Y130        FDCE (Recov_fdce_C_CLR)     -0.319    51.302    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][21]
  -------------------------------------------------------------------
                         required time                         51.302    
                         arrival time                         -14.472    
  -------------------------------------------------------------------
                         slack                                 36.831    

Slack (MET) :             36.831ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.764ns  (logic 0.518ns (4.058%)  route 12.246ns (95.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 51.710 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.705     1.708    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     2.226 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       12.246    14.472    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X66Y130        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.707    51.710    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X66Y130        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][22]/C
                         clock pessimism              0.014    51.724    
                         clock uncertainty           -0.103    51.621    
    SLICE_X66Y130        FDCE (Recov_fdce_C_CLR)     -0.319    51.302    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][22]
  -------------------------------------------------------------------
                         required time                         51.302    
                         arrival time                         -14.472    
  -------------------------------------------------------------------
                         slack                                 36.831    

Slack (MET) :             36.831ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.764ns  (logic 0.518ns (4.058%)  route 12.246ns (95.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 51.710 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.705     1.708    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     2.226 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       12.246    14.472    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X66Y130        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.707    51.710    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X66Y130        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][23]/C
                         clock pessimism              0.014    51.724    
                         clock uncertainty           -0.103    51.621    
    SLICE_X66Y130        FDCE (Recov_fdce_C_CLR)     -0.319    51.302    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[9][23]
  -------------------------------------------------------------------
                         required time                         51.302    
                         arrival time                         -14.472    
  -------------------------------------------------------------------
                         slack                                 36.831    

Slack (MET) :             36.988ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[8][10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.519ns  (logic 0.518ns (4.138%)  route 12.001ns (95.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 51.709 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.705     1.708    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     2.226 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       12.001    14.227    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X63Y129        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[8][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.706    51.709    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X63Y129        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[8][10]/C
                         clock pessimism              0.014    51.723    
                         clock uncertainty           -0.103    51.620    
    SLICE_X63Y129        FDCE (Recov_fdce_C_CLR)     -0.405    51.215    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[8][10]
  -------------------------------------------------------------------
                         required time                         51.215    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                 36.988    

Slack (MET) :             36.988ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[8][11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.519ns  (logic 0.518ns (4.138%)  route 12.001ns (95.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 51.709 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.705     1.708    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     2.226 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       12.001    14.227    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X63Y129        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[8][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.706    51.709    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X63Y129        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[8][11]/C
                         clock pessimism              0.014    51.723    
                         clock uncertainty           -0.103    51.620    
    SLICE_X63Y129        FDCE (Recov_fdce_C_CLR)     -0.405    51.215    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[8][11]
  -------------------------------------------------------------------
                         required time                         51.215    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                 36.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.164ns (15.062%)  route 0.925ns (84.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.164     0.738 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.925     1.663    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X49Y84         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.820     0.822    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X49Y84         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_valid_reg/C
                         clock pessimism             -0.005     0.817    
    SLICE_X49Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.725    design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_len_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.164ns (17.159%)  route 0.792ns (82.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.164     0.738 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.792     1.529    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X53Y83         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_len_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.815     0.817    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X53Y83         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_len_reg[0]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X53Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.491    design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_len_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.164ns (10.858%)  route 1.346ns (89.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.164     0.738 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        1.346     2.084    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X48Y111        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.910     0.912    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X48Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][0]/C
                         clock pessimism             -0.005     0.907    
    SLICE_X48Y111        FDCE (Remov_fdce_C_CLR)     -0.092     0.815    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.164ns (10.858%)  route 1.346ns (89.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.164     0.738 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        1.346     2.084    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X48Y111        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.910     0.912    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X48Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][1]/C
                         clock pessimism             -0.005     0.907    
    SLICE_X48Y111        FDCE (Remov_fdce_C_CLR)     -0.092     0.815    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.164ns (10.858%)  route 1.346ns (89.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.164     0.738 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        1.346     2.084    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X48Y111        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.910     0.912    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X48Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][2]/C
                         clock pessimism             -0.005     0.907    
    SLICE_X48Y111        FDCE (Remov_fdce_C_CLR)     -0.092     0.815    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.164ns (10.858%)  route 1.346ns (89.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.164     0.738 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        1.346     2.084    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X48Y111        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.910     0.912    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X48Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][3]/C
                         clock pessimism             -0.005     0.907    
    SLICE_X48Y111        FDCE (Remov_fdce_C_CLR)     -0.092     0.815    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.164ns (10.858%)  route 1.346ns (89.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.164     0.738 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        1.346     2.084    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X48Y111        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.910     0.912    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X48Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][4]/C
                         clock pessimism             -0.005     0.907    
    SLICE_X48Y111        FDCE (Remov_fdce_C_CLR)     -0.092     0.815    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.164ns (10.858%)  route 1.346ns (89.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.164     0.738 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        1.346     2.084    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X48Y111        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.910     0.912    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X48Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][5]/C
                         clock pessimism             -0.005     0.907    
    SLICE_X48Y111        FDCE (Remov_fdce_C_CLR)     -0.092     0.815    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][5]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.164ns (10.858%)  route 1.346ns (89.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.164     0.738 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        1.346     2.084    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X48Y111        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.910     0.912    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X48Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][6]/C
                         clock pessimism             -0.005     0.907    
    SLICE_X48Y111        FDCE (Remov_fdce_C_CLR)     -0.092     0.815    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][6]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.164ns (10.858%)  route 1.346ns (89.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.164     0.738 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        1.346     2.084    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X48Y111        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.910     0.912    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X48Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][7]/C
                         clock pessimism             -0.005     0.907    
    SLICE_X48Y111        FDCE (Remov_fdce_C_CLR)     -0.092     0.815    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.269    





