Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri Apr 29 12:42:44 2016
| Host         : fx9.pld.ttu.ee running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file audio_mixer_wrapper_timing_summary_routed.rpt -rpx audio_mixer_wrapper_timing_summary_routed.rpx
| Design       : audio_mixer_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.862        0.000                      0                 2592        0.047        0.000                      0                 2592        3.000        0.000                       0                  1281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_fpga_0           {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                 3.862        0.000                      0                 2297        0.047        0.000                      0                 2297        3.000        0.000                       0                  1138  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       12.098        0.000                      0                  295        0.134        0.000                      0                  295        9.437        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.939ns (33.028%)  route 3.932ns (66.973%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.737     3.031    audio_mixer_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.501     5.865    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y97         LUT5 (Prop_lut5_I1_O)        0.154     6.019 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           1.116     7.136    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.327     7.463 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_3/O
                         net (fo=32, routed)          1.315     8.778    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_3_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.902 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000     8.902    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.479    12.658    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y93         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)        0.031    12.764    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 2.671ns (45.330%)  route 3.221ns (54.670%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.700     2.994    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y97         FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          1.363     4.813    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X28Y99         LUT2 (Prop_lut2_I1_O)        0.153     4.966 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.612     5.578    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y101        LUT6 (Prop_lut6_I3_O)        0.327     5.905 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.603     6.507    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_11/O
                         net (fo=1, routed)           0.000     6.631    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[0]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.055 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[1]
                         net (fo=1, routed)           0.644     7.699    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[1]
    SLICE_X28Y102        LUT5 (Prop_lut5_I4_O)        0.303     8.002 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_2/O
                         net (fo=1, routed)           0.000     8.002    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_2_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.552 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.552    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.886 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.886    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.699    12.878    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y103        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)        0.062    12.915    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 2.650ns (45.134%)  route 3.221ns (54.866%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.700     2.994    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y97         FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          1.363     4.813    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X28Y99         LUT2 (Prop_lut2_I1_O)        0.153     4.966 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.612     5.578    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y101        LUT6 (Prop_lut6_I3_O)        0.327     5.905 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.603     6.507    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_11/O
                         net (fo=1, routed)           0.000     6.631    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[0]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.055 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[1]
                         net (fo=1, routed)           0.644     7.699    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[1]
    SLICE_X28Y102        LUT5 (Prop_lut5_I4_O)        0.303     8.002 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_2/O
                         net (fo=1, routed)           0.000     8.002    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_2_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.552 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.552    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.865 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.865    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.699    12.878    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y103        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)        0.062    12.915    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 2.576ns (44.434%)  route 3.221ns (55.566%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.700     2.994    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y97         FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          1.363     4.813    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X28Y99         LUT2 (Prop_lut2_I1_O)        0.153     4.966 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.612     5.578    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y101        LUT6 (Prop_lut6_I3_O)        0.327     5.905 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.603     6.507    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_11/O
                         net (fo=1, routed)           0.000     6.631    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[0]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.055 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[1]
                         net (fo=1, routed)           0.644     7.699    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[1]
    SLICE_X28Y102        LUT5 (Prop_lut5_I4_O)        0.303     8.002 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_2/O
                         net (fo=1, routed)           0.000     8.002    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_2_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.552 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.552    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.791 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.791    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.699    12.878    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y103        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)        0.062    12.915    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 2.560ns (44.280%)  route 3.221ns (55.720%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.700     2.994    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y97         FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          1.363     4.813    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X28Y99         LUT2 (Prop_lut2_I1_O)        0.153     4.966 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.612     5.578    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y101        LUT6 (Prop_lut6_I3_O)        0.327     5.905 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.603     6.507    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_11/O
                         net (fo=1, routed)           0.000     6.631    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[0]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.055 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[1]
                         net (fo=1, routed)           0.644     7.699    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[1]
    SLICE_X28Y102        LUT5 (Prop_lut5_I4_O)        0.303     8.002 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_2/O
                         net (fo=1, routed)           0.000     8.002    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_2_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.552 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.552    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.775 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.775    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.699    12.878    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y103        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)        0.062    12.915    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.939ns (34.694%)  route 3.650ns (65.306%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.737     3.031    audio_mixer_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.501     5.865    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y97         LUT5 (Prop_lut5_I1_O)        0.154     6.019 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           1.116     7.136    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.327     7.463 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_3/O
                         net (fo=32, routed)          1.033     8.496    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_3_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124     8.620 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=1, routed)           0.000     8.620    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.479    12.658    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y93         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)        0.031    12.764    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 1.939ns (34.472%)  route 3.686ns (65.528%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.737     3.031    audio_mixer_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.501     5.865    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y97         LUT5 (Prop_lut5_I1_O)        0.154     6.019 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           1.116     7.136    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.327     7.463 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_3/O
                         net (fo=32, routed)          1.069     8.532    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_3_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.656 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0[1]_i_1/O
                         net (fo=1, routed)           0.000     8.656    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0[1]_i_1_n_0
    SLICE_X34Y90         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.478    12.657    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.077    12.809    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.939ns (34.407%)  route 3.697ns (65.593%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.737     3.031    audio_mixer_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.501     5.865    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y97         LUT5 (Prop_lut5_I1_O)        0.154     6.019 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           1.115     7.135    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y97         LUT3 (Prop_lut3_I0_O)        0.327     7.462 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[23]_i_3/O
                         net (fo=32, routed)          1.081     8.542    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[23]_i_3_n_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I4_O)        0.124     8.666 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1[21]_i_1/O
                         net (fo=1, routed)           0.000     8.666    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1[21]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.653    12.832    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.029    12.836    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1_reg[21]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.939ns (34.419%)  route 3.695ns (65.581%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.737     3.031    audio_mixer_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.501     5.865    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y97         LUT5 (Prop_lut5_I1_O)        0.154     6.019 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           1.115     7.135    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y97         LUT3 (Prop_lut3_I0_O)        0.327     7.462 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[23]_i_3/O
                         net (fo=32, routed)          1.079     8.540    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[23]_i_3_n_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I4_O)        0.124     8.664 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=1, routed)           0.000     8.664    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.653    12.832    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.031    12.838    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1_reg[23]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.939ns (34.900%)  route 3.617ns (65.100%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.737     3.031    audio_mixer_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  audio_mixer_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.501     5.865    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y97         LUT5 (Prop_lut5_I1_O)        0.154     6.019 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           1.116     7.136    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.327     7.463 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_3/O
                         net (fo=32, routed)          1.000     8.463    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_3_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.587 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0[5]_i_1/O
                         net (fo=1, routed)           0.000     8.587    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0
    SLICE_X41Y92         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.478    12.657    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y92         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)        0.029    12.761    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  4.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.659     0.995    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.188     1.324    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X26Y99         SRL16E                                       r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.844     1.210    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.860%)  route 0.196ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.659     0.995    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=3, routed)           0.196     1.332    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X26Y99         SRL16E                                       r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.844     1.210    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.656     0.992    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.144     1.277    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.322 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.322    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[0]_i_1__0_n_0
    SLICE_X27Y99         FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.844     1.210    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091     1.266    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.939%)  route 0.186ns (50.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.639     0.975    audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=2, routed)           0.186     1.302    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[22]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.347 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.347    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X42Y98         FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.825     1.191    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y98         FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.000%)  route 0.217ns (57.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.639     0.975    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y100        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.217     1.356    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X32Y95         SRLC32E                                      r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.825     1.191    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.271    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.246ns (46.649%)  route 0.281ns (53.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.574     0.910    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y97         FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y97         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=8, routed)           0.281     1.339    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[4]
    SLICE_X27Y106        LUT6 (Prop_lut6_I0_O)        0.098     1.437 r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.437    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][4]
    SLICE_X27Y106        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.929     1.295    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y106        FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y106        FDRE (Hold_fdre_C_D)         0.091     1.351    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.433%)  route 0.176ns (48.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.639     0.975    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg2_reg[22]/Q
                         net (fo=2, routed)           0.176     1.292    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg2[22]
    SLICE_X43Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.337 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.337    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X43Y97         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.825     1.191    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y97         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.092     1.248    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.618%)  route 0.181ns (49.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.639     0.975    audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=2, routed)           0.181     1.297    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[22]
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.342 r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_1/O
                         net (fo=1, routed)           0.000     1.342    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[25]
    SLICE_X43Y98         FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.825     1.191    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y98         FDRE                                         r  audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.092     1.248    audio_mixer_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/slv_reg5_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.231ns (43.071%)  route 0.305ns (56.929%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.557     0.893    audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/slv_reg5_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/slv_reg5_reg[25]/Q
                         net (fo=2, routed)           0.192     1.225    audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/slv_reg5[25]
    SLICE_X40Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.270 r  audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           0.114     1.384    audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata[25]_i_2_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.429 r  audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.429    audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X40Y101        FDRE                                         r  audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.911     1.277    audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y101        FDRE                                         r  audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.092     1.334    audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.456%)  route 0.183ns (49.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.639     0.975    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q
                         net (fo=2, routed)           0.183     1.299    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/slv_reg1[23]
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.344 r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.344    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X45Y99         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.825     1.191    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    audio_mixer_i/axi_to_audio_0/U0/axi_to_audio_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X33Y98     audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X33Y97     audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X33Y97     audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y98     audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y98     audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y97     audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y97     audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y98     audio_mixer_i/audio_to_axi_0/U0/audio_to_axi_v1_0_S00_AXI_inst/axi_awready_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X36Y92     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X36Y92     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X38Y92     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X34Y93     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X34Y93     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X32Y93     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X32Y93     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X34Y93     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y90     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y90     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y90     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y91     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y91     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y90     audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y101    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y101    audio_mixer_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       12.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.098ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 3.074ns (37.859%)  route 5.046ns (62.141%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 27.172 - 20.833 ) 
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.784     6.962    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.416 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.413    10.829    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124    10.953 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.319    11.272    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.341    12.737    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.124    12.861 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.843    13.705    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.124    13.829 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.591    14.420    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124    14.544 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.539    15.082    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.648    27.172    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.602    27.774    
                         clock uncertainty           -0.165    27.609    
    SLICE_X1Y17          FDRE (Setup_fdre_C_R)       -0.429    27.180    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         27.180    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 12.098    

Slack (MET) :             12.098ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 3.074ns (37.859%)  route 5.046ns (62.141%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 27.172 - 20.833 ) 
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.784     6.962    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.416 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.413    10.829    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124    10.953 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.319    11.272    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.341    12.737    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.124    12.861 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.843    13.705    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.124    13.829 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.591    14.420    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124    14.544 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.539    15.082    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.648    27.172    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.602    27.774    
                         clock uncertainty           -0.165    27.609    
    SLICE_X1Y17          FDRE (Setup_fdre_C_R)       -0.429    27.180    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                         27.180    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 12.098    

Slack (MET) :             12.145ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 3.074ns (38.089%)  route 4.997ns (61.911%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 27.170 - 20.833 ) 
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.784     6.962    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.416 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.413    10.829    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124    10.953 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.319    11.272    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.341    12.737    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.124    12.861 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.843    13.705    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.124    13.829 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.591    14.420    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124    14.544 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.489    15.033    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.646    27.170    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                         clock pessimism              0.602    27.772    
                         clock uncertainty           -0.165    27.607    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    27.178    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         27.178    
                         arrival time                         -15.033    
  -------------------------------------------------------------------
                         slack                                 12.145    

Slack (MET) :             12.145ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 3.074ns (38.089%)  route 4.997ns (61.911%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 27.170 - 20.833 ) 
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.784     6.962    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.416 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.413    10.829    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124    10.953 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.319    11.272    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.341    12.737    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.124    12.861 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.843    13.705    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.124    13.829 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.591    14.420    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124    14.544 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.489    15.033    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.646    27.170    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.602    27.772    
                         clock uncertainty           -0.165    27.607    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    27.178    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         27.178    
                         arrival time                         -15.033    
  -------------------------------------------------------------------
                         slack                                 12.145    

Slack (MET) :             12.496ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 3.074ns (38.684%)  route 4.872ns (61.316%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 27.172 - 20.833 ) 
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.784     6.962    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.416 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.413    10.829    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124    10.953 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.319    11.272    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.341    12.737    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.124    12.861 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.843    13.705    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.124    13.829 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.313    14.142    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124    14.266 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.643    14.909    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.648    27.172    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.602    27.774    
                         clock uncertainty           -0.165    27.609    
    SLICE_X1Y17          FDRE (Setup_fdre_C_CE)      -0.205    27.404    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         27.404    
                         arrival time                         -14.909    
  -------------------------------------------------------------------
                         slack                                 12.496    

Slack (MET) :             12.496ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 3.074ns (38.684%)  route 4.872ns (61.316%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 27.172 - 20.833 ) 
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.784     6.962    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.416 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.413    10.829    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124    10.953 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.319    11.272    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.341    12.737    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.124    12.861 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.843    13.705    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.124    13.829 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.313    14.142    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124    14.266 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.643    14.909    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.648    27.172    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.602    27.774    
                         clock uncertainty           -0.165    27.609    
    SLICE_X1Y17          FDRE (Setup_fdre_C_CE)      -0.205    27.404    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                         27.404    
                         arrival time                         -14.909    
  -------------------------------------------------------------------
                         slack                                 12.496    

Slack (MET) :             12.600ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 3.074ns (39.020%)  route 4.804ns (60.980%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 27.172 - 20.833 ) 
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.784     6.962    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.416 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.413    10.829    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124    10.953 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.319    11.272    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.341    12.737    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.124    12.861 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.843    13.705    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.124    13.829 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.313    14.142    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124    14.266 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.575    14.840    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.648    27.172    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.602    27.774    
                         clock uncertainty           -0.165    27.609    
    SLICE_X0Y17          FDRE (Setup_fdre_C_CE)      -0.169    27.440    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -14.840    
  -------------------------------------------------------------------
                         slack                                 12.600    

Slack (MET) :             12.600ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 3.074ns (39.020%)  route 4.804ns (60.980%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 27.172 - 20.833 ) 
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.784     6.962    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.416 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.413    10.829    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124    10.953 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.319    11.272    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.341    12.737    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.124    12.861 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.843    13.705    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.124    13.829 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.313    14.142    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124    14.266 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.575    14.840    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.648    27.172    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/C
                         clock pessimism              0.602    27.774    
                         clock uncertainty           -0.165    27.609    
    SLICE_X0Y17          FDRE (Setup_fdre_C_CE)      -0.169    27.440    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -14.840    
  -------------------------------------------------------------------
                         slack                                 12.600    

Slack (MET) :             12.633ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 3.074ns (39.378%)  route 4.732ns (60.622%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 27.170 - 20.833 ) 
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.784     6.962    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.416 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.413    10.829    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124    10.953 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.319    11.272    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.341    12.737    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.124    12.861 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.843    13.705    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.124    13.829 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.313    14.142    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124    14.266 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.503    14.769    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.646    27.170    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                         clock pessimism              0.602    27.772    
                         clock uncertainty           -0.165    27.607    
    SLICE_X1Y18          FDRE (Setup_fdre_C_CE)      -0.205    27.402    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         27.402    
                         arrival time                         -14.769    
  -------------------------------------------------------------------
                         slack                                 12.633    

Slack (MET) :             12.633ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 3.074ns (39.378%)  route 4.732ns (60.622%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 27.170 - 20.833 ) 
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.784     6.962    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.416 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.413    10.829    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124    10.953 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.319    11.272    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.341    12.737    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.124    12.861 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.843    13.705    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.124    13.829 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.313    14.142    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124    14.266 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.503    14.769    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         1.646    27.170    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.602    27.772    
                         clock uncertainty           -0.165    27.607    
    SLICE_X1Y18          FDRE (Setup_fdre_C_CE)      -0.205    27.402    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         27.402    
                         arrival time                         -14.769    
  -------------------------------------------------------------------
                         slack                                 12.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.283%)  route 0.206ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.590     2.127    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     2.291 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.206     2.497    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[5]
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.896     2.784    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.180    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.363    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.112%)  route 0.208ns (55.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.589     2.126    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y16          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     2.290 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/Q
                         net (fo=1, routed)           0.208     2.498    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[2]
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.896     2.784    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.180    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.363    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.590     2.127    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     2.291 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.209     2.500    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[4]
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.896     2.784    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.180    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.363    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.993%)  route 0.209ns (56.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.590     2.127    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     2.291 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/Q
                         net (fo=1, routed)           0.209     2.500    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[3]
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.896     2.784    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.180    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.363    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.963%)  route 0.209ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.590     2.127    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     2.291 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/Q
                         net (fo=1, routed)           0.209     2.500    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[9]
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.896     2.784    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.180    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.363    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.610     2.147    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X1Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     2.288 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/Q
                         net (fo=1, routed)           0.087     2.375    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[23]
    SLICE_X0Y25          LUT3 (Prop_lut3_I0_O)        0.045     2.420 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[24]_i_1/O
                         net (fo=1, routed)           0.000     2.420    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[24]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.877     2.765    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X0Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]/C
                         clock pessimism             -0.605     2.160    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.120     2.280    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.611     2.148    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X3Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     2.289 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[39]/Q
                         net (fo=1, routed)           0.087     2.376    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[39]
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.045     2.421 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[40]_i_1/O
                         net (fo=1, routed)           0.000     2.421    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[40]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.878     2.766    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]/C
                         clock pessimism             -0.605     2.161    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120     2.281    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.611     2.148    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X3Y26          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     2.289 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/Q
                         net (fo=1, routed)           0.087     2.376    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[54]
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.045     2.421 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     2.421    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.878     2.766    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y26          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism             -0.605     2.161    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120     2.281    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.613     2.150    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     2.314 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[7]/Q
                         net (fo=1, routed)           0.112     2.426    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/p_0_in[0]
    SLICE_X2Y22          SRL16E                                       r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.880     2.768    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y22          SRL16E                                       r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
                         clock pessimism             -0.605     2.163    
    SLICE_X2Y22          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.265    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.816%)  route 0.147ns (44.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.616     2.153    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     2.294 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/Q
                         net (fo=6, routed)           0.147     2.441    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left_reg_n_0_[1]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.045     2.486 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.486    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[1]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=139, routed)         0.883     2.771    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism             -0.584     2.187    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.121     2.308    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y6      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_2_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y16      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y17      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y18      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y18      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X0Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y22      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y23      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]_srl5___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y22      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y24      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y23      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]_srl5___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y24      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X3Y16      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y15      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y15      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y15      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y22      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y22      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y24      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y24      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y23      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]_srl5___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y23      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]_srl5___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X8Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X8Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X3Y16      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y17      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C



