<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Digital-SuperTwin: SuperTwin/probing/pmu_event_query/lib/events/intel_skl_events.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Digital-SuperTwin
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_92d4a5352ab0afac7e05a68cac9cc019.html">SuperTwin</a></li><li class="navelem"><a class="el" href="dir_fb4e40e4ad679a3305b4b9e66fac07c2.html">probing</a></li><li class="navelem"><a class="el" href="dir_5e58d48f7ba847c50e188b3e974cd37d.html">pmu_event_query</a></li><li class="navelem"><a class="el" href="dir_28c7dbcc35bdf6d95c5deb2fa6c21aa0.html">lib</a></li><li class="navelem"><a class="el" href="dir_b2c2d74b96e83546d8b00166fc45f406.html">events</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">intel_skl_events.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="intel__skl__events_8h__dep__incl.png" border="0" usemap="#a_super_twin_2probing_2pmu__event__query_2lib_2events_2intel__skl__events_8hdep" alt=""/></div>
<map name="a_super_twin_2probing_2pmu__event__query_2lib_2events_2intel__skl__events_8hdep" id="a_super_twin_2probing_2pmu__event__query_2lib_2events_2intel__skl__events_8hdep">
<area shape="rect" title=" " alt="" coords="5,5,184,61"/>
<area shape="rect" href="pfmlib__intel__skl_8c.html" title=" " alt="" coords="7,109,183,165"/>
</map>
</div>
</div>
<p><a href="intel__skl__events_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ae3a6775ac3ca75a4d36c0bf5c81b9958"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ae3a6775ac3ca75a4d36c0bf5c81b9958">skl_baclears</a> []</td></tr>
<tr class="separator:ae3a6775ac3ca75a4d36c0bf5c81b9958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8e5b8aa397d855659f0a2a41762a37"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a1b8e5b8aa397d855659f0a2a41762a37">skl_br_inst_retired</a> []</td></tr>
<tr class="separator:a1b8e5b8aa397d855659f0a2a41762a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b323ecf8a701bcf163a8bdc1c954651"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a2b323ecf8a701bcf163a8bdc1c954651">skl_br_misp_retired</a> []</td></tr>
<tr class="separator:a2b323ecf8a701bcf163a8bdc1c954651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b43dc13e8bf9aafbe82adc6dd7aefb"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a21b43dc13e8bf9aafbe82adc6dd7aefb">skl_cpu_clk_thread_unhalted</a> []</td></tr>
<tr class="separator:a21b43dc13e8bf9aafbe82adc6dd7aefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2dbe65f77fcdbbae94d103351550ae1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ae2dbe65f77fcdbbae94d103351550ae1">skl_cycle_activity</a> []</td></tr>
<tr class="separator:ae2dbe65f77fcdbbae94d103351550ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313018148ee5a855eeb70594a2ff82fd"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a313018148ee5a855eeb70594a2ff82fd">skl_dtlb_load_misses</a> []</td></tr>
<tr class="separator:a313018148ee5a855eeb70594a2ff82fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a09f676fd3edf788aee078dc3d15ca"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a77a09f676fd3edf788aee078dc3d15ca">skl_itlb_misses</a> []</td></tr>
<tr class="separator:a77a09f676fd3edf788aee078dc3d15ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4551dd72cb602623bc2e2ed6bc9fee"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#aec4551dd72cb602623bc2e2ed6bc9fee">skl_fp_assist</a> []</td></tr>
<tr class="separator:aec4551dd72cb602623bc2e2ed6bc9fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33b82be213449d459d36421ea09fb13"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ad33b82be213449d459d36421ea09fb13">skl_icache_16b</a> []</td></tr>
<tr class="separator:ad33b82be213449d459d36421ea09fb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff1e213ffcb017ea1aab709d907d9c8"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a0ff1e213ffcb017ea1aab709d907d9c8">skl_icache_64b</a> []</td></tr>
<tr class="separator:a0ff1e213ffcb017ea1aab709d907d9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c87873c8adfecf76e0b9944640b0bcf"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a4c87873c8adfecf76e0b9944640b0bcf">skl_idq</a> []</td></tr>
<tr class="separator:a4c87873c8adfecf76e0b9944640b0bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c81fd5bcfdc5afbe27bedf72b95d635"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a0c81fd5bcfdc5afbe27bedf72b95d635">skl_idq_uops_not_delivered</a> []</td></tr>
<tr class="separator:a0c81fd5bcfdc5afbe27bedf72b95d635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa37ae67cd422db137235234d8a5fd169"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#aa37ae67cd422db137235234d8a5fd169">skl_inst_retired</a> []</td></tr>
<tr class="separator:aa37ae67cd422db137235234d8a5fd169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ca02c458bdaff0bb60568ae1d6c1ad"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ac6ca02c458bdaff0bb60568ae1d6c1ad">skl_int_misc</a> []</td></tr>
<tr class="separator:ac6ca02c458bdaff0bb60568ae1d6c1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b16aa19ece43d3cf1b4bb420683edf8"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a0b16aa19ece43d3cf1b4bb420683edf8">skl_itlb</a> []</td></tr>
<tr class="separator:a0b16aa19ece43d3cf1b4bb420683edf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61211c180b589ba2d7302dae0f1217a4"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a61211c180b589ba2d7302dae0f1217a4">skl_l1d</a> []</td></tr>
<tr class="separator:a61211c180b589ba2d7302dae0f1217a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb72fd46c9a94a2d5c693cf4418cc3e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a4bb72fd46c9a94a2d5c693cf4418cc3e">skl_sq_misc</a> []</td></tr>
<tr class="separator:a4bb72fd46c9a94a2d5c693cf4418cc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f4b78b1345d29c6819622041b1bd71"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ac7f4b78b1345d29c6819622041b1bd71">skl_l1d_pend_miss</a> []</td></tr>
<tr class="separator:ac7f4b78b1345d29c6819622041b1bd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61c5fc4119e680494b1941552d1a94e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ab61c5fc4119e680494b1941552d1a94e">skl_l2_lines_in</a> []</td></tr>
<tr class="separator:ab61c5fc4119e680494b1941552d1a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500de815fe3772b73709129d2175341d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a500de815fe3772b73709129d2175341d">skl_l2_lines_out</a> []</td></tr>
<tr class="separator:a500de815fe3772b73709129d2175341d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2ecf97d530b3036a6f406a9aea845b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a7f2ecf97d530b3036a6f406a9aea845b">skl_l2_rqsts</a> []</td></tr>
<tr class="separator:a7f2ecf97d530b3036a6f406a9aea845b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be5758b4fca9e1405b5dd906be80917"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a1be5758b4fca9e1405b5dd906be80917">skl_l2_trans</a> []</td></tr>
<tr class="separator:a1be5758b4fca9e1405b5dd906be80917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722c4efd3493090f834e9ff3ef8552ca"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a722c4efd3493090f834e9ff3ef8552ca">skl_ld_blocks</a> []</td></tr>
<tr class="separator:a722c4efd3493090f834e9ff3ef8552ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf7dbb0bf79f0fa8f4698c2e6e11206"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#accf7dbb0bf79f0fa8f4698c2e6e11206">skl_ld_blocks_partial</a> []</td></tr>
<tr class="separator:accf7dbb0bf79f0fa8f4698c2e6e11206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f4d66c9376f389d4dca6749d288709"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ad2f4d66c9376f389d4dca6749d288709">skl_load_hit_pre</a> []</td></tr>
<tr class="separator:ad2f4d66c9376f389d4dca6749d288709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cea1d79fee333fe43a5ee3665fc4b25"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a5cea1d79fee333fe43a5ee3665fc4b25">skl_lock_cycles</a> []</td></tr>
<tr class="separator:a5cea1d79fee333fe43a5ee3665fc4b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9e5982632f1d9519ed201f42f7f255"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a6f9e5982632f1d9519ed201f42f7f255">skl_longest_lat_cache</a> []</td></tr>
<tr class="separator:a6f9e5982632f1d9519ed201f42f7f255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a66fb45648754df4cf0e9b72f3ac95"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a01a66fb45648754df4cf0e9b72f3ac95">skl_machine_clears</a> []</td></tr>
<tr class="separator:a01a66fb45648754df4cf0e9b72f3ac95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8c887597eb21d715e8dca0f15adcc8"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a5f8c887597eb21d715e8dca0f15adcc8">skl_mem_load_l3_hit_retired</a> []</td></tr>
<tr class="separator:a5f8c887597eb21d715e8dca0f15adcc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda39352d69e460e1f0cfe75be19a58d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#aeda39352d69e460e1f0cfe75be19a58d">skl_mem_load_l3_miss_retired</a> []</td></tr>
<tr class="separator:aeda39352d69e460e1f0cfe75be19a58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a7d4a9e3914b9c6198697ff2268383d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a8a7d4a9e3914b9c6198697ff2268383d">skl_mem_load_retired</a> []</td></tr>
<tr class="separator:a8a7d4a9e3914b9c6198697ff2268383d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65d7f00b388044b94da565c5518e31a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ac65d7f00b388044b94da565c5518e31a">skl_mem_trans_retired</a> []</td></tr>
<tr class="separator:ac65d7f00b388044b94da565c5518e31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d14c504d85b75690c59ec087ced5d1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a42d14c504d85b75690c59ec087ced5d1">skl_mem_inst_retired</a> []</td></tr>
<tr class="separator:a42d14c504d85b75690c59ec087ced5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9452337f841af30e3806880be3212311"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a9452337f841af30e3806880be3212311">skl_misalign_mem_ref</a> []</td></tr>
<tr class="separator:a9452337f841af30e3806880be3212311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ab5dacd7bc38064b90ab57a1109cb2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#aa4ab5dacd7bc38064b90ab57a1109cb2">skl_move_elimination</a> []</td></tr>
<tr class="separator:aa4ab5dacd7bc38064b90ab57a1109cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a06c583deb5ffe6654e583285064fc"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a64a06c583deb5ffe6654e583285064fc">skl_offcore_requests</a> []</td></tr>
<tr class="separator:a64a06c583deb5ffe6654e583285064fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7c7778fdf0cca6555c3cff672ecc75"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a2c7c7778fdf0cca6555c3cff672ecc75">skl_other_assists</a> []</td></tr>
<tr class="separator:a2c7c7778fdf0cca6555c3cff672ecc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe622c4e97238df6e52dddfddb93ed2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#acfe622c4e97238df6e52dddfddb93ed2">skl_resource_stalls</a> []</td></tr>
<tr class="separator:acfe622c4e97238df6e52dddfddb93ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af50e112b53baa3bcee54f793f9df49"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a1af50e112b53baa3bcee54f793f9df49">skl_rob_misc_events</a> []</td></tr>
<tr class="separator:a1af50e112b53baa3bcee54f793f9df49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab985fd5cb90d566ff7ea8e0b6beb1c4b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ab985fd5cb90d566ff7ea8e0b6beb1c4b">skl_rs_events</a> []</td></tr>
<tr class="separator:ab985fd5cb90d566ff7ea8e0b6beb1c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c840fbae08db6c5827957a0db33ae6"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a95c840fbae08db6c5827957a0db33ae6">skl_tlb_flush</a> []</td></tr>
<tr class="separator:a95c840fbae08db6c5827957a0db33ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3adb61e2cf3cdeb6de2f0ed4d448a8"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a7b3adb61e2cf3cdeb6de2f0ed4d448a8">skl_uops_executed</a> []</td></tr>
<tr class="separator:a7b3adb61e2cf3cdeb6de2f0ed4d448a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d752688452e361cd5fd6d036a0cf3d8"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a3d752688452e361cd5fd6d036a0cf3d8">skl_uops_dispatched_port</a> []</td></tr>
<tr class="separator:a3d752688452e361cd5fd6d036a0cf3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fce668a494938967ec85f06dc2589ec"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a9fce668a494938967ec85f06dc2589ec">skl_uops_issued</a> []</td></tr>
<tr class="separator:a9fce668a494938967ec85f06dc2589ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba6b3f483fc5a5d83eb3975726e335a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#abba6b3f483fc5a5d83eb3975726e335a">skl_uops_retired</a> []</td></tr>
<tr class="separator:abba6b3f483fc5a5d83eb3975726e335a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb83ae297d9631c0dd2c12047c2352e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#aafb83ae297d9631c0dd2c12047c2352e">skl_offcore_response</a> []</td></tr>
<tr class="separator:aafb83ae297d9631c0dd2c12047c2352e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c1901207657ac4cae6b150cfe533a9a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a3c1901207657ac4cae6b150cfe533a9a">skl_hle_retired</a> []</td></tr>
<tr class="separator:a3c1901207657ac4cae6b150cfe533a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae766521072625b9fb4fa899814f969fe"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ae766521072625b9fb4fa899814f969fe">skl_rtm_retired</a> []</td></tr>
<tr class="separator:ae766521072625b9fb4fa899814f969fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc236c7c83df0dbb7c15fdc616d56552"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#acc236c7c83df0dbb7c15fdc616d56552">skl_tx_mem</a> []</td></tr>
<tr class="separator:acc236c7c83df0dbb7c15fdc616d56552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88549c02347fd72717a1609da1bff5d4"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a88549c02347fd72717a1609da1bff5d4">skl_tx_exec</a> []</td></tr>
<tr class="separator:a88549c02347fd72717a1609da1bff5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2eb915d4e6a87ad9a467497da44fc2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#aee2eb915d4e6a87ad9a467497da44fc2">skl_offcore_requests_outstanding</a> []</td></tr>
<tr class="separator:aee2eb915d4e6a87ad9a467497da44fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affaf205800ed4719a9f5dd2667ec4c97"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#affaf205800ed4719a9f5dd2667ec4c97">skl_ild_stall</a> []</td></tr>
<tr class="separator:affaf205800ed4719a9f5dd2667ec4c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7455771fd066c5640c64af50724cbd65"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a7455771fd066c5640c64af50724cbd65">skl_lsd</a> []</td></tr>
<tr class="separator:a7455771fd066c5640c64af50724cbd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07852d1c0349e4ece5a1c756a3ce605b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a07852d1c0349e4ece5a1c756a3ce605b">skl_dsb2mite_switches</a> []</td></tr>
<tr class="separator:a07852d1c0349e4ece5a1c756a3ce605b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c0e1fcc5c89fe67b0163ce95902ecf"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a28c0e1fcc5c89fe67b0163ce95902ecf">skl_ept</a> []</td></tr>
<tr class="separator:a28c0e1fcc5c89fe67b0163ce95902ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25188cc2197bf6cb1c5c7a3e413100e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#aa25188cc2197bf6cb1c5c7a3e413100e">skl_arith</a> []</td></tr>
<tr class="separator:aa25188cc2197bf6cb1c5c7a3e413100e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec9970b79962ba8d443d49a1c99d7e6"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#acec9970b79962ba8d443d49a1c99d7e6">skl_fp_arith</a> []</td></tr>
<tr class="separator:acec9970b79962ba8d443d49a1c99d7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdbdb52fc229db97249590d44e8f34b5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#acdbdb52fc229db97249590d44e8f34b5">skl_exe_activity</a> []</td></tr>
<tr class="separator:acdbdb52fc229db97249590d44e8f34b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8550af46128fbc8d628fab670625530d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a8550af46128fbc8d628fab670625530d">skl_frontend_retired</a> []</td></tr>
<tr class="separator:a8550af46128fbc8d628fab670625530d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2535a3a70bfd231e828281fafc99ec2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#aa2535a3a70bfd231e828281fafc99ec2">skl_hw_interrupts</a> []</td></tr>
<tr class="separator:aa2535a3a70bfd231e828281fafc99ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2c9e121f16f8bb987a54b7e1951ab8"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a9d2c9e121f16f8bb987a54b7e1951ab8">skl_offcore_requests_buffer</a> []</td></tr>
<tr class="separator:a9d2c9e121f16f8bb987a54b7e1951ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff578c85d80a905cef95a51e3ea4fac"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#afff578c85d80a905cef95a51e3ea4fac">skl_mem_load_misc_retired</a> []</td></tr>
<tr class="separator:afff578c85d80a905cef95a51e3ea4fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83085cbdd0ad8456cbe62610938361fb"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a83085cbdd0ad8456cbe62610938361fb">skl_idi_misc</a> []</td></tr>
<tr class="separator:a83085cbdd0ad8456cbe62610938361fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa749d75181f796d360a084af630221"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a2fa749d75181f796d360a084af630221">skl_core_power</a> []</td></tr>
<tr class="separator:a2fa749d75181f796d360a084af630221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366039108d8718f3b8d45cca1e02c45f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#a366039108d8718f3b8d45cca1e02c45f">skl_sw_prefetch</a> []</td></tr>
<tr class="separator:a366039108d8718f3b8d45cca1e02c45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5de40a48e8b591cbe45a7b5fcfa790"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#add5de40a48e8b591cbe45a7b5fcfa790">skl_core_snoop_response</a> []</td></tr>
<tr class="separator:add5de40a48e8b591cbe45a7b5fcfa790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab69638787d543851d393549b4d893a4c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ab69638787d543851d393549b4d893a4c">skl_partial_rat_stalls</a> []</td></tr>
<tr class="separator:ab69638787d543851d393549b4d893a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19f5ad5b80aeec2613dc0324dc79538"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__entry__t.html">intel_x86_entry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__skl__events_8h.html#ab19f5ad5b80aeec2613dc0324dc79538">intel_skl_pe</a> []</td></tr>
<tr class="separator:ab19f5ad5b80aeec2613dc0324dc79538"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ab19f5ad5b80aeec2613dc0324dc79538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab19f5ad5b80aeec2613dc0324dc79538">&#9670;&nbsp;</a></span>intel_skl_pe</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__entry__t.html">intel_x86_entry_t</a> intel_skl_pe[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02332">2332</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="aa25188cc2197bf6cb1c5c7a3e413100e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25188cc2197bf6cb1c5c7a3e413100e">&#9670;&nbsp;</a></span>skl_arith</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_arith[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;DIVIDER_ACTIVE&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Cycles when divider is busy executing divide or square root operations on integers or floating-points&quot;</span>,</div>
<div class="line">     .ucode  = 0x100 | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">     .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">     .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;FPU_DIV_ACTIVE&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Cycles when divider is busy executing divide or square root operations on integers or floating-points&quot;</span>,</div>
<div class="line">     .ucode  = 0x100 | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">     .uequiv = <span class="stringliteral">&quot;DIVIDER_ACTIVE&quot;</span>,</div>
<div class="line">     .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">     .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a7d2169c9975fe79434aa882564110aa5"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a></div><div class="ttdeci">#define _INTEL_X86_ATTR_C</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00176">pfmlib_intel_x86_priv.h:176</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a85cbbbeab69fe2374b420e7c7840ca28"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a></div><div class="ttdeci">#define INTEL_X86_CMASK_BIT</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00219">pfmlib_intel_x86_priv.h:219</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ac1786525e463d7c3b2c4ad24de9e499a"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a></div><div class="ttdeci">#define INTEL_X86_DFL</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00087">pfmlib_intel_x86_priv.h:87</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ad498945338a835af63dabaaedf9f4a55"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a></div><div class="ttdeci">#define INTEL_X86_NCOMBO</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00084">pfmlib_intel_x86_priv.h:84</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02066">2066</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="ae3a6775ac3ca75a4d36c0bf5c81b9958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a6775ac3ca75a4d36c0bf5c81b9958">&#9670;&nbsp;</a></span>skl_baclears</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_baclears[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of front-end re-steers due to BPU misprediction&quot;</span>,</div>
<div class="line">    .ucode  = 0x0100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00027">27</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a1b8e5b8aa397d855659f0a2a41762a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b8e5b8aa397d855659f0a2a41762a37">&#9670;&nbsp;</a></span>skl_br_inst_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_br_inst_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00035">35</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a2b323ecf8a701bcf163a8bdc1c954651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b323ecf8a701bcf163a8bdc1c954651">&#9670;&nbsp;</a></span>skl_br_misp_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_br_misp_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;CONDITIONAL&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;All mispredicted macro conditional branch instructions&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;COND&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;All mispredicted macro conditional branch instructions&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;CONDITIONAL&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ALL_BRANCHES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;All mispredicted macro branches (architectural event)&quot;</span>,</div>
<div class="line">    .ucode  = 0x0, </div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;NEAR_TAKEN&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of near branch instructions retired that were mispredicted and taken&quot;</span>,</div>
<div class="line">    .ucode  = 0x2000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;NEAR_CALL&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Counts both taken and not taken retired mispredicted direct and indirect near calls, including both register and memory indirect.&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a61b04871c831341cdd98b28bb5d5a28a"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a></div><div class="ttdeci">#define INTEL_X86_PEBS</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00086">pfmlib_intel_x86_priv.h:86</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00079">79</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a2fa749d75181f796d360a084af630221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa749d75181f796d360a084af630221">&#9670;&nbsp;</a></span>skl_core_power</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_core_power[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;LVL0_TURBO_LICENSE&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.&quot;</span>,</div>
<div class="line">     .ucode = 0x700,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;LVL1_TURBO_LICENSE&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.&quot;</span>,</div>
<div class="line">     .ucode = 0x1800,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;LVL2_TURBO_LICENSE&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.&quot;</span>,</div>
<div class="line">     .ucode = 0x2000,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;THROTTLE&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of core cycles where the core was throttled due to a pending power level request.&quot;</span>,</div>
<div class="line">     .ucode = 0x4000,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02240">2240</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="add5de40a48e8b591cbe45a7b5fcfa790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5de40a48e8b591cbe45a7b5fcfa790">&#9670;&nbsp;</a></span>skl_core_snoop_response</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_core_snoop_response[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02286">2286</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a21b43dc13e8bf9aafbe82adc6dd7aefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b43dc13e8bf9aafbe82adc6dd7aefb">&#9670;&nbsp;</a></span>skl_cpu_clk_thread_unhalted</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_cpu_clk_thread_unhalted[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00108">108</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="ae2dbe65f77fcdbbae94d103351550ae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2dbe65f77fcdbbae94d103351550ae1">&#9670;&nbsp;</a></span>skl_cycle_activity</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_cycle_activity[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00145">145</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a07852d1c0349e4ece5a1c756a3ce605b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07852d1c0349e4ece5a1c756a3ce605b">&#9670;&nbsp;</a></span>skl_dsb2mite_switches</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_dsb2mite_switches[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;PENALTY_CYCLES&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of DSB to MITE switch true penalty cycles&quot;</span>,</div>
<div class="line">     .ucode = 0x0200,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02044">2044</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a313018148ee5a855eeb70594a2ff82fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313018148ee5a855eeb70594a2ff82fd">&#9670;&nbsp;</a></span>skl_dtlb_load_misses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_dtlb_load_misses[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00226">226</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a28c0e1fcc5c89fe67b0163ce95902ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28c0e1fcc5c89fe67b0163ce95902ecf">&#9670;&nbsp;</a></span>skl_ept</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_ept[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;WALK_DURATION&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Cycles for an extended page table walk of any type&quot;</span>,</div>
<div class="line">     .ucode = 0x1000,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;WALK_PENDING&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Cycles for an extended page table walk of any type&quot;</span>,</div>
<div class="line">     .ucode = 0x1000,</div>
<div class="line">     .uequiv = <span class="stringliteral">&quot;WALK_DURATION&quot;</span>,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02052">2052</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="acdbdb52fc229db97249590d44e8f34b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdbdb52fc229db97249590d44e8f34b5">&#9670;&nbsp;</a></span>skl_exe_activity</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_exe_activity[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02117">2117</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="acec9970b79962ba8d443d49a1c99d7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec9970b79962ba8d443d49a1c99d7e6">&#9670;&nbsp;</a></span>skl_fp_arith</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_fp_arith[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02082">2082</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="aec4551dd72cb602623bc2e2ed6bc9fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4551dd72cb602623bc2e2ed6bc9fee">&#9670;&nbsp;</a></span>skl_fp_assist</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_fp_assist[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles with any input/output SEE or FP assists&quot;</span>,</div>
<div class="line">    .ucode  = 0x1e00 | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>), </div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00325">325</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a8550af46128fbc8d628fab670625530d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8550af46128fbc8d628fab670625530d">&#9670;&nbsp;</a></span>skl_frontend_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_frontend_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02150">2150</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a3c1901207657ac4cae6b150cfe533a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c1901207657ac4cae6b150cfe533a9a">&#9670;&nbsp;</a></span>skl_hle_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_hle_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01773">1773</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="aa2535a3a70bfd231e828281fafc99ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2535a3a70bfd231e828281fafc99ec2">&#9670;&nbsp;</a></span>skl_hw_interrupts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_hw_interrupts[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;RECEIVED&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of hardware interrupts received by the processor&quot;</span>,</div>
<div class="line">     .ucode = 0x100,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02203">2203</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="ad33b82be213449d459d36421ea09fb13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33b82be213449d459d36421ea09fb13">&#9670;&nbsp;</a></span>skl_icache_16b</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_icache_16b[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;IFDATA_STALL&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles where a code fetch is stalled due to L1 instruction cache miss&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00334">334</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a0ff1e213ffcb017ea1aab709d907d9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ff1e213ffcb017ea1aab709d907d9c8">&#9670;&nbsp;</a></span>skl_icache_64b</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_icache_64b[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;IFTAG_HIT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;IFTAG_MISS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;IFTAG_STALL&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles where a code fetch is stalled due to L1 instruction cache tag miss&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00342">342</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a83085cbdd0ad8456cbe62610938361fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83085cbdd0ad8456cbe62610938361fb">&#9670;&nbsp;</a></span>skl_idi_misc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_idi_misc[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;WB_UPGRADE&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly&quot;</span>,</div>
<div class="line">     .ucode = 0x200,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;WB_DOWNGRADE&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly&quot;</span>,</div>
<div class="line">     .ucode = 0x400,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02227">2227</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a4c87873c8adfecf76e0b9944640b0bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c87873c8adfecf76e0b9944640b0bcf">&#9670;&nbsp;</a></span>skl_idq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_idq[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00361">361</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a0c81fd5bcfdc5afbe27bedf72b95d635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c81fd5bcfdc5afbe27bedf72b95d635">&#9670;&nbsp;</a></span>skl_idq_uops_not_delivered</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_idq_uops_not_delivered[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00460">460</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="affaf205800ed4719a9f5dd2667ec4c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affaf205800ed4719a9f5dd2667ec4c97">&#9670;&nbsp;</a></span>skl_ild_stall</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_ild_stall[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;LCP&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Stall caused by changing prefix length of the instruction&quot;</span>,</div>
<div class="line">     .ucode = 0x100,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02016">2016</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="aa37ae67cd422db137235234d8a5fd169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa37ae67cd422db137235234d8a5fd169">&#9670;&nbsp;</a></span>skl_inst_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_inst_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ANY_P&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of instructions retired. General Counter - architectural event&quot;</span>,</div>
<div class="line">    .ucode  = 0x000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ALL&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise Event)&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;PREC_DIST&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;TOTAL_CYCLES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of cycles using always true condition&quot;</span>,</div>
<div class="line">    .ucode  = 0x100 | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7e0ba9da05626abc9d7ba4ad3193b11e">INTEL_X86_MOD_INV</a> | (10 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>), </div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;PREC_DIST:i=1:c=10&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a23fc13339399c98173f60912f9c595e3">_INTEL_X86_ATTR_I</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;PREC_DIST&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise event)&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .ucntmsk= 0x2,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a23fc13339399c98173f60912f9c595e3"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a23fc13339399c98173f60912f9c595e3">_INTEL_X86_ATTR_I</a></div><div class="ttdeci">#define _INTEL_X86_ATTR_I</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00174">pfmlib_intel_x86_priv.h:174</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a7e0ba9da05626abc9d7ba4ad3193b11e"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a7e0ba9da05626abc9d7ba4ad3193b11e">INTEL_X86_MOD_INV</a></div><div class="ttdeci">#define INTEL_X86_MOD_INV</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00223">pfmlib_intel_x86_priv.h:223</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00499">499</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="ac6ca02c458bdaff0bb60568ae1d6c1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ca02c458bdaff0bb60568ae1d6c1ad">&#9670;&nbsp;</a></span>skl_int_misc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_int_misc[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;RECOVERY_CYCLES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc...)&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;RECOVERY_CYCLES_ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke)&quot;</span>,</div>
<div class="line">    .ucode  = 0x100 | <a class="code" href="pfmlib__intel__x86__priv_8h.html#aa15472d1f916b9a34ea08910813131b7">INTEL_X86_MOD_ANY</a>, </div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;RECOVERY_CYCLES:t&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac9a98ce732e05381515a9232b9c078a7">_INTEL_X86_ATTR_T</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;RECOVERY_STALLS_COUNT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of occurrences waiting for Machine Clears&quot;</span>,</div>
<div class="line">    .ucode  = 0x100 | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a86fe65c5b5c8ecfdaf471c5625b06a0e">INTEL_X86_MOD_EDGE</a> | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>), </div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;RECOVERY_CYCLES:e:c=1&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;CLEAR_RESTEER_CYCLES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of cycles the issue-stage is waiting for front-end to fetch from resteered path following branch misprediction or machine clear events&quot;</span>,</div>
<div class="line">    .ucode  = 0x8000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a86fe65c5b5c8ecfdaf471c5625b06a0e"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a86fe65c5b5c8ecfdaf471c5625b06a0e">INTEL_X86_MOD_EDGE</a></div><div class="ttdeci">#define INTEL_X86_MOD_EDGE</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00221">pfmlib_intel_x86_priv.h:221</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_aa15472d1f916b9a34ea08910813131b7"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#aa15472d1f916b9a34ea08910813131b7">INTEL_X86_MOD_ANY</a></div><div class="ttdeci">#define INTEL_X86_MOD_ANY</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00222">pfmlib_intel_x86_priv.h:222</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_abe8af27ec2e6e09ebaf7d5aa3d385e39"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a></div><div class="ttdeci">#define _INTEL_X86_ATTR_E</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00175">pfmlib_intel_x86_priv.h:175</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ac9a98ce732e05381515a9232b9c078a7"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ac9a98ce732e05381515a9232b9c078a7">_INTEL_X86_ATTR_T</a></div><div class="ttdeci">#define _INTEL_X86_ATTR_T</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00177">pfmlib_intel_x86_priv.h:177</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00526">526</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a0b16aa19ece43d3cf1b4bb420683edf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b16aa19ece43d3cf1b4bb420683edf8">&#9670;&nbsp;</a></span>skl_itlb</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_itlb[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ITLB_FLUSH&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Flushing of the Instruction TLB (ITLB) pages independent of page size&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00553">553</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a77a09f676fd3edf788aee078dc3d15ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a09f676fd3edf788aee078dc3d15ca">&#9670;&nbsp;</a></span>skl_itlb_misses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_itlb_misses[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00275">275</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a61211c180b589ba2d7302dae0f1217a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61211c180b589ba2d7302dae0f1217a4">&#9670;&nbsp;</a></span>skl_l1d</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_l1d[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;REPLACEMENT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;L1D Data line replacements&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00561">561</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="ac7f4b78b1345d29c6819622041b1bd71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f4b78b1345d29c6819622041b1bd71">&#9670;&nbsp;</a></span>skl_l1d_pend_miss</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_l1d_pend_miss[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00577">577</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="ab61c5fc4119e680494b1941552d1a94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab61c5fc4119e680494b1941552d1a94e">&#9670;&nbsp;</a></span>skl_l2_lines_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_l2_lines_in[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ALL&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;L2 cache lines filling L2&quot;</span>,</div>
<div class="line">    .ucode  = 0x1f00,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;L2 cache lines filling L2&quot;</span>,</div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;ALL&quot;</span>,</div>
<div class="line">    .ucode  = 0x1f00,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00620">620</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a500de815fe3772b73709129d2175341d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500de815fe3772b73709129d2175341d">&#9670;&nbsp;</a></span>skl_l2_lines_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_l2_lines_out[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;NON_SILENT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines can be either in modified state or clean state. Modified lines may either be written back to L3 or directly written to memory and not allocated in L3.  Clean lines may either be allocated in L3 or dropped &quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;USELESS_HWPREF&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;USELESS_HWPF&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;USELESS_HWPF&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SILENT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared state. This is a per-core event.&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00634">634</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a7f2ecf97d530b3036a6f406a9aea845b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f2ecf97d530b3036a6f406a9aea845b">&#9670;&nbsp;</a></span>skl_l2_rqsts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_l2_rqsts[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00658">658</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a1be5758b4fca9e1405b5dd906be80917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1be5758b4fca9e1405b5dd906be80917">&#9670;&nbsp;</a></span>skl_l2_trans</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_l2_trans[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;L2_WB&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;L2 writebacks that access L2 cache&quot;</span>,</div>
<div class="line">    .ucode  = 0x4000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00753">753</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a722c4efd3493090f834e9ff3ef8552ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722c4efd3493090f834e9ff3ef8552ca">&#9670;&nbsp;</a></span>skl_ld_blocks</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_ld_blocks[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;STORE_FORWARD&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Counts the number of loads blocked by overlapping with store buffer entries that cannot be forwarded&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;NO_SR&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00761">761</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="accf7dbb0bf79f0fa8f4698c2e6e11206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accf7dbb0bf79f0fa8f4698c2e6e11206">&#9670;&nbsp;</a></span>skl_ld_blocks_partial</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_ld_blocks_partial[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ADDRESS_ALIAS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;False dependencies in MOB due to partial compare on address&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00774">774</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="ad2f4d66c9376f389d4dca6749d288709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f4d66c9376f389d4dca6749d288709">&#9670;&nbsp;</a></span>skl_load_hit_pre</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_load_hit_pre[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SW_PF&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00782">782</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a5cea1d79fee333fe43a5ee3665fc4b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cea1d79fee333fe43a5ee3665fc4b25">&#9670;&nbsp;</a></span>skl_lock_cycles</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_lock_cycles[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;CACHE_LOCK_DURATION&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;cycles that the L1D is locked&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00790">790</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a6f9e5982632f1d9519ed201f42f7f255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9e5982632f1d9519ed201f42f7f255">&#9670;&nbsp;</a></span>skl_longest_lat_cache</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_longest_lat_cache[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Core-originated cacheable demand requests missed LLC - architectural event&quot;</span>,</div>
<div class="line">    .ucode  = 0x4100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;REFERENCE&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Core-originated cacheable demand requests that refer to LLC - architectural event&quot;</span>,</div>
<div class="line">    .ucode  = 0x4f00,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00798">798</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a7455771fd066c5640c64af50724cbd65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7455771fd066c5640c64af50724cbd65">&#9670;&nbsp;</a></span>skl_lsd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_lsd[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;UOPS&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of uops delivered by the Loop Stream Detector (LSD)&quot;</span>,</div>
<div class="line">     .ucode = 0x100,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;CYCLES_4_UOPS&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of cycles the LSD delivered 4 uops which did not come from the decoder&quot;</span>,</div>
<div class="line">     .ucode = 0x100| (0x4 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">     .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;CYCLES_ACTIVE&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of cycles the LSD delivered uops which did not come from the decoder&quot;</span>,</div>
<div class="line">     .ucode = 0x100| (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">     .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02024">2024</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a01a66fb45648754df4cf0e9b72f3ac95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a66fb45648754df4cf0e9b72f3ac95">&#9670;&nbsp;</a></span>skl_machine_clears</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_machine_clears[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;COUNT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of machine clears (Nukes) of any type&quot;</span>,</div>
<div class="line">    .ucode  = 0x100| (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>) | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#af6a6e169bd9ce27b1d3e5fa5be44db3a">INTEL_X86_EDGE_BIT</a>),</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MEMORY_ORDERING&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of Memory Ordering Machine Clears detected&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SMC&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of Self-modifying code (SMC) Machine Clears detected&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_af6a6e169bd9ce27b1d3e5fa5be44db3a"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#af6a6e169bd9ce27b1d3e5fa5be44db3a">INTEL_X86_EDGE_BIT</a></div><div class="ttdeci">#define INTEL_X86_EDGE_BIT</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00216">pfmlib_intel_x86_priv.h:216</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00811">811</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a42d14c504d85b75690c59ec087ced5d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d14c504d85b75690c59ec087ced5d1">&#9670;&nbsp;</a></span>skl_mem_inst_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_mem_inst_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00967">967</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a5f8c887597eb21d715e8dca0f15adcc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8c887597eb21d715e8dca0f15adcc8">&#9670;&nbsp;</a></span>skl_mem_load_l3_hit_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_mem_load_l3_hit_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;XSNP_MISS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;XSNP_HIT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;XSNP_HITM&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Load had HitM Response from a core on same socket (shared L3). (Non PEBS&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;XSNP_NONE&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Retired load uops which data sources were hits in L3 without snoops required&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00830">830</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="aeda39352d69e460e1f0cfe75be19a58d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda39352d69e460e1f0cfe75be19a58d">&#9670;&nbsp;</a></span>skl_mem_load_l3_miss_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_mem_load_l3_miss_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00853">853</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="afff578c85d80a905cef95a51e3ea4fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afff578c85d80a905cef95a51e3ea4fac">&#9670;&nbsp;</a></span>skl_mem_load_misc_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_mem_load_misc_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;UC&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of uncached load retired&quot;</span>,</div>
<div class="line">     .ucode  = 0x400,</div>
<div class="line">     .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02219">2219</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a8a7d4a9e3914b9c6198697ff2268383d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a7d4a9e3914b9c6198697ff2268383d">&#9670;&nbsp;</a></span>skl_mem_load_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_mem_load_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00903">903</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="ac65d7f00b388044b94da565c5518e31a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65d7f00b388044b94da565c5518e31a">&#9670;&nbsp;</a></span>skl_mem_trans_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_mem_trans_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;LOAD_LATENCY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Memory load instructions retired above programmed clocks, minimum threshold value is 3 (Precise Event and ldlat required)&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac55bd7b68f8adfddd442d32c4ab838a0">INTEL_X86_LDLAT</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;LATENCY_ABOVE_THRESHOLD&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Memory load instructions retired above programmed clocks, minimum threshold value is 3 (Precise Event and ldlat required)&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;LOAD_LATENCY&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac55bd7b68f8adfddd442d32c4ab838a0">INTEL_X86_LDLAT</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#aa0e00f9991b4371d7fc1d5d5dbbae79f">INTEL_X86_NO_AUTOENCODE</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_aa0e00f9991b4371d7fc1d5d5dbbae79f"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#aa0e00f9991b4371d7fc1d5d5dbbae79f">INTEL_X86_NO_AUTOENCODE</a></div><div class="ttdeci">#define INTEL_X86_NO_AUTOENCODE</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00092">pfmlib_intel_x86_priv.h:92</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ac55bd7b68f8adfddd442d32c4ab838a0"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ac55bd7b68f8adfddd442d32c4ab838a0">INTEL_X86_LDLAT</a></div><div class="ttdeci">#define INTEL_X86_LDLAT</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00094">pfmlib_intel_x86_priv.h:94</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00953">953</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a9452337f841af30e3806880be3212311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9452337f841af30e3806880be3212311">&#9670;&nbsp;</a></span>skl_misalign_mem_ref</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_misalign_mem_ref[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;LOADS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Speculative cache-line split load uops dispatched to the L1D&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;STORES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Speculative cache-line split store-address uops dispatched to L1D&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01010">1010</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="aa4ab5dacd7bc38064b90ab57a1109cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ab5dacd7bc38064b90ab57a1109cb2">&#9670;&nbsp;</a></span>skl_move_elimination</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_move_elimination[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;INT_ELIMINATED&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of integer Move Elimination candidate uops that were eliminated&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SIMD_ELIMINATED&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of SIMD Move Elimination candidate uops that were eliminated&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;INT_NOT_ELIMINATED&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of integer Move Elimination candidate uops that were not eliminated&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SIMD_NOT_ELIMINATED&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of SIMD Move Elimination candidate uops that were not eliminated&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01023">1023</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a64a06c583deb5ffe6654e583285064fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a06c583deb5ffe6654e583285064fc">&#9670;&nbsp;</a></span>skl_offcore_requests</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_offcore_requests[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01046">1046</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a9d2c9e121f16f8bb987a54b7e1951ab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2c9e121f16f8bb987a54b7e1951ab8">&#9670;&nbsp;</a></span>skl_offcore_requests_buffer</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_offcore_requests_buffer[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;SQ_FULL&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of requests for which the offcore buffer (SQ) is full&quot;</span>,</div>
<div class="line">     .ucode = 0x100,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02211">2211</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="aee2eb915d4e6a87ad9a467497da44fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2eb915d4e6a87ad9a467497da44fc2">&#9670;&nbsp;</a></span>skl_offcore_requests_outstanding</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_offcore_requests_outstanding[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01925">1925</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="aafb83ae297d9631c0dd2c12047c2352e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb83ae297d9631c0dd2c12047c2352e">&#9670;&nbsp;</a></span>skl_offcore_response</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_offcore_response[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01431">1431</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a2c7c7778fdf0cca6555c3cff672ecc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7c7778fdf0cca6555c3cff672ecc75">&#9670;&nbsp;</a></span>skl_other_assists</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_other_assists[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times a microcode assist is invoked by HW other than FP-assist. Examples include AD (page Access Dirty) and AVX* related assists&quot;</span>,</div>
<div class="line">    .ucode  = 0x3f00,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01079">1079</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="ab69638787d543851d393549b4d893a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab69638787d543851d393549b4d893a4c">&#9670;&nbsp;</a></span>skl_partial_rat_stalls</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_partial_rat_stalls[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;SCOREBOARD&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Count core cycles where the pipeline is stalled due to serialization operations&quot;</span>,</div>
<div class="line">     .ucode = 0x100,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02324">2324</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="acfe622c4e97238df6e52dddfddb93ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfe622c4e97238df6e52dddfddb93ed2">&#9670;&nbsp;</a></span>skl_resource_stalls</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_resource_stalls[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles Allocation is stalled due to Resource Related reason&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ALL&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles Allocation is stalled due to Resource Related reason&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;RS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Stall cycles caused by absence of eligible entries in Reservation Station (RS)&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SB&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles Allocator is stalled due to Store Buffer full (not including draining from synch)&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ROB&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;ROB full stall cycles&quot;</span>,</div>
<div class="line">    .ucode  = 0x1000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01087">1087</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a1af50e112b53baa3bcee54f793f9df49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af50e112b53baa3bcee54f793f9df49">&#9670;&nbsp;</a></span>skl_rob_misc_events</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_rob_misc_events[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;LBR_INSERTS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Count each time an new Last Branch Record (LBR) is inserted&quot;</span>,</div>
<div class="line">    .ucode  = 0x2000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;PAUSE_INST&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Count number of retired PAUSE instructions (that do not end up with a VMEXIT to the VMM; TSX aborted instructions may be counted). This event is not supported on first SKL and KBL processors&quot;</span>,</div>
<div class="line">    .ucode  = 0x4000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01116">1116</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="ab985fd5cb90d566ff7ea8e0b6beb1c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab985fd5cb90d566ff7ea8e0b6beb1c4b">&#9670;&nbsp;</a></span>skl_rs_events</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_rs_events[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;EMPTY_CYCLES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles the Reservation Station (RS) is empty for this thread&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;EMPTY_END&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times the reservation station (RS) was empty&quot;</span>,</div>
<div class="line">    .ucode  = 0x100 | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7e0ba9da05626abc9d7ba4ad3193b11e">INTEL_X86_MOD_INV</a> |  (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>) | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a86fe65c5b5c8ecfdaf471c5625b06a0e">INTEL_X86_MOD_EDGE</a>, </div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a23fc13339399c98173f60912f9c595e3">_INTEL_X86_ATTR_I</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01129">1129</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="ae766521072625b9fb4fa899814f969fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae766521072625b9fb4fa899814f969fe">&#9670;&nbsp;</a></span>skl_rtm_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_rtm_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01816">1816</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a4bb72fd46c9a94a2d5c693cf4418cc3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bb72fd46c9a94a2d5c693cf4418cc3e">&#9670;&nbsp;</a></span>skl_sq_misc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_sq_misc[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SPLIT_LOCK&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of split locks in the super queue (SQ)&quot;</span>,</div>
<div class="line">    .ucode  = 0x1000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l00569">569</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a366039108d8718f3b8d45cca1e02c45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366039108d8718f3b8d45cca1e02c45f">&#9670;&nbsp;</a></span>skl_sw_prefetch</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_sw_prefetch[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;NTA&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of prefetch.nta instructions executed&quot;</span>,</div>
<div class="line">     .ucode = 0x100,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;T0&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of prefetch.t0 instructions executed&quot;</span>,</div>
<div class="line">     .ucode = 0x200,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;T1_T2&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number prefetch.t1 or prefetch.t2 instructions executed&quot;</span>,</div>
<div class="line">     .ucode = 0x400,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;PREFETCHW&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number prefetch.w instructions executed&quot;</span>,</div>
<div class="line">     .ucode = 0x800,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l02263">2263</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a95c840fbae08db6c5827957a0db33ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c840fbae08db6c5827957a0db33ae6">&#9670;&nbsp;</a></span>skl_tlb_flush</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_tlb_flush[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;DTLB_THREAD&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Count number of DTLB flushes of thread-specific entries&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;STLB_ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Count number of any STLB flushes&quot;</span>,</div>
<div class="line">    .ucode  = 0x2000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01142">1142</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a88549c02347fd72717a1609da1bff5d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88549c02347fd72717a1609da1bff5d4">&#9670;&nbsp;</a></span>skl_tx_exec</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_tx_exec[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISC1&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISC2&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times a class of instructions that may cause a transactional abort was executed inside a transactional region&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISC3&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times an instruction execution caused the supported nest count to be exceeded&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISC4&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times an instruction a xbegin instruction was executed inside HLE transactional region&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISC5&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times an instruction with HLE xacquire prefix was executed inside a RTM transactional region&quot;</span>,</div>
<div class="line">    .ucode  = 0x1000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01897">1897</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="acc236c7c83df0dbb7c15fdc616d56552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc236c7c83df0dbb7c15fdc616d56552">&#9670;&nbsp;</a></span>skl_tx_mem</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_tx_mem[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01859">1859</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a3d752688452e361cd5fd6d036a0cf3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d752688452e361cd5fd6d036a0cf3d8">&#9670;&nbsp;</a></span>skl_uops_dispatched_port</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_uops_dispatched_port[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01235">1235</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a7b3adb61e2cf3cdeb6de2f0ed4d448a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b3adb61e2cf3cdeb6de2f0ed4d448a8">&#9670;&nbsp;</a></span>skl_uops_executed</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_uops_executed[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01155">1155</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="a9fce668a494938967ec85f06dc2589ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fce668a494938967ec85f06dc2589ec">&#9670;&nbsp;</a></span>skl_uops_issued</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_uops_issued[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01334">1334</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
<a id="abba6b3f483fc5a5d83eb3975726e335a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba6b3f483fc5a5d83eb3975726e335a">&#9670;&nbsp;</a></span>skl_uops_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> skl_uops_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__skl__events_8h_source.html#l01384">1384</a> of file <a class="el" href="intel__skl__events_8h_source.html">intel_skl_events.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 5 2024 23:54:11 for Digital-SuperTwin by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
