INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:34:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 2.223ns (34.006%)  route 4.314ns (65.994%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1788, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X18Y90         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y90         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=52, routed)          0.429     1.191    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.043     1.234 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.234    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.485 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.485    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X19Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.534 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.534    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.583 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.583    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.690 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[2]
                         net (fo=4, routed)           0.260     1.950    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_5
    SLICE_X18Y89         LUT3 (Prop_lut3_I0_O)        0.118     2.068 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10/O
                         net (fo=33, routed)          0.456     2.524    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10_n_0
    SLICE_X16Y90         LUT6 (Prop_lut6_I5_O)        0.043     2.567 f  lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_4/O
                         net (fo=2, routed)           0.255     2.822    lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_4_n_0
    SLICE_X17Y90         LUT6 (Prop_lut6_I5_O)        0.043     2.865 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_22/O
                         net (fo=10, routed)          0.339     3.204    lsq1/handshake_lsq_lsq1_core/dataReg_reg[25]
    SLICE_X19Y88         LUT4 (Prop_lut4_I3_O)        0.043     3.247 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=10, routed)          0.261     3.508    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X18Y91         LUT6 (Prop_lut6_I0_O)        0.043     3.551 r  lsq1/handshake_lsq_lsq1_core/level4_c1[17]_i_3/O
                         net (fo=50, routed)          0.428     3.979    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.043     4.022 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.342     4.365    addf0/operator/DI[2]
    SLICE_X18Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     4.561 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.561    addf0/operator/ltOp_carry_n_0
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.611 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.611    addf0/operator/ltOp_carry__0_n_0
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.661 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.661    addf0/operator/ltOp_carry__1_n_0
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.711 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.711    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.833 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=75, routed)          0.439     5.272    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X17Y95         LUT2 (Prop_lut2_I0_O)        0.132     5.404 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.404    addf0/operator/p_1_in[0]
    SLICE_X17Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     5.631 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.631    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X17Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.735 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.307     6.042    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X16Y95         LUT4 (Prop_lut4_I2_O)        0.120     6.162 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.197     6.358    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X16Y97         LUT5 (Prop_lut5_I0_O)        0.043     6.401 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.250     6.652    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X17Y98         LUT3 (Prop_lut3_I1_O)        0.043     6.695 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.350     7.045    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X16Y98         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1788, unset)         0.483     7.683    addf0/operator/RightShifterComponent/clk
    SLICE_X16Y98         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X16Y98         FDRE (Setup_fdre_C_R)       -0.271     7.376    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  0.331    




