# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2951 \
    name v213 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v213 \
    op interface \
    ports { v213_address0 { O 10 vector } v213_ce0 { O 1 bit } v213_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v213'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2952 \
    name v228 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228 \
    op interface \
    ports { v228_address0 { O 6 vector } v228_ce0 { O 1 bit } v228_we0 { O 1 bit } v228_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2953 \
    name v228_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_1 \
    op interface \
    ports { v228_1_address0 { O 6 vector } v228_1_ce0 { O 1 bit } v228_1_we0 { O 1 bit } v228_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2954 \
    name v228_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_2 \
    op interface \
    ports { v228_2_address0 { O 6 vector } v228_2_ce0 { O 1 bit } v228_2_we0 { O 1 bit } v228_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2955 \
    name v228_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_3 \
    op interface \
    ports { v228_3_address0 { O 6 vector } v228_3_ce0 { O 1 bit } v228_3_we0 { O 1 bit } v228_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2956 \
    name v228_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_4 \
    op interface \
    ports { v228_4_address0 { O 6 vector } v228_4_ce0 { O 1 bit } v228_4_we0 { O 1 bit } v228_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2957 \
    name v228_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_5 \
    op interface \
    ports { v228_5_address0 { O 6 vector } v228_5_ce0 { O 1 bit } v228_5_we0 { O 1 bit } v228_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2958 \
    name v228_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_6 \
    op interface \
    ports { v228_6_address0 { O 6 vector } v228_6_ce0 { O 1 bit } v228_6_we0 { O 1 bit } v228_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2959 \
    name v228_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_7 \
    op interface \
    ports { v228_7_address0 { O 6 vector } v228_7_ce0 { O 1 bit } v228_7_we0 { O 1 bit } v228_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2960 \
    name v228_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_8 \
    op interface \
    ports { v228_8_address0 { O 6 vector } v228_8_ce0 { O 1 bit } v228_8_we0 { O 1 bit } v228_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2961 \
    name v228_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_9 \
    op interface \
    ports { v228_9_address0 { O 6 vector } v228_9_ce0 { O 1 bit } v228_9_we0 { O 1 bit } v228_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2962 \
    name v228_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_10 \
    op interface \
    ports { v228_10_address0 { O 6 vector } v228_10_ce0 { O 1 bit } v228_10_we0 { O 1 bit } v228_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2963 \
    name v228_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_11 \
    op interface \
    ports { v228_11_address0 { O 6 vector } v228_11_ce0 { O 1 bit } v228_11_we0 { O 1 bit } v228_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2964 \
    name v228_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_12 \
    op interface \
    ports { v228_12_address0 { O 6 vector } v228_12_ce0 { O 1 bit } v228_12_we0 { O 1 bit } v228_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2965 \
    name v228_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_13 \
    op interface \
    ports { v228_13_address0 { O 6 vector } v228_13_ce0 { O 1 bit } v228_13_we0 { O 1 bit } v228_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2966 \
    name v228_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_14 \
    op interface \
    ports { v228_14_address0 { O 6 vector } v228_14_ce0 { O 1 bit } v228_14_we0 { O 1 bit } v228_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2967 \
    name v228_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_15 \
    op interface \
    ports { v228_15_address0 { O 6 vector } v228_15_ce0 { O 1 bit } v228_15_we0 { O 1 bit } v228_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2968 \
    name v228_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_16 \
    op interface \
    ports { v228_16_address0 { O 6 vector } v228_16_ce0 { O 1 bit } v228_16_we0 { O 1 bit } v228_16_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2969 \
    name v228_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_17 \
    op interface \
    ports { v228_17_address0 { O 6 vector } v228_17_ce0 { O 1 bit } v228_17_we0 { O 1 bit } v228_17_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2970 \
    name v228_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_18 \
    op interface \
    ports { v228_18_address0 { O 6 vector } v228_18_ce0 { O 1 bit } v228_18_we0 { O 1 bit } v228_18_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2971 \
    name v228_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_19 \
    op interface \
    ports { v228_19_address0 { O 6 vector } v228_19_ce0 { O 1 bit } v228_19_we0 { O 1 bit } v228_19_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2972 \
    name v228_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_20 \
    op interface \
    ports { v228_20_address0 { O 6 vector } v228_20_ce0 { O 1 bit } v228_20_we0 { O 1 bit } v228_20_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2973 \
    name v228_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_21 \
    op interface \
    ports { v228_21_address0 { O 6 vector } v228_21_ce0 { O 1 bit } v228_21_we0 { O 1 bit } v228_21_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2974 \
    name v228_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_22 \
    op interface \
    ports { v228_22_address0 { O 6 vector } v228_22_ce0 { O 1 bit } v228_22_we0 { O 1 bit } v228_22_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2975 \
    name v228_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_23 \
    op interface \
    ports { v228_23_address0 { O 6 vector } v228_23_ce0 { O 1 bit } v228_23_we0 { O 1 bit } v228_23_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2976 \
    name v228_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_24 \
    op interface \
    ports { v228_24_address0 { O 6 vector } v228_24_ce0 { O 1 bit } v228_24_we0 { O 1 bit } v228_24_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2977 \
    name v228_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_25 \
    op interface \
    ports { v228_25_address0 { O 6 vector } v228_25_ce0 { O 1 bit } v228_25_we0 { O 1 bit } v228_25_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2978 \
    name v228_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_26 \
    op interface \
    ports { v228_26_address0 { O 6 vector } v228_26_ce0 { O 1 bit } v228_26_we0 { O 1 bit } v228_26_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2979 \
    name v228_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_27 \
    op interface \
    ports { v228_27_address0 { O 6 vector } v228_27_ce0 { O 1 bit } v228_27_we0 { O 1 bit } v228_27_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2980 \
    name v228_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_28 \
    op interface \
    ports { v228_28_address0 { O 6 vector } v228_28_ce0 { O 1 bit } v228_28_we0 { O 1 bit } v228_28_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2981 \
    name v228_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_29 \
    op interface \
    ports { v228_29_address0 { O 6 vector } v228_29_ce0 { O 1 bit } v228_29_we0 { O 1 bit } v228_29_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2982 \
    name v228_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_30 \
    op interface \
    ports { v228_30_address0 { O 6 vector } v228_30_ce0 { O 1 bit } v228_30_we0 { O 1 bit } v228_30_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2983 \
    name v228_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_31 \
    op interface \
    ports { v228_31_address0 { O 6 vector } v228_31_ce0 { O 1 bit } v228_31_we0 { O 1 bit } v228_31_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2984 \
    name v228_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_32 \
    op interface \
    ports { v228_32_address0 { O 6 vector } v228_32_ce0 { O 1 bit } v228_32_we0 { O 1 bit } v228_32_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2985 \
    name v228_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_33 \
    op interface \
    ports { v228_33_address0 { O 6 vector } v228_33_ce0 { O 1 bit } v228_33_we0 { O 1 bit } v228_33_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2986 \
    name v228_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_34 \
    op interface \
    ports { v228_34_address0 { O 6 vector } v228_34_ce0 { O 1 bit } v228_34_we0 { O 1 bit } v228_34_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2987 \
    name v228_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_35 \
    op interface \
    ports { v228_35_address0 { O 6 vector } v228_35_ce0 { O 1 bit } v228_35_we0 { O 1 bit } v228_35_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2988 \
    name v228_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_36 \
    op interface \
    ports { v228_36_address0 { O 6 vector } v228_36_ce0 { O 1 bit } v228_36_we0 { O 1 bit } v228_36_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2989 \
    name v228_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_37 \
    op interface \
    ports { v228_37_address0 { O 6 vector } v228_37_ce0 { O 1 bit } v228_37_we0 { O 1 bit } v228_37_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2990 \
    name v228_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_38 \
    op interface \
    ports { v228_38_address0 { O 6 vector } v228_38_ce0 { O 1 bit } v228_38_we0 { O 1 bit } v228_38_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2991 \
    name v228_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_39 \
    op interface \
    ports { v228_39_address0 { O 6 vector } v228_39_ce0 { O 1 bit } v228_39_we0 { O 1 bit } v228_39_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2992 \
    name v228_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_40 \
    op interface \
    ports { v228_40_address0 { O 6 vector } v228_40_ce0 { O 1 bit } v228_40_we0 { O 1 bit } v228_40_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2993 \
    name v228_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_41 \
    op interface \
    ports { v228_41_address0 { O 6 vector } v228_41_ce0 { O 1 bit } v228_41_we0 { O 1 bit } v228_41_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2994 \
    name v228_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_42 \
    op interface \
    ports { v228_42_address0 { O 6 vector } v228_42_ce0 { O 1 bit } v228_42_we0 { O 1 bit } v228_42_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2995 \
    name v228_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_43 \
    op interface \
    ports { v228_43_address0 { O 6 vector } v228_43_ce0 { O 1 bit } v228_43_we0 { O 1 bit } v228_43_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2996 \
    name v228_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_44 \
    op interface \
    ports { v228_44_address0 { O 6 vector } v228_44_ce0 { O 1 bit } v228_44_we0 { O 1 bit } v228_44_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2997 \
    name v228_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_45 \
    op interface \
    ports { v228_45_address0 { O 6 vector } v228_45_ce0 { O 1 bit } v228_45_we0 { O 1 bit } v228_45_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2998 \
    name v228_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_46 \
    op interface \
    ports { v228_46_address0 { O 6 vector } v228_46_ce0 { O 1 bit } v228_46_we0 { O 1 bit } v228_46_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2999 \
    name v228_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_47 \
    op interface \
    ports { v228_47_address0 { O 6 vector } v228_47_ce0 { O 1 bit } v228_47_we0 { O 1 bit } v228_47_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3000 \
    name v228_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_48 \
    op interface \
    ports { v228_48_address0 { O 6 vector } v228_48_ce0 { O 1 bit } v228_48_we0 { O 1 bit } v228_48_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3001 \
    name v228_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_49 \
    op interface \
    ports { v228_49_address0 { O 6 vector } v228_49_ce0 { O 1 bit } v228_49_we0 { O 1 bit } v228_49_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3002 \
    name v228_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_50 \
    op interface \
    ports { v228_50_address0 { O 6 vector } v228_50_ce0 { O 1 bit } v228_50_we0 { O 1 bit } v228_50_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3003 \
    name v228_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_51 \
    op interface \
    ports { v228_51_address0 { O 6 vector } v228_51_ce0 { O 1 bit } v228_51_we0 { O 1 bit } v228_51_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3004 \
    name v228_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_52 \
    op interface \
    ports { v228_52_address0 { O 6 vector } v228_52_ce0 { O 1 bit } v228_52_we0 { O 1 bit } v228_52_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3005 \
    name v228_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_53 \
    op interface \
    ports { v228_53_address0 { O 6 vector } v228_53_ce0 { O 1 bit } v228_53_we0 { O 1 bit } v228_53_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3006 \
    name v228_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_54 \
    op interface \
    ports { v228_54_address0 { O 6 vector } v228_54_ce0 { O 1 bit } v228_54_we0 { O 1 bit } v228_54_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3007 \
    name v228_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_55 \
    op interface \
    ports { v228_55_address0 { O 6 vector } v228_55_ce0 { O 1 bit } v228_55_we0 { O 1 bit } v228_55_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3008 \
    name v228_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_56 \
    op interface \
    ports { v228_56_address0 { O 6 vector } v228_56_ce0 { O 1 bit } v228_56_we0 { O 1 bit } v228_56_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3009 \
    name v228_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_57 \
    op interface \
    ports { v228_57_address0 { O 6 vector } v228_57_ce0 { O 1 bit } v228_57_we0 { O 1 bit } v228_57_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3010 \
    name v228_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_58 \
    op interface \
    ports { v228_58_address0 { O 6 vector } v228_58_ce0 { O 1 bit } v228_58_we0 { O 1 bit } v228_58_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3011 \
    name v228_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_59 \
    op interface \
    ports { v228_59_address0 { O 6 vector } v228_59_ce0 { O 1 bit } v228_59_we0 { O 1 bit } v228_59_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3012 \
    name v228_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_60 \
    op interface \
    ports { v228_60_address0 { O 6 vector } v228_60_ce0 { O 1 bit } v228_60_we0 { O 1 bit } v228_60_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3013 \
    name v228_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_61 \
    op interface \
    ports { v228_61_address0 { O 6 vector } v228_61_ce0 { O 1 bit } v228_61_we0 { O 1 bit } v228_61_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3014 \
    name v228_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_62 \
    op interface \
    ports { v228_62_address0 { O 6 vector } v228_62_ce0 { O 1 bit } v228_62_we0 { O 1 bit } v228_62_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3015 \
    name v228_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_63 \
    op interface \
    ports { v228_63_address0 { O 6 vector } v228_63_ce0 { O 1 bit } v228_63_we0 { O 1 bit } v228_63_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3016 \
    name v228_64 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_64 \
    op interface \
    ports { v228_64_address0 { O 6 vector } v228_64_ce0 { O 1 bit } v228_64_we0 { O 1 bit } v228_64_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3017 \
    name v228_65 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_65 \
    op interface \
    ports { v228_65_address0 { O 6 vector } v228_65_ce0 { O 1 bit } v228_65_we0 { O 1 bit } v228_65_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_65'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3018 \
    name v228_66 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_66 \
    op interface \
    ports { v228_66_address0 { O 6 vector } v228_66_ce0 { O 1 bit } v228_66_we0 { O 1 bit } v228_66_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_66'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3019 \
    name v228_67 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_67 \
    op interface \
    ports { v228_67_address0 { O 6 vector } v228_67_ce0 { O 1 bit } v228_67_we0 { O 1 bit } v228_67_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3020 \
    name v228_68 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_68 \
    op interface \
    ports { v228_68_address0 { O 6 vector } v228_68_ce0 { O 1 bit } v228_68_we0 { O 1 bit } v228_68_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_68'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3021 \
    name v228_69 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_69 \
    op interface \
    ports { v228_69_address0 { O 6 vector } v228_69_ce0 { O 1 bit } v228_69_we0 { O 1 bit } v228_69_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_69'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3022 \
    name v228_70 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_70 \
    op interface \
    ports { v228_70_address0 { O 6 vector } v228_70_ce0 { O 1 bit } v228_70_we0 { O 1 bit } v228_70_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_70'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3023 \
    name v228_71 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_71 \
    op interface \
    ports { v228_71_address0 { O 6 vector } v228_71_ce0 { O 1 bit } v228_71_we0 { O 1 bit } v228_71_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_71'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3024 \
    name v228_72 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_72 \
    op interface \
    ports { v228_72_address0 { O 6 vector } v228_72_ce0 { O 1 bit } v228_72_we0 { O 1 bit } v228_72_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_72'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3025 \
    name v228_73 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_73 \
    op interface \
    ports { v228_73_address0 { O 6 vector } v228_73_ce0 { O 1 bit } v228_73_we0 { O 1 bit } v228_73_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_73'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3026 \
    name v228_74 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_74 \
    op interface \
    ports { v228_74_address0 { O 6 vector } v228_74_ce0 { O 1 bit } v228_74_we0 { O 1 bit } v228_74_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_74'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3027 \
    name v228_75 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_75 \
    op interface \
    ports { v228_75_address0 { O 6 vector } v228_75_ce0 { O 1 bit } v228_75_we0 { O 1 bit } v228_75_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_75'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3028 \
    name v228_76 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_76 \
    op interface \
    ports { v228_76_address0 { O 6 vector } v228_76_ce0 { O 1 bit } v228_76_we0 { O 1 bit } v228_76_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_76'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3029 \
    name v228_77 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_77 \
    op interface \
    ports { v228_77_address0 { O 6 vector } v228_77_ce0 { O 1 bit } v228_77_we0 { O 1 bit } v228_77_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_77'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3030 \
    name v228_78 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_78 \
    op interface \
    ports { v228_78_address0 { O 6 vector } v228_78_ce0 { O 1 bit } v228_78_we0 { O 1 bit } v228_78_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_78'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3031 \
    name v228_79 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_79 \
    op interface \
    ports { v228_79_address0 { O 6 vector } v228_79_ce0 { O 1 bit } v228_79_we0 { O 1 bit } v228_79_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_79'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3032 \
    name v228_80 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_80 \
    op interface \
    ports { v228_80_address0 { O 6 vector } v228_80_ce0 { O 1 bit } v228_80_we0 { O 1 bit } v228_80_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_80'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3033 \
    name v228_81 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_81 \
    op interface \
    ports { v228_81_address0 { O 6 vector } v228_81_ce0 { O 1 bit } v228_81_we0 { O 1 bit } v228_81_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_81'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3034 \
    name v228_82 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_82 \
    op interface \
    ports { v228_82_address0 { O 6 vector } v228_82_ce0 { O 1 bit } v228_82_we0 { O 1 bit } v228_82_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_82'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3035 \
    name v228_83 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_83 \
    op interface \
    ports { v228_83_address0 { O 6 vector } v228_83_ce0 { O 1 bit } v228_83_we0 { O 1 bit } v228_83_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_83'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3036 \
    name v228_84 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_84 \
    op interface \
    ports { v228_84_address0 { O 6 vector } v228_84_ce0 { O 1 bit } v228_84_we0 { O 1 bit } v228_84_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_84'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3037 \
    name v228_85 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_85 \
    op interface \
    ports { v228_85_address0 { O 6 vector } v228_85_ce0 { O 1 bit } v228_85_we0 { O 1 bit } v228_85_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_85'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3038 \
    name v228_86 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_86 \
    op interface \
    ports { v228_86_address0 { O 6 vector } v228_86_ce0 { O 1 bit } v228_86_we0 { O 1 bit } v228_86_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_86'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3039 \
    name v228_87 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_87 \
    op interface \
    ports { v228_87_address0 { O 6 vector } v228_87_ce0 { O 1 bit } v228_87_we0 { O 1 bit } v228_87_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_87'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3040 \
    name v228_88 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_88 \
    op interface \
    ports { v228_88_address0 { O 6 vector } v228_88_ce0 { O 1 bit } v228_88_we0 { O 1 bit } v228_88_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_88'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3041 \
    name v228_89 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_89 \
    op interface \
    ports { v228_89_address0 { O 6 vector } v228_89_ce0 { O 1 bit } v228_89_we0 { O 1 bit } v228_89_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_89'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3042 \
    name v228_90 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_90 \
    op interface \
    ports { v228_90_address0 { O 6 vector } v228_90_ce0 { O 1 bit } v228_90_we0 { O 1 bit } v228_90_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_90'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3043 \
    name v228_91 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_91 \
    op interface \
    ports { v228_91_address0 { O 6 vector } v228_91_ce0 { O 1 bit } v228_91_we0 { O 1 bit } v228_91_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_91'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3044 \
    name v228_92 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_92 \
    op interface \
    ports { v228_92_address0 { O 6 vector } v228_92_ce0 { O 1 bit } v228_92_we0 { O 1 bit } v228_92_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_92'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3045 \
    name v228_93 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_93 \
    op interface \
    ports { v228_93_address0 { O 6 vector } v228_93_ce0 { O 1 bit } v228_93_we0 { O 1 bit } v228_93_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_93'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3046 \
    name v228_94 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_94 \
    op interface \
    ports { v228_94_address0 { O 6 vector } v228_94_ce0 { O 1 bit } v228_94_we0 { O 1 bit } v228_94_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_94'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3047 \
    name v228_95 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_95 \
    op interface \
    ports { v228_95_address0 { O 6 vector } v228_95_ce0 { O 1 bit } v228_95_we0 { O 1 bit } v228_95_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_95'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3048 \
    name v228_96 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_96 \
    op interface \
    ports { v228_96_address0 { O 6 vector } v228_96_ce0 { O 1 bit } v228_96_we0 { O 1 bit } v228_96_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_96'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3049 \
    name v228_97 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_97 \
    op interface \
    ports { v228_97_address0 { O 6 vector } v228_97_ce0 { O 1 bit } v228_97_we0 { O 1 bit } v228_97_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_97'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3050 \
    name v228_98 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_98 \
    op interface \
    ports { v228_98_address0 { O 6 vector } v228_98_ce0 { O 1 bit } v228_98_we0 { O 1 bit } v228_98_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_98'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3051 \
    name v228_99 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_99 \
    op interface \
    ports { v228_99_address0 { O 6 vector } v228_99_ce0 { O 1 bit } v228_99_we0 { O 1 bit } v228_99_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_99'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3052 \
    name v228_100 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_100 \
    op interface \
    ports { v228_100_address0 { O 6 vector } v228_100_ce0 { O 1 bit } v228_100_we0 { O 1 bit } v228_100_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_100'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3053 \
    name v228_101 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_101 \
    op interface \
    ports { v228_101_address0 { O 6 vector } v228_101_ce0 { O 1 bit } v228_101_we0 { O 1 bit } v228_101_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_101'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3054 \
    name v228_102 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_102 \
    op interface \
    ports { v228_102_address0 { O 6 vector } v228_102_ce0 { O 1 bit } v228_102_we0 { O 1 bit } v228_102_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_102'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3055 \
    name v228_103 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_103 \
    op interface \
    ports { v228_103_address0 { O 6 vector } v228_103_ce0 { O 1 bit } v228_103_we0 { O 1 bit } v228_103_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_103'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3056 \
    name v228_104 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_104 \
    op interface \
    ports { v228_104_address0 { O 6 vector } v228_104_ce0 { O 1 bit } v228_104_we0 { O 1 bit } v228_104_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_104'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3057 \
    name v228_105 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_105 \
    op interface \
    ports { v228_105_address0 { O 6 vector } v228_105_ce0 { O 1 bit } v228_105_we0 { O 1 bit } v228_105_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_105'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3058 \
    name v228_106 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_106 \
    op interface \
    ports { v228_106_address0 { O 6 vector } v228_106_ce0 { O 1 bit } v228_106_we0 { O 1 bit } v228_106_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_106'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3059 \
    name v228_107 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_107 \
    op interface \
    ports { v228_107_address0 { O 6 vector } v228_107_ce0 { O 1 bit } v228_107_we0 { O 1 bit } v228_107_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_107'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3060 \
    name v228_108 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_108 \
    op interface \
    ports { v228_108_address0 { O 6 vector } v228_108_ce0 { O 1 bit } v228_108_we0 { O 1 bit } v228_108_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_108'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3061 \
    name v228_109 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_109 \
    op interface \
    ports { v228_109_address0 { O 6 vector } v228_109_ce0 { O 1 bit } v228_109_we0 { O 1 bit } v228_109_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_109'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3062 \
    name v228_110 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_110 \
    op interface \
    ports { v228_110_address0 { O 6 vector } v228_110_ce0 { O 1 bit } v228_110_we0 { O 1 bit } v228_110_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_110'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3063 \
    name v228_111 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_111 \
    op interface \
    ports { v228_111_address0 { O 6 vector } v228_111_ce0 { O 1 bit } v228_111_we0 { O 1 bit } v228_111_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_111'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3064 \
    name v228_112 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_112 \
    op interface \
    ports { v228_112_address0 { O 6 vector } v228_112_ce0 { O 1 bit } v228_112_we0 { O 1 bit } v228_112_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_112'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3065 \
    name v228_113 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_113 \
    op interface \
    ports { v228_113_address0 { O 6 vector } v228_113_ce0 { O 1 bit } v228_113_we0 { O 1 bit } v228_113_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_113'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3066 \
    name v228_114 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_114 \
    op interface \
    ports { v228_114_address0 { O 6 vector } v228_114_ce0 { O 1 bit } v228_114_we0 { O 1 bit } v228_114_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_114'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3067 \
    name v228_115 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_115 \
    op interface \
    ports { v228_115_address0 { O 6 vector } v228_115_ce0 { O 1 bit } v228_115_we0 { O 1 bit } v228_115_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_115'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3068 \
    name v228_116 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_116 \
    op interface \
    ports { v228_116_address0 { O 6 vector } v228_116_ce0 { O 1 bit } v228_116_we0 { O 1 bit } v228_116_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_116'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3069 \
    name v228_117 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_117 \
    op interface \
    ports { v228_117_address0 { O 6 vector } v228_117_ce0 { O 1 bit } v228_117_we0 { O 1 bit } v228_117_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_117'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3070 \
    name v228_118 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_118 \
    op interface \
    ports { v228_118_address0 { O 6 vector } v228_118_ce0 { O 1 bit } v228_118_we0 { O 1 bit } v228_118_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_118'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3071 \
    name v228_119 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_119 \
    op interface \
    ports { v228_119_address0 { O 6 vector } v228_119_ce0 { O 1 bit } v228_119_we0 { O 1 bit } v228_119_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_119'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3072 \
    name v228_120 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_120 \
    op interface \
    ports { v228_120_address0 { O 6 vector } v228_120_ce0 { O 1 bit } v228_120_we0 { O 1 bit } v228_120_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_120'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3073 \
    name v228_121 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_121 \
    op interface \
    ports { v228_121_address0 { O 6 vector } v228_121_ce0 { O 1 bit } v228_121_we0 { O 1 bit } v228_121_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_121'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3074 \
    name v228_122 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_122 \
    op interface \
    ports { v228_122_address0 { O 6 vector } v228_122_ce0 { O 1 bit } v228_122_we0 { O 1 bit } v228_122_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_122'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3075 \
    name v228_123 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_123 \
    op interface \
    ports { v228_123_address0 { O 6 vector } v228_123_ce0 { O 1 bit } v228_123_we0 { O 1 bit } v228_123_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_123'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3076 \
    name v228_124 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_124 \
    op interface \
    ports { v228_124_address0 { O 6 vector } v228_124_ce0 { O 1 bit } v228_124_we0 { O 1 bit } v228_124_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_124'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3077 \
    name v228_125 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_125 \
    op interface \
    ports { v228_125_address0 { O 6 vector } v228_125_ce0 { O 1 bit } v228_125_we0 { O 1 bit } v228_125_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_125'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3078 \
    name v228_126 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_126 \
    op interface \
    ports { v228_126_address0 { O 6 vector } v228_126_ce0 { O 1 bit } v228_126_we0 { O 1 bit } v228_126_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_126'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3079 \
    name v228_127 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_127 \
    op interface \
    ports { v228_127_address0 { O 6 vector } v228_127_ce0 { O 1 bit } v228_127_we0 { O 1 bit } v228_127_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_127'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3080 \
    name v228_128 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_128 \
    op interface \
    ports { v228_128_address0 { O 6 vector } v228_128_ce0 { O 1 bit } v228_128_we0 { O 1 bit } v228_128_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_128'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3081 \
    name v228_129 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_129 \
    op interface \
    ports { v228_129_address0 { O 6 vector } v228_129_ce0 { O 1 bit } v228_129_we0 { O 1 bit } v228_129_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_129'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3082 \
    name v228_130 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_130 \
    op interface \
    ports { v228_130_address0 { O 6 vector } v228_130_ce0 { O 1 bit } v228_130_we0 { O 1 bit } v228_130_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_130'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3083 \
    name v228_131 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_131 \
    op interface \
    ports { v228_131_address0 { O 6 vector } v228_131_ce0 { O 1 bit } v228_131_we0 { O 1 bit } v228_131_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_131'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3084 \
    name v228_132 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_132 \
    op interface \
    ports { v228_132_address0 { O 6 vector } v228_132_ce0 { O 1 bit } v228_132_we0 { O 1 bit } v228_132_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_132'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3085 \
    name v228_133 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_133 \
    op interface \
    ports { v228_133_address0 { O 6 vector } v228_133_ce0 { O 1 bit } v228_133_we0 { O 1 bit } v228_133_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_133'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3086 \
    name v228_134 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_134 \
    op interface \
    ports { v228_134_address0 { O 6 vector } v228_134_ce0 { O 1 bit } v228_134_we0 { O 1 bit } v228_134_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_134'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3087 \
    name v228_135 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_135 \
    op interface \
    ports { v228_135_address0 { O 6 vector } v228_135_ce0 { O 1 bit } v228_135_we0 { O 1 bit } v228_135_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_135'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3088 \
    name v228_136 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_136 \
    op interface \
    ports { v228_136_address0 { O 6 vector } v228_136_ce0 { O 1 bit } v228_136_we0 { O 1 bit } v228_136_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_136'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3089 \
    name v228_137 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_137 \
    op interface \
    ports { v228_137_address0 { O 6 vector } v228_137_ce0 { O 1 bit } v228_137_we0 { O 1 bit } v228_137_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_137'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3090 \
    name v228_138 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_138 \
    op interface \
    ports { v228_138_address0 { O 6 vector } v228_138_ce0 { O 1 bit } v228_138_we0 { O 1 bit } v228_138_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_138'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3091 \
    name v228_139 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_139 \
    op interface \
    ports { v228_139_address0 { O 6 vector } v228_139_ce0 { O 1 bit } v228_139_we0 { O 1 bit } v228_139_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_139'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3092 \
    name v228_140 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_140 \
    op interface \
    ports { v228_140_address0 { O 6 vector } v228_140_ce0 { O 1 bit } v228_140_we0 { O 1 bit } v228_140_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_140'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3093 \
    name v228_141 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_141 \
    op interface \
    ports { v228_141_address0 { O 6 vector } v228_141_ce0 { O 1 bit } v228_141_we0 { O 1 bit } v228_141_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_141'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3094 \
    name v228_142 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_142 \
    op interface \
    ports { v228_142_address0 { O 6 vector } v228_142_ce0 { O 1 bit } v228_142_we0 { O 1 bit } v228_142_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_142'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3095 \
    name v228_143 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v228_143 \
    op interface \
    ports { v228_143_address0 { O 6 vector } v228_143_ce0 { O 1 bit } v228_143_we0 { O 1 bit } v228_143_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v228_143'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName Bert_layer_flow_control_loop_pipe_sequential_init_U
set CompName Bert_layer_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix Bert_layer_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


