// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition"

// DATE "12/11/2022 23:10:34"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu_fpga (
	clk,
	s1,
	s2,
	s3,
	s4,
	s5,
	s6,
	s7,
	s8,
	s9,
	led1,
	led2,
	led3,
	led4,
	led5,
	led6,
	led7,
	led8,
	led9,
	led10,
	led11,
	led12);
input 	clk;
input 	s1;
input 	s2;
input 	s3;
input 	s4;
input 	s5;
input 	s6;
input 	s7;
input 	s8;
input 	s9;
output 	led1;
output 	led2;
output 	led3;
output 	led4;
output 	led5;
output 	led6;
output 	led7;
output 	led8;
output 	led9;
output 	led10;
output 	led11;
output 	led12;

// Design Ports Information
// led1	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led3	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led4	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led5	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led6	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led7	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led8	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led9	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led10	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led11	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led12	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s2	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s5	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s3	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s6	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s9	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s8	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s7	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s1	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s4	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \led4~output_o ;
wire \led5~output_o ;
wire \led6~output_o ;
wire \led1~output_o ;
wire \led2~output_o ;
wire \led3~output_o ;
wire \led7~output_o ;
wire \led8~output_o ;
wire \led9~output_o ;
wire \led10~output_o ;
wire \led11~output_o ;
wire \led12~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \s7~input_o ;
wire \s4~input_o ;
wire \s1~input_o ;
wire \s6~input_o ;
wire \s8~input_o ;
wire \s2~input_o ;
wire \s3~input_o ;
wire \s9~input_o ;
wire \WideOr7~2_combout ;
wire \s5~input_o ;
wire \WideOr7~3_combout ;
wire \WideOr7~4_combout ;
wire \WideOr7~5_combout ;
wire \WideOr3_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \WideOr3_rtl_0|auto_generated|ram_block1a0~clkctrl_outclk ;
wire \mir_rtl_0|auto_generated|ram_block1a2 ;
wire \mir_rtl_0|auto_generated|ram_block1a1 ;
wire \WideOr3_rtl_0|auto_generated|ram_block1a1 ;
wire \WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ;
wire \Decoder0~0_combout ;
wire \Decoder0~1_combout ;
wire \Decoder0~2_combout ;
wire \WideOr1~0_combout ;
wire \mir[20]~1_combout ;
wire \mir[22]~0_combout ;
wire \dut|alu|Mux29~0_combout ;
wire \dut|alu|Mux29~1_combout ;
wire \dut|alu|Mux29~2_combout ;
wire \Decoder0~3_combout ;
wire \mir[20]~3_combout ;
wire \mir[22]~2_combout ;
wire \dut|alu|Add3~17_combout ;
wire \WideOr1~1_combout ;
wire \dut|alu|Mux29~3_combout ;
wire \dut|ram_mem|memory~97feeder_combout ;
wire \mir_rtl_0|auto_generated|ram_block1a0 ;
wire \dut|ram_mem|memory~278_combout ;
wire \dut|ram_mem|memory~97_q ;
wire \dut|ram_mem|memory~276_combout ;
wire \dut|ram_mem|memory~33_q ;
wire \dut|ram_mem|memory~277_combout ;
wire \dut|ram_mem|memory~1_q ;
wire \dut|ram_mem|memory~263_combout ;
wire \dut|ram_mem|memory~65feeder_combout ;
wire \dut|ram_mem|memory~275_combout ;
wire \dut|ram_mem|memory~65_q ;
wire \dut|ram_mem|memory~264_combout ;
wire \dut|ram_mem|memory~225feeder_combout ;
wire \dut|ram_mem|memory~274_combout ;
wire \dut|ram_mem|memory~225_q ;
wire \dut|ram_mem|memory~161feeder_combout ;
wire \dut|ram_mem|memory~271_combout ;
wire \dut|ram_mem|memory~161_q ;
wire \dut|ram_mem|memory~193feeder_combout ;
wire \dut|ram_mem|memory~272_combout ;
wire \dut|ram_mem|memory~193_q ;
wire \dut|ram_mem|memory~273_combout ;
wire \dut|ram_mem|memory~129_q ;
wire \dut|ram_mem|memory~261_combout ;
wire \dut|ram_mem|memory~262_combout ;
wire \dut|ram_mem|memory~265_combout ;
wire \dut|registers|MDR|data[1]~feeder_combout ;
wire \WideOr6~1_combout ;
wire \WideOr6~0_combout ;
wire \WideOr6~2_combout ;
wire \dut|registers|MDR|data_out[1]~1_combout ;
wire \dut|alu|Add3~10_combout ;
wire \dut|alu|Add3~23_combout ;
wire \dut|alu|Add3~20_combout ;
wire \dut|alu|data_out~1_combout ;
wire \dut|alu|Add0~0_combout ;
wire \dut|alu|Add2~0_combout ;
wire \dut|alu|Add1~0_combout ;
wire \dut|alu|Mux31~0_combout ;
wire \dut|alu|Mux31~1_combout ;
wire \dut|alu|Add3~24_combout ;
wire \dut|ram_mem|memory~96feeder_combout ;
wire \dut|ram_mem|memory~96_q ;
wire \dut|ram_mem|memory~64feeder_combout ;
wire \dut|ram_mem|memory~64_q ;
wire \dut|ram_mem|memory~32feeder_combout ;
wire \dut|ram_mem|memory~32_q ;
wire \dut|ram_mem|memory~0_q ;
wire \dut|ram_mem|memory~268_combout ;
wire \dut|ram_mem|memory~269_combout ;
wire \dut|ram_mem|memory~224feeder_combout ;
wire \dut|ram_mem|memory~224_q ;
wire \dut|ram_mem|memory~160feeder_combout ;
wire \dut|ram_mem|memory~160_q ;
wire \dut|ram_mem|memory~192feeder_combout ;
wire \dut|ram_mem|memory~192_q ;
wire \dut|ram_mem|memory~128_q ;
wire \dut|ram_mem|memory~266_combout ;
wire \dut|ram_mem|memory~267_combout ;
wire \dut|ram_mem|memory~270_combout ;
wire \dut|registers|MDR|data[0]~feeder_combout ;
wire \dut|registers|MDR|data_out[0]~2_combout ;
wire \dut|alu|Add3~11 ;
wire \dut|alu|Add3~12_combout ;
wire \dut|alu|data_out~0_combout ;
wire \dut|alu|Add2~1 ;
wire \dut|alu|Add2~2_combout ;
wire \dut|alu|Add0~1 ;
wire \dut|alu|Add0~2_combout ;
wire \dut|alu|Add1~1 ;
wire \dut|alu|Add1~2_combout ;
wire \dut|alu|Mux30~0_combout ;
wire \dut|alu|Mux30~1_combout ;
wire \dut|alu|Add3~25_combout ;
wire \dut|alu|Add3~26_combout ;
wire \dut|alu|Add2~3 ;
wire \dut|alu|Add2~4_combout ;
wire \dut|registers|MDR|data_out[2]~0_combout ;
wire \dut|alu|Add0~3 ;
wire \dut|alu|Add0~4_combout ;
wire \dut|alu|Add1~3 ;
wire \dut|alu|Add1~4_combout ;
wire \dut|alu|Add3~18_combout ;
wire \dut|alu|Add3~19_combout ;
wire \dut|alu|Add3~13 ;
wire \dut|alu|Add3~14_combout ;
wire \dut|alu|Add3~21_combout ;
wire \dut|alu|Add3~16_combout ;
wire \dut|alu|Add3~22_combout ;
wire \dut|ram_mem|memory~98feeder_combout ;
wire \dut|ram_mem|memory~98_q ;
wire \dut|ram_mem|memory~66feeder_combout ;
wire \dut|ram_mem|memory~66_q ;
wire \dut|ram_mem|memory~34feeder_combout ;
wire \dut|ram_mem|memory~34_q ;
wire \dut|ram_mem|memory~2_q ;
wire \dut|ram_mem|memory~258_combout ;
wire \dut|ram_mem|memory~259_combout ;
wire \dut|ram_mem|memory~226feeder_combout ;
wire \dut|ram_mem|memory~226_q ;
wire \dut|ram_mem|memory~162feeder_combout ;
wire \dut|ram_mem|memory~162_q ;
wire \dut|ram_mem|memory~194feeder_combout ;
wire \dut|ram_mem|memory~194_q ;
wire \dut|ram_mem|memory~130_q ;
wire \dut|ram_mem|memory~256_combout ;
wire \dut|ram_mem|memory~257_combout ;
wire \dut|ram_mem|memory~260_combout ;
wire \dut|registers|MDR|data[2]~feeder_combout ;
wire [31:0] \dut|registers|H|data ;
wire [31:0] \dut|registers|MDR|data ;
wire [15:0] \dut|registers|decod|s ;
wire [31:0] \dut|ram_mem|data_read ;
wire [31:0] \dut|registers|MBR|data ;

wire [17:0] \WideOr3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \WideOr3_rtl_0|auto_generated|ram_block1a0~portadataout  = \WideOr3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \WideOr3_rtl_0|auto_generated|ram_block1a1  = \WideOr3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mir_rtl_0|auto_generated|ram_block1a0  = \WideOr3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mir_rtl_0|auto_generated|ram_block1a1  = \WideOr3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mir_rtl_0|auto_generated|ram_block1a2  = \WideOr3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \led4~output (
	.i(\dut|registers|MDR|data [2]),
	.oe(\dut|registers|decod|s [1]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led4~output_o ),
	.obar());
// synopsys translate_off
defparam \led4~output .bus_hold = "false";
defparam \led4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \led5~output (
	.i(\dut|registers|MDR|data [1]),
	.oe(\dut|registers|decod|s [1]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led5~output_o ),
	.obar());
// synopsys translate_off
defparam \led5~output .bus_hold = "false";
defparam \led5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \led6~output (
	.i(\dut|registers|MDR|data [0]),
	.oe(\dut|registers|decod|s [1]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led6~output_o ),
	.obar());
// synopsys translate_off
defparam \led6~output .bus_hold = "false";
defparam \led6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \led1~output (
	.i(\dut|alu|Add3~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led1~output_o ),
	.obar());
// synopsys translate_off
defparam \led1~output .bus_hold = "false";
defparam \led1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \led2~output (
	.i(\dut|alu|Add3~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led2~output_o ),
	.obar());
// synopsys translate_off
defparam \led2~output .bus_hold = "false";
defparam \led2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \led3~output (
	.i(\dut|alu|Add3~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led3~output_o ),
	.obar());
// synopsys translate_off
defparam \led3~output .bus_hold = "false";
defparam \led3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \led7~output (
	.i(\dut|ram_mem|data_read [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led7~output_o ),
	.obar());
// synopsys translate_off
defparam \led7~output .bus_hold = "false";
defparam \led7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \led8~output (
	.i(\dut|ram_mem|data_read [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led8~output_o ),
	.obar());
// synopsys translate_off
defparam \led8~output .bus_hold = "false";
defparam \led8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \led9~output (
	.i(\dut|ram_mem|data_read [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led9~output_o ),
	.obar());
// synopsys translate_off
defparam \led9~output .bus_hold = "false";
defparam \led9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \led10~output (
	.i(\dut|registers|MBR|data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led10~output_o ),
	.obar());
// synopsys translate_off
defparam \led10~output .bus_hold = "false";
defparam \led10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \led11~output (
	.i(\dut|registers|MBR|data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led11~output_o ),
	.obar());
// synopsys translate_off
defparam \led11~output .bus_hold = "false";
defparam \led11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \led12~output (
	.i(\dut|registers|MBR|data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led12~output_o ),
	.obar());
// synopsys translate_off
defparam \led12~output .bus_hold = "false";
defparam \led12~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \s7~input (
	.i(s7),
	.ibar(gnd),
	.o(\s7~input_o ));
// synopsys translate_off
defparam \s7~input .bus_hold = "false";
defparam \s7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \s4~input (
	.i(s4),
	.ibar(gnd),
	.o(\s4~input_o ));
// synopsys translate_off
defparam \s4~input .bus_hold = "false";
defparam \s4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N15
cycloneive_io_ibuf \s1~input (
	.i(s1),
	.ibar(gnd),
	.o(\s1~input_o ));
// synopsys translate_off
defparam \s1~input .bus_hold = "false";
defparam \s1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N8
cycloneive_io_ibuf \s6~input (
	.i(s6),
	.ibar(gnd),
	.o(\s6~input_o ));
// synopsys translate_off
defparam \s6~input .bus_hold = "false";
defparam \s6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N8
cycloneive_io_ibuf \s8~input (
	.i(s8),
	.ibar(gnd),
	.o(\s8~input_o ));
// synopsys translate_off
defparam \s8~input .bus_hold = "false";
defparam \s8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \s2~input (
	.i(s2),
	.ibar(gnd),
	.o(\s2~input_o ));
// synopsys translate_off
defparam \s2~input .bus_hold = "false";
defparam \s2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \s3~input (
	.i(s3),
	.ibar(gnd),
	.o(\s3~input_o ));
// synopsys translate_off
defparam \s3~input .bus_hold = "false";
defparam \s3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \s9~input (
	.i(s9),
	.ibar(gnd),
	.o(\s9~input_o ));
// synopsys translate_off
defparam \s9~input .bus_hold = "false";
defparam \s9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \WideOr7~2 (
// Equation(s):
// \WideOr7~2_combout  = (\s8~input_o  & (!\s2~input_o  & (!\s3~input_o  & !\s9~input_o ))) # (!\s8~input_o  & ((\s2~input_o  & (!\s3~input_o  & !\s9~input_o )) # (!\s2~input_o  & (\s3~input_o  $ (\s9~input_o )))))

	.dataa(\s8~input_o ),
	.datab(\s2~input_o ),
	.datac(\s3~input_o ),
	.datad(\s9~input_o ),
	.cin(gnd),
	.combout(\WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~2 .lut_mask = 16'h0116;
defparam \WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N1
cycloneive_io_ibuf \s5~input (
	.i(s5),
	.ibar(gnd),
	.o(\s5~input_o ));
// synopsys translate_off
defparam \s5~input .bus_hold = "false";
defparam \s5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \WideOr7~3 (
// Equation(s):
// \WideOr7~3_combout  = (\s8~input_o  & ((\s2~input_o ) # ((\s3~input_o ) # (\s9~input_o )))) # (!\s8~input_o  & ((\s2~input_o  & ((\s3~input_o ) # (\s9~input_o ))) # (!\s2~input_o  & (\s3~input_o  & \s9~input_o ))))

	.dataa(\s8~input_o ),
	.datab(\s2~input_o ),
	.datac(\s3~input_o ),
	.datad(\s9~input_o ),
	.cin(gnd),
	.combout(\WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~3 .lut_mask = 16'hFEE8;
defparam \WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \WideOr7~4 (
// Equation(s):
// \WideOr7~4_combout  = (\s6~input_o  & (!\s5~input_o  & (\WideOr7~2_combout  $ (!\WideOr7~3_combout )))) # (!\s6~input_o  & ((\WideOr7~2_combout  & (\s5~input_o  $ (!\WideOr7~3_combout ))) # (!\WideOr7~2_combout  & (\s5~input_o  & !\WideOr7~3_combout ))))

	.dataa(\s6~input_o ),
	.datab(\WideOr7~2_combout ),
	.datac(\s5~input_o ),
	.datad(\WideOr7~3_combout ),
	.cin(gnd),
	.combout(\WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~4 .lut_mask = 16'h4816;
defparam \WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \WideOr7~5 (
// Equation(s):
// \WideOr7~5_combout  = (!\s7~input_o  & (!\s4~input_o  & (!\s1~input_o  & \WideOr7~4_combout )))

	.dataa(\s7~input_o ),
	.datab(\s4~input_o ),
	.datac(\s1~input_o ),
	.datad(\WideOr7~4_combout ),
	.cin(gnd),
	.combout(\WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~5 .lut_mask = 16'h0100;
defparam \WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \WideOr3_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr7~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\s1~input_o ,\s2~input_o ,\s3~input_o ,\s4~input_o ,\s5~input_o ,\s6~input_o ,\s7~input_o ,\s8~input_o ,\s9~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\WideOr3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .init_file = "processador.cpu_fpga1.rtl.mif";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:WideOr3_rtl_0|altsyncram_8t01:auto_generated|ALTSYNCRAM";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000;
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A000000000000000000000000000000000009000000000000000000000000012000440000;
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \WideOr3_rtl_0|auto_generated|ram_block1a0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\WideOr3_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WideOr3_rtl_0|auto_generated|ram_block1a0~clkctrl_outclk ));
// synopsys translate_off
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0~clkctrl .clock_type = "global clock";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\WideOr3_rtl_0|auto_generated|ram_block1a1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ));
// synopsys translate_off
defparam \WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl .clock_type = "global clock";
defparam \WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!\s5~input_o  & (!\s2~input_o  & (!\s3~input_o  & !\s6~input_o )))

	.dataa(\s5~input_o ),
	.datab(\s2~input_o ),
	.datac(\s3~input_o ),
	.datad(\s6~input_o ),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0001;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!\s8~input_o  & (\Decoder0~0_combout  & !\s9~input_o ))

	.dataa(\s8~input_o ),
	.datab(\Decoder0~0_combout ),
	.datac(gnd),
	.datad(\s9~input_o ),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h0044;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (\s7~input_o  & (!\s1~input_o  & (!\s4~input_o  & \Decoder0~1_combout )))

	.dataa(\s7~input_o ),
	.datab(\s1~input_o ),
	.datac(\s4~input_o ),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'h0200;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (!\s9~input_o  & ((\s4~input_o  & (!\s7~input_o  & !\s1~input_o )) # (!\s4~input_o  & (\s7~input_o  $ (\s1~input_o )))))

	.dataa(\s4~input_o ),
	.datab(\s9~input_o ),
	.datac(\s7~input_o ),
	.datad(\s1~input_o ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'h0112;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \mir[20]~1 (
// Equation(s):
// \mir[20]~1_combout  = (!\s9~input_o  & (!\s8~input_o  & (\s1~input_o  $ (\s4~input_o ))))

	.dataa(\s1~input_o ),
	.datab(\s9~input_o ),
	.datac(\s4~input_o ),
	.datad(\s8~input_o ),
	.cin(gnd),
	.combout(\mir[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mir[20]~1 .lut_mask = 16'h0012;
defparam \mir[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \mir[22]~0 (
// Equation(s):
// \mir[22]~0_combout  = (!\s9~input_o  & (!\s8~input_o  & (\s4~input_o  $ (\s7~input_o ))))

	.dataa(\s4~input_o ),
	.datab(\s9~input_o ),
	.datac(\s7~input_o ),
	.datad(\s8~input_o ),
	.cin(gnd),
	.combout(\mir[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mir[22]~0 .lut_mask = 16'h0012;
defparam \mir[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \dut|alu|Mux29~0 (
// Equation(s):
// \dut|alu|Mux29~0_combout  = (\s1~input_o ) # (((\s4~input_o ) # (\s9~input_o )) # (!\mir[22]~0_combout ))

	.dataa(\s1~input_o ),
	.datab(\mir[22]~0_combout ),
	.datac(\s4~input_o ),
	.datad(\s9~input_o ),
	.cin(gnd),
	.combout(\dut|alu|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Mux29~0 .lut_mask = 16'hFFFB;
defparam \dut|alu|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \dut|alu|Mux29~1 (
// Equation(s):
// \dut|alu|Mux29~1_combout  = ((\s8~input_o ) # ((\dut|alu|Mux29~0_combout  & \s7~input_o ))) # (!\Decoder0~0_combout )

	.dataa(\dut|alu|Mux29~0_combout ),
	.datab(\Decoder0~0_combout ),
	.datac(\s7~input_o ),
	.datad(\s8~input_o ),
	.cin(gnd),
	.combout(\dut|alu|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Mux29~1 .lut_mask = 16'hFFB3;
defparam \dut|alu|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \dut|alu|Mux29~2 (
// Equation(s):
// \dut|alu|Mux29~2_combout  = (\dut|alu|Mux29~1_combout ) # ((!\s7~input_o  & ((!\mir[20]~1_combout ) # (!\WideOr1~0_combout ))))

	.dataa(\WideOr1~0_combout ),
	.datab(\mir[20]~1_combout ),
	.datac(\s7~input_o ),
	.datad(\dut|alu|Mux29~1_combout ),
	.cin(gnd),
	.combout(\dut|alu|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Mux29~2 .lut_mask = 16'hFF07;
defparam \dut|alu|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (!\s7~input_o  & (!\s1~input_o  & (\s4~input_o  & \Decoder0~1_combout )))

	.dataa(\s7~input_o ),
	.datab(\s1~input_o ),
	.datac(\s4~input_o ),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = 16'h1000;
defparam \Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \dut|registers|H|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dut|alu|Add3~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|registers|H|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|registers|H|data[2] .is_wysiwyg = "true";
defparam \dut|registers|H|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \mir[20]~3 (
// Equation(s):
// \mir[20]~3_combout  = ((\s7~input_o ) # (!\Decoder0~0_combout )) # (!\mir[20]~1_combout )

	.dataa(gnd),
	.datab(\mir[20]~1_combout ),
	.datac(\s7~input_o ),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mir[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mir[20]~3 .lut_mask = 16'hF3FF;
defparam \mir[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \mir[22]~2 (
// Equation(s):
// \mir[22]~2_combout  = (\Decoder0~0_combout  & (!\s1~input_o  & \mir[22]~0_combout ))

	.dataa(\Decoder0~0_combout ),
	.datab(\s1~input_o ),
	.datac(gnd),
	.datad(\mir[22]~0_combout ),
	.cin(gnd),
	.combout(\mir[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mir[22]~2 .lut_mask = 16'h2200;
defparam \mir[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \dut|registers|decod|s[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mir[22]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|registers|decod|s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|registers|decod|s[1] .is_wysiwyg = "true";
defparam \dut|registers|decod|s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \dut|alu|Add3~17 (
// Equation(s):
// \dut|alu|Add3~17_combout  = (\dut|registers|H|data [2] & (\mir[20]~3_combout  & ((\dut|registers|MDR|data [2]) # (!\dut|registers|decod|s [1]))))

	.dataa(\dut|registers|H|data [2]),
	.datab(\mir[20]~3_combout ),
	.datac(\dut|registers|decod|s [1]),
	.datad(\dut|registers|MDR|data [2]),
	.cin(gnd),
	.combout(\dut|alu|Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~17 .lut_mask = 16'h8808;
defparam \dut|alu|Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = (\Decoder0~0_combout  & (\WideOr1~0_combout  & !\s8~input_o ))

	.dataa(gnd),
	.datab(\Decoder0~0_combout ),
	.datac(\WideOr1~0_combout ),
	.datad(\s8~input_o ),
	.cin(gnd),
	.combout(\WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = 16'h00C0;
defparam \WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \dut|alu|Mux29~3 (
// Equation(s):
// \dut|alu|Mux29~3_combout  = (\mir[20]~3_combout  & (!\WideOr1~1_combout )) # (!\mir[20]~3_combout  & ((!\mir[22]~2_combout )))

	.dataa(\WideOr1~1_combout ),
	.datab(\mir[22]~2_combout ),
	.datac(gnd),
	.datad(\mir[20]~3_combout ),
	.cin(gnd),
	.combout(\dut|alu|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Mux29~3 .lut_mask = 16'h5533;
defparam \dut|alu|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \dut|registers|MBR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut|alu|Add3~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|registers|MBR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|registers|MBR|data[1] .is_wysiwyg = "true";
defparam \dut|registers|MBR|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_lcell_comb \dut|ram_mem|memory~97feeder (
// Equation(s):
// \dut|ram_mem|memory~97feeder_combout  = \dut|registers|MBR|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~97feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~97feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~97feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \dut|ram_mem|memory~278 (
// Equation(s):
// \dut|ram_mem|memory~278_combout  = (\mir_rtl_0|auto_generated|ram_block1a1  & (!\mir_rtl_0|auto_generated|ram_block1a2  & \mir_rtl_0|auto_generated|ram_block1a0 ))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\mir_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~278_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~278 .lut_mask = 16'h0A00;
defparam \dut|ram_mem|memory~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N27
dffeas \dut|ram_mem|memory~97 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~97 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \dut|ram_mem|memory~276 (
// Equation(s):
// \dut|ram_mem|memory~276_combout  = (\mir_rtl_0|auto_generated|ram_block1a0  & (!\mir_rtl_0|auto_generated|ram_block1a2  & !\mir_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.datab(gnd),
	.datac(\mir_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~276_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~276 .lut_mask = 16'h000A;
defparam \dut|ram_mem|memory~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \dut|ram_mem|memory~33 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dut|registers|MBR|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|ram_mem|memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~33 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \dut|ram_mem|memory~277 (
// Equation(s):
// \dut|ram_mem|memory~277_combout  = (!\mir_rtl_0|auto_generated|ram_block1a1  & (!\mir_rtl_0|auto_generated|ram_block1a2  & !\mir_rtl_0|auto_generated|ram_block1a0 ))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\mir_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~277_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~277 .lut_mask = 16'h0005;
defparam \dut|ram_mem|memory~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \dut|ram_mem|memory~1 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dut|registers|MBR|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|ram_mem|memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~1 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneive_lcell_comb \dut|ram_mem|memory~263 (
// Equation(s):
// \dut|ram_mem|memory~263_combout  = (\mir_rtl_0|auto_generated|ram_block1a1  & (((\mir_rtl_0|auto_generated|ram_block1a0 )))) # (!\mir_rtl_0|auto_generated|ram_block1a1  & ((\mir_rtl_0|auto_generated|ram_block1a0  & (\dut|ram_mem|memory~33_q )) # 
// (!\mir_rtl_0|auto_generated|ram_block1a0  & ((\dut|ram_mem|memory~1_q )))))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\dut|ram_mem|memory~33_q ),
	.datac(\dut|ram_mem|memory~1_q ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~263_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~263 .lut_mask = 16'hEE50;
defparam \dut|ram_mem|memory~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \dut|ram_mem|memory~65feeder (
// Equation(s):
// \dut|ram_mem|memory~65feeder_combout  = \dut|registers|MBR|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~65feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \dut|ram_mem|memory~275 (
// Equation(s):
// \dut|ram_mem|memory~275_combout  = (\mir_rtl_0|auto_generated|ram_block1a1  & (!\mir_rtl_0|auto_generated|ram_block1a2  & !\mir_rtl_0|auto_generated|ram_block1a0 ))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\mir_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~275_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~275 .lut_mask = 16'h000A;
defparam \dut|ram_mem|memory~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \dut|ram_mem|memory~65 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~65 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \dut|ram_mem|memory~264 (
// Equation(s):
// \dut|ram_mem|memory~264_combout  = (\mir_rtl_0|auto_generated|ram_block1a1  & ((\dut|ram_mem|memory~263_combout  & (\dut|ram_mem|memory~97_q )) # (!\dut|ram_mem|memory~263_combout  & ((\dut|ram_mem|memory~65_q ))))) # 
// (!\mir_rtl_0|auto_generated|ram_block1a1  & (((\dut|ram_mem|memory~263_combout ))))

	.dataa(\dut|ram_mem|memory~97_q ),
	.datab(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\dut|ram_mem|memory~263_combout ),
	.datad(\dut|ram_mem|memory~65_q ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~264_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~264 .lut_mask = 16'hBCB0;
defparam \dut|ram_mem|memory~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \dut|ram_mem|memory~225feeder (
// Equation(s):
// \dut|ram_mem|memory~225feeder_combout  = \dut|registers|MBR|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~225feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \dut|ram_mem|memory~274 (
// Equation(s):
// \dut|ram_mem|memory~274_combout  = (\mir_rtl_0|auto_generated|ram_block1a2  & (\mir_rtl_0|auto_generated|ram_block1a1  & \mir_rtl_0|auto_generated|ram_block1a0 ))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~274_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~274 .lut_mask = 16'h8800;
defparam \dut|ram_mem|memory~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N15
dffeas \dut|ram_mem|memory~225 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~225 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_lcell_comb \dut|ram_mem|memory~161feeder (
// Equation(s):
// \dut|ram_mem|memory~161feeder_combout  = \dut|registers|MBR|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~161feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneive_lcell_comb \dut|ram_mem|memory~271 (
// Equation(s):
// \dut|ram_mem|memory~271_combout  = (\mir_rtl_0|auto_generated|ram_block1a2  & (!\mir_rtl_0|auto_generated|ram_block1a1  & \mir_rtl_0|auto_generated|ram_block1a0 ))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~271_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~271 .lut_mask = 16'h2200;
defparam \dut|ram_mem|memory~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \dut|ram_mem|memory~161 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~161 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \dut|ram_mem|memory~193feeder (
// Equation(s):
// \dut|ram_mem|memory~193feeder_combout  = \dut|registers|MBR|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~193feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~193feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~193feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \dut|ram_mem|memory~272 (
// Equation(s):
// \dut|ram_mem|memory~272_combout  = (\mir_rtl_0|auto_generated|ram_block1a1  & (\mir_rtl_0|auto_generated|ram_block1a2  & !\mir_rtl_0|auto_generated|ram_block1a0 ))

	.dataa(gnd),
	.datab(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\mir_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~272_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~272 .lut_mask = 16'h00C0;
defparam \dut|ram_mem|memory~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \dut|ram_mem|memory~193 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~193 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \dut|ram_mem|memory~273 (
// Equation(s):
// \dut|ram_mem|memory~273_combout  = (!\mir_rtl_0|auto_generated|ram_block1a0  & (\mir_rtl_0|auto_generated|ram_block1a2  & !\mir_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.datab(gnd),
	.datac(\mir_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~273_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~273 .lut_mask = 16'h0050;
defparam \dut|ram_mem|memory~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N27
dffeas \dut|ram_mem|memory~129 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dut|registers|MBR|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|ram_mem|memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~129 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \dut|ram_mem|memory~261 (
// Equation(s):
// \dut|ram_mem|memory~261_combout  = (\mir_rtl_0|auto_generated|ram_block1a0  & (((\mir_rtl_0|auto_generated|ram_block1a1 )))) # (!\mir_rtl_0|auto_generated|ram_block1a0  & ((\mir_rtl_0|auto_generated|ram_block1a1  & (\dut|ram_mem|memory~193_q )) # 
// (!\mir_rtl_0|auto_generated|ram_block1a1  & ((\dut|ram_mem|memory~129_q )))))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.datab(\dut|ram_mem|memory~193_q ),
	.datac(\dut|ram_mem|memory~129_q ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~261_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~261 .lut_mask = 16'hEE50;
defparam \dut|ram_mem|memory~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \dut|ram_mem|memory~262 (
// Equation(s):
// \dut|ram_mem|memory~262_combout  = (\mir_rtl_0|auto_generated|ram_block1a0  & ((\dut|ram_mem|memory~261_combout  & (\dut|ram_mem|memory~225_q )) # (!\dut|ram_mem|memory~261_combout  & ((\dut|ram_mem|memory~161_q ))))) # 
// (!\mir_rtl_0|auto_generated|ram_block1a0  & (((\dut|ram_mem|memory~261_combout ))))

	.dataa(\dut|ram_mem|memory~225_q ),
	.datab(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.datac(\dut|ram_mem|memory~161_q ),
	.datad(\dut|ram_mem|memory~261_combout ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~262_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~262 .lut_mask = 16'hBBC0;
defparam \dut|ram_mem|memory~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \dut|ram_mem|memory~265 (
// Equation(s):
// \dut|ram_mem|memory~265_combout  = (\mir_rtl_0|auto_generated|ram_block1a2  & ((\dut|ram_mem|memory~262_combout ))) # (!\mir_rtl_0|auto_generated|ram_block1a2  & (\dut|ram_mem|memory~264_combout ))

	.dataa(gnd),
	.datab(\mir_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\dut|ram_mem|memory~264_combout ),
	.datad(\dut|ram_mem|memory~262_combout ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~265_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~265 .lut_mask = 16'hFC30;
defparam \dut|ram_mem|memory~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \dut|ram_mem|data_read[1] (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a0~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|data_read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|data_read[1] .is_wysiwyg = "true";
defparam \dut|ram_mem|data_read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \dut|registers|MDR|data[1]~feeder (
// Equation(s):
// \dut|registers|MDR|data[1]~feeder_combout  = \dut|ram_mem|data_read [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|ram_mem|data_read [1]),
	.cin(gnd),
	.combout(\dut|registers|MDR|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|registers|MDR|data[1]~feeder .lut_mask = 16'hFF00;
defparam \dut|registers|MDR|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \WideOr6~1 (
// Equation(s):
// \WideOr6~1_combout  = (!\s4~input_o  & (!\s7~input_o  & !\s1~input_o ))

	.dataa(\s4~input_o ),
	.datab(gnd),
	.datac(\s7~input_o ),
	.datad(\s1~input_o ),
	.cin(gnd),
	.combout(\WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~1 .lut_mask = 16'h0005;
defparam \WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (!\s8~input_o  & ((\s6~input_o  & (!\s9~input_o  & !\s3~input_o )) # (!\s6~input_o  & (\s9~input_o  $ (\s3~input_o )))))

	.dataa(\s6~input_o ),
	.datab(\s9~input_o ),
	.datac(\s3~input_o ),
	.datad(\s8~input_o ),
	.cin(gnd),
	.combout(\WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = 16'h0016;
defparam \WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \WideOr6~2 (
// Equation(s):
// \WideOr6~2_combout  = (\WideOr6~1_combout  & (!\s2~input_o  & (!\s5~input_o  & \WideOr6~0_combout )))

	.dataa(\WideOr6~1_combout ),
	.datab(\s2~input_o ),
	.datac(\s5~input_o ),
	.datad(\WideOr6~0_combout ),
	.cin(gnd),
	.combout(\WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~2 .lut_mask = 16'h0200;
defparam \WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \dut|registers|MDR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut|registers|MDR|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|registers|MDR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|registers|MDR|data[1] .is_wysiwyg = "true";
defparam \dut|registers|MDR|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \dut|registers|MDR|data_out[1]~1 (
// Equation(s):
// \dut|registers|MDR|data_out[1]~1_combout  = (\dut|registers|MDR|data [1]) # (!\dut|registers|decod|s [1])

	.dataa(\dut|registers|MDR|data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|registers|decod|s [1]),
	.cin(gnd),
	.combout(\dut|registers|MDR|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|registers|MDR|data_out[1]~1 .lut_mask = 16'hAAFF;
defparam \dut|registers|MDR|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \dut|alu|Add3~10 (
// Equation(s):
// \dut|alu|Add3~10_combout  = \dut|registers|MDR|data_out[0]~2_combout  $ (VCC)
// \dut|alu|Add3~11  = CARRY(\dut|registers|MDR|data_out[0]~2_combout )

	.dataa(gnd),
	.datab(\dut|registers|MDR|data_out[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|alu|Add3~10_combout ),
	.cout(\dut|alu|Add3~11 ));
// synopsys translate_off
defparam \dut|alu|Add3~10 .lut_mask = 16'h33CC;
defparam \dut|alu|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \dut|alu|Add3~23 (
// Equation(s):
// \dut|alu|Add3~23_combout  = ((\s1~input_o ) # ((\dut|alu|Add3~10_combout ) # (!\mir[22]~0_combout ))) # (!\Decoder0~0_combout )

	.dataa(\Decoder0~0_combout ),
	.datab(\s1~input_o ),
	.datac(\mir[22]~0_combout ),
	.datad(\dut|alu|Add3~10_combout ),
	.cin(gnd),
	.combout(\dut|alu|Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~23 .lut_mask = 16'hFFDF;
defparam \dut|alu|Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \dut|alu|Add3~20 (
// Equation(s):
// \dut|alu|Add3~20_combout  = (\dut|alu|Mux29~2_combout  & (((\dut|registers|MDR|data_out[0]~2_combout )))) # (!\dut|alu|Mux29~2_combout  & (!\Decoder0~2_combout  & ((\dut|alu|Add3~23_combout ))))

	.dataa(\Decoder0~2_combout ),
	.datab(\dut|registers|MDR|data_out[0]~2_combout ),
	.datac(\dut|alu|Mux29~2_combout ),
	.datad(\dut|alu|Add3~23_combout ),
	.cin(gnd),
	.combout(\dut|alu|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~20 .lut_mask = 16'hC5C0;
defparam \dut|alu|Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \dut|registers|H|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dut|alu|Add3~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|registers|H|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|registers|H|data[0] .is_wysiwyg = "true";
defparam \dut|registers|H|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \dut|alu|data_out~1 (
// Equation(s):
// \dut|alu|data_out~1_combout  = (\dut|registers|H|data [0] & ((\dut|registers|MDR|data [0]) # (!\dut|registers|decod|s [1])))

	.dataa(\dut|registers|H|data [0]),
	.datab(\dut|registers|MDR|data [0]),
	.datac(gnd),
	.datad(\dut|registers|decod|s [1]),
	.cin(gnd),
	.combout(\dut|alu|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|data_out~1 .lut_mask = 16'h88AA;
defparam \dut|alu|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \dut|alu|Add0~0 (
// Equation(s):
// \dut|alu|Add0~0_combout  = (\dut|registers|H|data [0] & (\dut|registers|MDR|data_out[0]~2_combout  $ (VCC))) # (!\dut|registers|H|data [0] & (\dut|registers|MDR|data_out[0]~2_combout  & VCC))
// \dut|alu|Add0~1  = CARRY((\dut|registers|H|data [0] & \dut|registers|MDR|data_out[0]~2_combout ))

	.dataa(\dut|registers|H|data [0]),
	.datab(\dut|registers|MDR|data_out[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|alu|Add0~0_combout ),
	.cout(\dut|alu|Add0~1 ));
// synopsys translate_off
defparam \dut|alu|Add0~0 .lut_mask = 16'h6688;
defparam \dut|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \dut|alu|Add2~0 (
// Equation(s):
// \dut|alu|Add2~0_combout  = \dut|registers|H|data [0] $ (VCC)
// \dut|alu|Add2~1  = CARRY(\dut|registers|H|data [0])

	.dataa(\dut|registers|H|data [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|alu|Add2~0_combout ),
	.cout(\dut|alu|Add2~1 ));
// synopsys translate_off
defparam \dut|alu|Add2~0 .lut_mask = 16'h55AA;
defparam \dut|alu|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \dut|alu|Add1~0 (
// Equation(s):
// \dut|alu|Add1~0_combout  = \dut|alu|Add0~0_combout  $ (VCC)
// \dut|alu|Add1~1  = CARRY(\dut|alu|Add0~0_combout )

	.dataa(gnd),
	.datab(\dut|alu|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|alu|Add1~0_combout ),
	.cout(\dut|alu|Add1~1 ));
// synopsys translate_off
defparam \dut|alu|Add1~0 .lut_mask = 16'h33CC;
defparam \dut|alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \dut|alu|Mux31~0 (
// Equation(s):
// \dut|alu|Mux31~0_combout  = (\dut|alu|Mux29~3_combout  & ((\dut|alu|Add2~0_combout ) # ((\mir[20]~3_combout )))) # (!\dut|alu|Mux29~3_combout  & (((!\mir[20]~3_combout  & \dut|alu|Add1~0_combout ))))

	.dataa(\dut|alu|Mux29~3_combout ),
	.datab(\dut|alu|Add2~0_combout ),
	.datac(\mir[20]~3_combout ),
	.datad(\dut|alu|Add1~0_combout ),
	.cin(gnd),
	.combout(\dut|alu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Mux31~0 .lut_mask = 16'hADA8;
defparam \dut|alu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \dut|alu|Mux31~1 (
// Equation(s):
// \dut|alu|Mux31~1_combout  = (\mir[20]~3_combout  & ((\dut|alu|Mux31~0_combout  & (\dut|alu|data_out~1_combout )) # (!\dut|alu|Mux31~0_combout  & ((\dut|alu|Add0~0_combout ))))) # (!\mir[20]~3_combout  & (((\dut|alu|Mux31~0_combout ))))

	.dataa(\dut|alu|data_out~1_combout ),
	.datab(\mir[20]~3_combout ),
	.datac(\dut|alu|Add0~0_combout ),
	.datad(\dut|alu|Mux31~0_combout ),
	.cin(gnd),
	.combout(\dut|alu|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Mux31~1 .lut_mask = 16'hBBC0;
defparam \dut|alu|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \dut|alu|Add3~24 (
// Equation(s):
// \dut|alu|Add3~24_combout  = (\dut|alu|Add3~20_combout ) # ((\Decoder0~2_combout  & (!\dut|alu|Mux29~2_combout  & \dut|alu|Mux31~1_combout )))

	.dataa(\Decoder0~2_combout ),
	.datab(\dut|alu|Mux29~2_combout ),
	.datac(\dut|alu|Add3~20_combout ),
	.datad(\dut|alu|Mux31~1_combout ),
	.cin(gnd),
	.combout(\dut|alu|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~24 .lut_mask = 16'hF2F0;
defparam \dut|alu|Add3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \dut|registers|MBR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut|alu|Add3~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|registers|MBR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|registers|MBR|data[0] .is_wysiwyg = "true";
defparam \dut|registers|MBR|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_lcell_comb \dut|ram_mem|memory~96feeder (
// Equation(s):
// \dut|ram_mem|memory~96feeder_combout  = \dut|registers|MBR|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|registers|MBR|data [0]),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~96feeder .lut_mask = 16'hFF00;
defparam \dut|ram_mem|memory~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \dut|ram_mem|memory~96 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~96 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \dut|ram_mem|memory~64feeder (
// Equation(s):
// \dut|ram_mem|memory~64feeder_combout  = \dut|registers|MBR|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|registers|MBR|data [0]),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~64feeder .lut_mask = 16'hFF00;
defparam \dut|ram_mem|memory~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \dut|ram_mem|memory~64 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~64 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \dut|ram_mem|memory~32feeder (
// Equation(s):
// \dut|ram_mem|memory~32feeder_combout  = \dut|registers|MBR|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~32feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \dut|ram_mem|memory~32 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~32 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N15
dffeas \dut|ram_mem|memory~0 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dut|registers|MBR|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|ram_mem|memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~0 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \dut|ram_mem|memory~268 (
// Equation(s):
// \dut|ram_mem|memory~268_combout  = (\mir_rtl_0|auto_generated|ram_block1a1  & (((\mir_rtl_0|auto_generated|ram_block1a0 )))) # (!\mir_rtl_0|auto_generated|ram_block1a1  & ((\mir_rtl_0|auto_generated|ram_block1a0  & (\dut|ram_mem|memory~32_q )) # 
// (!\mir_rtl_0|auto_generated|ram_block1a0  & ((\dut|ram_mem|memory~0_q )))))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\dut|ram_mem|memory~32_q ),
	.datac(\dut|ram_mem|memory~0_q ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~268_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~268 .lut_mask = 16'hEE50;
defparam \dut|ram_mem|memory~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \dut|ram_mem|memory~269 (
// Equation(s):
// \dut|ram_mem|memory~269_combout  = (\mir_rtl_0|auto_generated|ram_block1a1  & ((\dut|ram_mem|memory~268_combout  & (\dut|ram_mem|memory~96_q )) # (!\dut|ram_mem|memory~268_combout  & ((\dut|ram_mem|memory~64_q ))))) # 
// (!\mir_rtl_0|auto_generated|ram_block1a1  & (((\dut|ram_mem|memory~268_combout ))))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\dut|ram_mem|memory~96_q ),
	.datac(\dut|ram_mem|memory~64_q ),
	.datad(\dut|ram_mem|memory~268_combout ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~269_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~269 .lut_mask = 16'hDDA0;
defparam \dut|ram_mem|memory~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneive_lcell_comb \dut|ram_mem|memory~224feeder (
// Equation(s):
// \dut|ram_mem|memory~224feeder_combout  = \dut|registers|MBR|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~224feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N31
dffeas \dut|ram_mem|memory~224 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~224 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \dut|ram_mem|memory~160feeder (
// Equation(s):
// \dut|ram_mem|memory~160feeder_combout  = \dut|registers|MBR|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~160feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~160feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~160feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \dut|ram_mem|memory~160 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~160 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \dut|ram_mem|memory~192feeder (
// Equation(s):
// \dut|ram_mem|memory~192feeder_combout  = \dut|registers|MBR|data [0]

	.dataa(gnd),
	.datab(\dut|registers|MBR|data [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~192feeder .lut_mask = 16'hCCCC;
defparam \dut|ram_mem|memory~192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \dut|ram_mem|memory~192 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~192 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \dut|ram_mem|memory~128 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dut|registers|MBR|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|ram_mem|memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~128 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \dut|ram_mem|memory~266 (
// Equation(s):
// \dut|ram_mem|memory~266_combout  = (\mir_rtl_0|auto_generated|ram_block1a0  & (((\mir_rtl_0|auto_generated|ram_block1a1 )))) # (!\mir_rtl_0|auto_generated|ram_block1a0  & ((\mir_rtl_0|auto_generated|ram_block1a1  & (\dut|ram_mem|memory~192_q )) # 
// (!\mir_rtl_0|auto_generated|ram_block1a1  & ((\dut|ram_mem|memory~128_q )))))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.datab(\dut|ram_mem|memory~192_q ),
	.datac(\dut|ram_mem|memory~128_q ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~266_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~266 .lut_mask = 16'hEE50;
defparam \dut|ram_mem|memory~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \dut|ram_mem|memory~267 (
// Equation(s):
// \dut|ram_mem|memory~267_combout  = (\mir_rtl_0|auto_generated|ram_block1a0  & ((\dut|ram_mem|memory~266_combout  & (\dut|ram_mem|memory~224_q )) # (!\dut|ram_mem|memory~266_combout  & ((\dut|ram_mem|memory~160_q ))))) # 
// (!\mir_rtl_0|auto_generated|ram_block1a0  & (((\dut|ram_mem|memory~266_combout ))))

	.dataa(\dut|ram_mem|memory~224_q ),
	.datab(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.datac(\dut|ram_mem|memory~160_q ),
	.datad(\dut|ram_mem|memory~266_combout ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~267_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~267 .lut_mask = 16'hBBC0;
defparam \dut|ram_mem|memory~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \dut|ram_mem|memory~270 (
// Equation(s):
// \dut|ram_mem|memory~270_combout  = (\mir_rtl_0|auto_generated|ram_block1a2  & ((\dut|ram_mem|memory~267_combout ))) # (!\mir_rtl_0|auto_generated|ram_block1a2  & (\dut|ram_mem|memory~269_combout ))

	.dataa(gnd),
	.datab(\mir_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\dut|ram_mem|memory~269_combout ),
	.datad(\dut|ram_mem|memory~267_combout ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~270_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~270 .lut_mask = 16'hFC30;
defparam \dut|ram_mem|memory~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \dut|ram_mem|data_read[0] (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a0~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|data_read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|data_read[0] .is_wysiwyg = "true";
defparam \dut|ram_mem|data_read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \dut|registers|MDR|data[0]~feeder (
// Equation(s):
// \dut|registers|MDR|data[0]~feeder_combout  = \dut|ram_mem|data_read [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|ram_mem|data_read [0]),
	.cin(gnd),
	.combout(\dut|registers|MDR|data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|registers|MDR|data[0]~feeder .lut_mask = 16'hFF00;
defparam \dut|registers|MDR|data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \dut|registers|MDR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut|registers|MDR|data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|registers|MDR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|registers|MDR|data[0] .is_wysiwyg = "true";
defparam \dut|registers|MDR|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \dut|registers|MDR|data_out[0]~2 (
// Equation(s):
// \dut|registers|MDR|data_out[0]~2_combout  = (\dut|registers|MDR|data [0]) # (!\dut|registers|decod|s [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|decod|s [1]),
	.datad(\dut|registers|MDR|data [0]),
	.cin(gnd),
	.combout(\dut|registers|MDR|data_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|registers|MDR|data_out[0]~2 .lut_mask = 16'hFF0F;
defparam \dut|registers|MDR|data_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \dut|alu|Add3~12 (
// Equation(s):
// \dut|alu|Add3~12_combout  = (\dut|registers|MDR|data_out[1]~1_combout  & (!\dut|alu|Add3~11 )) # (!\dut|registers|MDR|data_out[1]~1_combout  & ((\dut|alu|Add3~11 ) # (GND)))
// \dut|alu|Add3~13  = CARRY((!\dut|alu|Add3~11 ) # (!\dut|registers|MDR|data_out[1]~1_combout ))

	.dataa(gnd),
	.datab(\dut|registers|MDR|data_out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|alu|Add3~11 ),
	.combout(\dut|alu|Add3~12_combout ),
	.cout(\dut|alu|Add3~13 ));
// synopsys translate_off
defparam \dut|alu|Add3~12 .lut_mask = 16'h3C3F;
defparam \dut|alu|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \dut|alu|data_out~0 (
// Equation(s):
// \dut|alu|data_out~0_combout  = (\dut|registers|H|data [1] & ((\dut|registers|MDR|data [1]) # (!\dut|registers|decod|s [1])))

	.dataa(\dut|registers|MDR|data [1]),
	.datab(gnd),
	.datac(\dut|registers|H|data [1]),
	.datad(\dut|registers|decod|s [1]),
	.cin(gnd),
	.combout(\dut|alu|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|data_out~0 .lut_mask = 16'hA0F0;
defparam \dut|alu|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \dut|alu|Add2~2 (
// Equation(s):
// \dut|alu|Add2~2_combout  = (\dut|registers|H|data [1] & (!\dut|alu|Add2~1 )) # (!\dut|registers|H|data [1] & ((\dut|alu|Add2~1 ) # (GND)))
// \dut|alu|Add2~3  = CARRY((!\dut|alu|Add2~1 ) # (!\dut|registers|H|data [1]))

	.dataa(\dut|registers|H|data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|alu|Add2~1 ),
	.combout(\dut|alu|Add2~2_combout ),
	.cout(\dut|alu|Add2~3 ));
// synopsys translate_off
defparam \dut|alu|Add2~2 .lut_mask = 16'h5A5F;
defparam \dut|alu|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \dut|alu|Add0~2 (
// Equation(s):
// \dut|alu|Add0~2_combout  = (\dut|registers|H|data [1] & ((\dut|registers|MDR|data_out[1]~1_combout  & (\dut|alu|Add0~1  & VCC)) # (!\dut|registers|MDR|data_out[1]~1_combout  & (!\dut|alu|Add0~1 )))) # (!\dut|registers|H|data [1] & 
// ((\dut|registers|MDR|data_out[1]~1_combout  & (!\dut|alu|Add0~1 )) # (!\dut|registers|MDR|data_out[1]~1_combout  & ((\dut|alu|Add0~1 ) # (GND)))))
// \dut|alu|Add0~3  = CARRY((\dut|registers|H|data [1] & (!\dut|registers|MDR|data_out[1]~1_combout  & !\dut|alu|Add0~1 )) # (!\dut|registers|H|data [1] & ((!\dut|alu|Add0~1 ) # (!\dut|registers|MDR|data_out[1]~1_combout ))))

	.dataa(\dut|registers|H|data [1]),
	.datab(\dut|registers|MDR|data_out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|alu|Add0~1 ),
	.combout(\dut|alu|Add0~2_combout ),
	.cout(\dut|alu|Add0~3 ));
// synopsys translate_off
defparam \dut|alu|Add0~2 .lut_mask = 16'h9617;
defparam \dut|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \dut|alu|Add1~2 (
// Equation(s):
// \dut|alu|Add1~2_combout  = (\dut|alu|Add0~2_combout  & (!\dut|alu|Add1~1 )) # (!\dut|alu|Add0~2_combout  & ((\dut|alu|Add1~1 ) # (GND)))
// \dut|alu|Add1~3  = CARRY((!\dut|alu|Add1~1 ) # (!\dut|alu|Add0~2_combout ))

	.dataa(gnd),
	.datab(\dut|alu|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|alu|Add1~1 ),
	.combout(\dut|alu|Add1~2_combout ),
	.cout(\dut|alu|Add1~3 ));
// synopsys translate_off
defparam \dut|alu|Add1~2 .lut_mask = 16'h3C3F;
defparam \dut|alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \dut|alu|Mux30~0 (
// Equation(s):
// \dut|alu|Mux30~0_combout  = (\dut|alu|Mux29~3_combout  & (\mir[20]~3_combout )) # (!\dut|alu|Mux29~3_combout  & ((\mir[20]~3_combout  & ((\dut|alu|Add0~2_combout ))) # (!\mir[20]~3_combout  & (\dut|alu|Add1~2_combout ))))

	.dataa(\dut|alu|Mux29~3_combout ),
	.datab(\mir[20]~3_combout ),
	.datac(\dut|alu|Add1~2_combout ),
	.datad(\dut|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\dut|alu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Mux30~0 .lut_mask = 16'hDC98;
defparam \dut|alu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \dut|alu|Mux30~1 (
// Equation(s):
// \dut|alu|Mux30~1_combout  = (\dut|alu|Mux29~3_combout  & ((\dut|alu|Mux30~0_combout  & (\dut|alu|data_out~0_combout )) # (!\dut|alu|Mux30~0_combout  & ((\dut|alu|Add2~2_combout ))))) # (!\dut|alu|Mux29~3_combout  & (((\dut|alu|Mux30~0_combout ))))

	.dataa(\dut|alu|data_out~0_combout ),
	.datab(\dut|alu|Mux29~3_combout ),
	.datac(\dut|alu|Add2~2_combout ),
	.datad(\dut|alu|Mux30~0_combout ),
	.cin(gnd),
	.combout(\dut|alu|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Mux30~1 .lut_mask = 16'hBBC0;
defparam \dut|alu|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \dut|alu|Add3~25 (
// Equation(s):
// \dut|alu|Add3~25_combout  = (\Decoder0~2_combout  & (((\dut|alu|Mux30~1_combout )))) # (!\Decoder0~2_combout  & (\dut|alu|Add3~12_combout  & (\mir[22]~2_combout )))

	.dataa(\Decoder0~2_combout ),
	.datab(\dut|alu|Add3~12_combout ),
	.datac(\mir[22]~2_combout ),
	.datad(\dut|alu|Mux30~1_combout ),
	.cin(gnd),
	.combout(\dut|alu|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~25 .lut_mask = 16'hEA40;
defparam \dut|alu|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \dut|alu|Add3~26 (
// Equation(s):
// \dut|alu|Add3~26_combout  = (\dut|alu|Mux29~2_combout  & ((\dut|registers|MDR|data [1]) # ((!\dut|registers|decod|s [1])))) # (!\dut|alu|Mux29~2_combout  & (((\dut|alu|Add3~25_combout ))))

	.dataa(\dut|registers|MDR|data [1]),
	.datab(\dut|registers|decod|s [1]),
	.datac(\dut|alu|Mux29~2_combout ),
	.datad(\dut|alu|Add3~25_combout ),
	.cin(gnd),
	.combout(\dut|alu|Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~26 .lut_mask = 16'hBFB0;
defparam \dut|alu|Add3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \dut|registers|H|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dut|alu|Add3~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|registers|H|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|registers|H|data[1] .is_wysiwyg = "true";
defparam \dut|registers|H|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \dut|alu|Add2~4 (
// Equation(s):
// \dut|alu|Add2~4_combout  = \dut|registers|H|data [2] $ (!\dut|alu|Add2~3 )

	.dataa(\dut|registers|H|data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dut|alu|Add2~3 ),
	.combout(\dut|alu|Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add2~4 .lut_mask = 16'hA5A5;
defparam \dut|alu|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \dut|registers|MDR|data_out[2]~0 (
// Equation(s):
// \dut|registers|MDR|data_out[2]~0_combout  = (\dut|registers|MDR|data [2]) # (!\dut|registers|decod|s [1])

	.dataa(gnd),
	.datab(\dut|registers|MDR|data [2]),
	.datac(gnd),
	.datad(\dut|registers|decod|s [1]),
	.cin(gnd),
	.combout(\dut|registers|MDR|data_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|registers|MDR|data_out[2]~0 .lut_mask = 16'hCCFF;
defparam \dut|registers|MDR|data_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \dut|alu|Add0~4 (
// Equation(s):
// \dut|alu|Add0~4_combout  = \dut|registers|H|data [2] $ (\dut|alu|Add0~3  $ (!\dut|registers|MDR|data_out[2]~0_combout ))

	.dataa(\dut|registers|H|data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|registers|MDR|data_out[2]~0_combout ),
	.cin(\dut|alu|Add0~3 ),
	.combout(\dut|alu|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add0~4 .lut_mask = 16'h5AA5;
defparam \dut|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \dut|alu|Add1~4 (
// Equation(s):
// \dut|alu|Add1~4_combout  = \dut|alu|Add1~3  $ (!\dut|alu|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|alu|Add0~4_combout ),
	.cin(\dut|alu|Add1~3 ),
	.combout(\dut|alu|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add1~4 .lut_mask = 16'hF00F;
defparam \dut|alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \dut|alu|Add3~18 (
// Equation(s):
// \dut|alu|Add3~18_combout  = (\dut|alu|Mux29~3_combout  & (((\mir[20]~3_combout )))) # (!\dut|alu|Mux29~3_combout  & ((\mir[20]~3_combout  & (\dut|alu|Add0~4_combout )) # (!\mir[20]~3_combout  & ((\dut|alu|Add1~4_combout )))))

	.dataa(\dut|alu|Mux29~3_combout ),
	.datab(\dut|alu|Add0~4_combout ),
	.datac(\mir[20]~3_combout ),
	.datad(\dut|alu|Add1~4_combout ),
	.cin(gnd),
	.combout(\dut|alu|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~18 .lut_mask = 16'hE5E0;
defparam \dut|alu|Add3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \dut|alu|Add3~19 (
// Equation(s):
// \dut|alu|Add3~19_combout  = (\dut|alu|Mux29~3_combout  & ((\dut|alu|Add3~17_combout ) # ((\dut|alu|Add2~4_combout  & !\dut|alu|Add3~18_combout )))) # (!\dut|alu|Mux29~3_combout  & (((\dut|alu|Add3~18_combout ))))

	.dataa(\dut|alu|Add3~17_combout ),
	.datab(\dut|alu|Mux29~3_combout ),
	.datac(\dut|alu|Add2~4_combout ),
	.datad(\dut|alu|Add3~18_combout ),
	.cin(gnd),
	.combout(\dut|alu|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~19 .lut_mask = 16'hBBC8;
defparam \dut|alu|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \dut|alu|Add3~14 (
// Equation(s):
// \dut|alu|Add3~14_combout  = \dut|registers|MDR|data_out[2]~0_combout  $ (!\dut|alu|Add3~13 )

	.dataa(\dut|registers|MDR|data_out[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dut|alu|Add3~13 ),
	.combout(\dut|alu|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~14 .lut_mask = 16'hA5A5;
defparam \dut|alu|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \dut|alu|Add3~21 (
// Equation(s):
// \dut|alu|Add3~21_combout  = (\Decoder0~0_combout  & (!\s1~input_o  & (\mir[22]~0_combout  & !\Decoder0~2_combout )))

	.dataa(\Decoder0~0_combout ),
	.datab(\s1~input_o ),
	.datac(\mir[22]~0_combout ),
	.datad(\Decoder0~2_combout ),
	.cin(gnd),
	.combout(\dut|alu|Add3~21_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~21 .lut_mask = 16'h0020;
defparam \dut|alu|Add3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \dut|alu|Add3~16 (
// Equation(s):
// \dut|alu|Add3~16_combout  = (\dut|alu|Mux29~2_combout  & (\dut|registers|MDR|data_out[2]~0_combout )) # (!\dut|alu|Mux29~2_combout  & (((\dut|alu|Add3~14_combout  & \dut|alu|Add3~21_combout ))))

	.dataa(\dut|registers|MDR|data_out[2]~0_combout ),
	.datab(\dut|alu|Mux29~2_combout ),
	.datac(\dut|alu|Add3~14_combout ),
	.datad(\dut|alu|Add3~21_combout ),
	.cin(gnd),
	.combout(\dut|alu|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~16 .lut_mask = 16'hB888;
defparam \dut|alu|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \dut|alu|Add3~22 (
// Equation(s):
// \dut|alu|Add3~22_combout  = (\dut|alu|Add3~16_combout ) # ((\Decoder0~2_combout  & (!\dut|alu|Mux29~2_combout  & \dut|alu|Add3~19_combout )))

	.dataa(\Decoder0~2_combout ),
	.datab(\dut|alu|Mux29~2_combout ),
	.datac(\dut|alu|Add3~19_combout ),
	.datad(\dut|alu|Add3~16_combout ),
	.cin(gnd),
	.combout(\dut|alu|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \dut|alu|Add3~22 .lut_mask = 16'hFF20;
defparam \dut|alu|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \dut|registers|MBR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut|alu|Add3~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|registers|MBR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|registers|MBR|data[2] .is_wysiwyg = "true";
defparam \dut|registers|MBR|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_lcell_comb \dut|ram_mem|memory~98feeder (
// Equation(s):
// \dut|ram_mem|memory~98feeder_combout  = \dut|registers|MBR|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~98feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~98feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~98feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \dut|ram_mem|memory~98 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~98 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \dut|ram_mem|memory~66feeder (
// Equation(s):
// \dut|ram_mem|memory~66feeder_combout  = \dut|registers|MBR|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~66feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \dut|ram_mem|memory~66 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~66 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \dut|ram_mem|memory~34feeder (
// Equation(s):
// \dut|ram_mem|memory~34feeder_combout  = \dut|registers|MBR|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~34feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \dut|ram_mem|memory~34 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~34 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \dut|ram_mem|memory~2 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dut|registers|MBR|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|ram_mem|memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~2 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneive_lcell_comb \dut|ram_mem|memory~258 (
// Equation(s):
// \dut|ram_mem|memory~258_combout  = (\mir_rtl_0|auto_generated|ram_block1a1  & (((\mir_rtl_0|auto_generated|ram_block1a0 )))) # (!\mir_rtl_0|auto_generated|ram_block1a1  & ((\mir_rtl_0|auto_generated|ram_block1a0  & (\dut|ram_mem|memory~34_q )) # 
// (!\mir_rtl_0|auto_generated|ram_block1a0  & ((\dut|ram_mem|memory~2_q )))))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\dut|ram_mem|memory~34_q ),
	.datac(\dut|ram_mem|memory~2_q ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~258_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~258 .lut_mask = 16'hEE50;
defparam \dut|ram_mem|memory~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \dut|ram_mem|memory~259 (
// Equation(s):
// \dut|ram_mem|memory~259_combout  = (\mir_rtl_0|auto_generated|ram_block1a1  & ((\dut|ram_mem|memory~258_combout  & (\dut|ram_mem|memory~98_q )) # (!\dut|ram_mem|memory~258_combout  & ((\dut|ram_mem|memory~66_q ))))) # 
// (!\mir_rtl_0|auto_generated|ram_block1a1  & (((\dut|ram_mem|memory~258_combout ))))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\dut|ram_mem|memory~98_q ),
	.datac(\dut|ram_mem|memory~66_q ),
	.datad(\dut|ram_mem|memory~258_combout ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~259_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~259 .lut_mask = 16'hDDA0;
defparam \dut|ram_mem|memory~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \dut|ram_mem|memory~226feeder (
// Equation(s):
// \dut|ram_mem|memory~226feeder_combout  = \dut|registers|MBR|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~226feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~226feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~226feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \dut|ram_mem|memory~226 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~226 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \dut|ram_mem|memory~162feeder (
// Equation(s):
// \dut|ram_mem|memory~162feeder_combout  = \dut|registers|MBR|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|registers|MBR|data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~162feeder .lut_mask = 16'hF0F0;
defparam \dut|ram_mem|memory~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N21
dffeas \dut|ram_mem|memory~162 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~162 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \dut|ram_mem|memory~194feeder (
// Equation(s):
// \dut|ram_mem|memory~194feeder_combout  = \dut|registers|MBR|data [2]

	.dataa(\dut|registers|MBR|data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~194feeder .lut_mask = 16'hAAAA;
defparam \dut|ram_mem|memory~194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N21
dffeas \dut|ram_mem|memory~194 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|ram_mem|memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~194 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \dut|ram_mem|memory~130 (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dut|registers|MBR|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|ram_mem|memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|memory~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|memory~130 .is_wysiwyg = "true";
defparam \dut|ram_mem|memory~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \dut|ram_mem|memory~256 (
// Equation(s):
// \dut|ram_mem|memory~256_combout  = (\mir_rtl_0|auto_generated|ram_block1a0  & (((\mir_rtl_0|auto_generated|ram_block1a1 )))) # (!\mir_rtl_0|auto_generated|ram_block1a0  & ((\mir_rtl_0|auto_generated|ram_block1a1  & (\dut|ram_mem|memory~194_q )) # 
// (!\mir_rtl_0|auto_generated|ram_block1a1  & ((\dut|ram_mem|memory~130_q )))))

	.dataa(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.datab(\dut|ram_mem|memory~194_q ),
	.datac(\dut|ram_mem|memory~130_q ),
	.datad(\mir_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~256_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~256 .lut_mask = 16'hEE50;
defparam \dut|ram_mem|memory~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \dut|ram_mem|memory~257 (
// Equation(s):
// \dut|ram_mem|memory~257_combout  = (\mir_rtl_0|auto_generated|ram_block1a0  & ((\dut|ram_mem|memory~256_combout  & (\dut|ram_mem|memory~226_q )) # (!\dut|ram_mem|memory~256_combout  & ((\dut|ram_mem|memory~162_q ))))) # 
// (!\mir_rtl_0|auto_generated|ram_block1a0  & (((\dut|ram_mem|memory~256_combout ))))

	.dataa(\dut|ram_mem|memory~226_q ),
	.datab(\mir_rtl_0|auto_generated|ram_block1a0 ),
	.datac(\dut|ram_mem|memory~162_q ),
	.datad(\dut|ram_mem|memory~256_combout ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~257_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~257 .lut_mask = 16'hBBC0;
defparam \dut|ram_mem|memory~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \dut|ram_mem|memory~260 (
// Equation(s):
// \dut|ram_mem|memory~260_combout  = (\mir_rtl_0|auto_generated|ram_block1a2  & ((\dut|ram_mem|memory~257_combout ))) # (!\mir_rtl_0|auto_generated|ram_block1a2  & (\dut|ram_mem|memory~259_combout ))

	.dataa(gnd),
	.datab(\mir_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\dut|ram_mem|memory~259_combout ),
	.datad(\dut|ram_mem|memory~257_combout ),
	.cin(gnd),
	.combout(\dut|ram_mem|memory~260_combout ),
	.cout());
// synopsys translate_off
defparam \dut|ram_mem|memory~260 .lut_mask = 16'hFC30;
defparam \dut|ram_mem|memory~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \dut|ram_mem|data_read[2] (
	.clk(\WideOr3_rtl_0|auto_generated|ram_block1a0~clkctrl_outclk ),
	.d(\dut|ram_mem|memory~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|ram_mem|data_read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|ram_mem|data_read[2] .is_wysiwyg = "true";
defparam \dut|ram_mem|data_read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \dut|registers|MDR|data[2]~feeder (
// Equation(s):
// \dut|registers|MDR|data[2]~feeder_combout  = \dut|ram_mem|data_read [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|ram_mem|data_read [2]),
	.cin(gnd),
	.combout(\dut|registers|MDR|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dut|registers|MDR|data[2]~feeder .lut_mask = 16'hFF00;
defparam \dut|registers|MDR|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \dut|registers|MDR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut|registers|MDR|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|registers|MDR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|registers|MDR|data[2] .is_wysiwyg = "true";
defparam \dut|registers|MDR|data[2] .power_up = "low";
// synopsys translate_on

assign led1 = \led1~output_o ;

assign led2 = \led2~output_o ;

assign led3 = \led3~output_o ;

assign led4 = \led4~output_o ;

assign led5 = \led5~output_o ;

assign led6 = \led6~output_o ;

assign led7 = \led7~output_o ;

assign led8 = \led8~output_o ;

assign led9 = \led9~output_o ;

assign led10 = \led10~output_o ;

assign led11 = \led11~output_o ;

assign led12 = \led12~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
