$date
	Thu Jan 20 08:04:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fn_sw_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module fn_sw $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
0$
1#
#30
1!
1$
#40
0!
0$
0#
1"
#50
1!
1$
#60
0$
1#
#70
0!
1$
#80
