Running: D:\programming\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/EDA/New folder/EDA/router_tb_isim_beh.exe -prj D:/EDA/New folder/EDA/router_tb_beh.prj work.router_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/EDA/New folder/EDA/Gray_Counter.vhd" into library work
Parsing VHDL file "D:/EDA/New folder/EDA/gra_to_binary.vhd" into library work
Parsing VHDL file "D:/EDA/New folder/EDA/ram.vhd" into library work
Parsing VHDL file "D:/EDA/New folder/EDA/fifo_controller.vhd" into library work
Parsing VHDL file "D:/EDA/New folder/EDA/scheduler.vhd" into library work
Parsing VHDL file "D:/EDA/New folder/EDA/register8.vhd" into library work
Parsing VHDL file "D:/EDA/New folder/EDA/FIFO.vhd" into library work
Parsing VHDL file "D:/EDA/New folder/EDA/demux8.vhd" into library work
Parsing VHDL file "D:/EDA/New folder/EDA/router.vhd" into library work
WARNING:HDLCompiler:946 - "D:/EDA/New folder/EDA/router.vhd" Line 134: Actual for formal port en is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/EDA/New folder/EDA/router.vhd" Line 139: Actual for formal port rreq is neither a static name nor a globally static expression
Parsing VHDL file "D:/EDA/New folder/EDA/router_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:1242 - "N:/P.20131013/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3211: Warning: "NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0"
Completed static elaboration
Fuse Memory Usage: 160660 KB
Fuse CPU Usage: 234 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity register8 [register8_default]
Compiling architecture behavioral of entity demux8 [demux8_default]
Compiling package numeric_std
Compiling architecture behavioral of entity Gray_Counter [gray_counter_default]
Compiling architecture behavioral of entity gray_to_binary [gray_to_binary_default]
Compiling architecture behavioral of entity fifo_controller [fifo_controller_default]
Compiling architecture behavioral of entity ram [ram_default]
Compiling architecture behavioral of entity FIFO [fifo_default]
Compiling architecture arch of entity ROUND_ROBIN [round_robin_default]
Compiling architecture behavioral of entity router [router_default]
Compiling architecture behavior of entity router_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable D:/EDA/New folder/EDA/router_tb_isim_beh.exe
Fuse Memory Usage: 178304 KB
Fuse CPU Usage: 343 ms
