
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsck.cramfs_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401888 <.init>:
  401888:	stp	x29, x30, [sp, #-16]!
  40188c:	mov	x29, sp
  401890:	bl	401dd0 <ferror@plt+0x60>
  401894:	ldp	x29, x30, [sp], #16
  401898:	ret

Disassembly of section .plt:

00000000004018a0 <memcpy@plt-0x20>:
  4018a0:	stp	x16, x30, [sp, #-16]!
  4018a4:	adrp	x16, 419000 <ferror@plt+0x17290>
  4018a8:	ldr	x17, [x16, #4088]
  4018ac:	add	x16, x16, #0xff8
  4018b0:	br	x17
  4018b4:	nop
  4018b8:	nop
  4018bc:	nop

00000000004018c0 <memcpy@plt>:
  4018c0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  4018c4:	ldr	x17, [x16]
  4018c8:	add	x16, x16, #0x0
  4018cc:	br	x17

00000000004018d0 <memmove@plt>:
  4018d0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  4018d4:	ldr	x17, [x16, #8]
  4018d8:	add	x16, x16, #0x8
  4018dc:	br	x17

00000000004018e0 <_exit@plt>:
  4018e0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  4018e4:	ldr	x17, [x16, #16]
  4018e8:	add	x16, x16, #0x10
  4018ec:	br	x17

00000000004018f0 <strtoul@plt>:
  4018f0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  4018f4:	ldr	x17, [x16, #24]
  4018f8:	add	x16, x16, #0x18
  4018fc:	br	x17

0000000000401900 <strlen@plt>:
  401900:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401904:	ldr	x17, [x16, #32]
  401908:	add	x16, x16, #0x20
  40190c:	br	x17

0000000000401910 <fputs@plt>:
  401910:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401914:	ldr	x17, [x16, #40]
  401918:	add	x16, x16, #0x28
  40191c:	br	x17

0000000000401920 <exit@plt>:
  401920:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401924:	ldr	x17, [x16, #48]
  401928:	add	x16, x16, #0x30
  40192c:	br	x17

0000000000401930 <dup@plt>:
  401930:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401934:	ldr	x17, [x16, #56]
  401938:	add	x16, x16, #0x38
  40193c:	br	x17

0000000000401940 <strtoimax@plt>:
  401940:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401944:	ldr	x17, [x16, #64]
  401948:	add	x16, x16, #0x40
  40194c:	br	x17

0000000000401950 <strtod@plt>:
  401950:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401954:	ldr	x17, [x16, #72]
  401958:	add	x16, x16, #0x48
  40195c:	br	x17

0000000000401960 <geteuid@plt>:
  401960:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401964:	ldr	x17, [x16, #80]
  401968:	add	x16, x16, #0x50
  40196c:	br	x17

0000000000401970 <inflate@plt>:
  401970:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401974:	ldr	x17, [x16, #88]
  401978:	add	x16, x16, #0x58
  40197c:	br	x17

0000000000401980 <__xmknod@plt>:
  401980:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401984:	ldr	x17, [x16, #96]
  401988:	add	x16, x16, #0x60
  40198c:	br	x17

0000000000401990 <__cxa_atexit@plt>:
  401990:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401994:	ldr	x17, [x16, #104]
  401998:	add	x16, x16, #0x68
  40199c:	br	x17

00000000004019a0 <fputc@plt>:
  4019a0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  4019a4:	ldr	x17, [x16, #112]
  4019a8:	add	x16, x16, #0x70
  4019ac:	br	x17

00000000004019b0 <crc32@plt>:
  4019b0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  4019b4:	ldr	x17, [x16, #120]
  4019b8:	add	x16, x16, #0x78
  4019bc:	br	x17

00000000004019c0 <lseek@plt>:
  4019c0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  4019c4:	ldr	x17, [x16, #128]
  4019c8:	add	x16, x16, #0x80
  4019cc:	br	x17

00000000004019d0 <snprintf@plt>:
  4019d0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  4019d4:	ldr	x17, [x16, #136]
  4019d8:	add	x16, x16, #0x88
  4019dc:	br	x17

00000000004019e0 <localeconv@plt>:
  4019e0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  4019e4:	ldr	x17, [x16, #144]
  4019e8:	add	x16, x16, #0x90
  4019ec:	br	x17

00000000004019f0 <fileno@plt>:
  4019f0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  4019f4:	ldr	x17, [x16, #152]
  4019f8:	add	x16, x16, #0x98
  4019fc:	br	x17

0000000000401a00 <fsync@plt>:
  401a00:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401a04:	ldr	x17, [x16, #160]
  401a08:	add	x16, x16, #0xa0
  401a0c:	br	x17

0000000000401a10 <malloc@plt>:
  401a10:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401a14:	ldr	x17, [x16, #168]
  401a18:	add	x16, x16, #0xa8
  401a1c:	br	x17

0000000000401a20 <zError@plt>:
  401a20:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401a24:	ldr	x17, [x16, #176]
  401a28:	add	x16, x16, #0xb0
  401a2c:	br	x17

0000000000401a30 <chmod@plt>:
  401a30:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401a34:	ldr	x17, [x16, #184]
  401a38:	add	x16, x16, #0xb8
  401a3c:	br	x17

0000000000401a40 <open@plt>:
  401a40:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401a44:	ldr	x17, [x16, #192]
  401a48:	add	x16, x16, #0xc0
  401a4c:	br	x17

0000000000401a50 <strncmp@plt>:
  401a50:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401a54:	ldr	x17, [x16, #200]
  401a58:	add	x16, x16, #0xc8
  401a5c:	br	x17

0000000000401a60 <bindtextdomain@plt>:
  401a60:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401a64:	ldr	x17, [x16, #208]
  401a68:	add	x16, x16, #0xd0
  401a6c:	br	x17

0000000000401a70 <__libc_start_main@plt>:
  401a70:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401a74:	ldr	x17, [x16, #216]
  401a78:	add	x16, x16, #0xd8
  401a7c:	br	x17

0000000000401a80 <fgetc@plt>:
  401a80:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401a84:	ldr	x17, [x16, #224]
  401a88:	add	x16, x16, #0xe0
  401a8c:	br	x17

0000000000401a90 <memset@plt>:
  401a90:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401a94:	ldr	x17, [x16, #232]
  401a98:	add	x16, x16, #0xe8
  401a9c:	br	x17

0000000000401aa0 <getpagesize@plt>:
  401aa0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401aa4:	ldr	x17, [x16, #240]
  401aa8:	add	x16, x16, #0xf0
  401aac:	br	x17

0000000000401ab0 <strdup@plt>:
  401ab0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401ab4:	ldr	x17, [x16, #248]
  401ab8:	add	x16, x16, #0xf8
  401abc:	br	x17

0000000000401ac0 <close@plt>:
  401ac0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401ac4:	ldr	x17, [x16, #256]
  401ac8:	add	x16, x16, #0x100
  401acc:	br	x17

0000000000401ad0 <__gmon_start__@plt>:
  401ad0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401ad4:	ldr	x17, [x16, #264]
  401ad8:	add	x16, x16, #0x108
  401adc:	br	x17

0000000000401ae0 <write@plt>:
  401ae0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401ae4:	ldr	x17, [x16, #272]
  401ae8:	add	x16, x16, #0x110
  401aec:	br	x17

0000000000401af0 <strtoumax@plt>:
  401af0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401af4:	ldr	x17, [x16, #280]
  401af8:	add	x16, x16, #0x118
  401afc:	br	x17

0000000000401b00 <abort@plt>:
  401b00:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401b04:	ldr	x17, [x16, #288]
  401b08:	add	x16, x16, #0x120
  401b0c:	br	x17

0000000000401b10 <inflateEnd@plt>:
  401b10:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401b14:	ldr	x17, [x16, #296]
  401b18:	add	x16, x16, #0x128
  401b1c:	br	x17

0000000000401b20 <gnu_dev_major@plt>:
  401b20:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401b24:	ldr	x17, [x16, #304]
  401b28:	add	x16, x16, #0x130
  401b2c:	br	x17

0000000000401b30 <textdomain@plt>:
  401b30:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401b34:	ldr	x17, [x16, #312]
  401b38:	add	x16, x16, #0x138
  401b3c:	br	x17

0000000000401b40 <getopt_long@plt>:
  401b40:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401b44:	ldr	x17, [x16, #320]
  401b48:	add	x16, x16, #0x140
  401b4c:	br	x17

0000000000401b50 <strcmp@plt>:
  401b50:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401b54:	ldr	x17, [x16, #328]
  401b58:	add	x16, x16, #0x148
  401b5c:	br	x17

0000000000401b60 <warn@plt>:
  401b60:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401b64:	ldr	x17, [x16, #336]
  401b68:	add	x16, x16, #0x150
  401b6c:	br	x17

0000000000401b70 <__ctype_b_loc@plt>:
  401b70:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401b74:	ldr	x17, [x16, #344]
  401b78:	add	x16, x16, #0x158
  401b7c:	br	x17

0000000000401b80 <mmap@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401b84:	ldr	x17, [x16, #352]
  401b88:	add	x16, x16, #0x160
  401b8c:	br	x17

0000000000401b90 <lchown@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401b94:	ldr	x17, [x16, #360]
  401b98:	add	x16, x16, #0x168
  401b9c:	br	x17

0000000000401ba0 <strtol@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401ba4:	ldr	x17, [x16, #368]
  401ba8:	add	x16, x16, #0x170
  401bac:	br	x17

0000000000401bb0 <free@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401bb4:	ldr	x17, [x16, #376]
  401bb8:	add	x16, x16, #0x178
  401bbc:	br	x17

0000000000401bc0 <symlink@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401bc4:	ldr	x17, [x16, #384]
  401bc8:	add	x16, x16, #0x180
  401bcc:	br	x17

0000000000401bd0 <vasprintf@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401bd4:	ldr	x17, [x16, #392]
  401bd8:	add	x16, x16, #0x188
  401bdc:	br	x17

0000000000401be0 <strndup@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401be4:	ldr	x17, [x16, #400]
  401be8:	add	x16, x16, #0x190
  401bec:	br	x17

0000000000401bf0 <strspn@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401bf4:	ldr	x17, [x16, #408]
  401bf8:	add	x16, x16, #0x198
  401bfc:	br	x17

0000000000401c00 <strchr@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401c04:	ldr	x17, [x16, #416]
  401c08:	add	x16, x16, #0x1a0
  401c0c:	br	x17

0000000000401c10 <inflateInit_@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401c14:	ldr	x17, [x16, #424]
  401c18:	add	x16, x16, #0x1a8
  401c1c:	br	x17

0000000000401c20 <munmap@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401c24:	ldr	x17, [x16, #432]
  401c28:	add	x16, x16, #0x1b0
  401c2c:	br	x17

0000000000401c30 <fflush@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401c34:	ldr	x17, [x16, #440]
  401c38:	add	x16, x16, #0x1b8
  401c3c:	br	x17

0000000000401c40 <gnu_dev_minor@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401c44:	ldr	x17, [x16, #448]
  401c48:	add	x16, x16, #0x1c0
  401c4c:	br	x17

0000000000401c50 <warnx@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401c54:	ldr	x17, [x16, #456]
  401c58:	add	x16, x16, #0x1c8
  401c5c:	br	x17

0000000000401c60 <read@plt>:
  401c60:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401c64:	ldr	x17, [x16, #464]
  401c68:	add	x16, x16, #0x1d0
  401c6c:	br	x17

0000000000401c70 <utimes@plt>:
  401c70:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401c74:	ldr	x17, [x16, #472]
  401c78:	add	x16, x16, #0x1d8
  401c7c:	br	x17

0000000000401c80 <__fxstat@plt>:
  401c80:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401c84:	ldr	x17, [x16, #480]
  401c88:	add	x16, x16, #0x1e0
  401c8c:	br	x17

0000000000401c90 <inflateReset@plt>:
  401c90:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401c94:	ldr	x17, [x16, #488]
  401c98:	add	x16, x16, #0x1e8
  401c9c:	br	x17

0000000000401ca0 <errx@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401ca4:	ldr	x17, [x16, #496]
  401ca8:	add	x16, x16, #0x1f0
  401cac:	br	x17

0000000000401cb0 <umask@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401cb4:	ldr	x17, [x16, #504]
  401cb8:	add	x16, x16, #0x1f8
  401cbc:	br	x17

0000000000401cc0 <strcspn@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401cc4:	ldr	x17, [x16, #512]
  401cc8:	add	x16, x16, #0x200
  401ccc:	br	x17

0000000000401cd0 <printf@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401cd4:	ldr	x17, [x16, #520]
  401cd8:	add	x16, x16, #0x208
  401cdc:	br	x17

0000000000401ce0 <__assert_fail@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401ce4:	ldr	x17, [x16, #528]
  401ce8:	add	x16, x16, #0x210
  401cec:	br	x17

0000000000401cf0 <__errno_location@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401cf4:	ldr	x17, [x16, #536]
  401cf8:	add	x16, x16, #0x218
  401cfc:	br	x17

0000000000401d00 <__xstat@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401d04:	ldr	x17, [x16, #544]
  401d08:	add	x16, x16, #0x220
  401d0c:	br	x17

0000000000401d10 <gettext@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401d14:	ldr	x17, [x16, #552]
  401d18:	add	x16, x16, #0x228
  401d1c:	br	x17

0000000000401d20 <mkdir@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401d24:	ldr	x17, [x16, #560]
  401d28:	add	x16, x16, #0x230
  401d2c:	br	x17

0000000000401d30 <fprintf@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401d34:	ldr	x17, [x16, #568]
  401d38:	add	x16, x16, #0x238
  401d3c:	br	x17

0000000000401d40 <err@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401d44:	ldr	x17, [x16, #576]
  401d48:	add	x16, x16, #0x240
  401d4c:	br	x17

0000000000401d50 <ioctl@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401d54:	ldr	x17, [x16, #584]
  401d58:	add	x16, x16, #0x248
  401d5c:	br	x17

0000000000401d60 <setlocale@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401d64:	ldr	x17, [x16, #592]
  401d68:	add	x16, x16, #0x250
  401d6c:	br	x17

0000000000401d70 <ferror@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x18290>
  401d74:	ldr	x17, [x16, #600]
  401d78:	add	x16, x16, #0x258
  401d7c:	br	x17

Disassembly of section .text:

0000000000401d80 <.text>:
  401d80:	mov	x29, #0x0                   	// #0
  401d84:	mov	x30, #0x0                   	// #0
  401d88:	mov	x5, x0
  401d8c:	ldr	x1, [sp]
  401d90:	add	x2, sp, #0x8
  401d94:	mov	x6, sp
  401d98:	movz	x0, #0x0, lsl #48
  401d9c:	movk	x0, #0x0, lsl #32
  401da0:	movk	x0, #0x40, lsl #16
  401da4:	movk	x0, #0x40e8
  401da8:	movz	x3, #0x0, lsl #48
  401dac:	movk	x3, #0x0, lsl #32
  401db0:	movk	x3, #0x40, lsl #16
  401db4:	movk	x3, #0x7c50
  401db8:	movz	x4, #0x0, lsl #48
  401dbc:	movk	x4, #0x0, lsl #32
  401dc0:	movk	x4, #0x40, lsl #16
  401dc4:	movk	x4, #0x7cd0
  401dc8:	bl	401a70 <__libc_start_main@plt>
  401dcc:	bl	401b00 <abort@plt>
  401dd0:	adrp	x0, 419000 <ferror@plt+0x17290>
  401dd4:	ldr	x0, [x0, #4064]
  401dd8:	cbz	x0, 401de0 <ferror@plt+0x70>
  401ddc:	b	401ad0 <__gmon_start__@plt>
  401de0:	ret
  401de4:	stp	x29, x30, [sp, #-32]!
  401de8:	mov	x29, sp
  401dec:	adrp	x0, 41a000 <ferror@plt+0x18290>
  401df0:	add	x0, x0, #0x2a8
  401df4:	str	x0, [sp, #24]
  401df8:	ldr	x0, [sp, #24]
  401dfc:	str	x0, [sp, #24]
  401e00:	ldr	x1, [sp, #24]
  401e04:	adrp	x0, 41a000 <ferror@plt+0x18290>
  401e08:	add	x0, x0, #0x2a8
  401e0c:	cmp	x1, x0
  401e10:	b.eq	401e4c <ferror@plt+0xdc>  // b.none
  401e14:	adrp	x0, 407000 <ferror@plt+0x5290>
  401e18:	add	x0, x0, #0xd50
  401e1c:	ldr	x0, [x0]
  401e20:	str	x0, [sp, #16]
  401e24:	ldr	x0, [sp, #16]
  401e28:	str	x0, [sp, #16]
  401e2c:	ldr	x0, [sp, #16]
  401e30:	cmp	x0, #0x0
  401e34:	b.eq	401e50 <ferror@plt+0xe0>  // b.none
  401e38:	ldr	x1, [sp, #16]
  401e3c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  401e40:	add	x0, x0, #0x2a8
  401e44:	blr	x1
  401e48:	b	401e50 <ferror@plt+0xe0>
  401e4c:	nop
  401e50:	ldp	x29, x30, [sp], #32
  401e54:	ret
  401e58:	stp	x29, x30, [sp, #-48]!
  401e5c:	mov	x29, sp
  401e60:	adrp	x0, 41a000 <ferror@plt+0x18290>
  401e64:	add	x0, x0, #0x2a8
  401e68:	str	x0, [sp, #40]
  401e6c:	ldr	x0, [sp, #40]
  401e70:	str	x0, [sp, #40]
  401e74:	ldr	x1, [sp, #40]
  401e78:	adrp	x0, 41a000 <ferror@plt+0x18290>
  401e7c:	add	x0, x0, #0x2a8
  401e80:	sub	x0, x1, x0
  401e84:	asr	x0, x0, #3
  401e88:	lsr	x1, x0, #63
  401e8c:	add	x0, x1, x0
  401e90:	asr	x0, x0, #1
  401e94:	str	x0, [sp, #32]
  401e98:	ldr	x0, [sp, #32]
  401e9c:	cmp	x0, #0x0
  401ea0:	b.eq	401ee0 <ferror@plt+0x170>  // b.none
  401ea4:	adrp	x0, 407000 <ferror@plt+0x5290>
  401ea8:	add	x0, x0, #0xd58
  401eac:	ldr	x0, [x0]
  401eb0:	str	x0, [sp, #24]
  401eb4:	ldr	x0, [sp, #24]
  401eb8:	str	x0, [sp, #24]
  401ebc:	ldr	x0, [sp, #24]
  401ec0:	cmp	x0, #0x0
  401ec4:	b.eq	401ee4 <ferror@plt+0x174>  // b.none
  401ec8:	ldr	x2, [sp, #24]
  401ecc:	ldr	x1, [sp, #32]
  401ed0:	adrp	x0, 41a000 <ferror@plt+0x18290>
  401ed4:	add	x0, x0, #0x2a8
  401ed8:	blr	x2
  401edc:	b	401ee4 <ferror@plt+0x174>
  401ee0:	nop
  401ee4:	ldp	x29, x30, [sp], #48
  401ee8:	ret
  401eec:	stp	x29, x30, [sp, #-16]!
  401ef0:	mov	x29, sp
  401ef4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  401ef8:	add	x0, x0, #0x2d0
  401efc:	ldrb	w0, [x0]
  401f00:	and	x0, x0, #0xff
  401f04:	cmp	x0, #0x0
  401f08:	b.ne	401f24 <ferror@plt+0x1b4>  // b.any
  401f0c:	bl	401de4 <ferror@plt+0x74>
  401f10:	adrp	x0, 41a000 <ferror@plt+0x18290>
  401f14:	add	x0, x0, #0x2d0
  401f18:	mov	w1, #0x1                   	// #1
  401f1c:	strb	w1, [x0]
  401f20:	b	401f28 <ferror@plt+0x1b8>
  401f24:	nop
  401f28:	ldp	x29, x30, [sp], #16
  401f2c:	ret
  401f30:	stp	x29, x30, [sp, #-16]!
  401f34:	mov	x29, sp
  401f38:	bl	401e58 <ferror@plt+0xe8>
  401f3c:	nop
  401f40:	ldp	x29, x30, [sp], #16
  401f44:	ret
  401f48:	stp	x29, x30, [sp, #-48]!
  401f4c:	mov	x29, sp
  401f50:	str	x0, [sp, #24]
  401f54:	bl	401cf0 <__errno_location@plt>
  401f58:	str	wzr, [x0]
  401f5c:	ldr	x0, [sp, #24]
  401f60:	bl	401d70 <ferror@plt>
  401f64:	cmp	w0, #0x0
  401f68:	b.ne	401fc4 <ferror@plt+0x254>  // b.any
  401f6c:	ldr	x0, [sp, #24]
  401f70:	bl	401c30 <fflush@plt>
  401f74:	cmp	w0, #0x0
  401f78:	b.ne	401fc4 <ferror@plt+0x254>  // b.any
  401f7c:	ldr	x0, [sp, #24]
  401f80:	bl	4019f0 <fileno@plt>
  401f84:	str	w0, [sp, #44]
  401f88:	ldr	w0, [sp, #44]
  401f8c:	cmp	w0, #0x0
  401f90:	b.lt	401fcc <ferror@plt+0x25c>  // b.tstop
  401f94:	ldr	w0, [sp, #44]
  401f98:	bl	401930 <dup@plt>
  401f9c:	str	w0, [sp, #44]
  401fa0:	ldr	w0, [sp, #44]
  401fa4:	cmp	w0, #0x0
  401fa8:	b.lt	401fcc <ferror@plt+0x25c>  // b.tstop
  401fac:	ldr	w0, [sp, #44]
  401fb0:	bl	401ac0 <close@plt>
  401fb4:	cmp	w0, #0x0
  401fb8:	b.ne	401fcc <ferror@plt+0x25c>  // b.any
  401fbc:	mov	w0, #0x0                   	// #0
  401fc0:	b	401fec <ferror@plt+0x27c>
  401fc4:	nop
  401fc8:	b	401fd0 <ferror@plt+0x260>
  401fcc:	nop
  401fd0:	bl	401cf0 <__errno_location@plt>
  401fd4:	ldr	w0, [x0]
  401fd8:	cmp	w0, #0x9
  401fdc:	b.ne	401fe8 <ferror@plt+0x278>  // b.any
  401fe0:	mov	w0, #0x0                   	// #0
  401fe4:	b	401fec <ferror@plt+0x27c>
  401fe8:	mov	w0, #0xffffffff            	// #-1
  401fec:	ldp	x29, x30, [sp], #48
  401ff0:	ret
  401ff4:	stp	x29, x30, [sp, #-16]!
  401ff8:	mov	x29, sp
  401ffc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402000:	add	x0, x0, #0x2c0
  402004:	ldr	x0, [x0]
  402008:	bl	401f48 <ferror@plt+0x1d8>
  40200c:	cmp	w0, #0x0
  402010:	b.eq	402060 <ferror@plt+0x2f0>  // b.none
  402014:	bl	401cf0 <__errno_location@plt>
  402018:	ldr	w0, [x0]
  40201c:	cmp	w0, #0x20
  402020:	b.eq	402060 <ferror@plt+0x2f0>  // b.none
  402024:	bl	401cf0 <__errno_location@plt>
  402028:	ldr	w0, [x0]
  40202c:	cmp	w0, #0x0
  402030:	b.eq	402048 <ferror@plt+0x2d8>  // b.none
  402034:	adrp	x0, 407000 <ferror@plt+0x5290>
  402038:	add	x0, x0, #0xd60
  40203c:	bl	401d10 <gettext@plt>
  402040:	bl	401b60 <warn@plt>
  402044:	b	402058 <ferror@plt+0x2e8>
  402048:	adrp	x0, 407000 <ferror@plt+0x5290>
  40204c:	add	x0, x0, #0xd60
  402050:	bl	401d10 <gettext@plt>
  402054:	bl	401c50 <warnx@plt>
  402058:	mov	w0, #0x1                   	// #1
  40205c:	bl	4018e0 <_exit@plt>
  402060:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402064:	add	x0, x0, #0x2a8
  402068:	ldr	x0, [x0]
  40206c:	bl	401f48 <ferror@plt+0x1d8>
  402070:	cmp	w0, #0x0
  402074:	b.eq	402080 <ferror@plt+0x310>  // b.none
  402078:	mov	w0, #0x1                   	// #1
  40207c:	bl	4018e0 <_exit@plt>
  402080:	nop
  402084:	ldp	x29, x30, [sp], #16
  402088:	ret
  40208c:	stp	x29, x30, [sp, #-16]!
  402090:	mov	x29, sp
  402094:	adrp	x0, 401000 <memcpy@plt-0x8c0>
  402098:	add	x0, x0, #0xff4
  40209c:	bl	407cd8 <ferror@plt+0x5f68>
  4020a0:	nop
  4020a4:	ldp	x29, x30, [sp], #16
  4020a8:	ret
  4020ac:	stp	x29, x30, [sp, #-48]!
  4020b0:	mov	x29, sp
  4020b4:	str	w0, [sp, #28]
  4020b8:	ldr	w0, [sp, #28]
  4020bc:	bl	401a00 <fsync@plt>
  4020c0:	cmp	w0, #0x0
  4020c4:	cset	w0, ne  // ne = any
  4020c8:	and	w0, w0, #0xff
  4020cc:	str	w0, [sp, #44]
  4020d0:	ldr	w0, [sp, #28]
  4020d4:	bl	401ac0 <close@plt>
  4020d8:	cmp	w0, #0x0
  4020dc:	cset	w0, ne  // ne = any
  4020e0:	and	w0, w0, #0xff
  4020e4:	str	w0, [sp, #40]
  4020e8:	ldr	w0, [sp, #44]
  4020ec:	cmp	w0, #0x0
  4020f0:	b.ne	402100 <ferror@plt+0x390>  // b.any
  4020f4:	ldr	w0, [sp, #40]
  4020f8:	cmp	w0, #0x0
  4020fc:	b.eq	402108 <ferror@plt+0x398>  // b.none
  402100:	mov	w0, #0xffffffff            	// #-1
  402104:	b	40210c <ferror@plt+0x39c>
  402108:	mov	w0, #0x0                   	// #0
  40210c:	ldp	x29, x30, [sp], #48
  402110:	ret
  402114:	stp	x29, x30, [sp, #-48]!
  402118:	mov	x29, sp
  40211c:	str	x0, [sp, #24]
  402120:	ldr	x0, [sp, #24]
  402124:	bl	401a10 <malloc@plt>
  402128:	str	x0, [sp, #40]
  40212c:	ldr	x0, [sp, #40]
  402130:	cmp	x0, #0x0
  402134:	b.ne	402158 <ferror@plt+0x3e8>  // b.any
  402138:	ldr	x0, [sp, #24]
  40213c:	cmp	x0, #0x0
  402140:	b.eq	402158 <ferror@plt+0x3e8>  // b.none
  402144:	ldr	x2, [sp, #24]
  402148:	adrp	x0, 407000 <ferror@plt+0x5290>
  40214c:	add	x1, x0, #0xd70
  402150:	mov	w0, #0x8                   	// #8
  402154:	bl	401d40 <err@plt>
  402158:	ldr	x0, [sp, #40]
  40215c:	ldp	x29, x30, [sp], #48
  402160:	ret
  402164:	stp	x29, x30, [sp, #-288]!
  402168:	mov	x29, sp
  40216c:	str	x0, [sp, #56]
  402170:	str	x1, [sp, #48]
  402174:	str	x2, [sp, #240]
  402178:	str	x3, [sp, #248]
  40217c:	str	x4, [sp, #256]
  402180:	str	x5, [sp, #264]
  402184:	str	x6, [sp, #272]
  402188:	str	x7, [sp, #280]
  40218c:	str	q0, [sp, #112]
  402190:	str	q1, [sp, #128]
  402194:	str	q2, [sp, #144]
  402198:	str	q3, [sp, #160]
  40219c:	str	q4, [sp, #176]
  4021a0:	str	q5, [sp, #192]
  4021a4:	str	q6, [sp, #208]
  4021a8:	str	q7, [sp, #224]
  4021ac:	add	x0, sp, #0x120
  4021b0:	str	x0, [sp, #72]
  4021b4:	add	x0, sp, #0x120
  4021b8:	str	x0, [sp, #80]
  4021bc:	add	x0, sp, #0xf0
  4021c0:	str	x0, [sp, #88]
  4021c4:	mov	w0, #0xffffffd0            	// #-48
  4021c8:	str	w0, [sp, #96]
  4021cc:	mov	w0, #0xffffff80            	// #-128
  4021d0:	str	w0, [sp, #100]
  4021d4:	add	x2, sp, #0x10
  4021d8:	add	x3, sp, #0x48
  4021dc:	ldp	x0, x1, [x3]
  4021e0:	stp	x0, x1, [x2]
  4021e4:	ldp	x0, x1, [x3, #16]
  4021e8:	stp	x0, x1, [x2, #16]
  4021ec:	add	x0, sp, #0x10
  4021f0:	mov	x2, x0
  4021f4:	ldr	x1, [sp, #48]
  4021f8:	ldr	x0, [sp, #56]
  4021fc:	bl	401bd0 <vasprintf@plt>
  402200:	str	w0, [sp, #108]
  402204:	ldr	w0, [sp, #108]
  402208:	cmp	w0, #0x0
  40220c:	b.ge	402220 <ferror@plt+0x4b0>  // b.tcont
  402210:	adrp	x0, 407000 <ferror@plt+0x5290>
  402214:	add	x1, x0, #0xd90
  402218:	mov	w0, #0x8                   	// #8
  40221c:	bl	401d40 <err@plt>
  402220:	ldr	w0, [sp, #108]
  402224:	ldp	x29, x30, [sp], #288
  402228:	ret
  40222c:	stp	x29, x30, [sp, #-48]!
  402230:	mov	x29, sp
  402234:	str	x19, [sp, #16]
  402238:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40223c:	add	x0, x0, #0x2c0
  402240:	ldr	x0, [x0]
  402244:	str	x0, [sp, #40]
  402248:	adrp	x0, 407000 <ferror@plt+0x5290>
  40224c:	add	x0, x0, #0xdb0
  402250:	bl	401d10 <gettext@plt>
  402254:	ldr	x1, [sp, #40]
  402258:	bl	401910 <fputs@plt>
  40225c:	adrp	x0, 407000 <ferror@plt+0x5290>
  402260:	add	x0, x0, #0xdc0
  402264:	bl	401d10 <gettext@plt>
  402268:	mov	x1, x0
  40226c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402270:	add	x0, x0, #0x2c8
  402274:	ldr	x0, [x0]
  402278:	mov	x2, x0
  40227c:	ldr	x0, [sp, #40]
  402280:	bl	401d30 <fprintf@plt>
  402284:	ldr	x1, [sp, #40]
  402288:	mov	w0, #0xa                   	// #10
  40228c:	bl	4019a0 <fputc@plt>
  402290:	adrp	x0, 407000 <ferror@plt+0x5290>
  402294:	add	x0, x0, #0xdd8
  402298:	bl	401d10 <gettext@plt>
  40229c:	ldr	x1, [sp, #40]
  4022a0:	bl	401910 <fputs@plt>
  4022a4:	adrp	x0, 407000 <ferror@plt+0x5290>
  4022a8:	add	x0, x0, #0xe08
  4022ac:	bl	401d10 <gettext@plt>
  4022b0:	ldr	x1, [sp, #40]
  4022b4:	bl	401910 <fputs@plt>
  4022b8:	adrp	x0, 407000 <ferror@plt+0x5290>
  4022bc:	add	x0, x0, #0xe18
  4022c0:	bl	401d10 <gettext@plt>
  4022c4:	ldr	x1, [sp, #40]
  4022c8:	bl	401910 <fputs@plt>
  4022cc:	adrp	x0, 407000 <ferror@plt+0x5290>
  4022d0:	add	x0, x0, #0xe58
  4022d4:	bl	401d10 <gettext@plt>
  4022d8:	ldr	x1, [sp, #40]
  4022dc:	bl	401910 <fputs@plt>
  4022e0:	adrp	x0, 407000 <ferror@plt+0x5290>
  4022e4:	add	x0, x0, #0xe88
  4022e8:	bl	401d10 <gettext@plt>
  4022ec:	ldr	x1, [sp, #40]
  4022f0:	bl	401910 <fputs@plt>
  4022f4:	adrp	x0, 407000 <ferror@plt+0x5290>
  4022f8:	add	x0, x0, #0xec8
  4022fc:	bl	401d10 <gettext@plt>
  402300:	ldr	x1, [sp, #40]
  402304:	bl	401910 <fputs@plt>
  402308:	adrp	x0, 407000 <ferror@plt+0x5290>
  40230c:	add	x0, x0, #0xf10
  402310:	bl	401d10 <gettext@plt>
  402314:	ldr	x1, [sp, #40]
  402318:	bl	401910 <fputs@plt>
  40231c:	ldr	x1, [sp, #40]
  402320:	mov	w0, #0xa                   	// #10
  402324:	bl	4019a0 <fputc@plt>
  402328:	adrp	x0, 407000 <ferror@plt+0x5290>
  40232c:	add	x0, x0, #0xf60
  402330:	bl	401d10 <gettext@plt>
  402334:	mov	x19, x0
  402338:	adrp	x0, 407000 <ferror@plt+0x5290>
  40233c:	add	x0, x0, #0xf78
  402340:	bl	401d10 <gettext@plt>
  402344:	mov	x4, x0
  402348:	adrp	x0, 407000 <ferror@plt+0x5290>
  40234c:	add	x3, x0, #0xf88
  402350:	mov	x2, x19
  402354:	adrp	x0, 407000 <ferror@plt+0x5290>
  402358:	add	x1, x0, #0xf98
  40235c:	adrp	x0, 407000 <ferror@plt+0x5290>
  402360:	add	x0, x0, #0xfa8
  402364:	bl	401cd0 <printf@plt>
  402368:	adrp	x0, 407000 <ferror@plt+0x5290>
  40236c:	add	x0, x0, #0xfc0
  402370:	bl	401d10 <gettext@plt>
  402374:	mov	x2, x0
  402378:	adrp	x0, 407000 <ferror@plt+0x5290>
  40237c:	add	x1, x0, #0xfe0
  402380:	mov	x0, x2
  402384:	bl	401cd0 <printf@plt>
  402388:	mov	w0, #0x0                   	// #0
  40238c:	bl	401920 <exit@plt>
  402390:	stp	x29, x30, [sp, #-32]!
  402394:	mov	x29, sp
  402398:	str	w0, [sp, #28]
  40239c:	ldr	w1, [sp, #28]
  4023a0:	mov	w0, #0x3d45                	// #15685
  4023a4:	movk	w0, #0x28cd, lsl #16
  4023a8:	cmp	w1, w0
  4023ac:	b.ne	4023c4 <ferror@plt+0x654>  // b.any
  4023b0:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4023b4:	add	x0, x0, #0x334
  4023b8:	str	wzr, [x0]
  4023bc:	mov	w0, #0x0                   	// #0
  4023c0:	b	402400 <ferror@plt+0x690>
  4023c4:	mov	w1, #0x3d45                	// #15685
  4023c8:	movk	w1, #0x28cd, lsl #16
  4023cc:	mov	w0, #0x1                   	// #1
  4023d0:	bl	404490 <ferror@plt+0x2720>
  4023d4:	mov	w1, w0
  4023d8:	ldr	w0, [sp, #28]
  4023dc:	cmp	w0, w1
  4023e0:	b.ne	4023fc <ferror@plt+0x68c>  // b.any
  4023e4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4023e8:	add	x0, x0, #0x334
  4023ec:	mov	w1, #0x1                   	// #1
  4023f0:	str	w1, [x0]
  4023f4:	mov	w0, #0x0                   	// #0
  4023f8:	b	402400 <ferror@plt+0x690>
  4023fc:	mov	w0, #0xffffffff            	// #-1
  402400:	ldp	x29, x30, [sp], #32
  402404:	ret
  402408:	stp	x29, x30, [sp, #-192]!
  40240c:	mov	x29, sp
  402410:	str	x19, [sp, #16]
  402414:	str	x0, [sp, #40]
  402418:	str	x1, [sp, #32]
  40241c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402420:	add	x0, x0, #0x2e0
  402424:	ldr	x0, [x0]
  402428:	add	x1, sp, #0x40
  40242c:	bl	407ce8 <ferror@plt+0x5f78>
  402430:	cmp	w0, #0x0
  402434:	b.ge	402460 <ferror@plt+0x6f0>  // b.tcont
  402438:	adrp	x0, 407000 <ferror@plt+0x5290>
  40243c:	add	x0, x0, #0xff0
  402440:	bl	401d10 <gettext@plt>
  402444:	mov	x1, x0
  402448:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40244c:	add	x0, x0, #0x2e0
  402450:	ldr	x0, [x0]
  402454:	mov	x2, x0
  402458:	mov	w0, #0x8                   	// #8
  40245c:	bl	401d40 <err@plt>
  402460:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402464:	add	x0, x0, #0x2e0
  402468:	ldr	x0, [x0]
  40246c:	mov	w1, #0x0                   	// #0
  402470:	bl	401a40 <open@plt>
  402474:	mov	w1, w0
  402478:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40247c:	add	x0, x0, #0x2d8
  402480:	str	w1, [x0]
  402484:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402488:	add	x0, x0, #0x2d8
  40248c:	ldr	w0, [x0]
  402490:	cmp	w0, #0x0
  402494:	b.ge	4024c0 <ferror@plt+0x750>  // b.tcont
  402498:	adrp	x0, 408000 <ferror@plt+0x6290>
  40249c:	add	x0, x0, #0x8
  4024a0:	bl	401d10 <gettext@plt>
  4024a4:	mov	x1, x0
  4024a8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4024ac:	add	x0, x0, #0x2e0
  4024b0:	ldr	x0, [x0]
  4024b4:	mov	x2, x0
  4024b8:	mov	w0, #0x8                   	// #8
  4024bc:	bl	401d40 <err@plt>
  4024c0:	ldr	w0, [sp, #80]
  4024c4:	and	w0, w0, #0xf000
  4024c8:	cmp	w0, #0x6, lsl #12
  4024cc:	b.ne	402524 <ferror@plt+0x7b4>  // b.any
  4024d0:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4024d4:	add	x0, x0, #0x2d8
  4024d8:	ldr	w0, [x0]
  4024dc:	add	x1, sp, #0x38
  4024e0:	bl	404ac8 <ferror@plt+0x2d58>
  4024e4:	cmp	w0, #0x0
  4024e8:	b.eq	402514 <ferror@plt+0x7a4>  // b.none
  4024ec:	adrp	x0, 408000 <ferror@plt+0x6290>
  4024f0:	add	x0, x0, #0x18
  4024f4:	bl	401d10 <gettext@plt>
  4024f8:	mov	x1, x0
  4024fc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402500:	add	x0, x0, #0x2e0
  402504:	ldr	x0, [x0]
  402508:	mov	x2, x0
  40250c:	mov	w0, #0x8                   	// #8
  402510:	bl	401d40 <err@plt>
  402514:	ldr	x1, [sp, #56]
  402518:	ldr	x0, [sp, #32]
  40251c:	str	x1, [x0]
  402520:	b	402570 <ferror@plt+0x800>
  402524:	ldr	w0, [sp, #80]
  402528:	and	w0, w0, #0xf000
  40252c:	cmp	w0, #0x8, lsl #12
  402530:	b.ne	402548 <ferror@plt+0x7d8>  // b.any
  402534:	ldr	x0, [sp, #112]
  402538:	mov	x1, x0
  40253c:	ldr	x0, [sp, #32]
  402540:	str	x1, [x0]
  402544:	b	402570 <ferror@plt+0x800>
  402548:	adrp	x0, 408000 <ferror@plt+0x6290>
  40254c:	add	x0, x0, #0x50
  402550:	bl	401d10 <gettext@plt>
  402554:	mov	x1, x0
  402558:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40255c:	add	x0, x0, #0x2e0
  402560:	ldr	x0, [x0]
  402564:	mov	x2, x0
  402568:	mov	w0, #0x8                   	// #8
  40256c:	bl	401ca0 <errx@plt>
  402570:	ldr	x0, [sp, #32]
  402574:	ldr	x0, [x0]
  402578:	cmp	x0, #0x4b
  40257c:	b.hi	402598 <ferror@plt+0x828>  // b.pmore
  402580:	adrp	x0, 408000 <ferror@plt+0x6290>
  402584:	add	x0, x0, #0x70
  402588:	bl	401d10 <gettext@plt>
  40258c:	mov	x1, x0
  402590:	mov	w0, #0x4                   	// #4
  402594:	bl	401ca0 <errx@plt>
  402598:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40259c:	add	x0, x0, #0x2d8
  4025a0:	ldr	w3, [x0]
  4025a4:	mov	x2, #0x4c                  	// #76
  4025a8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4025ac:	add	x1, x0, #0x2e8
  4025b0:	mov	w0, w3
  4025b4:	bl	401c60 <read@plt>
  4025b8:	cmp	x0, #0x4c
  4025bc:	b.eq	4025e8 <ferror@plt+0x878>  // b.none
  4025c0:	adrp	x0, 408000 <ferror@plt+0x6290>
  4025c4:	add	x0, x0, #0x88
  4025c8:	bl	401d10 <gettext@plt>
  4025cc:	mov	x1, x0
  4025d0:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4025d4:	add	x0, x0, #0x2e0
  4025d8:	ldr	x0, [x0]
  4025dc:	mov	x2, x0
  4025e0:	mov	w0, #0x8                   	// #8
  4025e4:	bl	401d40 <err@plt>
  4025e8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4025ec:	add	x0, x0, #0x2e8
  4025f0:	ldr	w0, [x0]
  4025f4:	bl	402390 <ferror@plt+0x620>
  4025f8:	cmn	w0, #0x1
  4025fc:	b.eq	40260c <ferror@plt+0x89c>  // b.none
  402600:	ldr	x0, [sp, #40]
  402604:	str	wzr, [x0]
  402608:	b	40270c <ferror@plt+0x99c>
  40260c:	ldr	x0, [sp, #32]
  402610:	ldr	x0, [x0]
  402614:	cmp	x0, #0x24b
  402618:	b.ls	4026f4 <ferror@plt+0x984>  // b.plast
  40261c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402620:	add	x0, x0, #0x2d8
  402624:	ldr	w0, [x0]
  402628:	mov	w2, #0x0                   	// #0
  40262c:	mov	x1, #0x200                 	// #512
  402630:	bl	4019c0 <lseek@plt>
  402634:	cmn	x0, #0x1
  402638:	b.ne	402664 <ferror@plt+0x8f4>  // b.any
  40263c:	adrp	x0, 408000 <ferror@plt+0x6290>
  402640:	add	x0, x0, #0x98
  402644:	bl	401d10 <gettext@plt>
  402648:	mov	x1, x0
  40264c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402650:	add	x0, x0, #0x2e0
  402654:	ldr	x0, [x0]
  402658:	mov	x2, x0
  40265c:	mov	w0, #0x8                   	// #8
  402660:	bl	401d40 <err@plt>
  402664:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402668:	add	x0, x0, #0x2d8
  40266c:	ldr	w3, [x0]
  402670:	mov	x2, #0x4c                  	// #76
  402674:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402678:	add	x1, x0, #0x2e8
  40267c:	mov	w0, w3
  402680:	bl	401c60 <read@plt>
  402684:	cmp	x0, #0x4c
  402688:	b.eq	4026b4 <ferror@plt+0x944>  // b.none
  40268c:	adrp	x0, 408000 <ferror@plt+0x6290>
  402690:	add	x0, x0, #0x88
  402694:	bl	401d10 <gettext@plt>
  402698:	mov	x1, x0
  40269c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4026a0:	add	x0, x0, #0x2e0
  4026a4:	ldr	x0, [x0]
  4026a8:	mov	x2, x0
  4026ac:	mov	w0, #0x8                   	// #8
  4026b0:	bl	401d40 <err@plt>
  4026b4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4026b8:	add	x0, x0, #0x2e8
  4026bc:	ldr	w0, [x0]
  4026c0:	bl	402390 <ferror@plt+0x620>
  4026c4:	cmn	w0, #0x1
  4026c8:	b.eq	4026dc <ferror@plt+0x96c>  // b.none
  4026cc:	ldr	x0, [sp, #40]
  4026d0:	mov	w1, #0x200                 	// #512
  4026d4:	str	w1, [x0]
  4026d8:	b	40270c <ferror@plt+0x99c>
  4026dc:	adrp	x0, 408000 <ferror@plt+0x6290>
  4026e0:	add	x0, x0, #0xb0
  4026e4:	bl	401d10 <gettext@plt>
  4026e8:	mov	x1, x0
  4026ec:	mov	w0, #0x4                   	// #4
  4026f0:	bl	401ca0 <errx@plt>
  4026f4:	adrp	x0, 408000 <ferror@plt+0x6290>
  4026f8:	add	x0, x0, #0xb0
  4026fc:	bl	401d10 <gettext@plt>
  402700:	mov	x1, x0
  402704:	mov	w0, #0x4                   	// #4
  402708:	bl	401ca0 <errx@plt>
  40270c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402710:	add	x0, x0, #0x338
  402714:	ldr	w0, [x0]
  402718:	cmp	w0, #0x0
  40271c:	b.eq	40276c <ferror@plt+0x9fc>  // b.none
  402720:	adrp	x0, 408000 <ferror@plt+0x6290>
  402724:	add	x0, x0, #0xd0
  402728:	bl	401d10 <gettext@plt>
  40272c:	mov	x19, x0
  402730:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402734:	add	x0, x0, #0x334
  402738:	ldr	w0, [x0]
  40273c:	cmp	w0, #0x0
  402740:	b.eq	402754 <ferror@plt+0x9e4>  // b.none
  402744:	adrp	x0, 408000 <ferror@plt+0x6290>
  402748:	add	x0, x0, #0xf0
  40274c:	bl	401d10 <gettext@plt>
  402750:	b	402760 <ferror@plt+0x9f0>
  402754:	adrp	x0, 408000 <ferror@plt+0x6290>
  402758:	add	x0, x0, #0xf8
  40275c:	bl	401d10 <gettext@plt>
  402760:	mov	x1, x0
  402764:	mov	x0, x19
  402768:	bl	401cd0 <printf@plt>
  40276c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402770:	add	x0, x0, #0x334
  402774:	ldr	w2, [x0]
  402778:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40277c:	add	x1, x0, #0x2e8
  402780:	mov	w0, w2
  402784:	bl	4044c4 <ferror@plt+0x2754>
  402788:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40278c:	add	x0, x0, #0x2e8
  402790:	ldr	w0, [x0, #8]
  402794:	and	w0, w0, #0xffffff00
  402798:	cmp	w0, #0x0
  40279c:	b.eq	4027b8 <ferror@plt+0xa48>  // b.none
  4027a0:	adrp	x0, 408000 <ferror@plt+0x6290>
  4027a4:	add	x0, x0, #0x100
  4027a8:	bl	401d10 <gettext@plt>
  4027ac:	mov	x1, x0
  4027b0:	mov	w0, #0x8                   	// #8
  4027b4:	bl	401ca0 <errx@plt>
  4027b8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4027bc:	add	x0, x0, #0x2e8
  4027c0:	ldr	w0, [x0, #4]
  4027c4:	mov	w1, w0
  4027c8:	ldr	x0, [sp, #40]
  4027cc:	ldr	w0, [x0]
  4027d0:	sxtw	x0, w0
  4027d4:	add	x0, x0, #0x4c
  4027d8:	cmp	x1, x0
  4027dc:	b.cs	402808 <ferror@plt+0xa98>  // b.hs, b.nlast
  4027e0:	adrp	x0, 408000 <ferror@plt+0x6290>
  4027e4:	add	x0, x0, #0x120
  4027e8:	bl	401d10 <gettext@plt>
  4027ec:	mov	x1, x0
  4027f0:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4027f4:	add	x0, x0, #0x2e8
  4027f8:	ldr	w0, [x0, #4]
  4027fc:	mov	w2, w0
  402800:	mov	w0, #0x4                   	// #4
  402804:	bl	401ca0 <errx@plt>
  402808:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40280c:	add	x0, x0, #0x2e8
  402810:	ldr	w0, [x0, #8]
  402814:	and	w0, w0, #0x1
  402818:	cmp	w0, #0x0
  40281c:	b.eq	4028b8 <ferror@plt+0xb48>  // b.none
  402820:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402824:	add	x0, x0, #0x2e8
  402828:	ldr	w0, [x0, #44]
  40282c:	cmp	w0, #0x0
  402830:	b.ne	40284c <ferror@plt+0xadc>  // b.any
  402834:	adrp	x0, 408000 <ferror@plt+0x6290>
  402838:	add	x0, x0, #0x140
  40283c:	bl	401d10 <gettext@plt>
  402840:	mov	x1, x0
  402844:	mov	w0, #0x4                   	// #4
  402848:	bl	401ca0 <errx@plt>
  40284c:	ldr	x0, [sp, #32]
  402850:	ldr	x1, [x0]
  402854:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402858:	add	x0, x0, #0x2e8
  40285c:	ldr	w0, [x0, #4]
  402860:	mov	w0, w0
  402864:	cmp	x1, x0
  402868:	b.cs	402884 <ferror@plt+0xb14>  // b.hs, b.nlast
  40286c:	adrp	x0, 408000 <ferror@plt+0x6290>
  402870:	add	x0, x0, #0x70
  402874:	bl	401d10 <gettext@plt>
  402878:	mov	x1, x0
  40287c:	mov	w0, #0x4                   	// #4
  402880:	bl	401ca0 <errx@plt>
  402884:	ldr	x0, [sp, #32]
  402888:	ldr	x1, [x0]
  40288c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402890:	add	x0, x0, #0x2e8
  402894:	ldr	w0, [x0, #4]
  402898:	mov	w0, w0
  40289c:	cmp	x1, x0
  4028a0:	b.ls	4028c8 <ferror@plt+0xb58>  // b.plast
  4028a4:	adrp	x0, 408000 <ferror@plt+0x6290>
  4028a8:	add	x0, x0, #0x150
  4028ac:	bl	401d10 <gettext@plt>
  4028b0:	bl	401c50 <warnx@plt>
  4028b4:	b	4028c8 <ferror@plt+0xb58>
  4028b8:	adrp	x0, 408000 <ferror@plt+0x6290>
  4028bc:	add	x0, x0, #0x178
  4028c0:	bl	401d10 <gettext@plt>
  4028c4:	bl	401c50 <warnx@plt>
  4028c8:	nop
  4028cc:	ldr	x19, [sp, #16]
  4028d0:	ldp	x29, x30, [sp], #192
  4028d4:	ret
  4028d8:	stp	x29, x30, [sp, #-80]!
  4028dc:	mov	x29, sp
  4028e0:	str	w0, [sp, #28]
  4028e4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4028e8:	add	x0, x0, #0x2e8
  4028ec:	ldr	w0, [x0, #8]
  4028f0:	and	w0, w0, #0x1
  4028f4:	cmp	w0, #0x0
  4028f8:	b.ne	402910 <ferror@plt+0xba0>  // b.any
  4028fc:	adrp	x0, 408000 <ferror@plt+0x6290>
  402900:	add	x0, x0, #0x190
  402904:	bl	401d10 <gettext@plt>
  402908:	bl	401c50 <warnx@plt>
  40290c:	b	402cdc <ferror@plt+0xf6c>
  402910:	mov	w2, #0x0                   	// #0
  402914:	mov	x1, #0x0                   	// #0
  402918:	mov	x0, #0x0                   	// #0
  40291c:	bl	4019b0 <crc32@plt>
  402920:	str	w0, [sp, #68]
  402924:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402928:	add	x0, x0, #0x2e8
  40292c:	ldr	w0, [x0, #4]
  402930:	mov	w1, w0
  402934:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402938:	add	x0, x0, #0x2d8
  40293c:	ldr	w0, [x0]
  402940:	mov	x5, #0x0                   	// #0
  402944:	mov	w4, w0
  402948:	mov	w3, #0x2                   	// #2
  40294c:	mov	w2, #0x3                   	// #3
  402950:	mov	x0, #0x0                   	// #0
  402954:	bl	401b80 <mmap@plt>
  402958:	str	x0, [sp, #72]
  40295c:	ldr	x0, [sp, #72]
  402960:	cmn	x0, #0x1
  402964:	b.ne	402aa8 <ferror@plt+0xd38>  // b.any
  402968:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40296c:	add	x0, x0, #0x2e8
  402970:	ldr	w0, [x0, #4]
  402974:	mov	w0, w0
  402978:	mov	x5, #0x0                   	// #0
  40297c:	mov	w4, #0xffffffff            	// #-1
  402980:	mov	w3, #0x22                  	// #34
  402984:	mov	w2, #0x3                   	// #3
  402988:	mov	x1, x0
  40298c:	mov	x0, #0x0                   	// #0
  402990:	bl	401b80 <mmap@plt>
  402994:	str	x0, [sp, #72]
  402998:	ldr	x0, [sp, #72]
  40299c:	cmn	x0, #0x1
  4029a0:	b.eq	402aa8 <ferror@plt+0xd38>  // b.none
  4029a4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4029a8:	add	x0, x0, #0x2d8
  4029ac:	ldr	w0, [x0]
  4029b0:	mov	w2, #0x0                   	// #0
  4029b4:	mov	x1, #0x0                   	// #0
  4029b8:	bl	4019c0 <lseek@plt>
  4029bc:	cmn	x0, #0x1
  4029c0:	b.ne	4029ec <ferror@plt+0xc7c>  // b.any
  4029c4:	adrp	x0, 408000 <ferror@plt+0x6290>
  4029c8:	add	x0, x0, #0x98
  4029cc:	bl	401d10 <gettext@plt>
  4029d0:	mov	x1, x0
  4029d4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4029d8:	add	x0, x0, #0x2e0
  4029dc:	ldr	x0, [x0]
  4029e0:	mov	x2, x0
  4029e4:	mov	w0, #0x8                   	// #8
  4029e8:	bl	401d40 <err@plt>
  4029ec:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4029f0:	add	x0, x0, #0x2d8
  4029f4:	ldr	w3, [x0]
  4029f8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4029fc:	add	x0, x0, #0x2e8
  402a00:	ldr	w0, [x0, #4]
  402a04:	mov	w0, w0
  402a08:	mov	x2, x0
  402a0c:	ldr	x1, [sp, #72]
  402a10:	mov	w0, w3
  402a14:	bl	401c60 <read@plt>
  402a18:	str	x0, [sp, #48]
  402a1c:	ldr	x0, [sp, #48]
  402a20:	cmp	x0, #0x0
  402a24:	b.ge	402a50 <ferror@plt+0xce0>  // b.tcont
  402a28:	adrp	x0, 408000 <ferror@plt+0x6290>
  402a2c:	add	x0, x0, #0x88
  402a30:	bl	401d10 <gettext@plt>
  402a34:	mov	x1, x0
  402a38:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402a3c:	add	x0, x0, #0x2e0
  402a40:	ldr	x0, [x0]
  402a44:	mov	x2, x0
  402a48:	mov	w0, #0x8                   	// #8
  402a4c:	bl	401d40 <err@plt>
  402a50:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402a54:	add	x0, x0, #0x2e8
  402a58:	ldr	w0, [x0, #4]
  402a5c:	mov	w0, w0
  402a60:	ldr	x1, [sp, #48]
  402a64:	cmp	x1, x0
  402a68:	b.eq	402aa8 <ferror@plt+0xd38>  // b.none
  402a6c:	adrp	x0, 408000 <ferror@plt+0x6290>
  402a70:	add	x0, x0, #0x1b8
  402a74:	bl	401d10 <gettext@plt>
  402a78:	mov	x4, x0
  402a7c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402a80:	add	x0, x0, #0x2e8
  402a84:	ldr	w1, [x0, #4]
  402a88:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402a8c:	add	x0, x0, #0x2e0
  402a90:	ldr	x0, [x0]
  402a94:	mov	x3, x0
  402a98:	mov	w2, w1
  402a9c:	mov	x1, x4
  402aa0:	mov	w0, #0x8                   	// #8
  402aa4:	bl	401ca0 <errx@plt>
  402aa8:	ldr	x0, [sp, #72]
  402aac:	cmn	x0, #0x1
  402ab0:	b.eq	402b34 <ferror@plt+0xdc4>  // b.none
  402ab4:	mov	w2, #0x0                   	// #0
  402ab8:	mov	x1, #0x0                   	// #0
  402abc:	mov	x0, #0x0                   	// #0
  402ac0:	bl	4019b0 <crc32@plt>
  402ac4:	mov	x2, x0
  402ac8:	ldrsw	x0, [sp, #28]
  402acc:	ldr	x1, [sp, #72]
  402ad0:	add	x0, x1, x0
  402ad4:	mov	w1, w2
  402ad8:	str	w1, [x0, #32]
  402adc:	ldr	w3, [sp, #68]
  402ae0:	ldrsw	x0, [sp, #28]
  402ae4:	ldr	x1, [sp, #72]
  402ae8:	add	x4, x1, x0
  402aec:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402af0:	add	x0, x0, #0x2e8
  402af4:	ldr	w1, [x0, #4]
  402af8:	ldr	w0, [sp, #28]
  402afc:	sub	w0, w1, w0
  402b00:	mov	w2, w0
  402b04:	mov	x1, x4
  402b08:	mov	x0, x3
  402b0c:	bl	4019b0 <crc32@plt>
  402b10:	str	w0, [sp, #68]
  402b14:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402b18:	add	x0, x0, #0x2e8
  402b1c:	ldr	w0, [x0, #4]
  402b20:	mov	w0, w0
  402b24:	mov	x1, x0
  402b28:	ldr	x0, [sp, #72]
  402b2c:	bl	401c20 <munmap@plt>
  402b30:	b	402cac <ferror@plt+0xf3c>
  402b34:	str	xzr, [sp, #56]
  402b38:	mov	x0, #0x1000                	// #4096
  402b3c:	bl	402114 <ferror@plt+0x3a4>
  402b40:	str	x0, [sp, #72]
  402b44:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402b48:	add	x0, x0, #0x2d8
  402b4c:	ldr	w0, [x0]
  402b50:	ldrsw	x1, [sp, #28]
  402b54:	mov	w2, #0x0                   	// #0
  402b58:	bl	4019c0 <lseek@plt>
  402b5c:	cmn	x0, #0x1
  402b60:	b.ne	402b8c <ferror@plt+0xe1c>  // b.any
  402b64:	adrp	x0, 408000 <ferror@plt+0x6290>
  402b68:	add	x0, x0, #0x98
  402b6c:	bl	401d10 <gettext@plt>
  402b70:	mov	x1, x0
  402b74:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402b78:	add	x0, x0, #0x2e0
  402b7c:	ldr	x0, [x0]
  402b80:	mov	x2, x0
  402b84:	mov	w0, #0x8                   	// #8
  402b88:	bl	401d40 <err@plt>
  402b8c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402b90:	add	x0, x0, #0x2d8
  402b94:	ldr	w0, [x0]
  402b98:	mov	x2, #0x1000                	// #4096
  402b9c:	ldr	x1, [sp, #72]
  402ba0:	bl	401c60 <read@plt>
  402ba4:	str	w0, [sp, #44]
  402ba8:	ldr	w0, [sp, #44]
  402bac:	cmp	w0, #0x0
  402bb0:	b.ge	402bdc <ferror@plt+0xe6c>  // b.tcont
  402bb4:	adrp	x0, 408000 <ferror@plt+0x6290>
  402bb8:	add	x0, x0, #0x88
  402bbc:	bl	401d10 <gettext@plt>
  402bc0:	mov	x1, x0
  402bc4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402bc8:	add	x0, x0, #0x2e0
  402bcc:	ldr	x0, [x0]
  402bd0:	mov	x2, x0
  402bd4:	mov	w0, #0x8                   	// #8
  402bd8:	bl	401d40 <err@plt>
  402bdc:	ldr	w0, [sp, #44]
  402be0:	cmp	w0, #0x0
  402be4:	b.eq	402ca0 <ferror@plt+0xf30>  // b.none
  402be8:	ldr	x0, [sp, #56]
  402bec:	cmp	x0, #0x0
  402bf0:	b.ne	402c10 <ferror@plt+0xea0>  // b.any
  402bf4:	mov	w2, #0x0                   	// #0
  402bf8:	mov	x1, #0x0                   	// #0
  402bfc:	mov	x0, #0x0                   	// #0
  402c00:	bl	4019b0 <crc32@plt>
  402c04:	mov	w1, w0
  402c08:	ldr	x0, [sp, #72]
  402c0c:	str	w1, [x0, #32]
  402c10:	ldrsw	x0, [sp, #44]
  402c14:	ldr	x1, [sp, #56]
  402c18:	add	x0, x1, x0
  402c1c:	str	x0, [sp, #56]
  402c20:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402c24:	add	x0, x0, #0x2e8
  402c28:	ldr	w1, [x0, #4]
  402c2c:	ldr	w0, [sp, #28]
  402c30:	sub	w0, w1, w0
  402c34:	mov	w0, w0
  402c38:	ldr	x1, [sp, #56]
  402c3c:	cmp	x1, x0
  402c40:	b.ls	402c84 <ferror@plt+0xf14>  // b.plast
  402c44:	ldr	w3, [sp, #68]
  402c48:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402c4c:	add	x0, x0, #0x2e8
  402c50:	ldr	w1, [x0, #4]
  402c54:	ldr	w0, [sp, #28]
  402c58:	sub	w0, w1, w0
  402c5c:	ldr	x1, [sp, #56]
  402c60:	sub	w1, w0, w1
  402c64:	ldr	w0, [sp, #44]
  402c68:	add	w0, w1, w0
  402c6c:	mov	w2, w0
  402c70:	ldr	x1, [sp, #72]
  402c74:	mov	x0, x3
  402c78:	bl	4019b0 <crc32@plt>
  402c7c:	str	w0, [sp, #68]
  402c80:	b	402ca4 <ferror@plt+0xf34>
  402c84:	ldr	w0, [sp, #68]
  402c88:	ldr	w1, [sp, #44]
  402c8c:	mov	w2, w1
  402c90:	ldr	x1, [sp, #72]
  402c94:	bl	4019b0 <crc32@plt>
  402c98:	str	w0, [sp, #68]
  402c9c:	b	402b8c <ferror@plt+0xe1c>
  402ca0:	nop
  402ca4:	ldr	x0, [sp, #72]
  402ca8:	bl	401bb0 <free@plt>
  402cac:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402cb0:	add	x0, x0, #0x2e8
  402cb4:	ldr	w0, [x0, #32]
  402cb8:	ldr	w1, [sp, #68]
  402cbc:	cmp	w1, w0
  402cc0:	b.eq	402cdc <ferror@plt+0xf6c>  // b.none
  402cc4:	adrp	x0, 408000 <ferror@plt+0x6290>
  402cc8:	add	x0, x0, #0x1e0
  402ccc:	bl	401d10 <gettext@plt>
  402cd0:	mov	x1, x0
  402cd4:	mov	w0, #0x4                   	// #4
  402cd8:	bl	401ca0 <errx@plt>
  402cdc:	ldp	x29, x30, [sp], #80
  402ce0:	ret
  402ce4:	stp	x29, x30, [sp, #-80]!
  402ce8:	mov	x29, sp
  402cec:	str	x19, [sp, #16]
  402cf0:	strb	w0, [sp, #63]
  402cf4:	str	x1, [sp, #48]
  402cf8:	str	x2, [sp, #40]
  402cfc:	ldr	x0, [sp, #48]
  402d00:	ldrh	w0, [x0]
  402d04:	and	w0, w0, #0xf000
  402d08:	cmp	w0, #0x2, lsl #12
  402d0c:	b.eq	402d24 <ferror@plt+0xfb4>  // b.none
  402d10:	ldr	x0, [sp, #48]
  402d14:	ldrh	w0, [x0]
  402d18:	and	w0, w0, #0xf000
  402d1c:	cmp	w0, #0x6, lsl #12
  402d20:	b.ne	402d74 <ferror@plt+0x1004>  // b.any
  402d24:	ldr	x0, [sp, #48]
  402d28:	ldr	w0, [x0, #4]
  402d2c:	ubfx	x0, x0, #0, #24
  402d30:	mov	w0, w0
  402d34:	bl	401b20 <gnu_dev_major@plt>
  402d38:	mov	w19, w0
  402d3c:	ldr	x0, [sp, #48]
  402d40:	ldr	w0, [x0, #4]
  402d44:	ubfx	x0, x0, #0, #24
  402d48:	mov	w0, w0
  402d4c:	bl	401c40 <gnu_dev_minor@plt>
  402d50:	add	x5, sp, #0x40
  402d54:	mov	w4, w0
  402d58:	mov	w3, w19
  402d5c:	adrp	x0, 408000 <ferror@plt+0x6290>
  402d60:	add	x2, x0, #0x1f0
  402d64:	mov	x1, #0xa                   	// #10
  402d68:	mov	x0, x5
  402d6c:	bl	4019d0 <snprintf@plt>
  402d70:	b	402d9c <ferror@plt+0x102c>
  402d74:	ldr	x0, [sp, #48]
  402d78:	ldr	w0, [x0, #4]
  402d7c:	ubfx	x0, x0, #0, #24
  402d80:	add	x4, sp, #0x40
  402d84:	mov	w3, w0
  402d88:	adrp	x0, 408000 <ferror@plt+0x6290>
  402d8c:	add	x2, x0, #0x1f8
  402d90:	mov	x1, #0xa                   	// #10
  402d94:	mov	x0, x4
  402d98:	bl	4019d0 <snprintf@plt>
  402d9c:	ldrsb	w1, [sp, #63]
  402da0:	ldr	x0, [sp, #48]
  402da4:	ldrh	w0, [x0]
  402da8:	and	w2, w0, #0xffff0fff
  402dac:	ldr	x0, [sp, #48]
  402db0:	ldrh	w0, [x0, #2]
  402db4:	mov	w4, w0
  402db8:	ldr	x0, [sp, #48]
  402dbc:	ldrb	w0, [x0, #7]
  402dc0:	mov	w5, w0
  402dc4:	ldr	x0, [sp, #40]
  402dc8:	ldrsb	w0, [x0]
  402dcc:	cmp	w0, #0x0
  402dd0:	b.ne	402de0 <ferror@plt+0x1070>  // b.any
  402dd4:	ldrsb	w0, [sp, #63]
  402dd8:	cmp	w0, #0x64
  402ddc:	b.eq	402de8 <ferror@plt+0x1078>  // b.none
  402de0:	ldr	x0, [sp, #40]
  402de4:	b	402df0 <ferror@plt+0x1080>
  402de8:	adrp	x0, 408000 <ferror@plt+0x6290>
  402dec:	add	x0, x0, #0x200
  402df0:	add	x3, sp, #0x40
  402df4:	mov	x6, x0
  402df8:	adrp	x0, 408000 <ferror@plt+0x6290>
  402dfc:	add	x0, x0, #0x208
  402e00:	bl	401cd0 <printf@plt>
  402e04:	nop
  402e08:	ldr	x19, [sp, #16]
  402e0c:	ldp	x29, x30, [sp], #80
  402e10:	ret
  402e14:	stp	x29, x30, [sp, #-48]!
  402e18:	mov	x29, sp
  402e1c:	str	x0, [sp, #24]
  402e20:	ldr	x0, [sp, #24]
  402e24:	lsr	x0, x0, #13
  402e28:	str	w0, [sp, #44]
  402e2c:	ldr	w1, [sp, #44]
  402e30:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402e34:	add	x0, x0, #0x288
  402e38:	ldr	x0, [x0]
  402e3c:	cmp	x1, x0
  402e40:	b.eq	402ed4 <ferror@plt+0x1164>  // b.none
  402e44:	ldr	w1, [sp, #44]
  402e48:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402e4c:	add	x0, x0, #0x288
  402e50:	str	x1, [x0]
  402e54:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402e58:	add	x0, x0, #0x2d8
  402e5c:	ldr	w3, [x0]
  402e60:	ldr	w0, [sp, #44]
  402e64:	lsl	w0, w0, #13
  402e68:	mov	w0, w0
  402e6c:	mov	w2, #0x0                   	// #0
  402e70:	mov	x1, x0
  402e74:	mov	w0, w3
  402e78:	bl	4019c0 <lseek@plt>
  402e7c:	cmn	x0, #0x1
  402e80:	b.ne	402e94 <ferror@plt+0x1124>  // b.any
  402e84:	adrp	x0, 408000 <ferror@plt+0x6290>
  402e88:	add	x0, x0, #0x220
  402e8c:	bl	401d10 <gettext@plt>
  402e90:	bl	401b60 <warn@plt>
  402e94:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402e98:	add	x0, x0, #0x2d8
  402e9c:	ldr	w3, [x0]
  402ea0:	mov	x2, #0x4000                	// #16384
  402ea4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402ea8:	add	x1, x0, #0x358
  402eac:	mov	w0, w3
  402eb0:	bl	401c60 <read@plt>
  402eb4:	str	x0, [sp, #32]
  402eb8:	ldr	x0, [sp, #32]
  402ebc:	cmp	x0, #0x0
  402ec0:	b.ge	402ed4 <ferror@plt+0x1164>  // b.tcont
  402ec4:	adrp	x0, 408000 <ferror@plt+0x6290>
  402ec8:	add	x0, x0, #0x230
  402ecc:	bl	401d10 <gettext@plt>
  402ed0:	bl	401b60 <warn@plt>
  402ed4:	ldr	x0, [sp, #24]
  402ed8:	and	x1, x0, #0x1fff
  402edc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402ee0:	add	x0, x0, #0x358
  402ee4:	add	x0, x1, x0
  402ee8:	ldp	x29, x30, [sp], #48
  402eec:	ret
  402ef0:	stp	x29, x30, [sp, #-48]!
  402ef4:	mov	x29, sp
  402ef8:	str	x0, [sp, #24]
  402efc:	mov	x0, #0xc                   	// #12
  402f00:	bl	402114 <ferror@plt+0x3a4>
  402f04:	str	x0, [sp, #40]
  402f08:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402f0c:	add	x0, x0, #0x334
  402f10:	ldr	w0, [x0]
  402f14:	ldr	x2, [sp, #40]
  402f18:	ldr	x1, [sp, #24]
  402f1c:	bl	404860 <ferror@plt+0x2af0>
  402f20:	ldr	x0, [sp, #40]
  402f24:	ldp	x29, x30, [sp], #48
  402f28:	ret
  402f2c:	stp	x29, x30, [sp, #-32]!
  402f30:	mov	x29, sp
  402f34:	str	w0, [sp, #28]
  402f38:	ldr	w0, [sp, #28]
  402f3c:	bl	402e14 <ferror@plt+0x10a4>
  402f40:	bl	402ef0 <ferror@plt+0x1180>
  402f44:	ldp	x29, x30, [sp], #32
  402f48:	ret
  402f4c:	stp	x29, x30, [sp, #-32]!
  402f50:	mov	x29, sp
  402f54:	str	x0, [sp, #24]
  402f58:	ldr	x0, [sp, #24]
  402f5c:	bl	401bb0 <free@plt>
  402f60:	nop
  402f64:	ldp	x29, x30, [sp], #32
  402f68:	ret
  402f6c:	stp	x29, x30, [sp, #-32]!
  402f70:	mov	x29, sp
  402f74:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402f78:	add	x0, x0, #0x328
  402f7c:	bl	402ef0 <ferror@plt+0x1180>
  402f80:	str	x0, [sp, #24]
  402f84:	ldr	x0, [sp, #24]
  402f88:	ldr	w0, [x0, #8]
  402f8c:	lsr	w0, w0, #6
  402f90:	lsl	w0, w0, #2
  402f94:	sxtw	x0, w0
  402f98:	str	x0, [sp, #16]
  402f9c:	ldr	x0, [sp, #24]
  402fa0:	ldrh	w0, [x0]
  402fa4:	and	w0, w0, #0xf000
  402fa8:	cmp	w0, #0x4, lsl #12
  402fac:	b.eq	402fc8 <ferror@plt+0x1258>  // b.none
  402fb0:	adrp	x0, 408000 <ferror@plt+0x6290>
  402fb4:	add	x0, x0, #0x248
  402fb8:	bl	401d10 <gettext@plt>
  402fbc:	mov	x1, x0
  402fc0:	mov	w0, #0x4                   	// #4
  402fc4:	bl	401ca0 <errx@plt>
  402fc8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  402fcc:	add	x0, x0, #0x2e8
  402fd0:	ldr	w0, [x0, #8]
  402fd4:	and	w0, w0, #0x400
  402fd8:	cmp	w0, #0x0
  402fdc:	b.ne	403014 <ferror@plt+0x12a4>  // b.any
  402fe0:	ldr	x0, [sp, #16]
  402fe4:	cmp	x0, #0x4c
  402fe8:	b.eq	403014 <ferror@plt+0x12a4>  // b.none
  402fec:	ldr	x0, [sp, #16]
  402ff0:	cmp	x0, #0x24c
  402ff4:	b.eq	403014 <ferror@plt+0x12a4>  // b.none
  402ff8:	adrp	x0, 408000 <ferror@plt+0x6290>
  402ffc:	add	x0, x0, #0x268
  403000:	bl	401d10 <gettext@plt>
  403004:	ldr	x2, [sp, #16]
  403008:	mov	x1, x0
  40300c:	mov	w0, #0x4                   	// #4
  403010:	bl	401ca0 <errx@plt>
  403014:	ldr	x0, [sp, #24]
  403018:	ldp	x29, x30, [sp], #32
  40301c:	ret
  403020:	stp	x29, x30, [sp, #-64]!
  403024:	mov	x29, sp
  403028:	str	x19, [sp, #16]
  40302c:	str	x0, [sp, #40]
  403030:	str	x1, [sp, #32]
  403034:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403038:	add	x0, x0, #0x358
  40303c:	ldr	x1, [sp, #40]
  403040:	str	x1, [x0]
  403044:	ldr	x0, [sp, #32]
  403048:	mov	w1, w0
  40304c:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403050:	add	x0, x0, #0x358
  403054:	str	w1, [x0, #8]
  403058:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  40305c:	add	x0, x0, #0x3c8
  403060:	ldr	x1, [x0]
  403064:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403068:	add	x0, x0, #0x358
  40306c:	str	x1, [x0, #24]
  403070:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403074:	add	x0, x0, #0x3d0
  403078:	ldr	x0, [x0]
  40307c:	lsl	w1, w0, #1
  403080:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403084:	add	x0, x0, #0x358
  403088:	str	w1, [x0, #32]
  40308c:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403090:	add	x0, x0, #0x358
  403094:	bl	401c90 <inflateReset@plt>
  403098:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  40309c:	add	x0, x0, #0x3d0
  4030a0:	ldr	x0, [x0]
  4030a4:	lsl	x0, x0, #1
  4030a8:	ldr	x1, [sp, #32]
  4030ac:	cmp	x1, x0
  4030b0:	b.ls	4030cc <ferror@plt+0x135c>  // b.plast
  4030b4:	adrp	x0, 408000 <ferror@plt+0x6290>
  4030b8:	add	x0, x0, #0x280
  4030bc:	bl	401d10 <gettext@plt>
  4030c0:	mov	x1, x0
  4030c4:	mov	w0, #0x4                   	// #4
  4030c8:	bl	401ca0 <errx@plt>
  4030cc:	mov	w1, #0x4                   	// #4
  4030d0:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  4030d4:	add	x0, x0, #0x358
  4030d8:	bl	401970 <inflate@plt>
  4030dc:	str	w0, [sp, #60]
  4030e0:	ldr	w0, [sp, #60]
  4030e4:	cmp	w0, #0x1
  4030e8:	b.eq	403114 <ferror@plt+0x13a4>  // b.none
  4030ec:	adrp	x0, 408000 <ferror@plt+0x6290>
  4030f0:	add	x0, x0, #0x298
  4030f4:	bl	401d10 <gettext@plt>
  4030f8:	mov	x19, x0
  4030fc:	ldr	w0, [sp, #60]
  403100:	bl	401a20 <zError@plt>
  403104:	mov	x2, x0
  403108:	mov	x1, x19
  40310c:	mov	w0, #0x4                   	// #4
  403110:	bl	401ca0 <errx@plt>
  403114:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403118:	add	x0, x0, #0x358
  40311c:	ldr	x0, [x0, #40]
  403120:	ldr	x19, [sp, #16]
  403124:	ldp	x29, x30, [sp], #64
  403128:	ret
  40312c:	stp	x29, x30, [sp, #-96]!
  403130:	mov	x29, sp
  403134:	str	x19, [sp, #16]
  403138:	str	x0, [sp, #56]
  40313c:	str	w1, [sp, #52]
  403140:	str	x2, [sp, #40]
  403144:	str	x3, [sp, #32]
  403148:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  40314c:	add	x0, x0, #0x3d0
  403150:	ldr	x1, [x0]
  403154:	ldr	x0, [sp, #32]
  403158:	add	x0, x1, x0
  40315c:	sub	x1, x0, #0x1
  403160:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403164:	add	x0, x0, #0x3d0
  403168:	ldr	x0, [x0]
  40316c:	udiv	x0, x1, x0
  403170:	lsl	x0, x0, #2
  403174:	ldr	x1, [sp, #40]
  403178:	add	x0, x1, x0
  40317c:	str	x0, [sp, #88]
  403180:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403184:	add	x0, x0, #0x3d0
  403188:	ldr	x0, [x0]
  40318c:	str	x0, [sp, #80]
  403190:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403194:	add	x0, x0, #0x334
  403198:	ldr	w19, [x0]
  40319c:	ldr	x0, [sp, #40]
  4031a0:	bl	402e14 <ferror@plt+0x10a4>
  4031a4:	ldr	w0, [x0]
  4031a8:	mov	w1, w0
  4031ac:	mov	w0, w19
  4031b0:	bl	404490 <ferror@plt+0x2720>
  4031b4:	mov	w0, w0
  4031b8:	str	x0, [sp, #72]
  4031bc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4031c0:	add	x0, x0, #0x350
  4031c4:	ldr	x0, [x0]
  4031c8:	ldr	x1, [sp, #72]
  4031cc:	cmp	x1, x0
  4031d0:	b.ls	4031e4 <ferror@plt+0x1474>  // b.plast
  4031d4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4031d8:	add	x0, x0, #0x350
  4031dc:	ldr	x1, [sp, #72]
  4031e0:	str	x1, [x0]
  4031e4:	ldr	x0, [sp, #40]
  4031e8:	add	x0, x0, #0x4
  4031ec:	str	x0, [sp, #40]
  4031f0:	ldr	x1, [sp, #88]
  4031f4:	ldr	x0, [sp, #72]
  4031f8:	cmp	x1, x0
  4031fc:	b.ne	40327c <ferror@plt+0x150c>  // b.any
  403200:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403204:	add	x0, x0, #0x338
  403208:	ldr	w0, [x0]
  40320c:	cmp	w0, #0x1
  403210:	b.le	403240 <ferror@plt+0x14d0>
  403214:	adrp	x0, 408000 <ferror@plt+0x6290>
  403218:	add	x0, x0, #0x2b0
  40321c:	bl	401d10 <gettext@plt>
  403220:	mov	x3, x0
  403224:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403228:	add	x0, x0, #0x3d0
  40322c:	ldr	x0, [x0]
  403230:	mov	x2, x0
  403234:	ldr	x1, [sp, #88]
  403238:	mov	x0, x3
  40323c:	bl	401cd0 <printf@plt>
  403240:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403244:	add	x0, x0, #0x3d0
  403248:	ldr	x0, [x0]
  40324c:	ldr	x1, [sp, #32]
  403250:	cmp	x1, x0
  403254:	b.cs	403260 <ferror@plt+0x14f0>  // b.hs, b.nlast
  403258:	ldr	x0, [sp, #32]
  40325c:	str	x0, [sp, #80]
  403260:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403264:	add	x0, x0, #0x3c8
  403268:	ldr	x0, [x0]
  40326c:	ldr	x2, [sp, #80]
  403270:	mov	w1, #0x0                   	// #0
  403274:	bl	401a90 <memset@plt>
  403278:	b	4032ec <ferror@plt+0x157c>
  40327c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403280:	add	x0, x0, #0x338
  403284:	ldr	w0, [x0]
  403288:	cmp	w0, #0x1
  40328c:	b.le	4032c0 <ferror@plt+0x1550>
  403290:	adrp	x0, 408000 <ferror@plt+0x6290>
  403294:	add	x0, x0, #0x2c8
  403298:	bl	401d10 <gettext@plt>
  40329c:	mov	x4, x0
  4032a0:	ldr	x1, [sp, #72]
  4032a4:	ldr	x0, [sp, #88]
  4032a8:	sub	x0, x1, x0
  4032ac:	mov	x3, x0
  4032b0:	ldr	x2, [sp, #72]
  4032b4:	ldr	x1, [sp, #88]
  4032b8:	mov	x0, x4
  4032bc:	bl	401cd0 <printf@plt>
  4032c0:	ldr	x0, [sp, #88]
  4032c4:	bl	402e14 <ferror@plt+0x10a4>
  4032c8:	mov	x2, x0
  4032cc:	ldr	x1, [sp, #72]
  4032d0:	ldr	x0, [sp, #88]
  4032d4:	sub	x0, x1, x0
  4032d8:	mov	x1, x0
  4032dc:	mov	x0, x2
  4032e0:	bl	403020 <ferror@plt+0x12b0>
  4032e4:	sxtw	x0, w0
  4032e8:	str	x0, [sp, #80]
  4032ec:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  4032f0:	add	x0, x0, #0x3d0
  4032f4:	ldr	x0, [x0]
  4032f8:	ldr	x1, [sp, #32]
  4032fc:	cmp	x1, x0
  403300:	b.cc	403338 <ferror@plt+0x15c8>  // b.lo, b.ul, b.last
  403304:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403308:	add	x0, x0, #0x3d0
  40330c:	ldr	x0, [x0]
  403310:	ldr	x1, [sp, #80]
  403314:	cmp	x1, x0
  403318:	b.eq	403368 <ferror@plt+0x15f8>  // b.none
  40331c:	adrp	x0, 408000 <ferror@plt+0x6290>
  403320:	add	x0, x0, #0x2f8
  403324:	bl	401d10 <gettext@plt>
  403328:	ldr	x2, [sp, #80]
  40332c:	mov	x1, x0
  403330:	mov	w0, #0x4                   	// #4
  403334:	bl	401ca0 <errx@plt>
  403338:	ldr	x1, [sp, #80]
  40333c:	ldr	x0, [sp, #32]
  403340:	cmp	x1, x0
  403344:	b.eq	403368 <ferror@plt+0x15f8>  // b.none
  403348:	adrp	x0, 408000 <ferror@plt+0x6290>
  40334c:	add	x0, x0, #0x310
  403350:	bl	401d10 <gettext@plt>
  403354:	ldr	x3, [sp, #32]
  403358:	ldr	x2, [sp, #80]
  40335c:	mov	x1, x0
  403360:	mov	w0, #0x4                   	// #4
  403364:	bl	401ca0 <errx@plt>
  403368:	ldr	x1, [sp, #32]
  40336c:	ldr	x0, [sp, #80]
  403370:	sub	x0, x1, x0
  403374:	str	x0, [sp, #32]
  403378:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40337c:	add	x0, x0, #0x270
  403380:	ldr	x0, [x0]
  403384:	ldrsb	w0, [x0]
  403388:	cmp	w0, #0x0
  40338c:	b.eq	4033d0 <ferror@plt+0x1660>  // b.none
  403390:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403394:	add	x0, x0, #0x3c8
  403398:	ldr	x0, [x0]
  40339c:	ldr	x2, [sp, #80]
  4033a0:	mov	x1, x0
  4033a4:	ldr	w0, [sp, #52]
  4033a8:	bl	401ae0 <write@plt>
  4033ac:	cmp	x0, #0x0
  4033b0:	b.ge	4033d0 <ferror@plt+0x1660>  // b.tcont
  4033b4:	adrp	x0, 408000 <ferror@plt+0x6290>
  4033b8:	add	x0, x0, #0x330
  4033bc:	bl	401d10 <gettext@plt>
  4033c0:	ldr	x2, [sp, #56]
  4033c4:	mov	x1, x0
  4033c8:	mov	w0, #0x8                   	// #8
  4033cc:	bl	401d40 <err@plt>
  4033d0:	ldr	x0, [sp, #72]
  4033d4:	str	x0, [sp, #88]
  4033d8:	ldr	x0, [sp, #32]
  4033dc:	cmp	x0, #0x0
  4033e0:	b.ne	403180 <ferror@plt+0x1410>  // b.any
  4033e4:	nop
  4033e8:	nop
  4033ec:	ldr	x19, [sp, #16]
  4033f0:	ldp	x29, x30, [sp], #96
  4033f4:	ret
  4033f8:	stp	x29, x30, [sp, #-64]!
  4033fc:	mov	x29, sp
  403400:	str	x0, [sp, #24]
  403404:	str	x1, [sp, #16]
  403408:	str	xzr, [sp, #32]
  40340c:	str	xzr, [sp, #40]
  403410:	str	xzr, [sp, #48]
  403414:	str	xzr, [sp, #56]
  403418:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40341c:	add	x0, x0, #0x340
  403420:	ldr	w0, [x0]
  403424:	cmp	w0, #0x0
  403428:	b.ne	4034d4 <ferror@plt+0x1764>  // b.any
  40342c:	ldr	x0, [sp, #16]
  403430:	ldrh	w0, [x0, #2]
  403434:	mov	w1, w0
  403438:	ldr	x0, [sp, #16]
  40343c:	ldrb	w0, [x0, #7]
  403440:	mov	w2, w0
  403444:	ldr	x0, [sp, #24]
  403448:	bl	401b90 <lchown@plt>
  40344c:	cmp	w0, #0x0
  403450:	b.ge	403470 <ferror@plt+0x1700>  // b.tcont
  403454:	adrp	x0, 408000 <ferror@plt+0x6290>
  403458:	add	x0, x0, #0x348
  40345c:	bl	401d10 <gettext@plt>
  403460:	ldr	x2, [sp, #24]
  403464:	mov	x1, x0
  403468:	mov	w0, #0x8                   	// #8
  40346c:	bl	401d40 <err@plt>
  403470:	ldr	x0, [sp, #16]
  403474:	ldrh	w0, [x0]
  403478:	and	w0, w0, #0xf000
  40347c:	cmp	w0, #0xa, lsl #12
  403480:	b.eq	40351c <ferror@plt+0x17ac>  // b.none
  403484:	ldr	x0, [sp, #16]
  403488:	ldrh	w0, [x0]
  40348c:	and	w0, w0, #0xc00
  403490:	and	w0, w0, #0xffff
  403494:	cmp	w0, #0x0
  403498:	b.eq	4034d4 <ferror@plt+0x1764>  // b.none
  40349c:	ldr	x0, [sp, #16]
  4034a0:	ldrh	w0, [x0]
  4034a4:	mov	w1, w0
  4034a8:	ldr	x0, [sp, #24]
  4034ac:	bl	401a30 <chmod@plt>
  4034b0:	cmp	w0, #0x0
  4034b4:	b.ge	4034d4 <ferror@plt+0x1764>  // b.tcont
  4034b8:	adrp	x0, 408000 <ferror@plt+0x6290>
  4034bc:	add	x0, x0, #0x360
  4034c0:	bl	401d10 <gettext@plt>
  4034c4:	ldr	x2, [sp, #24]
  4034c8:	mov	x1, x0
  4034cc:	mov	w0, #0x8                   	// #8
  4034d0:	bl	401d40 <err@plt>
  4034d4:	ldr	x0, [sp, #16]
  4034d8:	ldrh	w0, [x0]
  4034dc:	and	w0, w0, #0xf000
  4034e0:	cmp	w0, #0xa, lsl #12
  4034e4:	b.eq	403524 <ferror@plt+0x17b4>  // b.none
  4034e8:	add	x0, sp, #0x20
  4034ec:	mov	x1, x0
  4034f0:	ldr	x0, [sp, #24]
  4034f4:	bl	401c70 <utimes@plt>
  4034f8:	cmp	w0, #0x0
  4034fc:	b.ge	403528 <ferror@plt+0x17b8>  // b.tcont
  403500:	adrp	x0, 408000 <ferror@plt+0x6290>
  403504:	add	x0, x0, #0x378
  403508:	bl	401d10 <gettext@plt>
  40350c:	ldr	x2, [sp, #24]
  403510:	mov	x1, x0
  403514:	mov	w0, #0x8                   	// #8
  403518:	bl	401d40 <err@plt>
  40351c:	nop
  403520:	b	403528 <ferror@plt+0x17b8>
  403524:	nop
  403528:	ldp	x29, x30, [sp], #64
  40352c:	ret
  403530:	stp	x29, x30, [sp, #-96]!
  403534:	mov	x29, sp
  403538:	str	x19, [sp, #16]
  40353c:	str	x0, [sp, #40]
  403540:	str	x1, [sp, #32]
  403544:	ldr	x0, [sp, #40]
  403548:	bl	401900 <strlen@plt>
  40354c:	str	w0, [sp, #76]
  403550:	ldr	x0, [sp, #32]
  403554:	ldr	w0, [x0, #4]
  403558:	ubfx	x0, x0, #0, #24
  40355c:	str	w0, [sp, #92]
  403560:	ldr	x0, [sp, #32]
  403564:	ldr	w0, [x0, #8]
  403568:	lsr	w0, w0, #6
  40356c:	lsl	w0, w0, #2
  403570:	sxtw	x0, w0
  403574:	str	x0, [sp, #80]
  403578:	ldr	w0, [sp, #76]
  40357c:	add	w0, w0, #0x100
  403580:	sxtw	x0, w0
  403584:	bl	402114 <ferror@plt+0x3a4>
  403588:	str	x0, [sp, #64]
  40358c:	ldr	x0, [sp, #80]
  403590:	cmp	x0, #0x0
  403594:	b.ne	4035c0 <ferror@plt+0x1850>  // b.any
  403598:	ldr	w0, [sp, #92]
  40359c:	cmp	w0, #0x0
  4035a0:	b.eq	4035c0 <ferror@plt+0x1850>  // b.none
  4035a4:	adrp	x0, 408000 <ferror@plt+0x6290>
  4035a8:	add	x0, x0, #0x390
  4035ac:	bl	401d10 <gettext@plt>
  4035b0:	ldr	x2, [sp, #40]
  4035b4:	mov	x1, x0
  4035b8:	mov	w0, #0x4                   	// #4
  4035bc:	bl	401ca0 <errx@plt>
  4035c0:	ldr	x0, [sp, #80]
  4035c4:	cmp	x0, #0x0
  4035c8:	b.eq	4035f4 <ferror@plt+0x1884>  // b.none
  4035cc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4035d0:	add	x0, x0, #0x278
  4035d4:	ldr	x0, [x0]
  4035d8:	ldr	x1, [sp, #80]
  4035dc:	cmp	x1, x0
  4035e0:	b.cs	4035f4 <ferror@plt+0x1884>  // b.hs, b.nlast
  4035e4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4035e8:	add	x0, x0, #0x278
  4035ec:	ldr	x1, [sp, #80]
  4035f0:	str	x1, [x0]
  4035f4:	ldrsw	x0, [sp, #76]
  4035f8:	mov	x2, x0
  4035fc:	ldr	x1, [sp, #40]
  403600:	ldr	x0, [sp, #64]
  403604:	bl	4018c0 <memcpy@plt>
  403608:	ldrsw	x0, [sp, #76]
  40360c:	ldr	x1, [sp, #64]
  403610:	add	x0, x1, x0
  403614:	mov	w1, #0x2f                  	// #47
  403618:	strb	w1, [x0]
  40361c:	ldr	w0, [sp, #76]
  403620:	add	w0, w0, #0x1
  403624:	str	w0, [sp, #76]
  403628:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40362c:	add	x0, x0, #0x338
  403630:	ldr	w0, [x0]
  403634:	cmp	w0, #0x0
  403638:	b.eq	40364c <ferror@plt+0x18dc>  // b.none
  40363c:	ldr	x2, [sp, #40]
  403640:	ldr	x1, [sp, #32]
  403644:	mov	w0, #0x64                  	// #100
  403648:	bl	402ce4 <ferror@plt+0xf74>
  40364c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403650:	add	x0, x0, #0x270
  403654:	ldr	x0, [x0]
  403658:	ldrsb	w0, [x0]
  40365c:	cmp	w0, #0x0
  403660:	b.eq	403818 <ferror@plt+0x1aa8>  // b.none
  403664:	ldr	x0, [sp, #32]
  403668:	ldrh	w0, [x0]
  40366c:	mov	w1, w0
  403670:	ldr	x0, [sp, #40]
  403674:	bl	401d20 <mkdir@plt>
  403678:	cmp	w0, #0x0
  40367c:	b.ge	40369c <ferror@plt+0x192c>  // b.tcont
  403680:	adrp	x0, 408000 <ferror@plt+0x6290>
  403684:	add	x0, x0, #0x3c8
  403688:	bl	401d10 <gettext@plt>
  40368c:	ldr	x2, [sp, #40]
  403690:	mov	x1, x0
  403694:	mov	w0, #0x8                   	// #8
  403698:	bl	401d40 <err@plt>
  40369c:	ldr	x1, [sp, #32]
  4036a0:	ldr	x0, [sp, #40]
  4036a4:	bl	4033f8 <ferror@plt+0x1688>
  4036a8:	b	403818 <ferror@plt+0x1aa8>
  4036ac:	ldr	x0, [sp, #80]
  4036b0:	bl	402f2c <ferror@plt+0x11bc>
  4036b4:	str	x0, [sp, #56]
  4036b8:	ldr	x0, [sp, #56]
  4036bc:	ldrb	w0, [x0, #8]
  4036c0:	ubfx	x0, x0, #0, #6
  4036c4:	and	w0, w0, #0xff
  4036c8:	lsl	w0, w0, #2
  4036cc:	str	w0, [sp, #52]
  4036d0:	ldr	w0, [sp, #52]
  4036d4:	add	w0, w0, #0xc
  4036d8:	str	w0, [sp, #48]
  4036dc:	ldr	w1, [sp, #92]
  4036e0:	ldr	w0, [sp, #48]
  4036e4:	sub	w0, w1, w0
  4036e8:	str	w0, [sp, #92]
  4036ec:	ldr	x0, [sp, #80]
  4036f0:	add	x0, x0, #0xc
  4036f4:	str	x0, [sp, #80]
  4036f8:	ldrsw	x0, [sp, #76]
  4036fc:	ldr	x1, [sp, #64]
  403700:	add	x19, x1, x0
  403704:	ldr	x0, [sp, #80]
  403708:	bl	402e14 <ferror@plt+0x10a4>
  40370c:	mov	x1, x0
  403710:	ldrsw	x0, [sp, #52]
  403714:	mov	x2, x0
  403718:	mov	x0, x19
  40371c:	bl	4018c0 <memcpy@plt>
  403720:	ldr	w1, [sp, #76]
  403724:	ldr	w0, [sp, #52]
  403728:	add	w0, w1, w0
  40372c:	sxtw	x0, w0
  403730:	ldr	x1, [sp, #64]
  403734:	add	x0, x1, x0
  403738:	strb	wzr, [x0]
  40373c:	ldr	w0, [sp, #52]
  403740:	cmp	w0, #0x0
  403744:	b.ne	403760 <ferror@plt+0x19f0>  // b.any
  403748:	adrp	x0, 408000 <ferror@plt+0x6290>
  40374c:	add	x0, x0, #0x3e0
  403750:	bl	401d10 <gettext@plt>
  403754:	mov	x1, x0
  403758:	mov	w0, #0x4                   	// #4
  40375c:	bl	401ca0 <errx@plt>
  403760:	ldr	w1, [sp, #76]
  403764:	ldr	w0, [sp, #52]
  403768:	add	w0, w1, w0
  40376c:	sxtw	x19, w0
  403770:	ldr	x0, [sp, #64]
  403774:	bl	401900 <strlen@plt>
  403778:	sub	x0, x19, x0
  40377c:	cmp	x0, #0x3
  403780:	b.ls	40379c <ferror@plt+0x1a2c>  // b.plast
  403784:	adrp	x0, 408000 <ferror@plt+0x6290>
  403788:	add	x0, x0, #0x3f8
  40378c:	bl	401d10 <gettext@plt>
  403790:	mov	x1, x0
  403794:	mov	w0, #0x4                   	// #4
  403798:	bl	401ca0 <errx@plt>
  40379c:	ldr	x1, [sp, #56]
  4037a0:	ldr	x0, [sp, #64]
  4037a4:	bl	403ea8 <ferror@plt+0x2138>
  4037a8:	ldrsw	x0, [sp, #52]
  4037ac:	ldr	x1, [sp, #80]
  4037b0:	add	x0, x1, x0
  4037b4:	str	x0, [sp, #80]
  4037b8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4037bc:	add	x0, x0, #0x278
  4037c0:	ldr	x0, [x0]
  4037c4:	ldr	x1, [sp, #80]
  4037c8:	cmp	x1, x0
  4037cc:	b.hi	4037e8 <ferror@plt+0x1a78>  // b.pmore
  4037d0:	adrp	x0, 408000 <ferror@plt+0x6290>
  4037d4:	add	x0, x0, #0x410
  4037d8:	bl	401d10 <gettext@plt>
  4037dc:	mov	x1, x0
  4037e0:	mov	w0, #0x4                   	// #4
  4037e4:	bl	401ca0 <errx@plt>
  4037e8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4037ec:	add	x0, x0, #0x348
  4037f0:	ldr	x0, [x0]
  4037f4:	ldr	x1, [sp, #80]
  4037f8:	cmp	x1, x0
  4037fc:	b.ls	403810 <ferror@plt+0x1aa0>  // b.plast
  403800:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403804:	add	x0, x0, #0x348
  403808:	ldr	x1, [sp, #80]
  40380c:	str	x1, [x0]
  403810:	ldr	x0, [sp, #56]
  403814:	bl	402f4c <ferror@plt+0x11dc>
  403818:	ldr	w0, [sp, #92]
  40381c:	cmp	w0, #0x0
  403820:	b.gt	4036ac <ferror@plt+0x193c>
  403824:	ldr	x0, [sp, #64]
  403828:	bl	401bb0 <free@plt>
  40382c:	nop
  403830:	ldr	x19, [sp, #16]
  403834:	ldp	x29, x30, [sp], #96
  403838:	ret
  40383c:	stp	x29, x30, [sp, #-48]!
  403840:	mov	x29, sp
  403844:	str	x0, [sp, #24]
  403848:	str	x1, [sp, #16]
  40384c:	ldr	x0, [sp, #16]
  403850:	ldr	w0, [x0, #8]
  403854:	lsr	w0, w0, #6
  403858:	lsl	w0, w0, #2
  40385c:	sxtw	x0, w0
  403860:	str	x0, [sp, #32]
  403864:	str	wzr, [sp, #44]
  403868:	ldr	x0, [sp, #32]
  40386c:	cmp	x0, #0x0
  403870:	b.ne	4038a0 <ferror@plt+0x1b30>  // b.any
  403874:	ldr	x0, [sp, #16]
  403878:	ldr	w0, [x0, #4]
  40387c:	and	w0, w0, #0xffffff
  403880:	cmp	w0, #0x0
  403884:	b.eq	4038a0 <ferror@plt+0x1b30>  // b.none
  403888:	adrp	x0, 408000 <ferror@plt+0x6290>
  40388c:	add	x0, x0, #0x428
  403890:	bl	401d10 <gettext@plt>
  403894:	mov	x1, x0
  403898:	mov	w0, #0x4                   	// #4
  40389c:	bl	401ca0 <errx@plt>
  4038a0:	ldr	x0, [sp, #16]
  4038a4:	ldr	w0, [x0, #4]
  4038a8:	and	w0, w0, #0xffffff
  4038ac:	cmp	w0, #0x0
  4038b0:	b.ne	4038d8 <ferror@plt+0x1b68>  // b.any
  4038b4:	ldr	x0, [sp, #32]
  4038b8:	cmp	x0, #0x0
  4038bc:	b.eq	4038d8 <ferror@plt+0x1b68>  // b.none
  4038c0:	adrp	x0, 408000 <ferror@plt+0x6290>
  4038c4:	add	x0, x0, #0x458
  4038c8:	bl	401d10 <gettext@plt>
  4038cc:	mov	x1, x0
  4038d0:	mov	w0, #0x4                   	// #4
  4038d4:	bl	401ca0 <errx@plt>
  4038d8:	ldr	x0, [sp, #32]
  4038dc:	cmp	x0, #0x0
  4038e0:	b.eq	40390c <ferror@plt+0x1b9c>  // b.none
  4038e4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4038e8:	add	x0, x0, #0x280
  4038ec:	ldr	x0, [x0]
  4038f0:	ldr	x1, [sp, #32]
  4038f4:	cmp	x1, x0
  4038f8:	b.cs	40390c <ferror@plt+0x1b9c>  // b.hs, b.nlast
  4038fc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403900:	add	x0, x0, #0x280
  403904:	ldr	x1, [sp, #32]
  403908:	str	x1, [x0]
  40390c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403910:	add	x0, x0, #0x338
  403914:	ldr	w0, [x0]
  403918:	cmp	w0, #0x0
  40391c:	b.eq	403930 <ferror@plt+0x1bc0>  // b.none
  403920:	ldr	x2, [sp, #24]
  403924:	ldr	x1, [sp, #16]
  403928:	mov	w0, #0x66                  	// #102
  40392c:	bl	402ce4 <ferror@plt+0xf74>
  403930:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403934:	add	x0, x0, #0x270
  403938:	ldr	x0, [x0]
  40393c:	ldrsb	w0, [x0]
  403940:	cmp	w0, #0x0
  403944:	b.eq	40398c <ferror@plt+0x1c1c>  // b.none
  403948:	ldr	x0, [sp, #16]
  40394c:	ldrh	w0, [x0]
  403950:	mov	w2, w0
  403954:	mov	w1, #0x241                 	// #577
  403958:	ldr	x0, [sp, #24]
  40395c:	bl	401a40 <open@plt>
  403960:	str	w0, [sp, #44]
  403964:	ldr	w0, [sp, #44]
  403968:	cmp	w0, #0x0
  40396c:	b.ge	40398c <ferror@plt+0x1c1c>  // b.tcont
  403970:	adrp	x0, 408000 <ferror@plt+0x6290>
  403974:	add	x0, x0, #0x8
  403978:	bl	401d10 <gettext@plt>
  40397c:	ldr	x2, [sp, #24]
  403980:	mov	x1, x0
  403984:	mov	w0, #0x8                   	// #8
  403988:	bl	401d40 <err@plt>
  40398c:	ldr	x0, [sp, #16]
  403990:	ldr	w0, [x0, #4]
  403994:	and	w0, w0, #0xffffff
  403998:	cmp	w0, #0x0
  40399c:	b.eq	4039c4 <ferror@plt+0x1c54>  // b.none
  4039a0:	ldr	x0, [sp, #16]
  4039a4:	ldr	w0, [x0, #4]
  4039a8:	ubfx	x0, x0, #0, #24
  4039ac:	mov	w0, w0
  4039b0:	mov	x3, x0
  4039b4:	ldr	x2, [sp, #32]
  4039b8:	ldr	w1, [sp, #44]
  4039bc:	ldr	x0, [sp, #24]
  4039c0:	bl	40312c <ferror@plt+0x13bc>
  4039c4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4039c8:	add	x0, x0, #0x270
  4039cc:	ldr	x0, [x0]
  4039d0:	ldrsb	w0, [x0]
  4039d4:	cmp	w0, #0x0
  4039d8:	b.eq	403a14 <ferror@plt+0x1ca4>  // b.none
  4039dc:	ldr	w0, [sp, #44]
  4039e0:	bl	4020ac <ferror@plt+0x33c>
  4039e4:	cmp	w0, #0x0
  4039e8:	b.eq	403a08 <ferror@plt+0x1c98>  // b.none
  4039ec:	adrp	x0, 408000 <ferror@plt+0x6290>
  4039f0:	add	x0, x0, #0x330
  4039f4:	bl	401d10 <gettext@plt>
  4039f8:	ldr	x2, [sp, #24]
  4039fc:	mov	x1, x0
  403a00:	mov	w0, #0x8                   	// #8
  403a04:	bl	401d40 <err@plt>
  403a08:	ldr	x1, [sp, #16]
  403a0c:	ldr	x0, [sp, #24]
  403a10:	bl	4033f8 <ferror@plt+0x1688>
  403a14:	nop
  403a18:	ldp	x29, x30, [sp], #48
  403a1c:	ret
  403a20:	stp	x29, x30, [sp, #-96]!
  403a24:	mov	x29, sp
  403a28:	str	x19, [sp, #16]
  403a2c:	str	x0, [sp, #40]
  403a30:	str	x1, [sp, #32]
  403a34:	ldr	x0, [sp, #32]
  403a38:	ldr	w0, [x0, #8]
  403a3c:	lsr	w0, w0, #6
  403a40:	lsl	w0, w0, #2
  403a44:	sxtw	x0, w0
  403a48:	str	x0, [sp, #88]
  403a4c:	ldr	x0, [sp, #88]
  403a50:	add	x0, x0, #0x4
  403a54:	str	x0, [sp, #80]
  403a58:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403a5c:	add	x0, x0, #0x334
  403a60:	ldr	w19, [x0]
  403a64:	ldr	x0, [sp, #88]
  403a68:	bl	402e14 <ferror@plt+0x10a4>
  403a6c:	ldr	w0, [x0]
  403a70:	mov	w1, w0
  403a74:	mov	w0, w19
  403a78:	bl	404490 <ferror@plt+0x2720>
  403a7c:	mov	w0, w0
  403a80:	str	x0, [sp, #72]
  403a84:	ldr	x0, [sp, #88]
  403a88:	cmp	x0, #0x0
  403a8c:	b.ne	403aa8 <ferror@plt+0x1d38>  // b.any
  403a90:	adrp	x0, 408000 <ferror@plt+0x6290>
  403a94:	add	x0, x0, #0x488
  403a98:	bl	401d10 <gettext@plt>
  403a9c:	mov	x1, x0
  403aa0:	mov	w0, #0x4                   	// #4
  403aa4:	bl	401ca0 <errx@plt>
  403aa8:	ldr	x0, [sp, #32]
  403aac:	ldr	w0, [x0, #4]
  403ab0:	and	w0, w0, #0xffffff
  403ab4:	cmp	w0, #0x0
  403ab8:	b.ne	403ad4 <ferror@plt+0x1d64>  // b.any
  403abc:	adrp	x0, 408000 <ferror@plt+0x6290>
  403ac0:	add	x0, x0, #0x4a8
  403ac4:	bl	401d10 <gettext@plt>
  403ac8:	mov	x1, x0
  403acc:	mov	w0, #0x4                   	// #4
  403ad0:	bl	401ca0 <errx@plt>
  403ad4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403ad8:	add	x0, x0, #0x280
  403adc:	ldr	x0, [x0]
  403ae0:	ldr	x1, [sp, #88]
  403ae4:	cmp	x1, x0
  403ae8:	b.cs	403afc <ferror@plt+0x1d8c>  // b.hs, b.nlast
  403aec:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403af0:	add	x0, x0, #0x280
  403af4:	ldr	x1, [sp, #88]
  403af8:	str	x1, [x0]
  403afc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403b00:	add	x0, x0, #0x350
  403b04:	ldr	x0, [x0]
  403b08:	ldr	x1, [sp, #72]
  403b0c:	cmp	x1, x0
  403b10:	b.ls	403b24 <ferror@plt+0x1db4>  // b.plast
  403b14:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403b18:	add	x0, x0, #0x350
  403b1c:	ldr	x1, [sp, #72]
  403b20:	str	x1, [x0]
  403b24:	ldr	x0, [sp, #80]
  403b28:	bl	402e14 <ferror@plt+0x10a4>
  403b2c:	mov	x2, x0
  403b30:	ldr	x1, [sp, #72]
  403b34:	ldr	x0, [sp, #80]
  403b38:	sub	x0, x1, x0
  403b3c:	mov	x1, x0
  403b40:	mov	x0, x2
  403b44:	bl	403020 <ferror@plt+0x12b0>
  403b48:	sxtw	x0, w0
  403b4c:	str	x0, [sp, #64]
  403b50:	ldr	x0, [sp, #32]
  403b54:	ldr	w0, [x0, #4]
  403b58:	ubfx	x0, x0, #0, #24
  403b5c:	mov	w0, w0
  403b60:	ldr	x1, [sp, #64]
  403b64:	cmp	x1, x0
  403b68:	b.eq	403b88 <ferror@plt+0x1e18>  // b.none
  403b6c:	adrp	x0, 408000 <ferror@plt+0x6290>
  403b70:	add	x0, x0, #0x4c8
  403b74:	bl	401d10 <gettext@plt>
  403b78:	ldr	x2, [sp, #40]
  403b7c:	mov	x1, x0
  403b80:	mov	w0, #0x4                   	// #4
  403b84:	bl	401ca0 <errx@plt>
  403b88:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403b8c:	add	x0, x0, #0x3c8
  403b90:	ldr	x1, [x0]
  403b94:	ldr	x0, [sp, #64]
  403b98:	add	x0, x1, x0
  403b9c:	strb	wzr, [x0]
  403ba0:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403ba4:	add	x0, x0, #0x338
  403ba8:	ldr	w0, [x0]
  403bac:	cmp	w0, #0x0
  403bb0:	b.eq	403c3c <ferror@plt+0x1ecc>  // b.none
  403bb4:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403bb8:	add	x0, x0, #0x3c8
  403bbc:	ldr	x0, [x0]
  403bc0:	add	x4, sp, #0x38
  403bc4:	mov	x3, x0
  403bc8:	ldr	x2, [sp, #40]
  403bcc:	adrp	x0, 408000 <ferror@plt+0x6290>
  403bd0:	add	x1, x0, #0x4e8
  403bd4:	mov	x0, x4
  403bd8:	bl	402164 <ferror@plt+0x3f4>
  403bdc:	ldr	x0, [sp, #56]
  403be0:	mov	x2, x0
  403be4:	ldr	x1, [sp, #32]
  403be8:	mov	w0, #0x6c                  	// #108
  403bec:	bl	402ce4 <ferror@plt+0xf74>
  403bf0:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403bf4:	add	x0, x0, #0x338
  403bf8:	ldr	w0, [x0]
  403bfc:	cmp	w0, #0x1
  403c00:	b.le	403c34 <ferror@plt+0x1ec4>
  403c04:	adrp	x0, 408000 <ferror@plt+0x6290>
  403c08:	add	x0, x0, #0x2c8
  403c0c:	bl	401d10 <gettext@plt>
  403c10:	mov	x4, x0
  403c14:	ldr	x1, [sp, #72]
  403c18:	ldr	x0, [sp, #80]
  403c1c:	sub	x0, x1, x0
  403c20:	mov	x3, x0
  403c24:	ldr	x2, [sp, #72]
  403c28:	ldr	x1, [sp, #80]
  403c2c:	mov	x0, x4
  403c30:	bl	401cd0 <printf@plt>
  403c34:	ldr	x0, [sp, #56]
  403c38:	bl	401bb0 <free@plt>
  403c3c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403c40:	add	x0, x0, #0x270
  403c44:	ldr	x0, [x0]
  403c48:	ldrsb	w0, [x0]
  403c4c:	cmp	w0, #0x0
  403c50:	b.eq	403c98 <ferror@plt+0x1f28>  // b.none
  403c54:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403c58:	add	x0, x0, #0x3c8
  403c5c:	ldr	x0, [x0]
  403c60:	ldr	x1, [sp, #40]
  403c64:	bl	401bc0 <symlink@plt>
  403c68:	cmp	w0, #0x0
  403c6c:	b.ge	403c8c <ferror@plt+0x1f1c>  // b.tcont
  403c70:	adrp	x0, 408000 <ferror@plt+0x6290>
  403c74:	add	x0, x0, #0x4f8
  403c78:	bl	401d10 <gettext@plt>
  403c7c:	ldr	x2, [sp, #40]
  403c80:	mov	x1, x0
  403c84:	mov	w0, #0x8                   	// #8
  403c88:	bl	401d40 <err@plt>
  403c8c:	ldr	x1, [sp, #32]
  403c90:	ldr	x0, [sp, #40]
  403c94:	bl	4033f8 <ferror@plt+0x1688>
  403c98:	nop
  403c9c:	ldr	x19, [sp, #16]
  403ca0:	ldp	x29, x30, [sp], #96
  403ca4:	ret
  403ca8:	stp	x29, x30, [sp, #-48]!
  403cac:	mov	x29, sp
  403cb0:	str	x0, [sp, #24]
  403cb4:	str	x1, [sp, #16]
  403cb8:	str	xzr, [sp, #40]
  403cbc:	ldr	x0, [sp, #16]
  403cc0:	ldr	w0, [x0, #8]
  403cc4:	and	w0, w0, #0xffffffc0
  403cc8:	cmp	w0, #0x0
  403ccc:	b.eq	403cec <ferror@plt+0x1f7c>  // b.none
  403cd0:	adrp	x0, 408000 <ferror@plt+0x6290>
  403cd4:	add	x0, x0, #0x510
  403cd8:	bl	401d10 <gettext@plt>
  403cdc:	ldr	x2, [sp, #24]
  403ce0:	mov	x1, x0
  403ce4:	mov	w0, #0x4                   	// #4
  403ce8:	bl	401ca0 <errx@plt>
  403cec:	ldr	x0, [sp, #16]
  403cf0:	ldrh	w0, [x0]
  403cf4:	and	w0, w0, #0xf000
  403cf8:	cmp	w0, #0x2, lsl #12
  403cfc:	b.ne	403d20 <ferror@plt+0x1fb0>  // b.any
  403d00:	ldr	x0, [sp, #16]
  403d04:	ldr	w0, [x0, #4]
  403d08:	ubfx	x0, x0, #0, #24
  403d0c:	mov	w0, w0
  403d10:	str	x0, [sp, #40]
  403d14:	mov	w0, #0x63                  	// #99
  403d18:	strb	w0, [sp, #39]
  403d1c:	b	403e1c <ferror@plt+0x20ac>
  403d20:	ldr	x0, [sp, #16]
  403d24:	ldrh	w0, [x0]
  403d28:	and	w0, w0, #0xf000
  403d2c:	cmp	w0, #0x6, lsl #12
  403d30:	b.ne	403d54 <ferror@plt+0x1fe4>  // b.any
  403d34:	ldr	x0, [sp, #16]
  403d38:	ldr	w0, [x0, #4]
  403d3c:	ubfx	x0, x0, #0, #24
  403d40:	mov	w0, w0
  403d44:	str	x0, [sp, #40]
  403d48:	mov	w0, #0x62                  	// #98
  403d4c:	strb	w0, [sp, #39]
  403d50:	b	403e1c <ferror@plt+0x20ac>
  403d54:	ldr	x0, [sp, #16]
  403d58:	ldrh	w0, [x0]
  403d5c:	and	w0, w0, #0xf000
  403d60:	cmp	w0, #0x1, lsl #12
  403d64:	b.ne	403da4 <ferror@plt+0x2034>  // b.any
  403d68:	ldr	x0, [sp, #16]
  403d6c:	ldr	w0, [x0, #4]
  403d70:	and	w0, w0, #0xffffff
  403d74:	cmp	w0, #0x0
  403d78:	b.eq	403d98 <ferror@plt+0x2028>  // b.none
  403d7c:	adrp	x0, 408000 <ferror@plt+0x6290>
  403d80:	add	x0, x0, #0x538
  403d84:	bl	401d10 <gettext@plt>
  403d88:	ldr	x2, [sp, #24]
  403d8c:	mov	x1, x0
  403d90:	mov	w0, #0x4                   	// #4
  403d94:	bl	401ca0 <errx@plt>
  403d98:	mov	w0, #0x70                  	// #112
  403d9c:	strb	w0, [sp, #39]
  403da0:	b	403e1c <ferror@plt+0x20ac>
  403da4:	ldr	x0, [sp, #16]
  403da8:	ldrh	w0, [x0]
  403dac:	and	w0, w0, #0xf000
  403db0:	cmp	w0, #0xc, lsl #12
  403db4:	b.ne	403df4 <ferror@plt+0x2084>  // b.any
  403db8:	ldr	x0, [sp, #16]
  403dbc:	ldr	w0, [x0, #4]
  403dc0:	and	w0, w0, #0xffffff
  403dc4:	cmp	w0, #0x0
  403dc8:	b.eq	403de8 <ferror@plt+0x2078>  // b.none
  403dcc:	adrp	x0, 408000 <ferror@plt+0x6290>
  403dd0:	add	x0, x0, #0x558
  403dd4:	bl	401d10 <gettext@plt>
  403dd8:	ldr	x2, [sp, #24]
  403ddc:	mov	x1, x0
  403de0:	mov	w0, #0x4                   	// #4
  403de4:	bl	401ca0 <errx@plt>
  403de8:	mov	w0, #0x73                  	// #115
  403dec:	strb	w0, [sp, #39]
  403df0:	b	403e1c <ferror@plt+0x20ac>
  403df4:	adrp	x0, 408000 <ferror@plt+0x6290>
  403df8:	add	x0, x0, #0x578
  403dfc:	bl	401d10 <gettext@plt>
  403e00:	mov	x1, x0
  403e04:	ldr	x0, [sp, #16]
  403e08:	ldrh	w0, [x0]
  403e0c:	mov	w3, w0
  403e10:	ldr	x2, [sp, #24]
  403e14:	mov	w0, #0x4                   	// #4
  403e18:	bl	401ca0 <errx@plt>
  403e1c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403e20:	add	x0, x0, #0x338
  403e24:	ldr	w0, [x0]
  403e28:	cmp	w0, #0x0
  403e2c:	b.eq	403e40 <ferror@plt+0x20d0>  // b.none
  403e30:	ldr	x2, [sp, #24]
  403e34:	ldr	x1, [sp, #16]
  403e38:	ldrb	w0, [sp, #39]
  403e3c:	bl	402ce4 <ferror@plt+0xf74>
  403e40:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403e44:	add	x0, x0, #0x270
  403e48:	ldr	x0, [x0]
  403e4c:	ldrsb	w0, [x0]
  403e50:	cmp	w0, #0x0
  403e54:	b.eq	403ea0 <ferror@plt+0x2130>  // b.none
  403e58:	ldr	x0, [sp, #16]
  403e5c:	ldrh	w0, [x0]
  403e60:	ldr	x2, [sp, #40]
  403e64:	mov	w1, w0
  403e68:	ldr	x0, [sp, #24]
  403e6c:	bl	407d08 <ferror@plt+0x5f98>
  403e70:	cmp	w0, #0x0
  403e74:	b.ge	403e94 <ferror@plt+0x2124>  // b.tcont
  403e78:	adrp	x0, 408000 <ferror@plt+0x6290>
  403e7c:	add	x0, x0, #0x590
  403e80:	bl	401d10 <gettext@plt>
  403e84:	ldr	x2, [sp, #24]
  403e88:	mov	x1, x0
  403e8c:	mov	w0, #0x8                   	// #8
  403e90:	bl	401d40 <err@plt>
  403e94:	ldr	x1, [sp, #16]
  403e98:	ldr	x0, [sp, #24]
  403e9c:	bl	4033f8 <ferror@plt+0x1688>
  403ea0:	ldp	x29, x30, [sp], #48
  403ea4:	ret
  403ea8:	stp	x29, x30, [sp, #-32]!
  403eac:	mov	x29, sp
  403eb0:	str	x0, [sp, #24]
  403eb4:	str	x1, [sp, #16]
  403eb8:	ldr	x0, [sp, #16]
  403ebc:	ldrh	w0, [x0]
  403ec0:	and	w0, w0, #0xf000
  403ec4:	cmp	w0, #0x4, lsl #12
  403ec8:	b.ne	403edc <ferror@plt+0x216c>  // b.any
  403ecc:	ldr	x1, [sp, #16]
  403ed0:	ldr	x0, [sp, #24]
  403ed4:	bl	403530 <ferror@plt+0x17c0>
  403ed8:	b	403f30 <ferror@plt+0x21c0>
  403edc:	ldr	x0, [sp, #16]
  403ee0:	ldrh	w0, [x0]
  403ee4:	and	w0, w0, #0xf000
  403ee8:	cmp	w0, #0x8, lsl #12
  403eec:	b.ne	403f00 <ferror@plt+0x2190>  // b.any
  403ef0:	ldr	x1, [sp, #16]
  403ef4:	ldr	x0, [sp, #24]
  403ef8:	bl	40383c <ferror@plt+0x1acc>
  403efc:	b	403f30 <ferror@plt+0x21c0>
  403f00:	ldr	x0, [sp, #16]
  403f04:	ldrh	w0, [x0]
  403f08:	and	w0, w0, #0xf000
  403f0c:	cmp	w0, #0xa, lsl #12
  403f10:	b.ne	403f24 <ferror@plt+0x21b4>  // b.any
  403f14:	ldr	x1, [sp, #16]
  403f18:	ldr	x0, [sp, #24]
  403f1c:	bl	403a20 <ferror@plt+0x1cb0>
  403f20:	b	403f30 <ferror@plt+0x21c0>
  403f24:	ldr	x1, [sp, #16]
  403f28:	ldr	x0, [sp, #24]
  403f2c:	bl	403ca8 <ferror@plt+0x1f38>
  403f30:	nop
  403f34:	ldp	x29, x30, [sp], #32
  403f38:	ret
  403f3c:	stp	x29, x30, [sp, #-48]!
  403f40:	mov	x29, sp
  403f44:	str	w0, [sp, #28]
  403f48:	bl	402f6c <ferror@plt+0x11fc>
  403f4c:	str	x0, [sp, #40]
  403f50:	mov	w0, #0x0                   	// #0
  403f54:	bl	401cb0 <umask@plt>
  403f58:	bl	401960 <geteuid@plt>
  403f5c:	mov	w1, w0
  403f60:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403f64:	add	x0, x0, #0x340
  403f68:	str	w1, [x0]
  403f6c:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403f70:	add	x0, x0, #0x358
  403f74:	str	xzr, [x0]
  403f78:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403f7c:	add	x0, x0, #0x358
  403f80:	str	wzr, [x0, #8]
  403f84:	mov	w2, #0x70                  	// #112
  403f88:	adrp	x0, 408000 <ferror@plt+0x6290>
  403f8c:	add	x1, x0, #0x5a8
  403f90:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403f94:	add	x0, x0, #0x358
  403f98:	bl	401c10 <inflateInit_@plt>
  403f9c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403fa0:	add	x0, x0, #0x270
  403fa4:	ldr	x0, [x0]
  403fa8:	ldr	x1, [sp, #40]
  403fac:	bl	403ea8 <ferror@plt+0x2138>
  403fb0:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  403fb4:	add	x0, x0, #0x358
  403fb8:	bl	401b10 <inflateEnd@plt>
  403fbc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403fc0:	add	x0, x0, #0x280
  403fc4:	ldr	x0, [x0]
  403fc8:	cmn	x0, #0x1
  403fcc:	b.eq	404080 <ferror@plt+0x2310>  // b.none
  403fd0:	ldrsw	x0, [sp, #28]
  403fd4:	add	x1, x0, #0x4c
  403fd8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  403fdc:	add	x0, x0, #0x280
  403fe0:	ldr	x0, [x0]
  403fe4:	cmp	x1, x0
  403fe8:	b.ls	404024 <ferror@plt+0x22b4>  // b.plast
  403fec:	adrp	x0, 408000 <ferror@plt+0x6290>
  403ff0:	add	x0, x0, #0x5b0
  403ff4:	bl	401d10 <gettext@plt>
  403ff8:	mov	x4, x0
  403ffc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404000:	add	x0, x0, #0x280
  404004:	ldr	x1, [x0]
  404008:	ldrsw	x0, [sp, #28]
  40400c:	add	x0, x0, #0x4c
  404010:	mov	x3, x0
  404014:	mov	x2, x1
  404018:	mov	x1, x4
  40401c:	mov	w0, #0x4                   	// #4
  404020:	bl	401ca0 <errx@plt>
  404024:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404028:	add	x0, x0, #0x348
  40402c:	ldr	x1, [x0]
  404030:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404034:	add	x0, x0, #0x280
  404038:	ldr	x0, [x0]
  40403c:	cmp	x1, x0
  404040:	b.eq	404080 <ferror@plt+0x2310>  // b.none
  404044:	adrp	x0, 408000 <ferror@plt+0x6290>
  404048:	add	x0, x0, #0x5f8
  40404c:	bl	401d10 <gettext@plt>
  404050:	mov	x4, x0
  404054:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404058:	add	x0, x0, #0x348
  40405c:	ldr	x1, [x0]
  404060:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404064:	add	x0, x0, #0x280
  404068:	ldr	x0, [x0]
  40406c:	mov	x3, x0
  404070:	mov	x2, x1
  404074:	mov	x1, x4
  404078:	mov	w0, #0x4                   	// #4
  40407c:	bl	401ca0 <errx@plt>
  404080:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404084:	add	x0, x0, #0x2e8
  404088:	ldr	w0, [x0, #8]
  40408c:	and	w0, w0, #0x1
  404090:	cmp	w0, #0x0
  404094:	b.eq	4040d4 <ferror@plt+0x2364>  // b.none
  404098:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40409c:	add	x0, x0, #0x2e8
  4040a0:	ldr	w0, [x0, #4]
  4040a4:	mov	w1, w0
  4040a8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4040ac:	add	x0, x0, #0x350
  4040b0:	ldr	x0, [x0]
  4040b4:	cmp	x1, x0
  4040b8:	b.cs	4040d4 <ferror@plt+0x2364>  // b.hs, b.nlast
  4040bc:	adrp	x0, 408000 <ferror@plt+0x6290>
  4040c0:	add	x0, x0, #0x630
  4040c4:	bl	401d10 <gettext@plt>
  4040c8:	mov	x1, x0
  4040cc:	mov	w0, #0x4                   	// #4
  4040d0:	bl	401ca0 <errx@plt>
  4040d4:	ldr	x0, [sp, #40]
  4040d8:	bl	402f4c <ferror@plt+0x11dc>
  4040dc:	nop
  4040e0:	ldp	x29, x30, [sp], #48
  4040e4:	ret
  4040e8:	stp	x29, x30, [sp, #-64]!
  4040ec:	mov	x29, sp
  4040f0:	str	x19, [sp, #16]
  4040f4:	str	w0, [sp, #44]
  4040f8:	str	x1, [sp, #32]
  4040fc:	str	wzr, [sp, #56]
  404100:	str	xzr, [sp, #48]
  404104:	adrp	x0, 407000 <ferror@plt+0x5290>
  404108:	add	x1, x0, #0xda8
  40410c:	mov	w0, #0x5                   	// #5
  404110:	bl	401d60 <setlocale@plt>
  404114:	adrp	x0, 407000 <ferror@plt+0x5290>
  404118:	add	x1, x0, #0xda8
  40411c:	mov	w0, #0x0                   	// #0
  404120:	bl	401d60 <setlocale@plt>
  404124:	adrp	x0, 408000 <ferror@plt+0x6290>
  404128:	add	x1, x0, #0x650
  40412c:	adrp	x0, 408000 <ferror@plt+0x6290>
  404130:	add	x0, x0, #0x668
  404134:	bl	401a60 <bindtextdomain@plt>
  404138:	adrp	x0, 408000 <ferror@plt+0x6290>
  40413c:	add	x0, x0, #0x668
  404140:	bl	401b30 <textdomain@plt>
  404144:	bl	40208c <ferror@plt+0x31c>
  404148:	mov	w0, #0x10                  	// #16
  40414c:	bl	40509c <ferror@plt+0x332c>
  404150:	b	4042f4 <ferror@plt+0x2584>
  404154:	ldr	w0, [sp, #60]
  404158:	cmp	w0, #0x79
  40415c:	b.eq	4042f4 <ferror@plt+0x2584>  // b.none
  404160:	ldr	w0, [sp, #60]
  404164:	cmp	w0, #0x79
  404168:	b.gt	4042b8 <ferror@plt+0x2548>
  40416c:	ldr	w0, [sp, #60]
  404170:	cmp	w0, #0x78
  404174:	b.eq	404220 <ferror@plt+0x24b0>  // b.none
  404178:	ldr	w0, [sp, #60]
  40417c:	cmp	w0, #0x78
  404180:	b.gt	4042b8 <ferror@plt+0x2548>
  404184:	ldr	w0, [sp, #60]
  404188:	cmp	w0, #0x76
  40418c:	b.eq	404260 <ferror@plt+0x24f0>  // b.none
  404190:	ldr	w0, [sp, #60]
  404194:	cmp	w0, #0x76
  404198:	b.gt	4042b8 <ferror@plt+0x2548>
  40419c:	ldr	w0, [sp, #60]
  4041a0:	cmp	w0, #0x68
  4041a4:	b.eq	4041e8 <ferror@plt+0x2478>  // b.none
  4041a8:	ldr	w0, [sp, #60]
  4041ac:	cmp	w0, #0x68
  4041b0:	b.gt	4042b8 <ferror@plt+0x2548>
  4041b4:	ldr	w0, [sp, #60]
  4041b8:	cmp	w0, #0x62
  4041bc:	b.eq	404280 <ferror@plt+0x2510>  // b.none
  4041c0:	ldr	w0, [sp, #60]
  4041c4:	cmp	w0, #0x62
  4041c8:	b.gt	4042b8 <ferror@plt+0x2548>
  4041cc:	ldr	w0, [sp, #60]
  4041d0:	cmp	w0, #0x56
  4041d4:	b.eq	4041ec <ferror@plt+0x247c>  // b.none
  4041d8:	ldr	w0, [sp, #60]
  4041dc:	cmp	w0, #0x61
  4041e0:	b.ne	4042b8 <ferror@plt+0x2548>  // b.any
  4041e4:	b	4042f4 <ferror@plt+0x2584>
  4041e8:	bl	40222c <ferror@plt+0x4bc>
  4041ec:	adrp	x0, 408000 <ferror@plt+0x6290>
  4041f0:	add	x0, x0, #0x678
  4041f4:	bl	401d10 <gettext@plt>
  4041f8:	mov	x3, x0
  4041fc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404200:	add	x0, x0, #0x2c8
  404204:	ldr	x1, [x0]
  404208:	adrp	x0, 408000 <ferror@plt+0x6290>
  40420c:	add	x2, x0, #0x688
  404210:	mov	x0, x3
  404214:	bl	401cd0 <printf@plt>
  404218:	mov	w0, #0x0                   	// #0
  40421c:	bl	401920 <exit@plt>
  404220:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404224:	add	x0, x0, #0x33c
  404228:	mov	w1, #0x1                   	// #1
  40422c:	str	w1, [x0]
  404230:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404234:	add	x0, x0, #0x2b0
  404238:	ldr	x0, [x0]
  40423c:	cmp	x0, #0x0
  404240:	b.eq	4042f4 <ferror@plt+0x2584>  // b.none
  404244:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404248:	add	x0, x0, #0x2b0
  40424c:	ldr	x1, [x0]
  404250:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404254:	add	x0, x0, #0x270
  404258:	str	x1, [x0]
  40425c:	b	4042f4 <ferror@plt+0x2584>
  404260:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404264:	add	x0, x0, #0x338
  404268:	ldr	w0, [x0]
  40426c:	add	w1, w0, #0x1
  404270:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404274:	add	x0, x0, #0x338
  404278:	str	w1, [x0]
  40427c:	b	4042f4 <ferror@plt+0x2584>
  404280:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404284:	add	x0, x0, #0x2b0
  404288:	ldr	x19, [x0]
  40428c:	adrp	x0, 408000 <ferror@plt+0x6290>
  404290:	add	x0, x0, #0x6a0
  404294:	bl	401d10 <gettext@plt>
  404298:	mov	x1, x0
  40429c:	mov	x0, x19
  4042a0:	bl	405dd4 <ferror@plt+0x4064>
  4042a4:	mov	w1, w0
  4042a8:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  4042ac:	add	x0, x0, #0x3d0
  4042b0:	str	x1, [x0]
  4042b4:	b	4042f4 <ferror@plt+0x2584>
  4042b8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4042bc:	add	x0, x0, #0x2a8
  4042c0:	ldr	x19, [x0]
  4042c4:	adrp	x0, 408000 <ferror@plt+0x6290>
  4042c8:	add	x0, x0, #0x6c0
  4042cc:	bl	401d10 <gettext@plt>
  4042d0:	mov	x1, x0
  4042d4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4042d8:	add	x0, x0, #0x2c8
  4042dc:	ldr	x0, [x0]
  4042e0:	mov	x2, x0
  4042e4:	mov	x0, x19
  4042e8:	bl	401d30 <fprintf@plt>
  4042ec:	mov	w0, #0x10                  	// #16
  4042f0:	bl	401920 <exit@plt>
  4042f4:	mov	x4, #0x0                   	// #0
  4042f8:	adrp	x0, 408000 <ferror@plt+0x6290>
  4042fc:	add	x3, x0, #0x738
  404300:	adrp	x0, 408000 <ferror@plt+0x6290>
  404304:	add	x2, x0, #0x6e8
  404308:	ldr	x1, [sp, #32]
  40430c:	ldr	w0, [sp, #44]
  404310:	bl	401b40 <getopt_long@plt>
  404314:	str	w0, [sp, #60]
  404318:	ldr	w0, [sp, #60]
  40431c:	cmn	w0, #0x1
  404320:	b.ne	404154 <ferror@plt+0x23e4>  // b.any
  404324:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404328:	add	x0, x0, #0x2b8
  40432c:	ldr	w0, [x0]
  404330:	ldr	w1, [sp, #44]
  404334:	sub	w0, w1, w0
  404338:	cmp	w0, #0x1
  40433c:	b.eq	40438c <ferror@plt+0x261c>  // b.none
  404340:	adrp	x0, 408000 <ferror@plt+0x6290>
  404344:	add	x0, x0, #0x6f0
  404348:	bl	401d10 <gettext@plt>
  40434c:	bl	401c50 <warnx@plt>
  404350:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404354:	add	x0, x0, #0x2a8
  404358:	ldr	x19, [x0]
  40435c:	adrp	x0, 408000 <ferror@plt+0x6290>
  404360:	add	x0, x0, #0x6c0
  404364:	bl	401d10 <gettext@plt>
  404368:	mov	x1, x0
  40436c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404370:	add	x0, x0, #0x2c8
  404374:	ldr	x0, [x0]
  404378:	mov	x2, x0
  40437c:	mov	x0, x19
  404380:	bl	401d30 <fprintf@plt>
  404384:	mov	w0, #0x10                  	// #16
  404388:	bl	401920 <exit@plt>
  40438c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404390:	add	x0, x0, #0x2b8
  404394:	ldr	w0, [x0]
  404398:	sxtw	x0, w0
  40439c:	lsl	x0, x0, #3
  4043a0:	ldr	x1, [sp, #32]
  4043a4:	add	x0, x1, x0
  4043a8:	ldr	x1, [x0]
  4043ac:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4043b0:	add	x0, x0, #0x2e0
  4043b4:	str	x1, [x0]
  4043b8:	add	x1, sp, #0x30
  4043bc:	add	x0, sp, #0x38
  4043c0:	bl	402408 <ferror@plt+0x698>
  4043c4:	ldr	w0, [sp, #56]
  4043c8:	bl	4028d8 <ferror@plt+0xb68>
  4043cc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4043d0:	add	x0, x0, #0x33c
  4043d4:	ldr	w0, [x0]
  4043d8:	cmp	w0, #0x0
  4043dc:	b.eq	404434 <ferror@plt+0x26c4>  // b.none
  4043e0:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  4043e4:	add	x0, x0, #0x3d0
  4043e8:	ldr	x0, [x0]
  4043ec:	cmp	x0, #0x0
  4043f0:	b.ne	404408 <ferror@plt+0x2698>  // b.any
  4043f4:	bl	401aa0 <getpagesize@plt>
  4043f8:	sxtw	x1, w0
  4043fc:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  404400:	add	x0, x0, #0x3d0
  404404:	str	x1, [x0]
  404408:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  40440c:	add	x0, x0, #0x3d0
  404410:	ldr	x0, [x0]
  404414:	lsl	x0, x0, #1
  404418:	bl	402114 <ferror@plt+0x3a4>
  40441c:	mov	x1, x0
  404420:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3d38>
  404424:	add	x0, x0, #0x3c8
  404428:	str	x1, [x0]
  40442c:	ldr	w0, [sp, #56]
  404430:	bl	403f3c <ferror@plt+0x21cc>
  404434:	adrp	x0, 41a000 <ferror@plt+0x18290>
  404438:	add	x0, x0, #0x338
  40443c:	ldr	w0, [x0]
  404440:	cmp	w0, #0x0
  404444:	b.eq	404470 <ferror@plt+0x2700>  // b.none
  404448:	adrp	x0, 408000 <ferror@plt+0x6290>
  40444c:	add	x0, x0, #0x700
  404450:	bl	401d10 <gettext@plt>
  404454:	mov	x2, x0
  404458:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40445c:	add	x0, x0, #0x2e0
  404460:	ldr	x0, [x0]
  404464:	mov	x1, x0
  404468:	mov	x0, x2
  40446c:	bl	401cd0 <printf@plt>
  404470:	mov	w0, #0x0                   	// #0
  404474:	bl	401920 <exit@plt>
  404478:	sub	sp, sp, #0x10
  40447c:	str	w0, [sp, #12]
  404480:	ldr	w0, [sp, #12]
  404484:	rev	w0, w0
  404488:	add	sp, sp, #0x10
  40448c:	ret
  404490:	stp	x29, x30, [sp, #-32]!
  404494:	mov	x29, sp
  404498:	str	w0, [sp, #28]
  40449c:	str	w1, [sp, #24]
  4044a0:	ldr	w0, [sp, #28]
  4044a4:	cmp	w0, #0x0
  4044a8:	b.eq	4044b8 <ferror@plt+0x2748>  // b.none
  4044ac:	ldr	w0, [sp, #24]
  4044b0:	bl	404478 <ferror@plt+0x2708>
  4044b4:	b	4044bc <ferror@plt+0x274c>
  4044b8:	ldr	w0, [sp, #24]
  4044bc:	ldp	x29, x30, [sp], #32
  4044c0:	ret
  4044c4:	stp	x29, x30, [sp, #-32]!
  4044c8:	mov	x29, sp
  4044cc:	str	w0, [sp, #28]
  4044d0:	str	x1, [sp, #16]
  4044d4:	ldr	w0, [sp, #28]
  4044d8:	cmp	w0, #0x0
  4044dc:	b.eq	4045a0 <ferror@plt+0x2830>  // b.none
  4044e0:	ldr	x0, [sp, #16]
  4044e4:	ldr	w0, [x0]
  4044e8:	bl	404478 <ferror@plt+0x2708>
  4044ec:	mov	w1, w0
  4044f0:	ldr	x0, [sp, #16]
  4044f4:	str	w1, [x0]
  4044f8:	ldr	x0, [sp, #16]
  4044fc:	ldr	w0, [x0, #4]
  404500:	bl	404478 <ferror@plt+0x2708>
  404504:	mov	w1, w0
  404508:	ldr	x0, [sp, #16]
  40450c:	str	w1, [x0, #4]
  404510:	ldr	x0, [sp, #16]
  404514:	ldr	w0, [x0, #8]
  404518:	bl	404478 <ferror@plt+0x2708>
  40451c:	mov	w1, w0
  404520:	ldr	x0, [sp, #16]
  404524:	str	w1, [x0, #8]
  404528:	ldr	x0, [sp, #16]
  40452c:	ldr	w0, [x0, #12]
  404530:	bl	404478 <ferror@plt+0x2708>
  404534:	mov	w1, w0
  404538:	ldr	x0, [sp, #16]
  40453c:	str	w1, [x0, #12]
  404540:	ldr	x0, [sp, #16]
  404544:	ldr	w0, [x0, #32]
  404548:	bl	404478 <ferror@plt+0x2708>
  40454c:	mov	w1, w0
  404550:	ldr	x0, [sp, #16]
  404554:	str	w1, [x0, #32]
  404558:	ldr	x0, [sp, #16]
  40455c:	ldr	w0, [x0, #36]
  404560:	bl	404478 <ferror@plt+0x2708>
  404564:	mov	w1, w0
  404568:	ldr	x0, [sp, #16]
  40456c:	str	w1, [x0, #36]
  404570:	ldr	x0, [sp, #16]
  404574:	ldr	w0, [x0, #40]
  404578:	bl	404478 <ferror@plt+0x2708>
  40457c:	mov	w1, w0
  404580:	ldr	x0, [sp, #16]
  404584:	str	w1, [x0, #40]
  404588:	ldr	x0, [sp, #16]
  40458c:	ldr	w0, [x0, #44]
  404590:	bl	404478 <ferror@plt+0x2708>
  404594:	mov	w1, w0
  404598:	ldr	x0, [sp, #16]
  40459c:	str	w1, [x0, #44]
  4045a0:	nop
  4045a4:	ldp	x29, x30, [sp], #32
  4045a8:	ret
  4045ac:	stp	x29, x30, [sp, #-80]!
  4045b0:	mov	x29, sp
  4045b4:	str	w0, [sp, #44]
  4045b8:	str	w1, [sp, #40]
  4045bc:	str	x2, [sp, #32]
  4045c0:	str	x3, [sp, #24]
  4045c4:	ldr	w1, [sp, #44]
  4045c8:	ldr	w0, [sp, #40]
  4045cc:	cmp	w1, w0
  4045d0:	b.ne	4045e8 <ferror@plt+0x2878>  // b.any
  4045d4:	mov	x2, #0xc                   	// #12
  4045d8:	ldr	x1, [sp, #32]
  4045dc:	ldr	x0, [sp, #24]
  4045e0:	bl	4018d0 <memmove@plt>
  4045e4:	b	404854 <ferror@plt+0x2ae4>
  4045e8:	ldr	x0, [sp, #32]
  4045ec:	str	x0, [sp, #72]
  4045f0:	ldr	x0, [sp, #72]
  4045f4:	ldrb	w0, [x0, #1]
  4045f8:	strb	w0, [sp, #56]
  4045fc:	ldr	x0, [sp, #72]
  404600:	ldrb	w0, [x0]
  404604:	strb	w0, [sp, #57]
  404608:	ldr	x0, [sp, #72]
  40460c:	ldrb	w0, [x0, #3]
  404610:	strb	w0, [sp, #58]
  404614:	ldr	x0, [sp, #72]
  404618:	ldrb	w0, [x0, #2]
  40461c:	strb	w0, [sp, #59]
  404620:	ldr	x0, [sp, #72]
  404624:	ldrb	w0, [x0, #6]
  404628:	strb	w0, [sp, #60]
  40462c:	ldr	x0, [sp, #72]
  404630:	ldrb	w0, [x0, #5]
  404634:	strb	w0, [sp, #61]
  404638:	ldr	x0, [sp, #72]
  40463c:	ldrb	w0, [x0, #4]
  404640:	strb	w0, [sp, #62]
  404644:	ldr	x0, [sp, #72]
  404648:	ldrb	w0, [x0, #7]
  40464c:	strb	w0, [sp, #63]
  404650:	ldr	w0, [sp, #40]
  404654:	cmp	w0, #0x0
  404658:	b.eq	404750 <ferror@plt+0x29e0>  // b.none
  40465c:	ldr	x0, [sp, #72]
  404660:	add	x0, x0, #0x8
  404664:	ldrb	w0, [x0]
  404668:	lsl	w0, w0, #2
  40466c:	sxtb	w1, w0
  404670:	ldr	x0, [sp, #72]
  404674:	add	x0, x0, #0xb
  404678:	ldrb	w0, [x0]
  40467c:	lsr	w0, w0, #6
  404680:	and	w0, w0, #0xff
  404684:	sxtb	w0, w0
  404688:	orr	w0, w1, w0
  40468c:	sxtb	w0, w0
  404690:	and	w0, w0, #0xff
  404694:	strb	w0, [sp, #64]
  404698:	ldr	x0, [sp, #72]
  40469c:	add	x0, x0, #0xb
  4046a0:	ldrb	w0, [x0]
  4046a4:	lsl	w0, w0, #2
  4046a8:	sxtb	w1, w0
  4046ac:	ldr	x0, [sp, #72]
  4046b0:	add	x0, x0, #0xa
  4046b4:	ldrb	w0, [x0]
  4046b8:	lsr	w0, w0, #6
  4046bc:	and	w0, w0, #0xff
  4046c0:	sxtb	w0, w0
  4046c4:	orr	w0, w1, w0
  4046c8:	sxtb	w0, w0
  4046cc:	and	w0, w0, #0xff
  4046d0:	strb	w0, [sp, #65]
  4046d4:	ldr	x0, [sp, #72]
  4046d8:	add	x0, x0, #0xa
  4046dc:	ldrb	w0, [x0]
  4046e0:	lsl	w0, w0, #2
  4046e4:	sxtb	w1, w0
  4046e8:	ldr	x0, [sp, #72]
  4046ec:	add	x0, x0, #0x9
  4046f0:	ldrb	w0, [x0]
  4046f4:	lsr	w0, w0, #6
  4046f8:	and	w0, w0, #0xff
  4046fc:	sxtb	w0, w0
  404700:	orr	w0, w1, w0
  404704:	sxtb	w0, w0
  404708:	and	w0, w0, #0xff
  40470c:	strb	w0, [sp, #66]
  404710:	ldr	x0, [sp, #72]
  404714:	add	x0, x0, #0x9
  404718:	ldrb	w0, [x0]
  40471c:	lsl	w0, w0, #2
  404720:	sxtb	w1, w0
  404724:	ldr	x0, [sp, #72]
  404728:	add	x0, x0, #0x8
  40472c:	ldrb	w0, [x0]
  404730:	lsr	w0, w0, #6
  404734:	and	w0, w0, #0xff
  404738:	sxtb	w0, w0
  40473c:	orr	w0, w1, w0
  404740:	sxtb	w0, w0
  404744:	and	w0, w0, #0xff
  404748:	strb	w0, [sp, #67]
  40474c:	b	404840 <ferror@plt+0x2ad0>
  404750:	ldr	x0, [sp, #72]
  404754:	add	x0, x0, #0x8
  404758:	ldrb	w0, [x0]
  40475c:	lsr	w0, w0, #2
  404760:	and	w0, w0, #0xff
  404764:	sxtb	w1, w0
  404768:	ldr	x0, [sp, #72]
  40476c:	add	x0, x0, #0xb
  404770:	ldrb	w0, [x0]
  404774:	lsl	w0, w0, #6
  404778:	sxtb	w0, w0
  40477c:	orr	w0, w1, w0
  404780:	sxtb	w0, w0
  404784:	and	w0, w0, #0xff
  404788:	strb	w0, [sp, #64]
  40478c:	ldr	x0, [sp, #72]
  404790:	add	x0, x0, #0xb
  404794:	ldrb	w0, [x0]
  404798:	lsr	w0, w0, #2
  40479c:	and	w0, w0, #0xff
  4047a0:	sxtb	w1, w0
  4047a4:	ldr	x0, [sp, #72]
  4047a8:	add	x0, x0, #0xa
  4047ac:	ldrb	w0, [x0]
  4047b0:	lsl	w0, w0, #6
  4047b4:	sxtb	w0, w0
  4047b8:	orr	w0, w1, w0
  4047bc:	sxtb	w0, w0
  4047c0:	and	w0, w0, #0xff
  4047c4:	strb	w0, [sp, #65]
  4047c8:	ldr	x0, [sp, #72]
  4047cc:	add	x0, x0, #0xa
  4047d0:	ldrb	w0, [x0]
  4047d4:	lsr	w0, w0, #2
  4047d8:	and	w0, w0, #0xff
  4047dc:	sxtb	w1, w0
  4047e0:	ldr	x0, [sp, #72]
  4047e4:	add	x0, x0, #0x9
  4047e8:	ldrb	w0, [x0]
  4047ec:	lsl	w0, w0, #6
  4047f0:	sxtb	w0, w0
  4047f4:	orr	w0, w1, w0
  4047f8:	sxtb	w0, w0
  4047fc:	and	w0, w0, #0xff
  404800:	strb	w0, [sp, #66]
  404804:	ldr	x0, [sp, #72]
  404808:	add	x0, x0, #0x9
  40480c:	ldrb	w0, [x0]
  404810:	lsr	w0, w0, #2
  404814:	and	w0, w0, #0xff
  404818:	sxtb	w1, w0
  40481c:	ldr	x0, [sp, #72]
  404820:	add	x0, x0, #0x8
  404824:	ldrb	w0, [x0]
  404828:	lsl	w0, w0, #6
  40482c:	sxtb	w0, w0
  404830:	orr	w0, w1, w0
  404834:	sxtb	w0, w0
  404838:	and	w0, w0, #0xff
  40483c:	strb	w0, [sp, #67]
  404840:	add	x0, sp, #0x38
  404844:	mov	x2, #0xc                   	// #12
  404848:	mov	x1, x0
  40484c:	ldr	x0, [sp, #24]
  404850:	bl	4018d0 <memmove@plt>
  404854:	nop
  404858:	ldp	x29, x30, [sp], #80
  40485c:	ret
  404860:	stp	x29, x30, [sp, #-48]!
  404864:	mov	x29, sp
  404868:	str	w0, [sp, #44]
  40486c:	str	x1, [sp, #32]
  404870:	str	x2, [sp, #24]
  404874:	ldr	x3, [sp, #24]
  404878:	ldr	x2, [sp, #32]
  40487c:	mov	w1, #0x0                   	// #0
  404880:	ldr	w0, [sp, #44]
  404884:	bl	4045ac <ferror@plt+0x283c>
  404888:	nop
  40488c:	ldp	x29, x30, [sp], #48
  404890:	ret
  404894:	stp	x29, x30, [sp, #-48]!
  404898:	mov	x29, sp
  40489c:	str	w0, [sp, #44]
  4048a0:	str	x1, [sp, #32]
  4048a4:	str	x2, [sp, #24]
  4048a8:	ldr	x3, [sp, #24]
  4048ac:	ldr	x2, [sp, #32]
  4048b0:	ldr	w1, [sp, #44]
  4048b4:	mov	w0, #0x0                   	// #0
  4048b8:	bl	4045ac <ferror@plt+0x283c>
  4048bc:	nop
  4048c0:	ldp	x29, x30, [sp], #48
  4048c4:	ret
  4048c8:	stp	x29, x30, [sp, #-160]!
  4048cc:	mov	x29, sp
  4048d0:	str	w0, [sp, #28]
  4048d4:	str	x1, [sp, #16]
  4048d8:	add	x0, sp, #0x20
  4048dc:	mov	x1, x0
  4048e0:	ldr	w0, [sp, #28]
  4048e4:	bl	407cf8 <ferror@plt+0x5f88>
  4048e8:	cmp	w0, #0x0
  4048ec:	b.ge	4048f8 <ferror@plt+0x2b88>  // b.tcont
  4048f0:	mov	w0, #0x0                   	// #0
  4048f4:	b	40492c <ferror@plt+0x2bbc>
  4048f8:	ldr	x1, [sp, #32]
  4048fc:	ldr	x0, [sp, #16]
  404900:	ldr	x0, [x0]
  404904:	cmp	x1, x0
  404908:	b.ne	404920 <ferror@plt+0x2bb0>  // b.any
  40490c:	ldr	x1, [sp, #40]
  404910:	ldr	x0, [sp, #16]
  404914:	ldr	x0, [x0, #8]
  404918:	cmp	x1, x0
  40491c:	b.eq	404928 <ferror@plt+0x2bb8>  // b.none
  404920:	mov	w0, #0x0                   	// #0
  404924:	b	40492c <ferror@plt+0x2bbc>
  404928:	mov	w0, #0x1                   	// #1
  40492c:	ldp	x29, x30, [sp], #160
  404930:	ret
  404934:	stp	x29, x30, [sp, #-48]!
  404938:	mov	x29, sp
  40493c:	str	w0, [sp, #28]
  404940:	str	x1, [sp, #16]
  404944:	mov	w2, #0x0                   	// #0
  404948:	ldr	x1, [sp, #16]
  40494c:	ldr	w0, [sp, #28]
  404950:	bl	4019c0 <lseek@plt>
  404954:	cmp	x0, #0x0
  404958:	b.ge	404964 <ferror@plt+0x2bf4>  // b.tcont
  40495c:	mov	x0, #0x0                   	// #0
  404960:	b	40498c <ferror@plt+0x2c1c>
  404964:	add	x0, sp, #0x2f
  404968:	mov	x2, #0x1                   	// #1
  40496c:	mov	x1, x0
  404970:	ldr	w0, [sp, #28]
  404974:	bl	401c60 <read@plt>
  404978:	cmp	x0, #0x0
  40497c:	b.gt	404988 <ferror@plt+0x2c18>
  404980:	mov	x0, #0x0                   	// #0
  404984:	b	40498c <ferror@plt+0x2c1c>
  404988:	mov	x0, #0x1                   	// #1
  40498c:	ldp	x29, x30, [sp], #48
  404990:	ret
  404994:	stp	x29, x30, [sp, #-160]!
  404998:	mov	x29, sp
  40499c:	str	w0, [sp, #28]
  4049a0:	add	x0, sp, #0x20
  4049a4:	mov	x1, x0
  4049a8:	ldr	w0, [sp, #28]
  4049ac:	bl	407cf8 <ferror@plt+0x5f88>
  4049b0:	cmp	w0, #0x0
  4049b4:	b.ne	4049d0 <ferror@plt+0x2c60>  // b.any
  4049b8:	ldr	w0, [sp, #48]
  4049bc:	and	w0, w0, #0xf000
  4049c0:	cmp	w0, #0x6, lsl #12
  4049c4:	b.ne	4049d0 <ferror@plt+0x2c60>  // b.any
  4049c8:	mov	w0, #0x1                   	// #1
  4049cc:	b	4049d4 <ferror@plt+0x2c64>
  4049d0:	mov	w0, #0x0                   	// #0
  4049d4:	ldp	x29, x30, [sp], #160
  4049d8:	ret
  4049dc:	stp	x29, x30, [sp, #-64]!
  4049e0:	mov	x29, sp
  4049e4:	str	w0, [sp, #28]
  4049e8:	str	xzr, [sp, #48]
  4049ec:	mov	x0, #0x400                 	// #1024
  4049f0:	str	x0, [sp, #56]
  4049f4:	b	404a3c <ferror@plt+0x2ccc>
  4049f8:	ldr	x0, [sp, #56]
  4049fc:	cmn	x0, #0x1
  404a00:	b.ne	404a0c <ferror@plt+0x2c9c>  // b.any
  404a04:	mov	x0, #0xffffffffffffffff    	// #-1
  404a08:	b	404ac0 <ferror@plt+0x2d50>
  404a0c:	ldr	x0, [sp, #56]
  404a10:	str	x0, [sp, #48]
  404a14:	ldr	x1, [sp, #56]
  404a18:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
  404a1c:	cmp	x1, x0
  404a20:	b.ls	404a30 <ferror@plt+0x2cc0>  // b.plast
  404a24:	mov	x0, #0xffffffffffffffff    	// #-1
  404a28:	str	x0, [sp, #56]
  404a2c:	b	404a3c <ferror@plt+0x2ccc>
  404a30:	ldr	x0, [sp, #56]
  404a34:	lsl	x0, x0, #1
  404a38:	str	x0, [sp, #56]
  404a3c:	ldr	x0, [sp, #56]
  404a40:	mov	x1, x0
  404a44:	ldr	w0, [sp, #28]
  404a48:	bl	404934 <ferror@plt+0x2bc4>
  404a4c:	cmp	x0, #0x0
  404a50:	b.ne	4049f8 <ferror@plt+0x2c88>  // b.any
  404a54:	b	404a98 <ferror@plt+0x2d28>
  404a58:	ldr	x1, [sp, #48]
  404a5c:	ldr	x0, [sp, #56]
  404a60:	add	x0, x1, x0
  404a64:	lsr	x0, x0, #1
  404a68:	str	x0, [sp, #40]
  404a6c:	ldr	x0, [sp, #40]
  404a70:	mov	x1, x0
  404a74:	ldr	w0, [sp, #28]
  404a78:	bl	404934 <ferror@plt+0x2bc4>
  404a7c:	cmp	x0, #0x0
  404a80:	b.eq	404a90 <ferror@plt+0x2d20>  // b.none
  404a84:	ldr	x0, [sp, #40]
  404a88:	str	x0, [sp, #48]
  404a8c:	b	404a98 <ferror@plt+0x2d28>
  404a90:	ldr	x0, [sp, #40]
  404a94:	str	x0, [sp, #56]
  404a98:	ldr	x0, [sp, #56]
  404a9c:	sub	x0, x0, #0x1
  404aa0:	ldr	x1, [sp, #48]
  404aa4:	cmp	x1, x0
  404aa8:	b.cc	404a58 <ferror@plt+0x2ce8>  // b.lo, b.ul, b.last
  404aac:	mov	x1, #0x0                   	// #0
  404ab0:	ldr	w0, [sp, #28]
  404ab4:	bl	404934 <ferror@plt+0x2bc4>
  404ab8:	ldr	x0, [sp, #48]
  404abc:	add	x0, x0, #0x1
  404ac0:	ldp	x29, x30, [sp], #64
  404ac4:	ret
  404ac8:	stp	x29, x30, [sp, #-176]!
  404acc:	mov	x29, sp
  404ad0:	str	w0, [sp, #28]
  404ad4:	str	x1, [sp, #16]
  404ad8:	ldr	x2, [sp, #16]
  404adc:	mov	x1, #0x1272                	// #4722
  404ae0:	movk	x1, #0x8008, lsl #16
  404ae4:	ldr	w0, [sp, #28]
  404ae8:	bl	401d50 <ioctl@plt>
  404aec:	cmp	w0, #0x0
  404af0:	b.lt	404afc <ferror@plt+0x2d8c>  // b.tstop
  404af4:	mov	w0, #0x0                   	// #0
  404af8:	b	404bdc <ferror@plt+0x2e6c>
  404afc:	add	x0, sp, #0xa8
  404b00:	mov	x2, x0
  404b04:	mov	x1, #0x1260                	// #4704
  404b08:	ldr	w0, [sp, #28]
  404b0c:	bl	401d50 <ioctl@plt>
  404b10:	cmp	w0, #0x0
  404b14:	b.lt	404b30 <ferror@plt+0x2dc0>  // b.tstop
  404b18:	ldr	x0, [sp, #168]
  404b1c:	lsl	x1, x0, #9
  404b20:	ldr	x0, [sp, #16]
  404b24:	str	x1, [x0]
  404b28:	mov	w0, #0x0                   	// #0
  404b2c:	b	404bdc <ferror@plt+0x2e6c>
  404b30:	add	x0, sp, #0x28
  404b34:	mov	x2, x0
  404b38:	mov	x1, #0x204                 	// #516
  404b3c:	movk	x1, #0x8020, lsl #16
  404b40:	ldr	w0, [sp, #28]
  404b44:	bl	401d50 <ioctl@plt>
  404b48:	cmp	w0, #0x0
  404b4c:	b.lt	404b6c <ferror@plt+0x2dfc>  // b.tstop
  404b50:	ldr	w0, [sp, #40]
  404b54:	mov	w0, w0
  404b58:	lsl	x1, x0, #9
  404b5c:	ldr	x0, [sp, #16]
  404b60:	str	x1, [x0]
  404b64:	mov	w0, #0x0                   	// #0
  404b68:	b	404bdc <ferror@plt+0x2e6c>
  404b6c:	add	x0, sp, #0x28
  404b70:	mov	x1, x0
  404b74:	ldr	w0, [sp, #28]
  404b78:	bl	407cf8 <ferror@plt+0x5f88>
  404b7c:	cmp	w0, #0x0
  404b80:	b.ne	404bac <ferror@plt+0x2e3c>  // b.any
  404b84:	ldr	w0, [sp, #56]
  404b88:	and	w0, w0, #0xf000
  404b8c:	cmp	w0, #0x8, lsl #12
  404b90:	b.ne	404bac <ferror@plt+0x2e3c>  // b.any
  404b94:	ldr	x0, [sp, #88]
  404b98:	mov	x1, x0
  404b9c:	ldr	x0, [sp, #16]
  404ba0:	str	x1, [x0]
  404ba4:	mov	w0, #0x0                   	// #0
  404ba8:	b	404bdc <ferror@plt+0x2e6c>
  404bac:	ldr	w0, [sp, #56]
  404bb0:	and	w0, w0, #0xf000
  404bb4:	cmp	w0, #0x6, lsl #12
  404bb8:	b.eq	404bc4 <ferror@plt+0x2e54>  // b.none
  404bbc:	mov	w0, #0xffffffff            	// #-1
  404bc0:	b	404bdc <ferror@plt+0x2e6c>
  404bc4:	ldr	w0, [sp, #28]
  404bc8:	bl	4049dc <ferror@plt+0x2c6c>
  404bcc:	mov	x1, x0
  404bd0:	ldr	x0, [sp, #16]
  404bd4:	str	x1, [x0]
  404bd8:	mov	w0, #0x0                   	// #0
  404bdc:	ldp	x29, x30, [sp], #176
  404be0:	ret
  404be4:	stp	x29, x30, [sp, #-48]!
  404be8:	mov	x29, sp
  404bec:	str	w0, [sp, #28]
  404bf0:	str	x1, [sp, #16]
  404bf4:	add	x0, sp, #0x28
  404bf8:	mov	x1, x0
  404bfc:	ldr	w0, [sp, #28]
  404c00:	bl	404ac8 <ferror@plt+0x2d58>
  404c04:	cmp	w0, #0x0
  404c08:	b.ne	404c24 <ferror@plt+0x2eb4>  // b.any
  404c0c:	ldr	x0, [sp, #40]
  404c10:	lsr	x1, x0, #9
  404c14:	ldr	x0, [sp, #16]
  404c18:	str	x1, [x0]
  404c1c:	mov	w0, #0x0                   	// #0
  404c20:	b	404c28 <ferror@plt+0x2eb8>
  404c24:	mov	w0, #0xffffffff            	// #-1
  404c28:	ldp	x29, x30, [sp], #48
  404c2c:	ret
  404c30:	stp	x29, x30, [sp, #-32]!
  404c34:	mov	x29, sp
  404c38:	str	w0, [sp, #28]
  404c3c:	str	x1, [sp, #16]
  404c40:	ldr	x2, [sp, #16]
  404c44:	mov	x1, #0x1268                	// #4712
  404c48:	ldr	w0, [sp, #28]
  404c4c:	bl	401d50 <ioctl@plt>
  404c50:	cmp	w0, #0x0
  404c54:	b.lt	404c60 <ferror@plt+0x2ef0>  // b.tstop
  404c58:	mov	w0, #0x0                   	// #0
  404c5c:	b	404c64 <ferror@plt+0x2ef4>
  404c60:	mov	w0, #0xffffffff            	// #-1
  404c64:	ldp	x29, x30, [sp], #32
  404c68:	ret
  404c6c:	stp	x29, x30, [sp, #-32]!
  404c70:	mov	x29, sp
  404c74:	str	w0, [sp, #28]
  404c78:	str	x1, [sp, #16]
  404c7c:	add	x0, sp, #0x10
  404c80:	mov	x2, x0
  404c84:	mov	x1, #0x127b                	// #4731
  404c88:	ldr	w0, [sp, #28]
  404c8c:	bl	401d50 <ioctl@plt>
  404c90:	cmp	w0, #0x0
  404c94:	b.lt	404ca0 <ferror@plt+0x2f30>  // b.tstop
  404c98:	mov	w0, #0x0                   	// #0
  404c9c:	b	404ca4 <ferror@plt+0x2f34>
  404ca0:	mov	w0, #0xffffffff            	// #-1
  404ca4:	ldp	x29, x30, [sp], #32
  404ca8:	ret
  404cac:	stp	x29, x30, [sp, #-48]!
  404cb0:	mov	x29, sp
  404cb4:	str	w0, [sp, #28]
  404cb8:	add	x0, sp, #0x2c
  404cbc:	mov	x2, x0
  404cc0:	mov	x1, #0x127a                	// #4730
  404cc4:	ldr	w0, [sp, #28]
  404cc8:	bl	401d50 <ioctl@plt>
  404ccc:	cmp	w0, #0x0
  404cd0:	b.ge	404cdc <ferror@plt+0x2f6c>  // b.tcont
  404cd4:	mov	w0, #0x0                   	// #0
  404cd8:	b	404cec <ferror@plt+0x2f7c>
  404cdc:	ldr	w0, [sp, #44]
  404ce0:	cmp	w0, #0x0
  404ce4:	cset	w0, ne  // ne = any
  404ce8:	and	w0, w0, #0xff
  404cec:	ldp	x29, x30, [sp], #48
  404cf0:	ret
  404cf4:	stp	x29, x30, [sp, #-64]!
  404cf8:	mov	x29, sp
  404cfc:	str	x0, [sp, #40]
  404d00:	str	x1, [sp, #32]
  404d04:	str	w2, [sp, #28]
  404d08:	ldr	x0, [sp, #40]
  404d0c:	ldr	w0, [x0, #16]
  404d10:	and	w0, w0, #0xf000
  404d14:	cmp	w0, #0x6, lsl #12
  404d18:	b.ne	404d38 <ferror@plt+0x2fc8>  // b.any
  404d1c:	ldr	w0, [sp, #28]
  404d20:	orr	w0, w0, #0x80
  404d24:	mov	w1, w0
  404d28:	ldr	x0, [sp, #32]
  404d2c:	bl	401a40 <open@plt>
  404d30:	str	w0, [sp, #60]
  404d34:	b	404d48 <ferror@plt+0x2fd8>
  404d38:	ldr	w1, [sp, #28]
  404d3c:	ldr	x0, [sp, #32]
  404d40:	bl	401a40 <open@plt>
  404d44:	str	w0, [sp, #60]
  404d48:	ldr	w0, [sp, #60]
  404d4c:	cmp	w0, #0x0
  404d50:	b.lt	404d88 <ferror@plt+0x3018>  // b.tstop
  404d54:	ldr	x1, [sp, #40]
  404d58:	ldr	w0, [sp, #60]
  404d5c:	bl	4048c8 <ferror@plt+0x2b58>
  404d60:	cmp	w0, #0x0
  404d64:	b.ne	404d88 <ferror@plt+0x3018>  // b.any
  404d68:	ldr	w0, [sp, #60]
  404d6c:	bl	401ac0 <close@plt>
  404d70:	bl	401cf0 <__errno_location@plt>
  404d74:	mov	x1, x0
  404d78:	mov	w0, #0x4d                  	// #77
  404d7c:	str	w0, [x1]
  404d80:	mov	w0, #0xffffffff            	// #-1
  404d84:	b	404dd0 <ferror@plt+0x3060>
  404d88:	ldr	w0, [sp, #60]
  404d8c:	cmp	w0, #0x0
  404d90:	b.lt	404dcc <ferror@plt+0x305c>  // b.tstop
  404d94:	ldr	x0, [sp, #40]
  404d98:	ldr	w0, [x0, #16]
  404d9c:	and	w0, w0, #0xf000
  404da0:	cmp	w0, #0x6, lsl #12
  404da4:	b.ne	404dcc <ferror@plt+0x305c>  // b.any
  404da8:	ldr	w0, [sp, #60]
  404dac:	bl	404cac <ferror@plt+0x2f3c>
  404db0:	cmp	w0, #0x0
  404db4:	b.eq	404dcc <ferror@plt+0x305c>  // b.none
  404db8:	adrp	x0, 408000 <ferror@plt+0x6290>
  404dbc:	add	x0, x0, #0x7f8
  404dc0:	bl	401d10 <gettext@plt>
  404dc4:	ldr	x1, [sp, #32]
  404dc8:	bl	401c50 <warnx@plt>
  404dcc:	ldr	w0, [sp, #60]
  404dd0:	ldp	x29, x30, [sp], #64
  404dd4:	ret
  404dd8:	stp	x29, x30, [sp, #-48]!
  404ddc:	mov	x29, sp
  404de0:	str	w0, [sp, #28]
  404de4:	mov	x2, #0x0                   	// #0
  404de8:	mov	x1, #0x5331                	// #21297
  404dec:	ldr	w0, [sp, #28]
  404df0:	bl	401d50 <ioctl@plt>
  404df4:	str	w0, [sp, #44]
  404df8:	ldr	w0, [sp, #44]
  404dfc:	cmp	w0, #0x0
  404e00:	b.ge	404e0c <ferror@plt+0x309c>  // b.tcont
  404e04:	mov	w0, #0x0                   	// #0
  404e08:	b	404e10 <ferror@plt+0x30a0>
  404e0c:	ldr	w0, [sp, #44]
  404e10:	ldp	x29, x30, [sp], #48
  404e14:	ret
  404e18:	stp	x29, x30, [sp, #-64]!
  404e1c:	mov	x29, sp
  404e20:	str	w0, [sp, #44]
  404e24:	str	x1, [sp, #32]
  404e28:	str	x2, [sp, #24]
  404e2c:	add	x0, sp, #0x30
  404e30:	mov	x2, x0
  404e34:	mov	x1, #0x301                 	// #769
  404e38:	ldr	w0, [sp, #44]
  404e3c:	bl	401d50 <ioctl@plt>
  404e40:	cmp	w0, #0x0
  404e44:	b.ne	404e70 <ferror@plt+0x3100>  // b.any
  404e48:	ldrb	w0, [sp, #48]
  404e4c:	mov	w1, w0
  404e50:	ldr	x0, [sp, #32]
  404e54:	str	w1, [x0]
  404e58:	ldrb	w0, [sp, #49]
  404e5c:	mov	w1, w0
  404e60:	ldr	x0, [sp, #24]
  404e64:	str	w1, [x0]
  404e68:	mov	w0, #0x0                   	// #0
  404e6c:	b	404e74 <ferror@plt+0x3104>
  404e70:	mov	w0, #0xffffffff            	// #-1
  404e74:	ldp	x29, x30, [sp], #64
  404e78:	ret
  404e7c:	sub	sp, sp, #0x10
  404e80:	str	w0, [sp, #12]
  404e84:	ldr	w0, [sp, #12]
  404e88:	cmp	w0, #0x7f
  404e8c:	b.eq	405080 <ferror@plt+0x3310>  // b.none
  404e90:	ldr	w0, [sp, #12]
  404e94:	cmp	w0, #0x7f
  404e98:	b.gt	40508c <ferror@plt+0x331c>
  404e9c:	ldr	w0, [sp, #12]
  404ea0:	cmp	w0, #0x11
  404ea4:	b.eq	405074 <ferror@plt+0x3304>  // b.none
  404ea8:	ldr	w0, [sp, #12]
  404eac:	cmp	w0, #0x11
  404eb0:	b.gt	40508c <ferror@plt+0x331c>
  404eb4:	ldr	w0, [sp, #12]
  404eb8:	cmp	w0, #0xe
  404ebc:	b.eq	405068 <ferror@plt+0x32f8>  // b.none
  404ec0:	ldr	w0, [sp, #12]
  404ec4:	cmp	w0, #0xe
  404ec8:	b.gt	40508c <ferror@plt+0x331c>
  404ecc:	ldr	w0, [sp, #12]
  404ed0:	cmp	w0, #0xd
  404ed4:	b.eq	40505c <ferror@plt+0x32ec>  // b.none
  404ed8:	ldr	w0, [sp, #12]
  404edc:	cmp	w0, #0xd
  404ee0:	b.gt	40508c <ferror@plt+0x331c>
  404ee4:	ldr	w0, [sp, #12]
  404ee8:	cmp	w0, #0xc
  404eec:	b.eq	405050 <ferror@plt+0x32e0>  // b.none
  404ef0:	ldr	w0, [sp, #12]
  404ef4:	cmp	w0, #0xc
  404ef8:	b.gt	40508c <ferror@plt+0x331c>
  404efc:	ldr	w0, [sp, #12]
  404f00:	cmp	w0, #0x9
  404f04:	b.eq	405044 <ferror@plt+0x32d4>  // b.none
  404f08:	ldr	w0, [sp, #12]
  404f0c:	cmp	w0, #0x9
  404f10:	b.gt	40508c <ferror@plt+0x331c>
  404f14:	ldr	w0, [sp, #12]
  404f18:	cmp	w0, #0x8
  404f1c:	b.eq	405038 <ferror@plt+0x32c8>  // b.none
  404f20:	ldr	w0, [sp, #12]
  404f24:	cmp	w0, #0x8
  404f28:	b.gt	40508c <ferror@plt+0x331c>
  404f2c:	ldr	w0, [sp, #12]
  404f30:	cmp	w0, #0x7
  404f34:	b.eq	40502c <ferror@plt+0x32bc>  // b.none
  404f38:	ldr	w0, [sp, #12]
  404f3c:	cmp	w0, #0x7
  404f40:	b.gt	40508c <ferror@plt+0x331c>
  404f44:	ldr	w0, [sp, #12]
  404f48:	cmp	w0, #0x6
  404f4c:	b.eq	405020 <ferror@plt+0x32b0>  // b.none
  404f50:	ldr	w0, [sp, #12]
  404f54:	cmp	w0, #0x6
  404f58:	b.gt	40508c <ferror@plt+0x331c>
  404f5c:	ldr	w0, [sp, #12]
  404f60:	cmp	w0, #0x5
  404f64:	b.eq	405014 <ferror@plt+0x32a4>  // b.none
  404f68:	ldr	w0, [sp, #12]
  404f6c:	cmp	w0, #0x5
  404f70:	b.gt	40508c <ferror@plt+0x331c>
  404f74:	ldr	w0, [sp, #12]
  404f78:	cmp	w0, #0x4
  404f7c:	b.eq	405008 <ferror@plt+0x3298>  // b.none
  404f80:	ldr	w0, [sp, #12]
  404f84:	cmp	w0, #0x4
  404f88:	b.gt	40508c <ferror@plt+0x331c>
  404f8c:	ldr	w0, [sp, #12]
  404f90:	cmp	w0, #0x3
  404f94:	b.eq	404ffc <ferror@plt+0x328c>  // b.none
  404f98:	ldr	w0, [sp, #12]
  404f9c:	cmp	w0, #0x3
  404fa0:	b.gt	40508c <ferror@plt+0x331c>
  404fa4:	ldr	w0, [sp, #12]
  404fa8:	cmp	w0, #0x2
  404fac:	b.eq	404ff0 <ferror@plt+0x3280>  // b.none
  404fb0:	ldr	w0, [sp, #12]
  404fb4:	cmp	w0, #0x2
  404fb8:	b.gt	40508c <ferror@plt+0x331c>
  404fbc:	ldr	w0, [sp, #12]
  404fc0:	cmp	w0, #0x0
  404fc4:	b.eq	404fd8 <ferror@plt+0x3268>  // b.none
  404fc8:	ldr	w0, [sp, #12]
  404fcc:	cmp	w0, #0x1
  404fd0:	b.eq	404fe4 <ferror@plt+0x3274>  // b.none
  404fd4:	b	40508c <ferror@plt+0x331c>
  404fd8:	adrp	x0, 408000 <ferror@plt+0x6290>
  404fdc:	add	x0, x0, #0x818
  404fe0:	b	405094 <ferror@plt+0x3324>
  404fe4:	adrp	x0, 408000 <ferror@plt+0x6290>
  404fe8:	add	x0, x0, #0x820
  404fec:	b	405094 <ferror@plt+0x3324>
  404ff0:	adrp	x0, 408000 <ferror@plt+0x6290>
  404ff4:	add	x0, x0, #0x828
  404ff8:	b	405094 <ferror@plt+0x3324>
  404ffc:	adrp	x0, 408000 <ferror@plt+0x6290>
  405000:	add	x0, x0, #0x830
  405004:	b	405094 <ferror@plt+0x3324>
  405008:	adrp	x0, 408000 <ferror@plt+0x6290>
  40500c:	add	x0, x0, #0x840
  405010:	b	405094 <ferror@plt+0x3324>
  405014:	adrp	x0, 408000 <ferror@plt+0x6290>
  405018:	add	x0, x0, #0x848
  40501c:	b	405094 <ferror@plt+0x3324>
  405020:	adrp	x0, 408000 <ferror@plt+0x6290>
  405024:	add	x0, x0, #0x850
  405028:	b	405094 <ferror@plt+0x3324>
  40502c:	adrp	x0, 408000 <ferror@plt+0x6290>
  405030:	add	x0, x0, #0x858
  405034:	b	405094 <ferror@plt+0x3324>
  405038:	adrp	x0, 408000 <ferror@plt+0x6290>
  40503c:	add	x0, x0, #0x860
  405040:	b	405094 <ferror@plt+0x3324>
  405044:	adrp	x0, 408000 <ferror@plt+0x6290>
  405048:	add	x0, x0, #0x868
  40504c:	b	405094 <ferror@plt+0x3324>
  405050:	adrp	x0, 408000 <ferror@plt+0x6290>
  405054:	add	x0, x0, #0x870
  405058:	b	405094 <ferror@plt+0x3324>
  40505c:	adrp	x0, 408000 <ferror@plt+0x6290>
  405060:	add	x0, x0, #0x878
  405064:	b	405094 <ferror@plt+0x3324>
  405068:	adrp	x0, 408000 <ferror@plt+0x6290>
  40506c:	add	x0, x0, #0x888
  405070:	b	405094 <ferror@plt+0x3324>
  405074:	adrp	x0, 408000 <ferror@plt+0x6290>
  405078:	add	x0, x0, #0x890
  40507c:	b	405094 <ferror@plt+0x3324>
  405080:	adrp	x0, 408000 <ferror@plt+0x6290>
  405084:	add	x0, x0, #0x898
  405088:	b	405094 <ferror@plt+0x3324>
  40508c:	nop
  405090:	mov	x0, #0x0                   	// #0
  405094:	add	sp, sp, #0x10
  405098:	ret
  40509c:	sub	sp, sp, #0x10
  4050a0:	str	w0, [sp, #12]
  4050a4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4050a8:	add	x0, x0, #0x290
  4050ac:	ldr	w1, [sp, #12]
  4050b0:	str	w1, [x0]
  4050b4:	nop
  4050b8:	add	sp, sp, #0x10
  4050bc:	ret
  4050c0:	sub	sp, sp, #0x10
  4050c4:	str	x0, [sp, #8]
  4050c8:	str	w1, [sp, #4]
  4050cc:	str	w2, [sp]
  4050d0:	b	405120 <ferror@plt+0x33b0>
  4050d4:	ldr	x0, [sp, #8]
  4050d8:	ldr	x1, [x0]
  4050dc:	ldrsw	x0, [sp, #4]
  4050e0:	mov	x2, #0x0                   	// #0
  4050e4:	umulh	x0, x1, x0
  4050e8:	cmp	x0, #0x0
  4050ec:	b.eq	4050f4 <ferror@plt+0x3384>  // b.none
  4050f0:	mov	x2, #0x1                   	// #1
  4050f4:	mov	x0, x2
  4050f8:	cmp	x0, #0x0
  4050fc:	b.eq	405108 <ferror@plt+0x3398>  // b.none
  405100:	mov	w0, #0xffffffde            	// #-34
  405104:	b	405138 <ferror@plt+0x33c8>
  405108:	ldr	x0, [sp, #8]
  40510c:	ldr	x1, [x0]
  405110:	ldrsw	x0, [sp, #4]
  405114:	mul	x1, x1, x0
  405118:	ldr	x0, [sp, #8]
  40511c:	str	x1, [x0]
  405120:	ldr	w0, [sp]
  405124:	sub	w1, w0, #0x1
  405128:	str	w1, [sp]
  40512c:	cmp	w0, #0x0
  405130:	b.ne	4050d4 <ferror@plt+0x3364>  // b.any
  405134:	mov	w0, #0x0                   	// #0
  405138:	add	sp, sp, #0x10
  40513c:	ret
  405140:	stp	x29, x30, [sp, #-192]!
  405144:	mov	x29, sp
  405148:	str	x0, [sp, #40]
  40514c:	str	x1, [sp, #32]
  405150:	str	x2, [sp, #24]
  405154:	str	xzr, [sp, #176]
  405158:	mov	w0, #0x400                 	// #1024
  40515c:	str	w0, [sp, #172]
  405160:	str	wzr, [sp, #168]
  405164:	str	wzr, [sp, #164]
  405168:	str	wzr, [sp, #160]
  40516c:	ldr	x0, [sp, #32]
  405170:	str	xzr, [x0]
  405174:	ldr	x0, [sp, #40]
  405178:	cmp	x0, #0x0
  40517c:	b.eq	405190 <ferror@plt+0x3420>  // b.none
  405180:	ldr	x0, [sp, #40]
  405184:	ldrsb	w0, [x0]
  405188:	cmp	w0, #0x0
  40518c:	b.ne	40519c <ferror@plt+0x342c>  // b.any
  405190:	mov	w0, #0xffffffea            	// #-22
  405194:	str	w0, [sp, #168]
  405198:	b	405784 <ferror@plt+0x3a14>
  40519c:	ldr	x0, [sp, #40]
  4051a0:	str	x0, [sp, #184]
  4051a4:	b	4051b4 <ferror@plt+0x3444>
  4051a8:	ldr	x0, [sp, #184]
  4051ac:	add	x0, x0, #0x1
  4051b0:	str	x0, [sp, #184]
  4051b4:	bl	401b70 <__ctype_b_loc@plt>
  4051b8:	ldr	x1, [x0]
  4051bc:	ldr	x0, [sp, #184]
  4051c0:	ldrsb	w0, [x0]
  4051c4:	and	w0, w0, #0xff
  4051c8:	and	x0, x0, #0xff
  4051cc:	lsl	x0, x0, #1
  4051d0:	add	x0, x1, x0
  4051d4:	ldrh	w0, [x0]
  4051d8:	and	w0, w0, #0x2000
  4051dc:	cmp	w0, #0x0
  4051e0:	b.ne	4051a8 <ferror@plt+0x3438>  // b.any
  4051e4:	ldr	x0, [sp, #184]
  4051e8:	ldrsb	w0, [x0]
  4051ec:	cmp	w0, #0x2d
  4051f0:	b.ne	405200 <ferror@plt+0x3490>  // b.any
  4051f4:	mov	w0, #0xffffffea            	// #-22
  4051f8:	str	w0, [sp, #168]
  4051fc:	b	405784 <ferror@plt+0x3a14>
  405200:	bl	401cf0 <__errno_location@plt>
  405204:	str	wzr, [x0]
  405208:	str	xzr, [sp, #72]
  40520c:	add	x0, sp, #0x48
  405210:	mov	w2, #0x0                   	// #0
  405214:	mov	x1, x0
  405218:	ldr	x0, [sp, #40]
  40521c:	bl	401af0 <strtoumax@plt>
  405220:	str	x0, [sp, #64]
  405224:	ldr	x0, [sp, #72]
  405228:	ldr	x1, [sp, #40]
  40522c:	cmp	x1, x0
  405230:	b.eq	40525c <ferror@plt+0x34ec>  // b.none
  405234:	bl	401cf0 <__errno_location@plt>
  405238:	ldr	w0, [x0]
  40523c:	cmp	w0, #0x0
  405240:	b.eq	405288 <ferror@plt+0x3518>  // b.none
  405244:	ldr	x0, [sp, #64]
  405248:	cmn	x0, #0x1
  40524c:	b.eq	40525c <ferror@plt+0x34ec>  // b.none
  405250:	ldr	x0, [sp, #64]
  405254:	cmp	x0, #0x0
  405258:	b.ne	405288 <ferror@plt+0x3518>  // b.any
  40525c:	bl	401cf0 <__errno_location@plt>
  405260:	ldr	w0, [x0]
  405264:	cmp	w0, #0x0
  405268:	b.eq	40527c <ferror@plt+0x350c>  // b.none
  40526c:	bl	401cf0 <__errno_location@plt>
  405270:	ldr	w0, [x0]
  405274:	neg	w0, w0
  405278:	b	405280 <ferror@plt+0x3510>
  40527c:	mov	w0, #0xffffffea            	// #-22
  405280:	str	w0, [sp, #168]
  405284:	b	405784 <ferror@plt+0x3a14>
  405288:	ldr	x0, [sp, #72]
  40528c:	cmp	x0, #0x0
  405290:	b.eq	40576c <ferror@plt+0x39fc>  // b.none
  405294:	ldr	x0, [sp, #72]
  405298:	ldrsb	w0, [x0]
  40529c:	cmp	w0, #0x0
  4052a0:	b.eq	40576c <ferror@plt+0x39fc>  // b.none
  4052a4:	ldr	x0, [sp, #72]
  4052a8:	str	x0, [sp, #184]
  4052ac:	ldr	x0, [sp, #184]
  4052b0:	add	x0, x0, #0x1
  4052b4:	ldrsb	w0, [x0]
  4052b8:	cmp	w0, #0x69
  4052bc:	b.ne	405308 <ferror@plt+0x3598>  // b.any
  4052c0:	ldr	x0, [sp, #184]
  4052c4:	add	x0, x0, #0x2
  4052c8:	ldrsb	w0, [x0]
  4052cc:	cmp	w0, #0x42
  4052d0:	b.eq	4052e8 <ferror@plt+0x3578>  // b.none
  4052d4:	ldr	x0, [sp, #184]
  4052d8:	add	x0, x0, #0x2
  4052dc:	ldrsb	w0, [x0]
  4052e0:	cmp	w0, #0x62
  4052e4:	b.ne	405308 <ferror@plt+0x3598>  // b.any
  4052e8:	ldr	x0, [sp, #184]
  4052ec:	add	x0, x0, #0x3
  4052f0:	ldrsb	w0, [x0]
  4052f4:	cmp	w0, #0x0
  4052f8:	b.ne	405308 <ferror@plt+0x3598>  // b.any
  4052fc:	mov	w0, #0x400                 	// #1024
  405300:	str	w0, [sp, #172]
  405304:	b	405540 <ferror@plt+0x37d0>
  405308:	ldr	x0, [sp, #184]
  40530c:	add	x0, x0, #0x1
  405310:	ldrsb	w0, [x0]
  405314:	cmp	w0, #0x42
  405318:	b.eq	405330 <ferror@plt+0x35c0>  // b.none
  40531c:	ldr	x0, [sp, #184]
  405320:	add	x0, x0, #0x1
  405324:	ldrsb	w0, [x0]
  405328:	cmp	w0, #0x62
  40532c:	b.ne	405350 <ferror@plt+0x35e0>  // b.any
  405330:	ldr	x0, [sp, #184]
  405334:	add	x0, x0, #0x2
  405338:	ldrsb	w0, [x0]
  40533c:	cmp	w0, #0x0
  405340:	b.ne	405350 <ferror@plt+0x35e0>  // b.any
  405344:	mov	w0, #0x3e8                 	// #1000
  405348:	str	w0, [sp, #172]
  40534c:	b	405540 <ferror@plt+0x37d0>
  405350:	ldr	x0, [sp, #184]
  405354:	add	x0, x0, #0x1
  405358:	ldrsb	w0, [x0]
  40535c:	cmp	w0, #0x0
  405360:	b.eq	405540 <ferror@plt+0x37d0>  // b.none
  405364:	bl	4019e0 <localeconv@plt>
  405368:	str	x0, [sp, #128]
  40536c:	ldr	x0, [sp, #128]
  405370:	cmp	x0, #0x0
  405374:	b.eq	405384 <ferror@plt+0x3614>  // b.none
  405378:	ldr	x0, [sp, #128]
  40537c:	ldr	x0, [x0]
  405380:	b	405388 <ferror@plt+0x3618>
  405384:	mov	x0, #0x0                   	// #0
  405388:	str	x0, [sp, #120]
  40538c:	ldr	x0, [sp, #120]
  405390:	cmp	x0, #0x0
  405394:	b.eq	4053a4 <ferror@plt+0x3634>  // b.none
  405398:	ldr	x0, [sp, #120]
  40539c:	bl	401900 <strlen@plt>
  4053a0:	b	4053a8 <ferror@plt+0x3638>
  4053a4:	mov	x0, #0x0                   	// #0
  4053a8:	str	x0, [sp, #112]
  4053ac:	ldr	x0, [sp, #176]
  4053b0:	cmp	x0, #0x0
  4053b4:	b.ne	405534 <ferror@plt+0x37c4>  // b.any
  4053b8:	ldr	x0, [sp, #184]
  4053bc:	ldrsb	w0, [x0]
  4053c0:	cmp	w0, #0x0
  4053c4:	b.eq	405534 <ferror@plt+0x37c4>  // b.none
  4053c8:	ldr	x0, [sp, #120]
  4053cc:	cmp	x0, #0x0
  4053d0:	b.eq	405534 <ferror@plt+0x37c4>  // b.none
  4053d4:	ldr	x2, [sp, #112]
  4053d8:	ldr	x1, [sp, #184]
  4053dc:	ldr	x0, [sp, #120]
  4053e0:	bl	401a50 <strncmp@plt>
  4053e4:	cmp	w0, #0x0
  4053e8:	b.ne	405534 <ferror@plt+0x37c4>  // b.any
  4053ec:	ldr	x1, [sp, #184]
  4053f0:	ldr	x0, [sp, #112]
  4053f4:	add	x0, x1, x0
  4053f8:	str	x0, [sp, #104]
  4053fc:	ldr	x0, [sp, #104]
  405400:	str	x0, [sp, #184]
  405404:	b	405420 <ferror@plt+0x36b0>
  405408:	ldr	w0, [sp, #160]
  40540c:	add	w0, w0, #0x1
  405410:	str	w0, [sp, #160]
  405414:	ldr	x0, [sp, #184]
  405418:	add	x0, x0, #0x1
  40541c:	str	x0, [sp, #184]
  405420:	ldr	x0, [sp, #184]
  405424:	ldrsb	w0, [x0]
  405428:	cmp	w0, #0x30
  40542c:	b.eq	405408 <ferror@plt+0x3698>  // b.none
  405430:	ldr	x0, [sp, #184]
  405434:	str	x0, [sp, #104]
  405438:	bl	401b70 <__ctype_b_loc@plt>
  40543c:	ldr	x1, [x0]
  405440:	ldr	x0, [sp, #104]
  405444:	ldrsb	w0, [x0]
  405448:	sxtb	x0, w0
  40544c:	lsl	x0, x0, #1
  405450:	add	x0, x1, x0
  405454:	ldrh	w0, [x0]
  405458:	and	w0, w0, #0x800
  40545c:	cmp	w0, #0x0
  405460:	b.eq	4054ec <ferror@plt+0x377c>  // b.none
  405464:	bl	401cf0 <__errno_location@plt>
  405468:	str	wzr, [x0]
  40546c:	str	xzr, [sp, #72]
  405470:	add	x0, sp, #0x48
  405474:	mov	w2, #0x0                   	// #0
  405478:	mov	x1, x0
  40547c:	ldr	x0, [sp, #104]
  405480:	bl	401af0 <strtoumax@plt>
  405484:	str	x0, [sp, #176]
  405488:	ldr	x0, [sp, #72]
  40548c:	ldr	x1, [sp, #104]
  405490:	cmp	x1, x0
  405494:	b.eq	4054c0 <ferror@plt+0x3750>  // b.none
  405498:	bl	401cf0 <__errno_location@plt>
  40549c:	ldr	w0, [x0]
  4054a0:	cmp	w0, #0x0
  4054a4:	b.eq	4054f4 <ferror@plt+0x3784>  // b.none
  4054a8:	ldr	x0, [sp, #176]
  4054ac:	cmn	x0, #0x1
  4054b0:	b.eq	4054c0 <ferror@plt+0x3750>  // b.none
  4054b4:	ldr	x0, [sp, #176]
  4054b8:	cmp	x0, #0x0
  4054bc:	b.ne	4054f4 <ferror@plt+0x3784>  // b.any
  4054c0:	bl	401cf0 <__errno_location@plt>
  4054c4:	ldr	w0, [x0]
  4054c8:	cmp	w0, #0x0
  4054cc:	b.eq	4054e0 <ferror@plt+0x3770>  // b.none
  4054d0:	bl	401cf0 <__errno_location@plt>
  4054d4:	ldr	w0, [x0]
  4054d8:	neg	w0, w0
  4054dc:	b	4054e4 <ferror@plt+0x3774>
  4054e0:	mov	w0, #0xffffffea            	// #-22
  4054e4:	str	w0, [sp, #168]
  4054e8:	b	405784 <ferror@plt+0x3a14>
  4054ec:	ldr	x0, [sp, #184]
  4054f0:	str	x0, [sp, #72]
  4054f4:	ldr	x0, [sp, #176]
  4054f8:	cmp	x0, #0x0
  4054fc:	b.eq	405528 <ferror@plt+0x37b8>  // b.none
  405500:	ldr	x0, [sp, #72]
  405504:	cmp	x0, #0x0
  405508:	b.eq	40551c <ferror@plt+0x37ac>  // b.none
  40550c:	ldr	x0, [sp, #72]
  405510:	ldrsb	w0, [x0]
  405514:	cmp	w0, #0x0
  405518:	b.ne	405528 <ferror@plt+0x37b8>  // b.any
  40551c:	mov	w0, #0xffffffea            	// #-22
  405520:	str	w0, [sp, #168]
  405524:	b	405784 <ferror@plt+0x3a14>
  405528:	ldr	x0, [sp, #72]
  40552c:	str	x0, [sp, #184]
  405530:	b	4052ac <ferror@plt+0x353c>
  405534:	mov	w0, #0xffffffea            	// #-22
  405538:	str	w0, [sp, #168]
  40553c:	b	405784 <ferror@plt+0x3a14>
  405540:	adrp	x0, 41a000 <ferror@plt+0x18290>
  405544:	add	x0, x0, #0x298
  405548:	ldr	x2, [x0]
  40554c:	ldr	x0, [sp, #184]
  405550:	ldrsb	w0, [x0]
  405554:	mov	w1, w0
  405558:	mov	x0, x2
  40555c:	bl	401c00 <strchr@plt>
  405560:	str	x0, [sp, #96]
  405564:	ldr	x0, [sp, #96]
  405568:	cmp	x0, #0x0
  40556c:	b.eq	405590 <ferror@plt+0x3820>  // b.none
  405570:	adrp	x0, 41a000 <ferror@plt+0x18290>
  405574:	add	x0, x0, #0x298
  405578:	ldr	x0, [x0]
  40557c:	ldr	x1, [sp, #96]
  405580:	sub	x0, x1, x0
  405584:	add	w0, w0, #0x1
  405588:	str	w0, [sp, #164]
  40558c:	b	4055ec <ferror@plt+0x387c>
  405590:	adrp	x0, 41a000 <ferror@plt+0x18290>
  405594:	add	x0, x0, #0x2a0
  405598:	ldr	x2, [x0]
  40559c:	ldr	x0, [sp, #184]
  4055a0:	ldrsb	w0, [x0]
  4055a4:	mov	w1, w0
  4055a8:	mov	x0, x2
  4055ac:	bl	401c00 <strchr@plt>
  4055b0:	str	x0, [sp, #96]
  4055b4:	ldr	x0, [sp, #96]
  4055b8:	cmp	x0, #0x0
  4055bc:	b.eq	4055e0 <ferror@plt+0x3870>  // b.none
  4055c0:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4055c4:	add	x0, x0, #0x2a0
  4055c8:	ldr	x0, [x0]
  4055cc:	ldr	x1, [sp, #96]
  4055d0:	sub	x0, x1, x0
  4055d4:	add	w0, w0, #0x1
  4055d8:	str	w0, [sp, #164]
  4055dc:	b	4055ec <ferror@plt+0x387c>
  4055e0:	mov	w0, #0xffffffea            	// #-22
  4055e4:	str	w0, [sp, #168]
  4055e8:	b	405784 <ferror@plt+0x3a14>
  4055ec:	add	x0, sp, #0x40
  4055f0:	ldr	w2, [sp, #164]
  4055f4:	ldr	w1, [sp, #172]
  4055f8:	bl	4050c0 <ferror@plt+0x3350>
  4055fc:	str	w0, [sp, #168]
  405600:	ldr	x0, [sp, #24]
  405604:	cmp	x0, #0x0
  405608:	b.eq	405618 <ferror@plt+0x38a8>  // b.none
  40560c:	ldr	x0, [sp, #24]
  405610:	ldr	w1, [sp, #164]
  405614:	str	w1, [x0]
  405618:	ldr	x0, [sp, #176]
  40561c:	cmp	x0, #0x0
  405620:	b.eq	405774 <ferror@plt+0x3a04>  // b.none
  405624:	ldr	w0, [sp, #164]
  405628:	cmp	w0, #0x0
  40562c:	b.eq	405774 <ferror@plt+0x3a04>  // b.none
  405630:	mov	x0, #0xa                   	// #10
  405634:	str	x0, [sp, #144]
  405638:	mov	x0, #0x1                   	// #1
  40563c:	str	x0, [sp, #136]
  405640:	mov	x0, #0x1                   	// #1
  405644:	str	x0, [sp, #56]
  405648:	add	x0, sp, #0x38
  40564c:	ldr	w2, [sp, #164]
  405650:	ldr	w1, [sp, #172]
  405654:	bl	4050c0 <ferror@plt+0x3350>
  405658:	b	405674 <ferror@plt+0x3904>
  40565c:	ldr	x1, [sp, #144]
  405660:	mov	x0, x1
  405664:	lsl	x0, x0, #2
  405668:	add	x0, x0, x1
  40566c:	lsl	x0, x0, #1
  405670:	str	x0, [sp, #144]
  405674:	ldr	x1, [sp, #144]
  405678:	ldr	x0, [sp, #176]
  40567c:	cmp	x1, x0
  405680:	b.cc	40565c <ferror@plt+0x38ec>  // b.lo, b.ul, b.last
  405684:	str	wzr, [sp, #156]
  405688:	b	4056b0 <ferror@plt+0x3940>
  40568c:	ldr	x1, [sp, #144]
  405690:	mov	x0, x1
  405694:	lsl	x0, x0, #2
  405698:	add	x0, x0, x1
  40569c:	lsl	x0, x0, #1
  4056a0:	str	x0, [sp, #144]
  4056a4:	ldr	w0, [sp, #156]
  4056a8:	add	w0, w0, #0x1
  4056ac:	str	w0, [sp, #156]
  4056b0:	ldr	w1, [sp, #156]
  4056b4:	ldr	w0, [sp, #160]
  4056b8:	cmp	w1, w0
  4056bc:	b.lt	40568c <ferror@plt+0x391c>  // b.tstop
  4056c0:	ldr	x2, [sp, #176]
  4056c4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4056c8:	movk	x0, #0xcccd
  4056cc:	umulh	x0, x2, x0
  4056d0:	lsr	x1, x0, #3
  4056d4:	mov	x0, x1
  4056d8:	lsl	x0, x0, #2
  4056dc:	add	x0, x0, x1
  4056e0:	lsl	x0, x0, #1
  4056e4:	sub	x1, x2, x0
  4056e8:	mov	w0, w1
  4056ec:	str	w0, [sp, #92]
  4056f0:	ldr	x1, [sp, #144]
  4056f4:	ldr	x0, [sp, #136]
  4056f8:	udiv	x0, x1, x0
  4056fc:	str	x0, [sp, #80]
  405700:	ldr	x1, [sp, #176]
  405704:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405708:	movk	x0, #0xcccd
  40570c:	umulh	x0, x1, x0
  405710:	lsr	x0, x0, #3
  405714:	str	x0, [sp, #176]
  405718:	ldr	x1, [sp, #136]
  40571c:	mov	x0, x1
  405720:	lsl	x0, x0, #2
  405724:	add	x0, x0, x1
  405728:	lsl	x0, x0, #1
  40572c:	str	x0, [sp, #136]
  405730:	ldr	w0, [sp, #92]
  405734:	cmp	w0, #0x0
  405738:	b.eq	40575c <ferror@plt+0x39ec>  // b.none
  40573c:	ldr	x1, [sp, #56]
  405740:	ldr	w0, [sp, #92]
  405744:	ldr	x2, [sp, #80]
  405748:	udiv	x0, x2, x0
  40574c:	udiv	x1, x1, x0
  405750:	ldr	x0, [sp, #64]
  405754:	add	x0, x1, x0
  405758:	str	x0, [sp, #64]
  40575c:	ldr	x0, [sp, #176]
  405760:	cmp	x0, #0x0
  405764:	b.ne	4056c0 <ferror@plt+0x3950>  // b.any
  405768:	b	405778 <ferror@plt+0x3a08>
  40576c:	nop
  405770:	b	405778 <ferror@plt+0x3a08>
  405774:	nop
  405778:	ldr	x1, [sp, #64]
  40577c:	ldr	x0, [sp, #32]
  405780:	str	x1, [x0]
  405784:	ldr	w0, [sp, #168]
  405788:	cmp	w0, #0x0
  40578c:	b.ge	4057a4 <ferror@plt+0x3a34>  // b.tcont
  405790:	bl	401cf0 <__errno_location@plt>
  405794:	mov	x1, x0
  405798:	ldr	w0, [sp, #168]
  40579c:	neg	w0, w0
  4057a0:	str	w0, [x1]
  4057a4:	ldr	w0, [sp, #168]
  4057a8:	ldp	x29, x30, [sp], #192
  4057ac:	ret
  4057b0:	stp	x29, x30, [sp, #-32]!
  4057b4:	mov	x29, sp
  4057b8:	str	x0, [sp, #24]
  4057bc:	str	x1, [sp, #16]
  4057c0:	mov	x2, #0x0                   	// #0
  4057c4:	ldr	x1, [sp, #16]
  4057c8:	ldr	x0, [sp, #24]
  4057cc:	bl	405140 <ferror@plt+0x33d0>
  4057d0:	ldp	x29, x30, [sp], #32
  4057d4:	ret
  4057d8:	stp	x29, x30, [sp, #-48]!
  4057dc:	mov	x29, sp
  4057e0:	str	x0, [sp, #24]
  4057e4:	str	x1, [sp, #16]
  4057e8:	ldr	x0, [sp, #24]
  4057ec:	str	x0, [sp, #40]
  4057f0:	b	405800 <ferror@plt+0x3a90>
  4057f4:	ldr	x0, [sp, #40]
  4057f8:	add	x0, x0, #0x1
  4057fc:	str	x0, [sp, #40]
  405800:	ldr	x0, [sp, #40]
  405804:	cmp	x0, #0x0
  405808:	b.eq	40584c <ferror@plt+0x3adc>  // b.none
  40580c:	ldr	x0, [sp, #40]
  405810:	ldrsb	w0, [x0]
  405814:	cmp	w0, #0x0
  405818:	b.eq	40584c <ferror@plt+0x3adc>  // b.none
  40581c:	bl	401b70 <__ctype_b_loc@plt>
  405820:	ldr	x1, [x0]
  405824:	ldr	x0, [sp, #40]
  405828:	ldrsb	w0, [x0]
  40582c:	and	w0, w0, #0xff
  405830:	and	x0, x0, #0xff
  405834:	lsl	x0, x0, #1
  405838:	add	x0, x1, x0
  40583c:	ldrh	w0, [x0]
  405840:	and	w0, w0, #0x800
  405844:	cmp	w0, #0x0
  405848:	b.ne	4057f4 <ferror@plt+0x3a84>  // b.any
  40584c:	ldr	x0, [sp, #16]
  405850:	cmp	x0, #0x0
  405854:	b.eq	405864 <ferror@plt+0x3af4>  // b.none
  405858:	ldr	x0, [sp, #16]
  40585c:	ldr	x1, [sp, #40]
  405860:	str	x1, [x0]
  405864:	ldr	x0, [sp, #40]
  405868:	cmp	x0, #0x0
  40586c:	b.eq	405898 <ferror@plt+0x3b28>  // b.none
  405870:	ldr	x1, [sp, #40]
  405874:	ldr	x0, [sp, #24]
  405878:	cmp	x1, x0
  40587c:	b.ls	405898 <ferror@plt+0x3b28>  // b.plast
  405880:	ldr	x0, [sp, #40]
  405884:	ldrsb	w0, [x0]
  405888:	cmp	w0, #0x0
  40588c:	b.ne	405898 <ferror@plt+0x3b28>  // b.any
  405890:	mov	w0, #0x1                   	// #1
  405894:	b	40589c <ferror@plt+0x3b2c>
  405898:	mov	w0, #0x0                   	// #0
  40589c:	ldp	x29, x30, [sp], #48
  4058a0:	ret
  4058a4:	stp	x29, x30, [sp, #-48]!
  4058a8:	mov	x29, sp
  4058ac:	str	x0, [sp, #24]
  4058b0:	str	x1, [sp, #16]
  4058b4:	ldr	x0, [sp, #24]
  4058b8:	str	x0, [sp, #40]
  4058bc:	b	4058cc <ferror@plt+0x3b5c>
  4058c0:	ldr	x0, [sp, #40]
  4058c4:	add	x0, x0, #0x1
  4058c8:	str	x0, [sp, #40]
  4058cc:	ldr	x0, [sp, #40]
  4058d0:	cmp	x0, #0x0
  4058d4:	b.eq	405918 <ferror@plt+0x3ba8>  // b.none
  4058d8:	ldr	x0, [sp, #40]
  4058dc:	ldrsb	w0, [x0]
  4058e0:	cmp	w0, #0x0
  4058e4:	b.eq	405918 <ferror@plt+0x3ba8>  // b.none
  4058e8:	bl	401b70 <__ctype_b_loc@plt>
  4058ec:	ldr	x1, [x0]
  4058f0:	ldr	x0, [sp, #40]
  4058f4:	ldrsb	w0, [x0]
  4058f8:	and	w0, w0, #0xff
  4058fc:	and	x0, x0, #0xff
  405900:	lsl	x0, x0, #1
  405904:	add	x0, x1, x0
  405908:	ldrh	w0, [x0]
  40590c:	and	w0, w0, #0x1000
  405910:	cmp	w0, #0x0
  405914:	b.ne	4058c0 <ferror@plt+0x3b50>  // b.any
  405918:	ldr	x0, [sp, #16]
  40591c:	cmp	x0, #0x0
  405920:	b.eq	405930 <ferror@plt+0x3bc0>  // b.none
  405924:	ldr	x0, [sp, #16]
  405928:	ldr	x1, [sp, #40]
  40592c:	str	x1, [x0]
  405930:	ldr	x0, [sp, #40]
  405934:	cmp	x0, #0x0
  405938:	b.eq	405964 <ferror@plt+0x3bf4>  // b.none
  40593c:	ldr	x1, [sp, #40]
  405940:	ldr	x0, [sp, #24]
  405944:	cmp	x1, x0
  405948:	b.ls	405964 <ferror@plt+0x3bf4>  // b.plast
  40594c:	ldr	x0, [sp, #40]
  405950:	ldrsb	w0, [x0]
  405954:	cmp	w0, #0x0
  405958:	b.ne	405964 <ferror@plt+0x3bf4>  // b.any
  40595c:	mov	w0, #0x1                   	// #1
  405960:	b	405968 <ferror@plt+0x3bf8>
  405964:	mov	w0, #0x0                   	// #0
  405968:	ldp	x29, x30, [sp], #48
  40596c:	ret
  405970:	stp	x29, x30, [sp, #-256]!
  405974:	mov	x29, sp
  405978:	str	x0, [sp, #24]
  40597c:	str	x1, [sp, #16]
  405980:	str	x2, [sp, #208]
  405984:	str	x3, [sp, #216]
  405988:	str	x4, [sp, #224]
  40598c:	str	x5, [sp, #232]
  405990:	str	x6, [sp, #240]
  405994:	str	x7, [sp, #248]
  405998:	str	q0, [sp, #80]
  40599c:	str	q1, [sp, #96]
  4059a0:	str	q2, [sp, #112]
  4059a4:	str	q3, [sp, #128]
  4059a8:	str	q4, [sp, #144]
  4059ac:	str	q5, [sp, #160]
  4059b0:	str	q6, [sp, #176]
  4059b4:	str	q7, [sp, #192]
  4059b8:	add	x0, sp, #0x100
  4059bc:	str	x0, [sp, #32]
  4059c0:	add	x0, sp, #0x100
  4059c4:	str	x0, [sp, #40]
  4059c8:	add	x0, sp, #0xd0
  4059cc:	str	x0, [sp, #48]
  4059d0:	mov	w0, #0xffffffd0            	// #-48
  4059d4:	str	w0, [sp, #56]
  4059d8:	mov	w0, #0xffffff80            	// #-128
  4059dc:	str	w0, [sp, #60]
  4059e0:	ldr	w1, [sp, #56]
  4059e4:	ldr	x0, [sp, #32]
  4059e8:	cmp	w1, #0x0
  4059ec:	b.lt	405a00 <ferror@plt+0x3c90>  // b.tstop
  4059f0:	add	x1, x0, #0xf
  4059f4:	and	x1, x1, #0xfffffffffffffff8
  4059f8:	str	x1, [sp, #32]
  4059fc:	b	405a30 <ferror@plt+0x3cc0>
  405a00:	add	w2, w1, #0x8
  405a04:	str	w2, [sp, #56]
  405a08:	ldr	w2, [sp, #56]
  405a0c:	cmp	w2, #0x0
  405a10:	b.le	405a24 <ferror@plt+0x3cb4>
  405a14:	add	x1, x0, #0xf
  405a18:	and	x1, x1, #0xfffffffffffffff8
  405a1c:	str	x1, [sp, #32]
  405a20:	b	405a30 <ferror@plt+0x3cc0>
  405a24:	ldr	x2, [sp, #40]
  405a28:	sxtw	x0, w1
  405a2c:	add	x0, x2, x0
  405a30:	ldr	x0, [x0]
  405a34:	str	x0, [sp, #72]
  405a38:	ldr	x0, [sp, #72]
  405a3c:	cmp	x0, #0x0
  405a40:	b.eq	405ae0 <ferror@plt+0x3d70>  // b.none
  405a44:	ldr	w1, [sp, #56]
  405a48:	ldr	x0, [sp, #32]
  405a4c:	cmp	w1, #0x0
  405a50:	b.lt	405a64 <ferror@plt+0x3cf4>  // b.tstop
  405a54:	add	x1, x0, #0xf
  405a58:	and	x1, x1, #0xfffffffffffffff8
  405a5c:	str	x1, [sp, #32]
  405a60:	b	405a94 <ferror@plt+0x3d24>
  405a64:	add	w2, w1, #0x8
  405a68:	str	w2, [sp, #56]
  405a6c:	ldr	w2, [sp, #56]
  405a70:	cmp	w2, #0x0
  405a74:	b.le	405a88 <ferror@plt+0x3d18>
  405a78:	add	x1, x0, #0xf
  405a7c:	and	x1, x1, #0xfffffffffffffff8
  405a80:	str	x1, [sp, #32]
  405a84:	b	405a94 <ferror@plt+0x3d24>
  405a88:	ldr	x2, [sp, #40]
  405a8c:	sxtw	x0, w1
  405a90:	add	x0, x2, x0
  405a94:	ldr	x0, [x0]
  405a98:	str	x0, [sp, #64]
  405a9c:	ldr	x0, [sp, #64]
  405aa0:	cmp	x0, #0x0
  405aa4:	b.eq	405ae8 <ferror@plt+0x3d78>  // b.none
  405aa8:	ldr	x1, [sp, #72]
  405aac:	ldr	x0, [sp, #24]
  405ab0:	bl	401b50 <strcmp@plt>
  405ab4:	cmp	w0, #0x0
  405ab8:	b.ne	405ac4 <ferror@plt+0x3d54>  // b.any
  405abc:	mov	w0, #0x1                   	// #1
  405ac0:	b	405b10 <ferror@plt+0x3da0>
  405ac4:	ldr	x1, [sp, #64]
  405ac8:	ldr	x0, [sp, #24]
  405acc:	bl	401b50 <strcmp@plt>
  405ad0:	cmp	w0, #0x0
  405ad4:	b.ne	4059e0 <ferror@plt+0x3c70>  // b.any
  405ad8:	mov	w0, #0x0                   	// #0
  405adc:	b	405b10 <ferror@plt+0x3da0>
  405ae0:	nop
  405ae4:	b	405aec <ferror@plt+0x3d7c>
  405ae8:	nop
  405aec:	adrp	x0, 41a000 <ferror@plt+0x18290>
  405af0:	add	x0, x0, #0x290
  405af4:	ldr	w4, [x0]
  405af8:	ldr	x3, [sp, #24]
  405afc:	ldr	x2, [sp, #16]
  405b00:	adrp	x0, 408000 <ferror@plt+0x6290>
  405b04:	add	x1, x0, #0x8a0
  405b08:	mov	w0, w4
  405b0c:	bl	401ca0 <errx@plt>
  405b10:	ldp	x29, x30, [sp], #256
  405b14:	ret
  405b18:	sub	sp, sp, #0x20
  405b1c:	str	x0, [sp, #24]
  405b20:	str	x1, [sp, #16]
  405b24:	str	w2, [sp, #12]
  405b28:	b	405b58 <ferror@plt+0x3de8>
  405b2c:	ldr	x0, [sp, #24]
  405b30:	ldrsb	w1, [x0]
  405b34:	ldr	w0, [sp, #12]
  405b38:	sxtb	w0, w0
  405b3c:	cmp	w1, w0
  405b40:	b.ne	405b4c <ferror@plt+0x3ddc>  // b.any
  405b44:	ldr	x0, [sp, #24]
  405b48:	b	405b80 <ferror@plt+0x3e10>
  405b4c:	ldr	x0, [sp, #24]
  405b50:	add	x0, x0, #0x1
  405b54:	str	x0, [sp, #24]
  405b58:	ldr	x0, [sp, #16]
  405b5c:	sub	x1, x0, #0x1
  405b60:	str	x1, [sp, #16]
  405b64:	cmp	x0, #0x0
  405b68:	b.eq	405b7c <ferror@plt+0x3e0c>  // b.none
  405b6c:	ldr	x0, [sp, #24]
  405b70:	ldrsb	w0, [x0]
  405b74:	cmp	w0, #0x0
  405b78:	b.ne	405b2c <ferror@plt+0x3dbc>  // b.any
  405b7c:	mov	x0, #0x0                   	// #0
  405b80:	add	sp, sp, #0x20
  405b84:	ret
  405b88:	stp	x29, x30, [sp, #-48]!
  405b8c:	mov	x29, sp
  405b90:	str	x0, [sp, #24]
  405b94:	str	x1, [sp, #16]
  405b98:	ldr	x1, [sp, #16]
  405b9c:	ldr	x0, [sp, #24]
  405ba0:	bl	405cdc <ferror@plt+0x3f6c>
  405ba4:	str	w0, [sp, #44]
  405ba8:	ldr	w0, [sp, #44]
  405bac:	cmn	w0, #0x8, lsl #12
  405bb0:	b.lt	405bc4 <ferror@plt+0x3e54>  // b.tstop
  405bb4:	ldr	w1, [sp, #44]
  405bb8:	mov	w0, #0x7fff                	// #32767
  405bbc:	cmp	w1, w0
  405bc0:	b.le	405bf8 <ferror@plt+0x3e88>
  405bc4:	bl	401cf0 <__errno_location@plt>
  405bc8:	mov	x1, x0
  405bcc:	mov	w0, #0x22                  	// #34
  405bd0:	str	w0, [x1]
  405bd4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  405bd8:	add	x0, x0, #0x290
  405bdc:	ldr	w4, [x0]
  405be0:	ldr	x3, [sp, #24]
  405be4:	ldr	x2, [sp, #16]
  405be8:	adrp	x0, 408000 <ferror@plt+0x6290>
  405bec:	add	x1, x0, #0x8a0
  405bf0:	mov	w0, w4
  405bf4:	bl	401d40 <err@plt>
  405bf8:	ldr	w0, [sp, #44]
  405bfc:	sxth	w0, w0
  405c00:	ldp	x29, x30, [sp], #48
  405c04:	ret
  405c08:	stp	x29, x30, [sp, #-64]!
  405c0c:	mov	x29, sp
  405c10:	str	x0, [sp, #40]
  405c14:	str	x1, [sp, #32]
  405c18:	str	w2, [sp, #28]
  405c1c:	ldr	w2, [sp, #28]
  405c20:	ldr	x1, [sp, #32]
  405c24:	ldr	x0, [sp, #40]
  405c28:	bl	405d5c <ferror@plt+0x3fec>
  405c2c:	str	w0, [sp, #60]
  405c30:	ldr	w1, [sp, #60]
  405c34:	mov	w0, #0xffff                	// #65535
  405c38:	cmp	w1, w0
  405c3c:	b.ls	405c74 <ferror@plt+0x3f04>  // b.plast
  405c40:	bl	401cf0 <__errno_location@plt>
  405c44:	mov	x1, x0
  405c48:	mov	w0, #0x22                  	// #34
  405c4c:	str	w0, [x1]
  405c50:	adrp	x0, 41a000 <ferror@plt+0x18290>
  405c54:	add	x0, x0, #0x290
  405c58:	ldr	w4, [x0]
  405c5c:	ldr	x3, [sp, #40]
  405c60:	ldr	x2, [sp, #32]
  405c64:	adrp	x0, 408000 <ferror@plt+0x6290>
  405c68:	add	x1, x0, #0x8a0
  405c6c:	mov	w0, w4
  405c70:	bl	401d40 <err@plt>
  405c74:	ldr	w0, [sp, #60]
  405c78:	and	w0, w0, #0xffff
  405c7c:	ldp	x29, x30, [sp], #64
  405c80:	ret
  405c84:	stp	x29, x30, [sp, #-32]!
  405c88:	mov	x29, sp
  405c8c:	str	x0, [sp, #24]
  405c90:	str	x1, [sp, #16]
  405c94:	mov	w2, #0xa                   	// #10
  405c98:	ldr	x1, [sp, #16]
  405c9c:	ldr	x0, [sp, #24]
  405ca0:	bl	405c08 <ferror@plt+0x3e98>
  405ca4:	and	w0, w0, #0xffff
  405ca8:	ldp	x29, x30, [sp], #32
  405cac:	ret
  405cb0:	stp	x29, x30, [sp, #-32]!
  405cb4:	mov	x29, sp
  405cb8:	str	x0, [sp, #24]
  405cbc:	str	x1, [sp, #16]
  405cc0:	mov	w2, #0x10                  	// #16
  405cc4:	ldr	x1, [sp, #16]
  405cc8:	ldr	x0, [sp, #24]
  405ccc:	bl	405c08 <ferror@plt+0x3e98>
  405cd0:	and	w0, w0, #0xffff
  405cd4:	ldp	x29, x30, [sp], #32
  405cd8:	ret
  405cdc:	stp	x29, x30, [sp, #-48]!
  405ce0:	mov	x29, sp
  405ce4:	str	x0, [sp, #24]
  405ce8:	str	x1, [sp, #16]
  405cec:	ldr	x1, [sp, #16]
  405cf0:	ldr	x0, [sp, #24]
  405cf4:	bl	405e24 <ferror@plt+0x40b4>
  405cf8:	str	x0, [sp, #40]
  405cfc:	ldr	x1, [sp, #40]
  405d00:	mov	x0, #0xffffffff80000000    	// #-2147483648
  405d04:	cmp	x1, x0
  405d08:	b.lt	405d1c <ferror@plt+0x3fac>  // b.tstop
  405d0c:	ldr	x1, [sp, #40]
  405d10:	mov	x0, #0x7fffffff            	// #2147483647
  405d14:	cmp	x1, x0
  405d18:	b.le	405d50 <ferror@plt+0x3fe0>
  405d1c:	bl	401cf0 <__errno_location@plt>
  405d20:	mov	x1, x0
  405d24:	mov	w0, #0x22                  	// #34
  405d28:	str	w0, [x1]
  405d2c:	adrp	x0, 41a000 <ferror@plt+0x18290>
  405d30:	add	x0, x0, #0x290
  405d34:	ldr	w4, [x0]
  405d38:	ldr	x3, [sp, #24]
  405d3c:	ldr	x2, [sp, #16]
  405d40:	adrp	x0, 408000 <ferror@plt+0x6290>
  405d44:	add	x1, x0, #0x8a0
  405d48:	mov	w0, w4
  405d4c:	bl	401d40 <err@plt>
  405d50:	ldr	x0, [sp, #40]
  405d54:	ldp	x29, x30, [sp], #48
  405d58:	ret
  405d5c:	stp	x29, x30, [sp, #-64]!
  405d60:	mov	x29, sp
  405d64:	str	x0, [sp, #40]
  405d68:	str	x1, [sp, #32]
  405d6c:	str	w2, [sp, #28]
  405d70:	ldr	w2, [sp, #28]
  405d74:	ldr	x1, [sp, #32]
  405d78:	ldr	x0, [sp, #40]
  405d7c:	bl	405f24 <ferror@plt+0x41b4>
  405d80:	str	x0, [sp, #56]
  405d84:	ldr	x1, [sp, #56]
  405d88:	mov	x0, #0xffffffff            	// #4294967295
  405d8c:	cmp	x1, x0
  405d90:	b.ls	405dc8 <ferror@plt+0x4058>  // b.plast
  405d94:	bl	401cf0 <__errno_location@plt>
  405d98:	mov	x1, x0
  405d9c:	mov	w0, #0x22                  	// #34
  405da0:	str	w0, [x1]
  405da4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  405da8:	add	x0, x0, #0x290
  405dac:	ldr	w4, [x0]
  405db0:	ldr	x3, [sp, #40]
  405db4:	ldr	x2, [sp, #32]
  405db8:	adrp	x0, 408000 <ferror@plt+0x6290>
  405dbc:	add	x1, x0, #0x8a0
  405dc0:	mov	w0, w4
  405dc4:	bl	401d40 <err@plt>
  405dc8:	ldr	x0, [sp, #56]
  405dcc:	ldp	x29, x30, [sp], #64
  405dd0:	ret
  405dd4:	stp	x29, x30, [sp, #-32]!
  405dd8:	mov	x29, sp
  405ddc:	str	x0, [sp, #24]
  405de0:	str	x1, [sp, #16]
  405de4:	mov	w2, #0xa                   	// #10
  405de8:	ldr	x1, [sp, #16]
  405dec:	ldr	x0, [sp, #24]
  405df0:	bl	405d5c <ferror@plt+0x3fec>
  405df4:	ldp	x29, x30, [sp], #32
  405df8:	ret
  405dfc:	stp	x29, x30, [sp, #-32]!
  405e00:	mov	x29, sp
  405e04:	str	x0, [sp, #24]
  405e08:	str	x1, [sp, #16]
  405e0c:	mov	w2, #0x10                  	// #16
  405e10:	ldr	x1, [sp, #16]
  405e14:	ldr	x0, [sp, #24]
  405e18:	bl	405d5c <ferror@plt+0x3fec>
  405e1c:	ldp	x29, x30, [sp], #32
  405e20:	ret
  405e24:	stp	x29, x30, [sp, #-48]!
  405e28:	mov	x29, sp
  405e2c:	str	x0, [sp, #24]
  405e30:	str	x1, [sp, #16]
  405e34:	str	xzr, [sp, #32]
  405e38:	bl	401cf0 <__errno_location@plt>
  405e3c:	str	wzr, [x0]
  405e40:	ldr	x0, [sp, #24]
  405e44:	cmp	x0, #0x0
  405e48:	b.eq	405eb8 <ferror@plt+0x4148>  // b.none
  405e4c:	ldr	x0, [sp, #24]
  405e50:	ldrsb	w0, [x0]
  405e54:	cmp	w0, #0x0
  405e58:	b.eq	405eb8 <ferror@plt+0x4148>  // b.none
  405e5c:	add	x0, sp, #0x20
  405e60:	mov	w2, #0xa                   	// #10
  405e64:	mov	x1, x0
  405e68:	ldr	x0, [sp, #24]
  405e6c:	bl	401940 <strtoimax@plt>
  405e70:	str	x0, [sp, #40]
  405e74:	bl	401cf0 <__errno_location@plt>
  405e78:	ldr	w0, [x0]
  405e7c:	cmp	w0, #0x0
  405e80:	b.ne	405ec0 <ferror@plt+0x4150>  // b.any
  405e84:	ldr	x0, [sp, #32]
  405e88:	ldr	x1, [sp, #24]
  405e8c:	cmp	x1, x0
  405e90:	b.eq	405ec0 <ferror@plt+0x4150>  // b.none
  405e94:	ldr	x0, [sp, #32]
  405e98:	cmp	x0, #0x0
  405e9c:	b.eq	405eb0 <ferror@plt+0x4140>  // b.none
  405ea0:	ldr	x0, [sp, #32]
  405ea4:	ldrsb	w0, [x0]
  405ea8:	cmp	w0, #0x0
  405eac:	b.ne	405ec0 <ferror@plt+0x4150>  // b.any
  405eb0:	ldr	x0, [sp, #40]
  405eb4:	b	405f1c <ferror@plt+0x41ac>
  405eb8:	nop
  405ebc:	b	405ec4 <ferror@plt+0x4154>
  405ec0:	nop
  405ec4:	bl	401cf0 <__errno_location@plt>
  405ec8:	ldr	w0, [x0]
  405ecc:	cmp	w0, #0x22
  405ed0:	b.ne	405ef8 <ferror@plt+0x4188>  // b.any
  405ed4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  405ed8:	add	x0, x0, #0x290
  405edc:	ldr	w4, [x0]
  405ee0:	ldr	x3, [sp, #24]
  405ee4:	ldr	x2, [sp, #16]
  405ee8:	adrp	x0, 408000 <ferror@plt+0x6290>
  405eec:	add	x1, x0, #0x8a0
  405ef0:	mov	w0, w4
  405ef4:	bl	401d40 <err@plt>
  405ef8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  405efc:	add	x0, x0, #0x290
  405f00:	ldr	w4, [x0]
  405f04:	ldr	x3, [sp, #24]
  405f08:	ldr	x2, [sp, #16]
  405f0c:	adrp	x0, 408000 <ferror@plt+0x6290>
  405f10:	add	x1, x0, #0x8a0
  405f14:	mov	w0, w4
  405f18:	bl	401ca0 <errx@plt>
  405f1c:	ldp	x29, x30, [sp], #48
  405f20:	ret
  405f24:	stp	x29, x30, [sp, #-64]!
  405f28:	mov	x29, sp
  405f2c:	str	x0, [sp, #40]
  405f30:	str	x1, [sp, #32]
  405f34:	str	w2, [sp, #28]
  405f38:	str	xzr, [sp, #48]
  405f3c:	bl	401cf0 <__errno_location@plt>
  405f40:	str	wzr, [x0]
  405f44:	ldr	x0, [sp, #40]
  405f48:	cmp	x0, #0x0
  405f4c:	b.eq	405fbc <ferror@plt+0x424c>  // b.none
  405f50:	ldr	x0, [sp, #40]
  405f54:	ldrsb	w0, [x0]
  405f58:	cmp	w0, #0x0
  405f5c:	b.eq	405fbc <ferror@plt+0x424c>  // b.none
  405f60:	add	x0, sp, #0x30
  405f64:	ldr	w2, [sp, #28]
  405f68:	mov	x1, x0
  405f6c:	ldr	x0, [sp, #40]
  405f70:	bl	401af0 <strtoumax@plt>
  405f74:	str	x0, [sp, #56]
  405f78:	bl	401cf0 <__errno_location@plt>
  405f7c:	ldr	w0, [x0]
  405f80:	cmp	w0, #0x0
  405f84:	b.ne	405fc4 <ferror@plt+0x4254>  // b.any
  405f88:	ldr	x0, [sp, #48]
  405f8c:	ldr	x1, [sp, #40]
  405f90:	cmp	x1, x0
  405f94:	b.eq	405fc4 <ferror@plt+0x4254>  // b.none
  405f98:	ldr	x0, [sp, #48]
  405f9c:	cmp	x0, #0x0
  405fa0:	b.eq	405fb4 <ferror@plt+0x4244>  // b.none
  405fa4:	ldr	x0, [sp, #48]
  405fa8:	ldrsb	w0, [x0]
  405fac:	cmp	w0, #0x0
  405fb0:	b.ne	405fc4 <ferror@plt+0x4254>  // b.any
  405fb4:	ldr	x0, [sp, #56]
  405fb8:	b	406020 <ferror@plt+0x42b0>
  405fbc:	nop
  405fc0:	b	405fc8 <ferror@plt+0x4258>
  405fc4:	nop
  405fc8:	bl	401cf0 <__errno_location@plt>
  405fcc:	ldr	w0, [x0]
  405fd0:	cmp	w0, #0x22
  405fd4:	b.ne	405ffc <ferror@plt+0x428c>  // b.any
  405fd8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  405fdc:	add	x0, x0, #0x290
  405fe0:	ldr	w4, [x0]
  405fe4:	ldr	x3, [sp, #40]
  405fe8:	ldr	x2, [sp, #32]
  405fec:	adrp	x0, 408000 <ferror@plt+0x6290>
  405ff0:	add	x1, x0, #0x8a0
  405ff4:	mov	w0, w4
  405ff8:	bl	401d40 <err@plt>
  405ffc:	adrp	x0, 41a000 <ferror@plt+0x18290>
  406000:	add	x0, x0, #0x290
  406004:	ldr	w4, [x0]
  406008:	ldr	x3, [sp, #40]
  40600c:	ldr	x2, [sp, #32]
  406010:	adrp	x0, 408000 <ferror@plt+0x6290>
  406014:	add	x1, x0, #0x8a0
  406018:	mov	w0, w4
  40601c:	bl	401ca0 <errx@plt>
  406020:	ldp	x29, x30, [sp], #64
  406024:	ret
  406028:	stp	x29, x30, [sp, #-32]!
  40602c:	mov	x29, sp
  406030:	str	x0, [sp, #24]
  406034:	str	x1, [sp, #16]
  406038:	mov	w2, #0xa                   	// #10
  40603c:	ldr	x1, [sp, #16]
  406040:	ldr	x0, [sp, #24]
  406044:	bl	405f24 <ferror@plt+0x41b4>
  406048:	ldp	x29, x30, [sp], #32
  40604c:	ret
  406050:	stp	x29, x30, [sp, #-32]!
  406054:	mov	x29, sp
  406058:	str	x0, [sp, #24]
  40605c:	str	x1, [sp, #16]
  406060:	mov	w2, #0x10                  	// #16
  406064:	ldr	x1, [sp, #16]
  406068:	ldr	x0, [sp, #24]
  40606c:	bl	405f24 <ferror@plt+0x41b4>
  406070:	ldp	x29, x30, [sp], #32
  406074:	ret
  406078:	stp	x29, x30, [sp, #-48]!
  40607c:	mov	x29, sp
  406080:	str	x0, [sp, #24]
  406084:	str	x1, [sp, #16]
  406088:	str	xzr, [sp, #32]
  40608c:	bl	401cf0 <__errno_location@plt>
  406090:	str	wzr, [x0]
  406094:	ldr	x0, [sp, #24]
  406098:	cmp	x0, #0x0
  40609c:	b.eq	406108 <ferror@plt+0x4398>  // b.none
  4060a0:	ldr	x0, [sp, #24]
  4060a4:	ldrsb	w0, [x0]
  4060a8:	cmp	w0, #0x0
  4060ac:	b.eq	406108 <ferror@plt+0x4398>  // b.none
  4060b0:	add	x0, sp, #0x20
  4060b4:	mov	x1, x0
  4060b8:	ldr	x0, [sp, #24]
  4060bc:	bl	401950 <strtod@plt>
  4060c0:	str	d0, [sp, #40]
  4060c4:	bl	401cf0 <__errno_location@plt>
  4060c8:	ldr	w0, [x0]
  4060cc:	cmp	w0, #0x0
  4060d0:	b.ne	406110 <ferror@plt+0x43a0>  // b.any
  4060d4:	ldr	x0, [sp, #32]
  4060d8:	ldr	x1, [sp, #24]
  4060dc:	cmp	x1, x0
  4060e0:	b.eq	406110 <ferror@plt+0x43a0>  // b.none
  4060e4:	ldr	x0, [sp, #32]
  4060e8:	cmp	x0, #0x0
  4060ec:	b.eq	406100 <ferror@plt+0x4390>  // b.none
  4060f0:	ldr	x0, [sp, #32]
  4060f4:	ldrsb	w0, [x0]
  4060f8:	cmp	w0, #0x0
  4060fc:	b.ne	406110 <ferror@plt+0x43a0>  // b.any
  406100:	ldr	d0, [sp, #40]
  406104:	b	40616c <ferror@plt+0x43fc>
  406108:	nop
  40610c:	b	406114 <ferror@plt+0x43a4>
  406110:	nop
  406114:	bl	401cf0 <__errno_location@plt>
  406118:	ldr	w0, [x0]
  40611c:	cmp	w0, #0x22
  406120:	b.ne	406148 <ferror@plt+0x43d8>  // b.any
  406124:	adrp	x0, 41a000 <ferror@plt+0x18290>
  406128:	add	x0, x0, #0x290
  40612c:	ldr	w4, [x0]
  406130:	ldr	x3, [sp, #24]
  406134:	ldr	x2, [sp, #16]
  406138:	adrp	x0, 408000 <ferror@plt+0x6290>
  40613c:	add	x1, x0, #0x8a0
  406140:	mov	w0, w4
  406144:	bl	401d40 <err@plt>
  406148:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40614c:	add	x0, x0, #0x290
  406150:	ldr	w4, [x0]
  406154:	ldr	x3, [sp, #24]
  406158:	ldr	x2, [sp, #16]
  40615c:	adrp	x0, 408000 <ferror@plt+0x6290>
  406160:	add	x1, x0, #0x8a0
  406164:	mov	w0, w4
  406168:	bl	401ca0 <errx@plt>
  40616c:	ldp	x29, x30, [sp], #48
  406170:	ret
  406174:	stp	x29, x30, [sp, #-48]!
  406178:	mov	x29, sp
  40617c:	str	x0, [sp, #24]
  406180:	str	x1, [sp, #16]
  406184:	str	xzr, [sp, #32]
  406188:	bl	401cf0 <__errno_location@plt>
  40618c:	str	wzr, [x0]
  406190:	ldr	x0, [sp, #24]
  406194:	cmp	x0, #0x0
  406198:	b.eq	406208 <ferror@plt+0x4498>  // b.none
  40619c:	ldr	x0, [sp, #24]
  4061a0:	ldrsb	w0, [x0]
  4061a4:	cmp	w0, #0x0
  4061a8:	b.eq	406208 <ferror@plt+0x4498>  // b.none
  4061ac:	add	x0, sp, #0x20
  4061b0:	mov	w2, #0xa                   	// #10
  4061b4:	mov	x1, x0
  4061b8:	ldr	x0, [sp, #24]
  4061bc:	bl	401ba0 <strtol@plt>
  4061c0:	str	x0, [sp, #40]
  4061c4:	bl	401cf0 <__errno_location@plt>
  4061c8:	ldr	w0, [x0]
  4061cc:	cmp	w0, #0x0
  4061d0:	b.ne	406210 <ferror@plt+0x44a0>  // b.any
  4061d4:	ldr	x0, [sp, #32]
  4061d8:	ldr	x1, [sp, #24]
  4061dc:	cmp	x1, x0
  4061e0:	b.eq	406210 <ferror@plt+0x44a0>  // b.none
  4061e4:	ldr	x0, [sp, #32]
  4061e8:	cmp	x0, #0x0
  4061ec:	b.eq	406200 <ferror@plt+0x4490>  // b.none
  4061f0:	ldr	x0, [sp, #32]
  4061f4:	ldrsb	w0, [x0]
  4061f8:	cmp	w0, #0x0
  4061fc:	b.ne	406210 <ferror@plt+0x44a0>  // b.any
  406200:	ldr	x0, [sp, #40]
  406204:	b	40626c <ferror@plt+0x44fc>
  406208:	nop
  40620c:	b	406214 <ferror@plt+0x44a4>
  406210:	nop
  406214:	bl	401cf0 <__errno_location@plt>
  406218:	ldr	w0, [x0]
  40621c:	cmp	w0, #0x22
  406220:	b.ne	406248 <ferror@plt+0x44d8>  // b.any
  406224:	adrp	x0, 41a000 <ferror@plt+0x18290>
  406228:	add	x0, x0, #0x290
  40622c:	ldr	w4, [x0]
  406230:	ldr	x3, [sp, #24]
  406234:	ldr	x2, [sp, #16]
  406238:	adrp	x0, 408000 <ferror@plt+0x6290>
  40623c:	add	x1, x0, #0x8a0
  406240:	mov	w0, w4
  406244:	bl	401d40 <err@plt>
  406248:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40624c:	add	x0, x0, #0x290
  406250:	ldr	w4, [x0]
  406254:	ldr	x3, [sp, #24]
  406258:	ldr	x2, [sp, #16]
  40625c:	adrp	x0, 408000 <ferror@plt+0x6290>
  406260:	add	x1, x0, #0x8a0
  406264:	mov	w0, w4
  406268:	bl	401ca0 <errx@plt>
  40626c:	ldp	x29, x30, [sp], #48
  406270:	ret
  406274:	stp	x29, x30, [sp, #-48]!
  406278:	mov	x29, sp
  40627c:	str	x0, [sp, #24]
  406280:	str	x1, [sp, #16]
  406284:	str	xzr, [sp, #32]
  406288:	bl	401cf0 <__errno_location@plt>
  40628c:	str	wzr, [x0]
  406290:	ldr	x0, [sp, #24]
  406294:	cmp	x0, #0x0
  406298:	b.eq	406308 <ferror@plt+0x4598>  // b.none
  40629c:	ldr	x0, [sp, #24]
  4062a0:	ldrsb	w0, [x0]
  4062a4:	cmp	w0, #0x0
  4062a8:	b.eq	406308 <ferror@plt+0x4598>  // b.none
  4062ac:	add	x0, sp, #0x20
  4062b0:	mov	w2, #0xa                   	// #10
  4062b4:	mov	x1, x0
  4062b8:	ldr	x0, [sp, #24]
  4062bc:	bl	4018f0 <strtoul@plt>
  4062c0:	str	x0, [sp, #40]
  4062c4:	bl	401cf0 <__errno_location@plt>
  4062c8:	ldr	w0, [x0]
  4062cc:	cmp	w0, #0x0
  4062d0:	b.ne	406310 <ferror@plt+0x45a0>  // b.any
  4062d4:	ldr	x0, [sp, #32]
  4062d8:	ldr	x1, [sp, #24]
  4062dc:	cmp	x1, x0
  4062e0:	b.eq	406310 <ferror@plt+0x45a0>  // b.none
  4062e4:	ldr	x0, [sp, #32]
  4062e8:	cmp	x0, #0x0
  4062ec:	b.eq	406300 <ferror@plt+0x4590>  // b.none
  4062f0:	ldr	x0, [sp, #32]
  4062f4:	ldrsb	w0, [x0]
  4062f8:	cmp	w0, #0x0
  4062fc:	b.ne	406310 <ferror@plt+0x45a0>  // b.any
  406300:	ldr	x0, [sp, #40]
  406304:	b	40636c <ferror@plt+0x45fc>
  406308:	nop
  40630c:	b	406314 <ferror@plt+0x45a4>
  406310:	nop
  406314:	bl	401cf0 <__errno_location@plt>
  406318:	ldr	w0, [x0]
  40631c:	cmp	w0, #0x22
  406320:	b.ne	406348 <ferror@plt+0x45d8>  // b.any
  406324:	adrp	x0, 41a000 <ferror@plt+0x18290>
  406328:	add	x0, x0, #0x290
  40632c:	ldr	w4, [x0]
  406330:	ldr	x3, [sp, #24]
  406334:	ldr	x2, [sp, #16]
  406338:	adrp	x0, 408000 <ferror@plt+0x6290>
  40633c:	add	x1, x0, #0x8a0
  406340:	mov	w0, w4
  406344:	bl	401d40 <err@plt>
  406348:	adrp	x0, 41a000 <ferror@plt+0x18290>
  40634c:	add	x0, x0, #0x290
  406350:	ldr	w4, [x0]
  406354:	ldr	x3, [sp, #24]
  406358:	ldr	x2, [sp, #16]
  40635c:	adrp	x0, 408000 <ferror@plt+0x6290>
  406360:	add	x1, x0, #0x8a0
  406364:	mov	w0, w4
  406368:	bl	401ca0 <errx@plt>
  40636c:	ldp	x29, x30, [sp], #48
  406370:	ret
  406374:	stp	x29, x30, [sp, #-48]!
  406378:	mov	x29, sp
  40637c:	str	x0, [sp, #24]
  406380:	str	x1, [sp, #16]
  406384:	add	x0, sp, #0x28
  406388:	mov	x1, x0
  40638c:	ldr	x0, [sp, #24]
  406390:	bl	4057b0 <ferror@plt+0x3a40>
  406394:	cmp	w0, #0x0
  406398:	b.ne	4063a4 <ferror@plt+0x4634>  // b.any
  40639c:	ldr	x0, [sp, #40]
  4063a0:	b	4063fc <ferror@plt+0x468c>
  4063a4:	bl	401cf0 <__errno_location@plt>
  4063a8:	ldr	w0, [x0]
  4063ac:	cmp	w0, #0x0
  4063b0:	b.eq	4063d8 <ferror@plt+0x4668>  // b.none
  4063b4:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4063b8:	add	x0, x0, #0x290
  4063bc:	ldr	w4, [x0]
  4063c0:	ldr	x3, [sp, #24]
  4063c4:	ldr	x2, [sp, #16]
  4063c8:	adrp	x0, 408000 <ferror@plt+0x6290>
  4063cc:	add	x1, x0, #0x8a0
  4063d0:	mov	w0, w4
  4063d4:	bl	401d40 <err@plt>
  4063d8:	adrp	x0, 41a000 <ferror@plt+0x18290>
  4063dc:	add	x0, x0, #0x290
  4063e0:	ldr	w4, [x0]
  4063e4:	ldr	x3, [sp, #24]
  4063e8:	ldr	x2, [sp, #16]
  4063ec:	adrp	x0, 408000 <ferror@plt+0x6290>
  4063f0:	add	x1, x0, #0x8a0
  4063f4:	mov	w0, w4
  4063f8:	bl	401ca0 <errx@plt>
  4063fc:	ldp	x29, x30, [sp], #48
  406400:	ret
  406404:	stp	x29, x30, [sp, #-64]!
  406408:	mov	x29, sp
  40640c:	str	x0, [sp, #40]
  406410:	str	x1, [sp, #32]
  406414:	str	x2, [sp, #24]
  406418:	ldr	x1, [sp, #24]
  40641c:	ldr	x0, [sp, #40]
  406420:	bl	406078 <ferror@plt+0x4308>
  406424:	str	d0, [sp, #56]
  406428:	ldr	d0, [sp, #56]
  40642c:	fcvtzs	d0, d0
  406430:	ldr	x0, [sp, #32]
  406434:	str	d0, [x0]
  406438:	ldr	x0, [sp, #32]
  40643c:	ldr	d0, [x0]
  406440:	scvtf	d0, d0
  406444:	ldr	d1, [sp, #56]
  406448:	fsub	d0, d1, d0
  40644c:	mov	x0, #0x848000000000        	// #145685290680320
  406450:	movk	x0, #0x412e, lsl #48
  406454:	fmov	d1, x0
  406458:	fmul	d0, d0, d1
  40645c:	fcvtzs	d0, d0
  406460:	ldr	x0, [sp, #32]
  406464:	str	d0, [x0, #8]
  406468:	nop
  40646c:	ldp	x29, x30, [sp], #64
  406470:	ret
  406474:	sub	sp, sp, #0x20
  406478:	str	w0, [sp, #12]
  40647c:	str	x1, [sp]
  406480:	strh	wzr, [sp, #30]
  406484:	ldr	w0, [sp, #12]
  406488:	and	w0, w0, #0xf000
  40648c:	cmp	w0, #0x4, lsl #12
  406490:	b.ne	4064b8 <ferror@plt+0x4748>  // b.any
  406494:	ldrh	w0, [sp, #30]
  406498:	add	w1, w0, #0x1
  40649c:	strh	w1, [sp, #30]
  4064a0:	and	x0, x0, #0xffff
  4064a4:	ldr	x1, [sp]
  4064a8:	add	x0, x1, x0
  4064ac:	mov	w1, #0x64                  	// #100
  4064b0:	strb	w1, [x0]
  4064b4:	b	4065ec <ferror@plt+0x487c>
  4064b8:	ldr	w0, [sp, #12]
  4064bc:	and	w0, w0, #0xf000
  4064c0:	cmp	w0, #0xa, lsl #12
  4064c4:	b.ne	4064ec <ferror@plt+0x477c>  // b.any
  4064c8:	ldrh	w0, [sp, #30]
  4064cc:	add	w1, w0, #0x1
  4064d0:	strh	w1, [sp, #30]
  4064d4:	and	x0, x0, #0xffff
  4064d8:	ldr	x1, [sp]
  4064dc:	add	x0, x1, x0
  4064e0:	mov	w1, #0x6c                  	// #108
  4064e4:	strb	w1, [x0]
  4064e8:	b	4065ec <ferror@plt+0x487c>
  4064ec:	ldr	w0, [sp, #12]
  4064f0:	and	w0, w0, #0xf000
  4064f4:	cmp	w0, #0x2, lsl #12
  4064f8:	b.ne	406520 <ferror@plt+0x47b0>  // b.any
  4064fc:	ldrh	w0, [sp, #30]
  406500:	add	w1, w0, #0x1
  406504:	strh	w1, [sp, #30]
  406508:	and	x0, x0, #0xffff
  40650c:	ldr	x1, [sp]
  406510:	add	x0, x1, x0
  406514:	mov	w1, #0x63                  	// #99
  406518:	strb	w1, [x0]
  40651c:	b	4065ec <ferror@plt+0x487c>
  406520:	ldr	w0, [sp, #12]
  406524:	and	w0, w0, #0xf000
  406528:	cmp	w0, #0x6, lsl #12
  40652c:	b.ne	406554 <ferror@plt+0x47e4>  // b.any
  406530:	ldrh	w0, [sp, #30]
  406534:	add	w1, w0, #0x1
  406538:	strh	w1, [sp, #30]
  40653c:	and	x0, x0, #0xffff
  406540:	ldr	x1, [sp]
  406544:	add	x0, x1, x0
  406548:	mov	w1, #0x62                  	// #98
  40654c:	strb	w1, [x0]
  406550:	b	4065ec <ferror@plt+0x487c>
  406554:	ldr	w0, [sp, #12]
  406558:	and	w0, w0, #0xf000
  40655c:	cmp	w0, #0xc, lsl #12
  406560:	b.ne	406588 <ferror@plt+0x4818>  // b.any
  406564:	ldrh	w0, [sp, #30]
  406568:	add	w1, w0, #0x1
  40656c:	strh	w1, [sp, #30]
  406570:	and	x0, x0, #0xffff
  406574:	ldr	x1, [sp]
  406578:	add	x0, x1, x0
  40657c:	mov	w1, #0x73                  	// #115
  406580:	strb	w1, [x0]
  406584:	b	4065ec <ferror@plt+0x487c>
  406588:	ldr	w0, [sp, #12]
  40658c:	and	w0, w0, #0xf000
  406590:	cmp	w0, #0x1, lsl #12
  406594:	b.ne	4065bc <ferror@plt+0x484c>  // b.any
  406598:	ldrh	w0, [sp, #30]
  40659c:	add	w1, w0, #0x1
  4065a0:	strh	w1, [sp, #30]
  4065a4:	and	x0, x0, #0xffff
  4065a8:	ldr	x1, [sp]
  4065ac:	add	x0, x1, x0
  4065b0:	mov	w1, #0x70                  	// #112
  4065b4:	strb	w1, [x0]
  4065b8:	b	4065ec <ferror@plt+0x487c>
  4065bc:	ldr	w0, [sp, #12]
  4065c0:	and	w0, w0, #0xf000
  4065c4:	cmp	w0, #0x8, lsl #12
  4065c8:	b.ne	4065ec <ferror@plt+0x487c>  // b.any
  4065cc:	ldrh	w0, [sp, #30]
  4065d0:	add	w1, w0, #0x1
  4065d4:	strh	w1, [sp, #30]
  4065d8:	and	x0, x0, #0xffff
  4065dc:	ldr	x1, [sp]
  4065e0:	add	x0, x1, x0
  4065e4:	mov	w1, #0x2d                  	// #45
  4065e8:	strb	w1, [x0]
  4065ec:	ldr	w0, [sp, #12]
  4065f0:	and	w0, w0, #0x100
  4065f4:	cmp	w0, #0x0
  4065f8:	b.eq	406604 <ferror@plt+0x4894>  // b.none
  4065fc:	mov	w0, #0x72                  	// #114
  406600:	b	406608 <ferror@plt+0x4898>
  406604:	mov	w0, #0x2d                  	// #45
  406608:	ldrh	w1, [sp, #30]
  40660c:	add	w2, w1, #0x1
  406610:	strh	w2, [sp, #30]
  406614:	and	x1, x1, #0xffff
  406618:	ldr	x2, [sp]
  40661c:	add	x1, x2, x1
  406620:	strb	w0, [x1]
  406624:	ldr	w0, [sp, #12]
  406628:	and	w0, w0, #0x80
  40662c:	cmp	w0, #0x0
  406630:	b.eq	40663c <ferror@plt+0x48cc>  // b.none
  406634:	mov	w0, #0x77                  	// #119
  406638:	b	406640 <ferror@plt+0x48d0>
  40663c:	mov	w0, #0x2d                  	// #45
  406640:	ldrh	w1, [sp, #30]
  406644:	add	w2, w1, #0x1
  406648:	strh	w2, [sp, #30]
  40664c:	and	x1, x1, #0xffff
  406650:	ldr	x2, [sp]
  406654:	add	x1, x2, x1
  406658:	strb	w0, [x1]
  40665c:	ldr	w0, [sp, #12]
  406660:	and	w0, w0, #0x800
  406664:	cmp	w0, #0x0
  406668:	b.eq	40668c <ferror@plt+0x491c>  // b.none
  40666c:	ldr	w0, [sp, #12]
  406670:	and	w0, w0, #0x40
  406674:	cmp	w0, #0x0
  406678:	b.eq	406684 <ferror@plt+0x4914>  // b.none
  40667c:	mov	w0, #0x73                  	// #115
  406680:	b	4066a8 <ferror@plt+0x4938>
  406684:	mov	w0, #0x53                  	// #83
  406688:	b	4066a8 <ferror@plt+0x4938>
  40668c:	ldr	w0, [sp, #12]
  406690:	and	w0, w0, #0x40
  406694:	cmp	w0, #0x0
  406698:	b.eq	4066a4 <ferror@plt+0x4934>  // b.none
  40669c:	mov	w0, #0x78                  	// #120
  4066a0:	b	4066a8 <ferror@plt+0x4938>
  4066a4:	mov	w0, #0x2d                  	// #45
  4066a8:	ldrh	w1, [sp, #30]
  4066ac:	add	w2, w1, #0x1
  4066b0:	strh	w2, [sp, #30]
  4066b4:	and	x1, x1, #0xffff
  4066b8:	ldr	x2, [sp]
  4066bc:	add	x1, x2, x1
  4066c0:	strb	w0, [x1]
  4066c4:	ldr	w0, [sp, #12]
  4066c8:	and	w0, w0, #0x20
  4066cc:	cmp	w0, #0x0
  4066d0:	b.eq	4066dc <ferror@plt+0x496c>  // b.none
  4066d4:	mov	w0, #0x72                  	// #114
  4066d8:	b	4066e0 <ferror@plt+0x4970>
  4066dc:	mov	w0, #0x2d                  	// #45
  4066e0:	ldrh	w1, [sp, #30]
  4066e4:	add	w2, w1, #0x1
  4066e8:	strh	w2, [sp, #30]
  4066ec:	and	x1, x1, #0xffff
  4066f0:	ldr	x2, [sp]
  4066f4:	add	x1, x2, x1
  4066f8:	strb	w0, [x1]
  4066fc:	ldr	w0, [sp, #12]
  406700:	and	w0, w0, #0x10
  406704:	cmp	w0, #0x0
  406708:	b.eq	406714 <ferror@plt+0x49a4>  // b.none
  40670c:	mov	w0, #0x77                  	// #119
  406710:	b	406718 <ferror@plt+0x49a8>
  406714:	mov	w0, #0x2d                  	// #45
  406718:	ldrh	w1, [sp, #30]
  40671c:	add	w2, w1, #0x1
  406720:	strh	w2, [sp, #30]
  406724:	and	x1, x1, #0xffff
  406728:	ldr	x2, [sp]
  40672c:	add	x1, x2, x1
  406730:	strb	w0, [x1]
  406734:	ldr	w0, [sp, #12]
  406738:	and	w0, w0, #0x400
  40673c:	cmp	w0, #0x0
  406740:	b.eq	406764 <ferror@plt+0x49f4>  // b.none
  406744:	ldr	w0, [sp, #12]
  406748:	and	w0, w0, #0x8
  40674c:	cmp	w0, #0x0
  406750:	b.eq	40675c <ferror@plt+0x49ec>  // b.none
  406754:	mov	w0, #0x73                  	// #115
  406758:	b	406780 <ferror@plt+0x4a10>
  40675c:	mov	w0, #0x53                  	// #83
  406760:	b	406780 <ferror@plt+0x4a10>
  406764:	ldr	w0, [sp, #12]
  406768:	and	w0, w0, #0x8
  40676c:	cmp	w0, #0x0
  406770:	b.eq	40677c <ferror@plt+0x4a0c>  // b.none
  406774:	mov	w0, #0x78                  	// #120
  406778:	b	406780 <ferror@plt+0x4a10>
  40677c:	mov	w0, #0x2d                  	// #45
  406780:	ldrh	w1, [sp, #30]
  406784:	add	w2, w1, #0x1
  406788:	strh	w2, [sp, #30]
  40678c:	and	x1, x1, #0xffff
  406790:	ldr	x2, [sp]
  406794:	add	x1, x2, x1
  406798:	strb	w0, [x1]
  40679c:	ldr	w0, [sp, #12]
  4067a0:	and	w0, w0, #0x4
  4067a4:	cmp	w0, #0x0
  4067a8:	b.eq	4067b4 <ferror@plt+0x4a44>  // b.none
  4067ac:	mov	w0, #0x72                  	// #114
  4067b0:	b	4067b8 <ferror@plt+0x4a48>
  4067b4:	mov	w0, #0x2d                  	// #45
  4067b8:	ldrh	w1, [sp, #30]
  4067bc:	add	w2, w1, #0x1
  4067c0:	strh	w2, [sp, #30]
  4067c4:	and	x1, x1, #0xffff
  4067c8:	ldr	x2, [sp]
  4067cc:	add	x1, x2, x1
  4067d0:	strb	w0, [x1]
  4067d4:	ldr	w0, [sp, #12]
  4067d8:	and	w0, w0, #0x2
  4067dc:	cmp	w0, #0x0
  4067e0:	b.eq	4067ec <ferror@plt+0x4a7c>  // b.none
  4067e4:	mov	w0, #0x77                  	// #119
  4067e8:	b	4067f0 <ferror@plt+0x4a80>
  4067ec:	mov	w0, #0x2d                  	// #45
  4067f0:	ldrh	w1, [sp, #30]
  4067f4:	add	w2, w1, #0x1
  4067f8:	strh	w2, [sp, #30]
  4067fc:	and	x1, x1, #0xffff
  406800:	ldr	x2, [sp]
  406804:	add	x1, x2, x1
  406808:	strb	w0, [x1]
  40680c:	ldr	w0, [sp, #12]
  406810:	and	w0, w0, #0x200
  406814:	cmp	w0, #0x0
  406818:	b.eq	40683c <ferror@plt+0x4acc>  // b.none
  40681c:	ldr	w0, [sp, #12]
  406820:	and	w0, w0, #0x1
  406824:	cmp	w0, #0x0
  406828:	b.eq	406834 <ferror@plt+0x4ac4>  // b.none
  40682c:	mov	w0, #0x74                  	// #116
  406830:	b	406858 <ferror@plt+0x4ae8>
  406834:	mov	w0, #0x54                  	// #84
  406838:	b	406858 <ferror@plt+0x4ae8>
  40683c:	ldr	w0, [sp, #12]
  406840:	and	w0, w0, #0x1
  406844:	cmp	w0, #0x0
  406848:	b.eq	406854 <ferror@plt+0x4ae4>  // b.none
  40684c:	mov	w0, #0x78                  	// #120
  406850:	b	406858 <ferror@plt+0x4ae8>
  406854:	mov	w0, #0x2d                  	// #45
  406858:	ldrh	w1, [sp, #30]
  40685c:	add	w2, w1, #0x1
  406860:	strh	w2, [sp, #30]
  406864:	and	x1, x1, #0xffff
  406868:	ldr	x2, [sp]
  40686c:	add	x1, x2, x1
  406870:	strb	w0, [x1]
  406874:	ldrh	w0, [sp, #30]
  406878:	ldr	x1, [sp]
  40687c:	add	x0, x1, x0
  406880:	strb	wzr, [x0]
  406884:	ldr	x0, [sp]
  406888:	add	sp, sp, #0x20
  40688c:	ret
  406890:	sub	sp, sp, #0x20
  406894:	str	x0, [sp, #8]
  406898:	mov	w0, #0xa                   	// #10
  40689c:	str	w0, [sp, #28]
  4068a0:	b	4068c8 <ferror@plt+0x4b58>
  4068a4:	ldr	w0, [sp, #28]
  4068a8:	mov	x1, #0x1                   	// #1
  4068ac:	lsl	x0, x1, x0
  4068b0:	ldr	x1, [sp, #8]
  4068b4:	cmp	x1, x0
  4068b8:	b.cc	4068d8 <ferror@plt+0x4b68>  // b.lo, b.ul, b.last
  4068bc:	ldr	w0, [sp, #28]
  4068c0:	add	w0, w0, #0xa
  4068c4:	str	w0, [sp, #28]
  4068c8:	ldr	w0, [sp, #28]
  4068cc:	cmp	w0, #0x3c
  4068d0:	b.le	4068a4 <ferror@plt+0x4b34>
  4068d4:	b	4068dc <ferror@plt+0x4b6c>
  4068d8:	nop
  4068dc:	ldr	w0, [sp, #28]
  4068e0:	sub	w0, w0, #0xa
  4068e4:	add	sp, sp, #0x20
  4068e8:	ret
  4068ec:	stp	x29, x30, [sp, #-128]!
  4068f0:	mov	x29, sp
  4068f4:	str	w0, [sp, #28]
  4068f8:	str	x1, [sp, #16]
  4068fc:	adrp	x0, 408000 <ferror@plt+0x6290>
  406900:	add	x0, x0, #0x8b0
  406904:	str	x0, [sp, #88]
  406908:	add	x0, sp, #0x20
  40690c:	str	x0, [sp, #104]
  406910:	ldr	w0, [sp, #28]
  406914:	and	w0, w0, #0x2
  406918:	cmp	w0, #0x0
  40691c:	b.eq	406934 <ferror@plt+0x4bc4>  // b.none
  406920:	ldr	x0, [sp, #104]
  406924:	add	x1, x0, #0x1
  406928:	str	x1, [sp, #104]
  40692c:	mov	w1, #0x20                  	// #32
  406930:	strb	w1, [x0]
  406934:	ldr	x0, [sp, #16]
  406938:	bl	406890 <ferror@plt+0x4b20>
  40693c:	str	w0, [sp, #84]
  406940:	ldr	w0, [sp, #84]
  406944:	cmp	w0, #0x0
  406948:	b.eq	406974 <ferror@plt+0x4c04>  // b.none
  40694c:	ldr	w0, [sp, #84]
  406950:	mov	w1, #0x6667                	// #26215
  406954:	movk	w1, #0x6666, lsl #16
  406958:	smull	x1, w0, w1
  40695c:	lsr	x1, x1, #32
  406960:	asr	w1, w1, #2
  406964:	asr	w0, w0, #31
  406968:	sub	w0, w1, w0
  40696c:	sxtw	x0, w0
  406970:	b	406978 <ferror@plt+0x4c08>
  406974:	mov	x0, #0x0                   	// #0
  406978:	ldr	x1, [sp, #88]
  40697c:	add	x0, x1, x0
  406980:	ldrb	w0, [x0]
  406984:	strb	w0, [sp, #83]
  406988:	ldr	w0, [sp, #84]
  40698c:	cmp	w0, #0x0
  406990:	b.eq	4069a4 <ferror@plt+0x4c34>  // b.none
  406994:	ldr	w0, [sp, #84]
  406998:	ldr	x1, [sp, #16]
  40699c:	lsr	x0, x1, x0
  4069a0:	b	4069a8 <ferror@plt+0x4c38>
  4069a4:	ldr	x0, [sp, #16]
  4069a8:	str	w0, [sp, #124]
  4069ac:	ldr	w0, [sp, #84]
  4069b0:	cmp	w0, #0x0
  4069b4:	b.eq	4069d4 <ferror@plt+0x4c64>  // b.none
  4069b8:	ldr	w0, [sp, #84]
  4069bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4069c0:	lsl	x0, x1, x0
  4069c4:	mvn	x1, x0
  4069c8:	ldr	x0, [sp, #16]
  4069cc:	and	x0, x1, x0
  4069d0:	b	4069d8 <ferror@plt+0x4c68>
  4069d4:	mov	x0, #0x0                   	// #0
  4069d8:	str	x0, [sp, #112]
  4069dc:	ldr	x0, [sp, #104]
  4069e0:	add	x1, x0, #0x1
  4069e4:	str	x1, [sp, #104]
  4069e8:	ldrb	w1, [sp, #83]
  4069ec:	strb	w1, [x0]
  4069f0:	ldr	w0, [sp, #28]
  4069f4:	and	w0, w0, #0x1
  4069f8:	cmp	w0, #0x0
  4069fc:	b.eq	406a34 <ferror@plt+0x4cc4>  // b.none
  406a00:	ldrsb	w0, [sp, #83]
  406a04:	cmp	w0, #0x42
  406a08:	b.eq	406a34 <ferror@plt+0x4cc4>  // b.none
  406a0c:	ldr	x0, [sp, #104]
  406a10:	add	x1, x0, #0x1
  406a14:	str	x1, [sp, #104]
  406a18:	mov	w1, #0x69                  	// #105
  406a1c:	strb	w1, [x0]
  406a20:	ldr	x0, [sp, #104]
  406a24:	add	x1, x0, #0x1
  406a28:	str	x1, [sp, #104]
  406a2c:	mov	w1, #0x42                  	// #66
  406a30:	strb	w1, [x0]
  406a34:	ldr	x0, [sp, #104]
  406a38:	strb	wzr, [x0]
  406a3c:	ldr	x0, [sp, #112]
  406a40:	cmp	x0, #0x0
  406a44:	b.eq	406b1c <ferror@plt+0x4dac>  // b.none
  406a48:	ldr	w0, [sp, #28]
  406a4c:	and	w0, w0, #0x4
  406a50:	cmp	w0, #0x0
  406a54:	b.eq	406acc <ferror@plt+0x4d5c>  // b.none
  406a58:	ldr	w0, [sp, #84]
  406a5c:	sub	w0, w0, #0xa
  406a60:	ldr	x1, [sp, #112]
  406a64:	lsr	x0, x1, x0
  406a68:	add	x1, x0, #0x5
  406a6c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406a70:	movk	x0, #0xcccd
  406a74:	umulh	x0, x1, x0
  406a78:	lsr	x0, x0, #3
  406a7c:	str	x0, [sp, #112]
  406a80:	ldr	x2, [sp, #112]
  406a84:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406a88:	movk	x0, #0xcccd
  406a8c:	umulh	x0, x2, x0
  406a90:	lsr	x1, x0, #3
  406a94:	mov	x0, x1
  406a98:	lsl	x0, x0, #2
  406a9c:	add	x0, x0, x1
  406aa0:	lsl	x0, x0, #1
  406aa4:	sub	x1, x2, x0
  406aa8:	cmp	x1, #0x0
  406aac:	b.ne	406b1c <ferror@plt+0x4dac>  // b.any
  406ab0:	ldr	x1, [sp, #112]
  406ab4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406ab8:	movk	x0, #0xcccd
  406abc:	umulh	x0, x1, x0
  406ac0:	lsr	x0, x0, #3
  406ac4:	str	x0, [sp, #112]
  406ac8:	b	406b1c <ferror@plt+0x4dac>
  406acc:	ldr	w0, [sp, #84]
  406ad0:	sub	w0, w0, #0xa
  406ad4:	ldr	x1, [sp, #112]
  406ad8:	lsr	x0, x1, x0
  406adc:	add	x0, x0, #0x32
  406ae0:	lsr	x1, x0, #2
  406ae4:	mov	x0, #0xf5c3                	// #62915
  406ae8:	movk	x0, #0x5c28, lsl #16
  406aec:	movk	x0, #0xc28f, lsl #32
  406af0:	movk	x0, #0x28f5, lsl #48
  406af4:	umulh	x0, x1, x0
  406af8:	lsr	x0, x0, #2
  406afc:	str	x0, [sp, #112]
  406b00:	ldr	x0, [sp, #112]
  406b04:	cmp	x0, #0xa
  406b08:	b.ne	406b1c <ferror@plt+0x4dac>  // b.any
  406b0c:	ldr	w0, [sp, #124]
  406b10:	add	w0, w0, #0x1
  406b14:	str	w0, [sp, #124]
  406b18:	str	xzr, [sp, #112]
  406b1c:	ldr	x0, [sp, #112]
  406b20:	cmp	x0, #0x0
  406b24:	b.eq	406ba8 <ferror@plt+0x4e38>  // b.none
  406b28:	bl	4019e0 <localeconv@plt>
  406b2c:	str	x0, [sp, #72]
  406b30:	ldr	x0, [sp, #72]
  406b34:	cmp	x0, #0x0
  406b38:	b.eq	406b48 <ferror@plt+0x4dd8>  // b.none
  406b3c:	ldr	x0, [sp, #72]
  406b40:	ldr	x0, [x0]
  406b44:	b	406b4c <ferror@plt+0x4ddc>
  406b48:	mov	x0, #0x0                   	// #0
  406b4c:	str	x0, [sp, #96]
  406b50:	ldr	x0, [sp, #96]
  406b54:	cmp	x0, #0x0
  406b58:	b.eq	406b6c <ferror@plt+0x4dfc>  // b.none
  406b5c:	ldr	x0, [sp, #96]
  406b60:	ldrsb	w0, [x0]
  406b64:	cmp	w0, #0x0
  406b68:	b.ne	406b78 <ferror@plt+0x4e08>  // b.any
  406b6c:	adrp	x0, 408000 <ferror@plt+0x6290>
  406b70:	add	x0, x0, #0x8b8
  406b74:	str	x0, [sp, #96]
  406b78:	add	x0, sp, #0x20
  406b7c:	add	x7, sp, #0x28
  406b80:	mov	x6, x0
  406b84:	ldr	x5, [sp, #112]
  406b88:	ldr	x4, [sp, #96]
  406b8c:	ldr	w3, [sp, #124]
  406b90:	adrp	x0, 408000 <ferror@plt+0x6290>
  406b94:	add	x2, x0, #0x8c0
  406b98:	mov	x1, #0x20                  	// #32
  406b9c:	mov	x0, x7
  406ba0:	bl	4019d0 <snprintf@plt>
  406ba4:	b	406bcc <ferror@plt+0x4e5c>
  406ba8:	add	x0, sp, #0x20
  406bac:	add	x5, sp, #0x28
  406bb0:	mov	x4, x0
  406bb4:	ldr	w3, [sp, #124]
  406bb8:	adrp	x0, 408000 <ferror@plt+0x6290>
  406bbc:	add	x2, x0, #0x8d0
  406bc0:	mov	x1, #0x20                  	// #32
  406bc4:	mov	x0, x5
  406bc8:	bl	4019d0 <snprintf@plt>
  406bcc:	add	x0, sp, #0x28
  406bd0:	bl	401ab0 <strdup@plt>
  406bd4:	ldp	x29, x30, [sp], #128
  406bd8:	ret
  406bdc:	stp	x29, x30, [sp, #-96]!
  406be0:	mov	x29, sp
  406be4:	str	x0, [sp, #40]
  406be8:	str	x1, [sp, #32]
  406bec:	str	x2, [sp, #24]
  406bf0:	str	x3, [sp, #16]
  406bf4:	str	xzr, [sp, #88]
  406bf8:	str	xzr, [sp, #72]
  406bfc:	ldr	x0, [sp, #40]
  406c00:	cmp	x0, #0x0
  406c04:	b.eq	406c3c <ferror@plt+0x4ecc>  // b.none
  406c08:	ldr	x0, [sp, #40]
  406c0c:	ldrsb	w0, [x0]
  406c10:	cmp	w0, #0x0
  406c14:	b.eq	406c3c <ferror@plt+0x4ecc>  // b.none
  406c18:	ldr	x0, [sp, #32]
  406c1c:	cmp	x0, #0x0
  406c20:	b.eq	406c3c <ferror@plt+0x4ecc>  // b.none
  406c24:	ldr	x0, [sp, #24]
  406c28:	cmp	x0, #0x0
  406c2c:	b.eq	406c3c <ferror@plt+0x4ecc>  // b.none
  406c30:	ldr	x0, [sp, #16]
  406c34:	cmp	x0, #0x0
  406c38:	b.ne	406c44 <ferror@plt+0x4ed4>  // b.any
  406c3c:	mov	w0, #0xffffffff            	// #-1
  406c40:	b	406d98 <ferror@plt+0x5028>
  406c44:	ldr	x0, [sp, #40]
  406c48:	str	x0, [sp, #80]
  406c4c:	b	406d70 <ferror@plt+0x5000>
  406c50:	str	xzr, [sp, #64]
  406c54:	ldr	x1, [sp, #72]
  406c58:	ldr	x0, [sp, #24]
  406c5c:	cmp	x1, x0
  406c60:	b.cc	406c6c <ferror@plt+0x4efc>  // b.lo, b.ul, b.last
  406c64:	mov	w0, #0xfffffffe            	// #-2
  406c68:	b	406d98 <ferror@plt+0x5028>
  406c6c:	ldr	x0, [sp, #88]
  406c70:	cmp	x0, #0x0
  406c74:	b.ne	406c80 <ferror@plt+0x4f10>  // b.any
  406c78:	ldr	x0, [sp, #80]
  406c7c:	str	x0, [sp, #88]
  406c80:	ldr	x0, [sp, #80]
  406c84:	ldrsb	w0, [x0]
  406c88:	cmp	w0, #0x2c
  406c8c:	b.ne	406c98 <ferror@plt+0x4f28>  // b.any
  406c90:	ldr	x0, [sp, #80]
  406c94:	str	x0, [sp, #64]
  406c98:	ldr	x0, [sp, #80]
  406c9c:	add	x0, x0, #0x1
  406ca0:	ldrsb	w0, [x0]
  406ca4:	cmp	w0, #0x0
  406ca8:	b.ne	406cb8 <ferror@plt+0x4f48>  // b.any
  406cac:	ldr	x0, [sp, #80]
  406cb0:	add	x0, x0, #0x1
  406cb4:	str	x0, [sp, #64]
  406cb8:	ldr	x0, [sp, #88]
  406cbc:	cmp	x0, #0x0
  406cc0:	b.eq	406d60 <ferror@plt+0x4ff0>  // b.none
  406cc4:	ldr	x0, [sp, #64]
  406cc8:	cmp	x0, #0x0
  406ccc:	b.eq	406d60 <ferror@plt+0x4ff0>  // b.none
  406cd0:	ldr	x1, [sp, #64]
  406cd4:	ldr	x0, [sp, #88]
  406cd8:	cmp	x1, x0
  406cdc:	b.hi	406ce8 <ferror@plt+0x4f78>  // b.pmore
  406ce0:	mov	w0, #0xffffffff            	// #-1
  406ce4:	b	406d98 <ferror@plt+0x5028>
  406ce8:	ldr	x1, [sp, #64]
  406cec:	ldr	x0, [sp, #88]
  406cf0:	sub	x0, x1, x0
  406cf4:	ldr	x2, [sp, #16]
  406cf8:	mov	x1, x0
  406cfc:	ldr	x0, [sp, #88]
  406d00:	blr	x2
  406d04:	str	w0, [sp, #60]
  406d08:	ldr	w0, [sp, #60]
  406d0c:	cmn	w0, #0x1
  406d10:	b.ne	406d1c <ferror@plt+0x4fac>  // b.any
  406d14:	mov	w0, #0xffffffff            	// #-1
  406d18:	b	406d98 <ferror@plt+0x5028>
  406d1c:	ldr	x0, [sp, #72]
  406d20:	add	x1, x0, #0x1
  406d24:	str	x1, [sp, #72]
  406d28:	lsl	x0, x0, #2
  406d2c:	ldr	x1, [sp, #32]
  406d30:	add	x0, x1, x0
  406d34:	ldr	w1, [sp, #60]
  406d38:	str	w1, [x0]
  406d3c:	str	xzr, [sp, #88]
  406d40:	ldr	x0, [sp, #64]
  406d44:	cmp	x0, #0x0
  406d48:	b.eq	406d64 <ferror@plt+0x4ff4>  // b.none
  406d4c:	ldr	x0, [sp, #64]
  406d50:	ldrsb	w0, [x0]
  406d54:	cmp	w0, #0x0
  406d58:	b.eq	406d90 <ferror@plt+0x5020>  // b.none
  406d5c:	b	406d64 <ferror@plt+0x4ff4>
  406d60:	nop
  406d64:	ldr	x0, [sp, #80]
  406d68:	add	x0, x0, #0x1
  406d6c:	str	x0, [sp, #80]
  406d70:	ldr	x0, [sp, #80]
  406d74:	cmp	x0, #0x0
  406d78:	b.eq	406d94 <ferror@plt+0x5024>  // b.none
  406d7c:	ldr	x0, [sp, #80]
  406d80:	ldrsb	w0, [x0]
  406d84:	cmp	w0, #0x0
  406d88:	b.ne	406c50 <ferror@plt+0x4ee0>  // b.any
  406d8c:	b	406d94 <ferror@plt+0x5024>
  406d90:	nop
  406d94:	ldr	x0, [sp, #72]
  406d98:	ldp	x29, x30, [sp], #96
  406d9c:	ret
  406da0:	stp	x29, x30, [sp, #-80]!
  406da4:	mov	x29, sp
  406da8:	str	x0, [sp, #56]
  406dac:	str	x1, [sp, #48]
  406db0:	str	x2, [sp, #40]
  406db4:	str	x3, [sp, #32]
  406db8:	str	x4, [sp, #24]
  406dbc:	ldr	x0, [sp, #56]
  406dc0:	cmp	x0, #0x0
  406dc4:	b.eq	406df8 <ferror@plt+0x5088>  // b.none
  406dc8:	ldr	x0, [sp, #56]
  406dcc:	ldrsb	w0, [x0]
  406dd0:	cmp	w0, #0x0
  406dd4:	b.eq	406df8 <ferror@plt+0x5088>  // b.none
  406dd8:	ldr	x0, [sp, #32]
  406ddc:	cmp	x0, #0x0
  406de0:	b.eq	406df8 <ferror@plt+0x5088>  // b.none
  406de4:	ldr	x0, [sp, #32]
  406de8:	ldr	x0, [x0]
  406dec:	ldr	x1, [sp, #40]
  406df0:	cmp	x1, x0
  406df4:	b.cs	406e00 <ferror@plt+0x5090>  // b.hs, b.nlast
  406df8:	mov	w0, #0xffffffff            	// #-1
  406dfc:	b	406e94 <ferror@plt+0x5124>
  406e00:	ldr	x0, [sp, #56]
  406e04:	ldrsb	w0, [x0]
  406e08:	cmp	w0, #0x2b
  406e0c:	b.ne	406e20 <ferror@plt+0x50b0>  // b.any
  406e10:	ldr	x0, [sp, #56]
  406e14:	add	x0, x0, #0x1
  406e18:	str	x0, [sp, #72]
  406e1c:	b	406e30 <ferror@plt+0x50c0>
  406e20:	ldr	x0, [sp, #56]
  406e24:	str	x0, [sp, #72]
  406e28:	ldr	x0, [sp, #32]
  406e2c:	str	xzr, [x0]
  406e30:	ldr	x0, [sp, #32]
  406e34:	ldr	x0, [x0]
  406e38:	lsl	x0, x0, #2
  406e3c:	ldr	x1, [sp, #48]
  406e40:	add	x4, x1, x0
  406e44:	ldr	x0, [sp, #32]
  406e48:	ldr	x0, [x0]
  406e4c:	ldr	x1, [sp, #40]
  406e50:	sub	x0, x1, x0
  406e54:	ldr	x3, [sp, #24]
  406e58:	mov	x2, x0
  406e5c:	mov	x1, x4
  406e60:	ldr	x0, [sp, #72]
  406e64:	bl	406bdc <ferror@plt+0x4e6c>
  406e68:	str	w0, [sp, #68]
  406e6c:	ldr	w0, [sp, #68]
  406e70:	cmp	w0, #0x0
  406e74:	b.le	406e90 <ferror@plt+0x5120>
  406e78:	ldr	x0, [sp, #32]
  406e7c:	ldr	x1, [x0]
  406e80:	ldrsw	x0, [sp, #68]
  406e84:	add	x1, x1, x0
  406e88:	ldr	x0, [sp, #32]
  406e8c:	str	x1, [x0]
  406e90:	ldr	w0, [sp, #68]
  406e94:	ldp	x29, x30, [sp], #80
  406e98:	ret
  406e9c:	stp	x29, x30, [sp, #-80]!
  406ea0:	mov	x29, sp
  406ea4:	str	x0, [sp, #40]
  406ea8:	str	x1, [sp, #32]
  406eac:	str	x2, [sp, #24]
  406eb0:	str	xzr, [sp, #72]
  406eb4:	ldr	x0, [sp, #40]
  406eb8:	cmp	x0, #0x0
  406ebc:	b.eq	406ed8 <ferror@plt+0x5168>  // b.none
  406ec0:	ldr	x0, [sp, #24]
  406ec4:	cmp	x0, #0x0
  406ec8:	b.eq	406ed8 <ferror@plt+0x5168>  // b.none
  406ecc:	ldr	x0, [sp, #32]
  406ed0:	cmp	x0, #0x0
  406ed4:	b.ne	406ee0 <ferror@plt+0x5170>  // b.any
  406ed8:	mov	w0, #0xffffffea            	// #-22
  406edc:	b	40705c <ferror@plt+0x52ec>
  406ee0:	ldr	x0, [sp, #40]
  406ee4:	str	x0, [sp, #64]
  406ee8:	b	407034 <ferror@plt+0x52c4>
  406eec:	str	xzr, [sp, #56]
  406ef0:	ldr	x0, [sp, #72]
  406ef4:	cmp	x0, #0x0
  406ef8:	b.ne	406f04 <ferror@plt+0x5194>  // b.any
  406efc:	ldr	x0, [sp, #64]
  406f00:	str	x0, [sp, #72]
  406f04:	ldr	x0, [sp, #64]
  406f08:	ldrsb	w0, [x0]
  406f0c:	cmp	w0, #0x2c
  406f10:	b.ne	406f1c <ferror@plt+0x51ac>  // b.any
  406f14:	ldr	x0, [sp, #64]
  406f18:	str	x0, [sp, #56]
  406f1c:	ldr	x0, [sp, #64]
  406f20:	add	x0, x0, #0x1
  406f24:	ldrsb	w0, [x0]
  406f28:	cmp	w0, #0x0
  406f2c:	b.ne	406f3c <ferror@plt+0x51cc>  // b.any
  406f30:	ldr	x0, [sp, #64]
  406f34:	add	x0, x0, #0x1
  406f38:	str	x0, [sp, #56]
  406f3c:	ldr	x0, [sp, #72]
  406f40:	cmp	x0, #0x0
  406f44:	b.eq	407024 <ferror@plt+0x52b4>  // b.none
  406f48:	ldr	x0, [sp, #56]
  406f4c:	cmp	x0, #0x0
  406f50:	b.eq	407024 <ferror@plt+0x52b4>  // b.none
  406f54:	ldr	x1, [sp, #56]
  406f58:	ldr	x0, [sp, #72]
  406f5c:	cmp	x1, x0
  406f60:	b.hi	406f6c <ferror@plt+0x51fc>  // b.pmore
  406f64:	mov	w0, #0xffffffff            	// #-1
  406f68:	b	40705c <ferror@plt+0x52ec>
  406f6c:	ldr	x1, [sp, #56]
  406f70:	ldr	x0, [sp, #72]
  406f74:	sub	x0, x1, x0
  406f78:	ldr	x2, [sp, #24]
  406f7c:	mov	x1, x0
  406f80:	ldr	x0, [sp, #72]
  406f84:	blr	x2
  406f88:	str	w0, [sp, #52]
  406f8c:	ldr	w0, [sp, #52]
  406f90:	cmp	w0, #0x0
  406f94:	b.ge	406fa0 <ferror@plt+0x5230>  // b.tcont
  406f98:	ldr	w0, [sp, #52]
  406f9c:	b	40705c <ferror@plt+0x52ec>
  406fa0:	ldr	w0, [sp, #52]
  406fa4:	add	w1, w0, #0x7
  406fa8:	cmp	w0, #0x0
  406fac:	csel	w0, w1, w0, lt  // lt = tstop
  406fb0:	asr	w0, w0, #3
  406fb4:	mov	w3, w0
  406fb8:	sxtw	x0, w3
  406fbc:	ldr	x1, [sp, #32]
  406fc0:	add	x0, x1, x0
  406fc4:	ldrsb	w2, [x0]
  406fc8:	ldr	w0, [sp, #52]
  406fcc:	negs	w1, w0
  406fd0:	and	w0, w0, #0x7
  406fd4:	and	w1, w1, #0x7
  406fd8:	csneg	w0, w0, w1, mi  // mi = first
  406fdc:	mov	w1, #0x1                   	// #1
  406fe0:	lsl	w0, w1, w0
  406fe4:	sxtb	w1, w0
  406fe8:	sxtw	x0, w3
  406fec:	ldr	x3, [sp, #32]
  406ff0:	add	x0, x3, x0
  406ff4:	orr	w1, w2, w1
  406ff8:	sxtb	w1, w1
  406ffc:	strb	w1, [x0]
  407000:	str	xzr, [sp, #72]
  407004:	ldr	x0, [sp, #56]
  407008:	cmp	x0, #0x0
  40700c:	b.eq	407028 <ferror@plt+0x52b8>  // b.none
  407010:	ldr	x0, [sp, #56]
  407014:	ldrsb	w0, [x0]
  407018:	cmp	w0, #0x0
  40701c:	b.eq	407054 <ferror@plt+0x52e4>  // b.none
  407020:	b	407028 <ferror@plt+0x52b8>
  407024:	nop
  407028:	ldr	x0, [sp, #64]
  40702c:	add	x0, x0, #0x1
  407030:	str	x0, [sp, #64]
  407034:	ldr	x0, [sp, #64]
  407038:	cmp	x0, #0x0
  40703c:	b.eq	407058 <ferror@plt+0x52e8>  // b.none
  407040:	ldr	x0, [sp, #64]
  407044:	ldrsb	w0, [x0]
  407048:	cmp	w0, #0x0
  40704c:	b.ne	406eec <ferror@plt+0x517c>  // b.any
  407050:	b	407058 <ferror@plt+0x52e8>
  407054:	nop
  407058:	mov	w0, #0x0                   	// #0
  40705c:	ldp	x29, x30, [sp], #80
  407060:	ret
  407064:	stp	x29, x30, [sp, #-80]!
  407068:	mov	x29, sp
  40706c:	str	x0, [sp, #40]
  407070:	str	x1, [sp, #32]
  407074:	str	x2, [sp, #24]
  407078:	str	xzr, [sp, #72]
  40707c:	ldr	x0, [sp, #40]
  407080:	cmp	x0, #0x0
  407084:	b.eq	4070a0 <ferror@plt+0x5330>  // b.none
  407088:	ldr	x0, [sp, #24]
  40708c:	cmp	x0, #0x0
  407090:	b.eq	4070a0 <ferror@plt+0x5330>  // b.none
  407094:	ldr	x0, [sp, #32]
  407098:	cmp	x0, #0x0
  40709c:	b.ne	4070a8 <ferror@plt+0x5338>  // b.any
  4070a0:	mov	w0, #0xffffffea            	// #-22
  4070a4:	b	4071dc <ferror@plt+0x546c>
  4070a8:	ldr	x0, [sp, #40]
  4070ac:	str	x0, [sp, #64]
  4070b0:	b	4071b4 <ferror@plt+0x5444>
  4070b4:	str	xzr, [sp, #56]
  4070b8:	ldr	x0, [sp, #72]
  4070bc:	cmp	x0, #0x0
  4070c0:	b.ne	4070cc <ferror@plt+0x535c>  // b.any
  4070c4:	ldr	x0, [sp, #64]
  4070c8:	str	x0, [sp, #72]
  4070cc:	ldr	x0, [sp, #64]
  4070d0:	ldrsb	w0, [x0]
  4070d4:	cmp	w0, #0x2c
  4070d8:	b.ne	4070e4 <ferror@plt+0x5374>  // b.any
  4070dc:	ldr	x0, [sp, #64]
  4070e0:	str	x0, [sp, #56]
  4070e4:	ldr	x0, [sp, #64]
  4070e8:	add	x0, x0, #0x1
  4070ec:	ldrsb	w0, [x0]
  4070f0:	cmp	w0, #0x0
  4070f4:	b.ne	407104 <ferror@plt+0x5394>  // b.any
  4070f8:	ldr	x0, [sp, #64]
  4070fc:	add	x0, x0, #0x1
  407100:	str	x0, [sp, #56]
  407104:	ldr	x0, [sp, #72]
  407108:	cmp	x0, #0x0
  40710c:	b.eq	4071a4 <ferror@plt+0x5434>  // b.none
  407110:	ldr	x0, [sp, #56]
  407114:	cmp	x0, #0x0
  407118:	b.eq	4071a4 <ferror@plt+0x5434>  // b.none
  40711c:	ldr	x1, [sp, #56]
  407120:	ldr	x0, [sp, #72]
  407124:	cmp	x1, x0
  407128:	b.hi	407134 <ferror@plt+0x53c4>  // b.pmore
  40712c:	mov	w0, #0xffffffff            	// #-1
  407130:	b	4071dc <ferror@plt+0x546c>
  407134:	ldr	x1, [sp, #56]
  407138:	ldr	x0, [sp, #72]
  40713c:	sub	x0, x1, x0
  407140:	ldr	x2, [sp, #24]
  407144:	mov	x1, x0
  407148:	ldr	x0, [sp, #72]
  40714c:	blr	x2
  407150:	str	x0, [sp, #48]
  407154:	ldr	x0, [sp, #48]
  407158:	cmp	x0, #0x0
  40715c:	b.ge	407168 <ferror@plt+0x53f8>  // b.tcont
  407160:	ldr	x0, [sp, #48]
  407164:	b	4071dc <ferror@plt+0x546c>
  407168:	ldr	x0, [sp, #32]
  40716c:	ldr	x1, [x0]
  407170:	ldr	x0, [sp, #48]
  407174:	orr	x1, x1, x0
  407178:	ldr	x0, [sp, #32]
  40717c:	str	x1, [x0]
  407180:	str	xzr, [sp, #72]
  407184:	ldr	x0, [sp, #56]
  407188:	cmp	x0, #0x0
  40718c:	b.eq	4071a8 <ferror@plt+0x5438>  // b.none
  407190:	ldr	x0, [sp, #56]
  407194:	ldrsb	w0, [x0]
  407198:	cmp	w0, #0x0
  40719c:	b.eq	4071d4 <ferror@plt+0x5464>  // b.none
  4071a0:	b	4071a8 <ferror@plt+0x5438>
  4071a4:	nop
  4071a8:	ldr	x0, [sp, #64]
  4071ac:	add	x0, x0, #0x1
  4071b0:	str	x0, [sp, #64]
  4071b4:	ldr	x0, [sp, #64]
  4071b8:	cmp	x0, #0x0
  4071bc:	b.eq	4071d8 <ferror@plt+0x5468>  // b.none
  4071c0:	ldr	x0, [sp, #64]
  4071c4:	ldrsb	w0, [x0]
  4071c8:	cmp	w0, #0x0
  4071cc:	b.ne	4070b4 <ferror@plt+0x5344>  // b.any
  4071d0:	b	4071d8 <ferror@plt+0x5468>
  4071d4:	nop
  4071d8:	mov	w0, #0x0                   	// #0
  4071dc:	ldp	x29, x30, [sp], #80
  4071e0:	ret
  4071e4:	stp	x29, x30, [sp, #-64]!
  4071e8:	mov	x29, sp
  4071ec:	str	x0, [sp, #40]
  4071f0:	str	x1, [sp, #32]
  4071f4:	str	x2, [sp, #24]
  4071f8:	str	w3, [sp, #20]
  4071fc:	str	xzr, [sp, #56]
  407200:	ldr	x0, [sp, #40]
  407204:	cmp	x0, #0x0
  407208:	b.ne	407214 <ferror@plt+0x54a4>  // b.any
  40720c:	mov	w0, #0x0                   	// #0
  407210:	b	4073f0 <ferror@plt+0x5680>
  407214:	ldr	x0, [sp, #32]
  407218:	ldr	w1, [sp, #20]
  40721c:	str	w1, [x0]
  407220:	ldr	x0, [sp, #32]
  407224:	ldr	w1, [x0]
  407228:	ldr	x0, [sp, #24]
  40722c:	str	w1, [x0]
  407230:	bl	401cf0 <__errno_location@plt>
  407234:	str	wzr, [x0]
  407238:	ldr	x0, [sp, #40]
  40723c:	ldrsb	w0, [x0]
  407240:	cmp	w0, #0x3a
  407244:	b.ne	4072b8 <ferror@plt+0x5548>  // b.any
  407248:	ldr	x0, [sp, #40]
  40724c:	add	x0, x0, #0x1
  407250:	str	x0, [sp, #40]
  407254:	add	x0, sp, #0x38
  407258:	mov	w2, #0xa                   	// #10
  40725c:	mov	x1, x0
  407260:	ldr	x0, [sp, #40]
  407264:	bl	401ba0 <strtol@plt>
  407268:	mov	w1, w0
  40726c:	ldr	x0, [sp, #24]
  407270:	str	w1, [x0]
  407274:	bl	401cf0 <__errno_location@plt>
  407278:	ldr	w0, [x0]
  40727c:	cmp	w0, #0x0
  407280:	b.ne	4072b0 <ferror@plt+0x5540>  // b.any
  407284:	ldr	x0, [sp, #56]
  407288:	cmp	x0, #0x0
  40728c:	b.eq	4072b0 <ferror@plt+0x5540>  // b.none
  407290:	ldr	x0, [sp, #56]
  407294:	ldrsb	w0, [x0]
  407298:	cmp	w0, #0x0
  40729c:	b.ne	4072b0 <ferror@plt+0x5540>  // b.any
  4072a0:	ldr	x0, [sp, #56]
  4072a4:	ldr	x1, [sp, #40]
  4072a8:	cmp	x1, x0
  4072ac:	b.ne	4073ec <ferror@plt+0x567c>  // b.any
  4072b0:	mov	w0, #0xffffffff            	// #-1
  4072b4:	b	4073f0 <ferror@plt+0x5680>
  4072b8:	add	x0, sp, #0x38
  4072bc:	mov	w2, #0xa                   	// #10
  4072c0:	mov	x1, x0
  4072c4:	ldr	x0, [sp, #40]
  4072c8:	bl	401ba0 <strtol@plt>
  4072cc:	mov	w1, w0
  4072d0:	ldr	x0, [sp, #32]
  4072d4:	str	w1, [x0]
  4072d8:	ldr	x0, [sp, #32]
  4072dc:	ldr	w1, [x0]
  4072e0:	ldr	x0, [sp, #24]
  4072e4:	str	w1, [x0]
  4072e8:	bl	401cf0 <__errno_location@plt>
  4072ec:	ldr	w0, [x0]
  4072f0:	cmp	w0, #0x0
  4072f4:	b.ne	407314 <ferror@plt+0x55a4>  // b.any
  4072f8:	ldr	x0, [sp, #56]
  4072fc:	cmp	x0, #0x0
  407300:	b.eq	407314 <ferror@plt+0x55a4>  // b.none
  407304:	ldr	x0, [sp, #56]
  407308:	ldr	x1, [sp, #40]
  40730c:	cmp	x1, x0
  407310:	b.ne	40731c <ferror@plt+0x55ac>  // b.any
  407314:	mov	w0, #0xffffffff            	// #-1
  407318:	b	4073f0 <ferror@plt+0x5680>
  40731c:	ldr	x0, [sp, #56]
  407320:	ldrsb	w0, [x0]
  407324:	cmp	w0, #0x3a
  407328:	b.ne	407350 <ferror@plt+0x55e0>  // b.any
  40732c:	ldr	x0, [sp, #56]
  407330:	add	x0, x0, #0x1
  407334:	ldrsb	w0, [x0]
  407338:	cmp	w0, #0x0
  40733c:	b.ne	407350 <ferror@plt+0x55e0>  // b.any
  407340:	ldr	x0, [sp, #24]
  407344:	ldr	w1, [sp, #20]
  407348:	str	w1, [x0]
  40734c:	b	4073ec <ferror@plt+0x567c>
  407350:	ldr	x0, [sp, #56]
  407354:	ldrsb	w0, [x0]
  407358:	cmp	w0, #0x2d
  40735c:	b.eq	407370 <ferror@plt+0x5600>  // b.none
  407360:	ldr	x0, [sp, #56]
  407364:	ldrsb	w0, [x0]
  407368:	cmp	w0, #0x3a
  40736c:	b.ne	4073ec <ferror@plt+0x567c>  // b.any
  407370:	ldr	x0, [sp, #56]
  407374:	add	x0, x0, #0x1
  407378:	str	x0, [sp, #40]
  40737c:	str	xzr, [sp, #56]
  407380:	bl	401cf0 <__errno_location@plt>
  407384:	str	wzr, [x0]
  407388:	add	x0, sp, #0x38
  40738c:	mov	w2, #0xa                   	// #10
  407390:	mov	x1, x0
  407394:	ldr	x0, [sp, #40]
  407398:	bl	401ba0 <strtol@plt>
  40739c:	mov	w1, w0
  4073a0:	ldr	x0, [sp, #24]
  4073a4:	str	w1, [x0]
  4073a8:	bl	401cf0 <__errno_location@plt>
  4073ac:	ldr	w0, [x0]
  4073b0:	cmp	w0, #0x0
  4073b4:	b.ne	4073e4 <ferror@plt+0x5674>  // b.any
  4073b8:	ldr	x0, [sp, #56]
  4073bc:	cmp	x0, #0x0
  4073c0:	b.eq	4073e4 <ferror@plt+0x5674>  // b.none
  4073c4:	ldr	x0, [sp, #56]
  4073c8:	ldrsb	w0, [x0]
  4073cc:	cmp	w0, #0x0
  4073d0:	b.ne	4073e4 <ferror@plt+0x5674>  // b.any
  4073d4:	ldr	x0, [sp, #56]
  4073d8:	ldr	x1, [sp, #40]
  4073dc:	cmp	x1, x0
  4073e0:	b.ne	4073ec <ferror@plt+0x567c>  // b.any
  4073e4:	mov	w0, #0xffffffff            	// #-1
  4073e8:	b	4073f0 <ferror@plt+0x5680>
  4073ec:	mov	w0, #0x0                   	// #0
  4073f0:	ldp	x29, x30, [sp], #64
  4073f4:	ret
  4073f8:	sub	sp, sp, #0x20
  4073fc:	str	x0, [sp, #8]
  407400:	str	x1, [sp]
  407404:	ldr	x0, [sp, #8]
  407408:	str	x0, [sp, #24]
  40740c:	ldr	x0, [sp]
  407410:	str	xzr, [x0]
  407414:	b	407424 <ferror@plt+0x56b4>
  407418:	ldr	x0, [sp, #24]
  40741c:	add	x0, x0, #0x1
  407420:	str	x0, [sp, #24]
  407424:	ldr	x0, [sp, #24]
  407428:	cmp	x0, #0x0
  40742c:	b.eq	407454 <ferror@plt+0x56e4>  // b.none
  407430:	ldr	x0, [sp, #24]
  407434:	ldrsb	w0, [x0]
  407438:	cmp	w0, #0x2f
  40743c:	b.ne	407454 <ferror@plt+0x56e4>  // b.any
  407440:	ldr	x0, [sp, #24]
  407444:	add	x0, x0, #0x1
  407448:	ldrsb	w0, [x0]
  40744c:	cmp	w0, #0x2f
  407450:	b.eq	407418 <ferror@plt+0x56a8>  // b.none
  407454:	ldr	x0, [sp, #24]
  407458:	cmp	x0, #0x0
  40745c:	b.eq	407470 <ferror@plt+0x5700>  // b.none
  407460:	ldr	x0, [sp, #24]
  407464:	ldrsb	w0, [x0]
  407468:	cmp	w0, #0x0
  40746c:	b.ne	407478 <ferror@plt+0x5708>  // b.any
  407470:	mov	x0, #0x0                   	// #0
  407474:	b	4074d8 <ferror@plt+0x5768>
  407478:	ldr	x0, [sp]
  40747c:	mov	x1, #0x1                   	// #1
  407480:	str	x1, [x0]
  407484:	ldr	x0, [sp, #24]
  407488:	add	x0, x0, #0x1
  40748c:	str	x0, [sp, #16]
  407490:	b	4074b4 <ferror@plt+0x5744>
  407494:	ldr	x0, [sp]
  407498:	ldr	x0, [x0]
  40749c:	add	x1, x0, #0x1
  4074a0:	ldr	x0, [sp]
  4074a4:	str	x1, [x0]
  4074a8:	ldr	x0, [sp, #16]
  4074ac:	add	x0, x0, #0x1
  4074b0:	str	x0, [sp, #16]
  4074b4:	ldr	x0, [sp, #16]
  4074b8:	ldrsb	w0, [x0]
  4074bc:	cmp	w0, #0x0
  4074c0:	b.eq	4074d4 <ferror@plt+0x5764>  // b.none
  4074c4:	ldr	x0, [sp, #16]
  4074c8:	ldrsb	w0, [x0]
  4074cc:	cmp	w0, #0x2f
  4074d0:	b.ne	407494 <ferror@plt+0x5724>  // b.any
  4074d4:	ldr	x0, [sp, #24]
  4074d8:	add	sp, sp, #0x20
  4074dc:	ret
  4074e0:	stp	x29, x30, [sp, #-64]!
  4074e4:	mov	x29, sp
  4074e8:	str	x0, [sp, #24]
  4074ec:	str	x1, [sp, #16]
  4074f0:	b	4075f0 <ferror@plt+0x5880>
  4074f4:	add	x0, sp, #0x28
  4074f8:	mov	x1, x0
  4074fc:	ldr	x0, [sp, #24]
  407500:	bl	4073f8 <ferror@plt+0x5688>
  407504:	str	x0, [sp, #56]
  407508:	add	x0, sp, #0x20
  40750c:	mov	x1, x0
  407510:	ldr	x0, [sp, #16]
  407514:	bl	4073f8 <ferror@plt+0x5688>
  407518:	str	x0, [sp, #48]
  40751c:	ldr	x1, [sp, #40]
  407520:	ldr	x0, [sp, #32]
  407524:	add	x0, x1, x0
  407528:	cmp	x0, #0x0
  40752c:	b.ne	407538 <ferror@plt+0x57c8>  // b.any
  407530:	mov	w0, #0x1                   	// #1
  407534:	b	40760c <ferror@plt+0x589c>
  407538:	ldr	x1, [sp, #40]
  40753c:	ldr	x0, [sp, #32]
  407540:	add	x0, x1, x0
  407544:	cmp	x0, #0x1
  407548:	b.ne	40758c <ferror@plt+0x581c>  // b.any
  40754c:	ldr	x0, [sp, #56]
  407550:	cmp	x0, #0x0
  407554:	b.eq	407568 <ferror@plt+0x57f8>  // b.none
  407558:	ldr	x0, [sp, #56]
  40755c:	ldrsb	w0, [x0]
  407560:	cmp	w0, #0x2f
  407564:	b.eq	407584 <ferror@plt+0x5814>  // b.none
  407568:	ldr	x0, [sp, #48]
  40756c:	cmp	x0, #0x0
  407570:	b.eq	40758c <ferror@plt+0x581c>  // b.none
  407574:	ldr	x0, [sp, #48]
  407578:	ldrsb	w0, [x0]
  40757c:	cmp	w0, #0x2f
  407580:	b.ne	40758c <ferror@plt+0x581c>  // b.any
  407584:	mov	w0, #0x1                   	// #1
  407588:	b	40760c <ferror@plt+0x589c>
  40758c:	ldr	x0, [sp, #56]
  407590:	cmp	x0, #0x0
  407594:	b.eq	407608 <ferror@plt+0x5898>  // b.none
  407598:	ldr	x0, [sp, #48]
  40759c:	cmp	x0, #0x0
  4075a0:	b.eq	407608 <ferror@plt+0x5898>  // b.none
  4075a4:	ldr	x1, [sp, #40]
  4075a8:	ldr	x0, [sp, #32]
  4075ac:	cmp	x1, x0
  4075b0:	b.ne	407608 <ferror@plt+0x5898>  // b.any
  4075b4:	ldr	x0, [sp, #40]
  4075b8:	mov	x2, x0
  4075bc:	ldr	x1, [sp, #48]
  4075c0:	ldr	x0, [sp, #56]
  4075c4:	bl	401a50 <strncmp@plt>
  4075c8:	cmp	w0, #0x0
  4075cc:	b.ne	407608 <ferror@plt+0x5898>  // b.any
  4075d0:	ldr	x0, [sp, #40]
  4075d4:	ldr	x1, [sp, #56]
  4075d8:	add	x0, x1, x0
  4075dc:	str	x0, [sp, #24]
  4075e0:	ldr	x0, [sp, #32]
  4075e4:	ldr	x1, [sp, #48]
  4075e8:	add	x0, x1, x0
  4075ec:	str	x0, [sp, #16]
  4075f0:	ldr	x0, [sp, #24]
  4075f4:	cmp	x0, #0x0
  4075f8:	b.eq	407608 <ferror@plt+0x5898>  // b.none
  4075fc:	ldr	x0, [sp, #16]
  407600:	cmp	x0, #0x0
  407604:	b.ne	4074f4 <ferror@plt+0x5784>  // b.any
  407608:	mov	w0, #0x0                   	// #0
  40760c:	ldp	x29, x30, [sp], #64
  407610:	ret
  407614:	stp	x29, x30, [sp, #-64]!
  407618:	mov	x29, sp
  40761c:	str	x0, [sp, #40]
  407620:	str	x1, [sp, #32]
  407624:	str	x2, [sp, #24]
  407628:	ldr	x0, [sp, #40]
  40762c:	cmp	x0, #0x0
  407630:	b.ne	407650 <ferror@plt+0x58e0>  // b.any
  407634:	ldr	x0, [sp, #32]
  407638:	cmp	x0, #0x0
  40763c:	b.ne	407650 <ferror@plt+0x58e0>  // b.any
  407640:	adrp	x0, 408000 <ferror@plt+0x6290>
  407644:	add	x0, x0, #0x8d8
  407648:	bl	401ab0 <strdup@plt>
  40764c:	b	407774 <ferror@plt+0x5a04>
  407650:	ldr	x0, [sp, #40]
  407654:	cmp	x0, #0x0
  407658:	b.ne	40766c <ferror@plt+0x58fc>  // b.any
  40765c:	ldr	x1, [sp, #24]
  407660:	ldr	x0, [sp, #32]
  407664:	bl	401be0 <strndup@plt>
  407668:	b	407774 <ferror@plt+0x5a04>
  40766c:	ldr	x0, [sp, #32]
  407670:	cmp	x0, #0x0
  407674:	b.ne	407684 <ferror@plt+0x5914>  // b.any
  407678:	ldr	x0, [sp, #40]
  40767c:	bl	401ab0 <strdup@plt>
  407680:	b	407774 <ferror@plt+0x5a04>
  407684:	ldr	x0, [sp, #40]
  407688:	cmp	x0, #0x0
  40768c:	b.ne	4076b0 <ferror@plt+0x5940>  // b.any
  407690:	adrp	x0, 408000 <ferror@plt+0x6290>
  407694:	add	x3, x0, #0x938
  407698:	mov	w2, #0x383                 	// #899
  40769c:	adrp	x0, 408000 <ferror@plt+0x6290>
  4076a0:	add	x1, x0, #0x8e0
  4076a4:	adrp	x0, 408000 <ferror@plt+0x6290>
  4076a8:	add	x0, x0, #0x8f0
  4076ac:	bl	401ce0 <__assert_fail@plt>
  4076b0:	ldr	x0, [sp, #32]
  4076b4:	cmp	x0, #0x0
  4076b8:	b.ne	4076dc <ferror@plt+0x596c>  // b.any
  4076bc:	adrp	x0, 408000 <ferror@plt+0x6290>
  4076c0:	add	x3, x0, #0x938
  4076c4:	mov	w2, #0x384                 	// #900
  4076c8:	adrp	x0, 408000 <ferror@plt+0x6290>
  4076cc:	add	x1, x0, #0x8e0
  4076d0:	adrp	x0, 408000 <ferror@plt+0x6290>
  4076d4:	add	x0, x0, #0x8f8
  4076d8:	bl	401ce0 <__assert_fail@plt>
  4076dc:	ldr	x0, [sp, #40]
  4076e0:	bl	401900 <strlen@plt>
  4076e4:	str	x0, [sp, #56]
  4076e8:	ldr	x0, [sp, #56]
  4076ec:	mvn	x0, x0
  4076f0:	ldr	x1, [sp, #24]
  4076f4:	cmp	x1, x0
  4076f8:	b.ls	407704 <ferror@plt+0x5994>  // b.plast
  4076fc:	mov	x0, #0x0                   	// #0
  407700:	b	407774 <ferror@plt+0x5a04>
  407704:	ldr	x1, [sp, #56]
  407708:	ldr	x0, [sp, #24]
  40770c:	add	x0, x1, x0
  407710:	add	x0, x0, #0x1
  407714:	bl	401a10 <malloc@plt>
  407718:	str	x0, [sp, #48]
  40771c:	ldr	x0, [sp, #48]
  407720:	cmp	x0, #0x0
  407724:	b.ne	407730 <ferror@plt+0x59c0>  // b.any
  407728:	mov	x0, #0x0                   	// #0
  40772c:	b	407774 <ferror@plt+0x5a04>
  407730:	ldr	x2, [sp, #56]
  407734:	ldr	x1, [sp, #40]
  407738:	ldr	x0, [sp, #48]
  40773c:	bl	4018c0 <memcpy@plt>
  407740:	ldr	x1, [sp, #48]
  407744:	ldr	x0, [sp, #56]
  407748:	add	x0, x1, x0
  40774c:	ldr	x2, [sp, #24]
  407750:	ldr	x1, [sp, #32]
  407754:	bl	4018c0 <memcpy@plt>
  407758:	ldr	x1, [sp, #56]
  40775c:	ldr	x0, [sp, #24]
  407760:	add	x0, x1, x0
  407764:	ldr	x1, [sp, #48]
  407768:	add	x0, x1, x0
  40776c:	strb	wzr, [x0]
  407770:	ldr	x0, [sp, #48]
  407774:	ldp	x29, x30, [sp], #64
  407778:	ret
  40777c:	stp	x29, x30, [sp, #-32]!
  407780:	mov	x29, sp
  407784:	str	x0, [sp, #24]
  407788:	str	x1, [sp, #16]
  40778c:	ldr	x0, [sp, #16]
  407790:	cmp	x0, #0x0
  407794:	b.eq	4077a4 <ferror@plt+0x5a34>  // b.none
  407798:	ldr	x0, [sp, #16]
  40779c:	bl	401900 <strlen@plt>
  4077a0:	b	4077a8 <ferror@plt+0x5a38>
  4077a4:	mov	x0, #0x0                   	// #0
  4077a8:	mov	x2, x0
  4077ac:	ldr	x1, [sp, #16]
  4077b0:	ldr	x0, [sp, #24]
  4077b4:	bl	407614 <ferror@plt+0x58a4>
  4077b8:	ldp	x29, x30, [sp], #32
  4077bc:	ret
  4077c0:	stp	x29, x30, [sp, #-304]!
  4077c4:	mov	x29, sp
  4077c8:	str	x0, [sp, #56]
  4077cc:	str	x1, [sp, #48]
  4077d0:	str	x2, [sp, #256]
  4077d4:	str	x3, [sp, #264]
  4077d8:	str	x4, [sp, #272]
  4077dc:	str	x5, [sp, #280]
  4077e0:	str	x6, [sp, #288]
  4077e4:	str	x7, [sp, #296]
  4077e8:	str	q0, [sp, #128]
  4077ec:	str	q1, [sp, #144]
  4077f0:	str	q2, [sp, #160]
  4077f4:	str	q3, [sp, #176]
  4077f8:	str	q4, [sp, #192]
  4077fc:	str	q5, [sp, #208]
  407800:	str	q6, [sp, #224]
  407804:	str	q7, [sp, #240]
  407808:	add	x0, sp, #0x130
  40780c:	str	x0, [sp, #80]
  407810:	add	x0, sp, #0x130
  407814:	str	x0, [sp, #88]
  407818:	add	x0, sp, #0x100
  40781c:	str	x0, [sp, #96]
  407820:	mov	w0, #0xffffffd0            	// #-48
  407824:	str	w0, [sp, #104]
  407828:	mov	w0, #0xffffff80            	// #-128
  40782c:	str	w0, [sp, #108]
  407830:	add	x2, sp, #0x10
  407834:	add	x3, sp, #0x50
  407838:	ldp	x0, x1, [x3]
  40783c:	stp	x0, x1, [x2]
  407840:	ldp	x0, x1, [x3, #16]
  407844:	stp	x0, x1, [x2, #16]
  407848:	add	x1, sp, #0x10
  40784c:	add	x0, sp, #0x48
  407850:	mov	x2, x1
  407854:	ldr	x1, [sp, #48]
  407858:	bl	401bd0 <vasprintf@plt>
  40785c:	str	w0, [sp, #124]
  407860:	ldr	w0, [sp, #124]
  407864:	cmp	w0, #0x0
  407868:	b.ge	407874 <ferror@plt+0x5b04>  // b.tcont
  40786c:	mov	x0, #0x0                   	// #0
  407870:	b	40789c <ferror@plt+0x5b2c>
  407874:	ldr	x0, [sp, #72]
  407878:	ldrsw	x1, [sp, #124]
  40787c:	mov	x2, x1
  407880:	mov	x1, x0
  407884:	ldr	x0, [sp, #56]
  407888:	bl	407614 <ferror@plt+0x58a4>
  40788c:	str	x0, [sp, #112]
  407890:	ldr	x0, [sp, #72]
  407894:	bl	401bb0 <free@plt>
  407898:	ldr	x0, [sp, #112]
  40789c:	ldp	x29, x30, [sp], #304
  4078a0:	ret
  4078a4:	stp	x29, x30, [sp, #-48]!
  4078a8:	mov	x29, sp
  4078ac:	str	x0, [sp, #24]
  4078b0:	str	x1, [sp, #16]
  4078b4:	str	wzr, [sp, #44]
  4078b8:	str	wzr, [sp, #40]
  4078bc:	b	407928 <ferror@plt+0x5bb8>
  4078c0:	ldr	w0, [sp, #44]
  4078c4:	cmp	w0, #0x0
  4078c8:	b.eq	4078d4 <ferror@plt+0x5b64>  // b.none
  4078cc:	str	wzr, [sp, #44]
  4078d0:	b	40791c <ferror@plt+0x5bac>
  4078d4:	ldrsw	x0, [sp, #40]
  4078d8:	ldr	x1, [sp, #24]
  4078dc:	add	x0, x1, x0
  4078e0:	ldrsb	w0, [x0]
  4078e4:	cmp	w0, #0x5c
  4078e8:	b.ne	4078f8 <ferror@plt+0x5b88>  // b.any
  4078ec:	mov	w0, #0x1                   	// #1
  4078f0:	str	w0, [sp, #44]
  4078f4:	b	40791c <ferror@plt+0x5bac>
  4078f8:	ldrsw	x0, [sp, #40]
  4078fc:	ldr	x1, [sp, #24]
  407900:	add	x0, x1, x0
  407904:	ldrsb	w0, [x0]
  407908:	mov	w1, w0
  40790c:	ldr	x0, [sp, #16]
  407910:	bl	401c00 <strchr@plt>
  407914:	cmp	x0, #0x0
  407918:	b.ne	407944 <ferror@plt+0x5bd4>  // b.any
  40791c:	ldr	w0, [sp, #40]
  407920:	add	w0, w0, #0x1
  407924:	str	w0, [sp, #40]
  407928:	ldrsw	x0, [sp, #40]
  40792c:	ldr	x1, [sp, #24]
  407930:	add	x0, x1, x0
  407934:	ldrsb	w0, [x0]
  407938:	cmp	w0, #0x0
  40793c:	b.ne	4078c0 <ferror@plt+0x5b50>  // b.any
  407940:	b	407948 <ferror@plt+0x5bd8>
  407944:	nop
  407948:	ldr	w1, [sp, #40]
  40794c:	ldr	w0, [sp, #44]
  407950:	sub	w0, w1, w0
  407954:	sxtw	x0, w0
  407958:	ldp	x29, x30, [sp], #48
  40795c:	ret
  407960:	stp	x29, x30, [sp, #-64]!
  407964:	mov	x29, sp
  407968:	str	x0, [sp, #40]
  40796c:	str	x1, [sp, #32]
  407970:	str	x2, [sp, #24]
  407974:	str	w3, [sp, #20]
  407978:	ldr	x0, [sp, #40]
  40797c:	ldr	x0, [x0]
  407980:	str	x0, [sp, #56]
  407984:	ldr	x0, [sp, #56]
  407988:	ldrsb	w0, [x0]
  40798c:	cmp	w0, #0x0
  407990:	b.ne	4079d0 <ferror@plt+0x5c60>  // b.any
  407994:	ldr	x0, [sp, #40]
  407998:	ldr	x0, [x0]
  40799c:	ldrsb	w0, [x0]
  4079a0:	cmp	w0, #0x0
  4079a4:	b.eq	4079c8 <ferror@plt+0x5c58>  // b.none
  4079a8:	adrp	x0, 408000 <ferror@plt+0x6290>
  4079ac:	add	x3, x0, #0x948
  4079b0:	mov	w2, #0x3c6                 	// #966
  4079b4:	adrp	x0, 408000 <ferror@plt+0x6290>
  4079b8:	add	x1, x0, #0x8e0
  4079bc:	adrp	x0, 408000 <ferror@plt+0x6290>
  4079c0:	add	x0, x0, #0x900
  4079c4:	bl	401ce0 <__assert_fail@plt>
  4079c8:	mov	x0, #0x0                   	// #0
  4079cc:	b	407c00 <ferror@plt+0x5e90>
  4079d0:	ldr	x1, [sp, #24]
  4079d4:	ldr	x0, [sp, #56]
  4079d8:	bl	401bf0 <strspn@plt>
  4079dc:	mov	x1, x0
  4079e0:	ldr	x0, [sp, #56]
  4079e4:	add	x0, x0, x1
  4079e8:	str	x0, [sp, #56]
  4079ec:	ldr	x0, [sp, #56]
  4079f0:	ldrsb	w0, [x0]
  4079f4:	cmp	w0, #0x0
  4079f8:	b.ne	407a10 <ferror@plt+0x5ca0>  // b.any
  4079fc:	ldr	x0, [sp, #40]
  407a00:	ldr	x1, [sp, #56]
  407a04:	str	x1, [x0]
  407a08:	mov	x0, #0x0                   	// #0
  407a0c:	b	407c00 <ferror@plt+0x5e90>
  407a10:	ldr	w0, [sp, #20]
  407a14:	cmp	w0, #0x0
  407a18:	b.eq	407b34 <ferror@plt+0x5dc4>  // b.none
  407a1c:	ldr	x0, [sp, #56]
  407a20:	ldrsb	w0, [x0]
  407a24:	mov	w1, w0
  407a28:	adrp	x0, 408000 <ferror@plt+0x6290>
  407a2c:	add	x0, x0, #0x910
  407a30:	bl	401c00 <strchr@plt>
  407a34:	cmp	x0, #0x0
  407a38:	b.eq	407b34 <ferror@plt+0x5dc4>  // b.none
  407a3c:	ldr	x0, [sp, #56]
  407a40:	ldrsb	w0, [x0]
  407a44:	strb	w0, [sp, #48]
  407a48:	strb	wzr, [sp, #49]
  407a4c:	ldr	x0, [sp, #56]
  407a50:	add	x0, x0, #0x1
  407a54:	add	x1, sp, #0x30
  407a58:	bl	4078a4 <ferror@plt+0x5b34>
  407a5c:	mov	x1, x0
  407a60:	ldr	x0, [sp, #32]
  407a64:	str	x1, [x0]
  407a68:	ldr	x0, [sp, #32]
  407a6c:	ldr	x0, [x0]
  407a70:	add	x0, x0, #0x1
  407a74:	ldr	x1, [sp, #56]
  407a78:	add	x0, x1, x0
  407a7c:	ldrsb	w0, [x0]
  407a80:	cmp	w0, #0x0
  407a84:	b.eq	407af8 <ferror@plt+0x5d88>  // b.none
  407a88:	ldr	x0, [sp, #32]
  407a8c:	ldr	x0, [x0]
  407a90:	add	x0, x0, #0x1
  407a94:	ldr	x1, [sp, #56]
  407a98:	add	x0, x1, x0
  407a9c:	ldrsb	w1, [x0]
  407aa0:	ldrsb	w0, [sp, #48]
  407aa4:	cmp	w1, w0
  407aa8:	b.ne	407af8 <ferror@plt+0x5d88>  // b.any
  407aac:	ldr	x0, [sp, #32]
  407ab0:	ldr	x0, [x0]
  407ab4:	add	x0, x0, #0x2
  407ab8:	ldr	x1, [sp, #56]
  407abc:	add	x0, x1, x0
  407ac0:	ldrsb	w0, [x0]
  407ac4:	cmp	w0, #0x0
  407ac8:	b.eq	407b0c <ferror@plt+0x5d9c>  // b.none
  407acc:	ldr	x0, [sp, #32]
  407ad0:	ldr	x0, [x0]
  407ad4:	add	x0, x0, #0x2
  407ad8:	ldr	x1, [sp, #56]
  407adc:	add	x0, x1, x0
  407ae0:	ldrsb	w0, [x0]
  407ae4:	mov	w1, w0
  407ae8:	ldr	x0, [sp, #24]
  407aec:	bl	401c00 <strchr@plt>
  407af0:	cmp	x0, #0x0
  407af4:	b.ne	407b0c <ferror@plt+0x5d9c>  // b.any
  407af8:	ldr	x0, [sp, #40]
  407afc:	ldr	x1, [sp, #56]
  407b00:	str	x1, [x0]
  407b04:	mov	x0, #0x0                   	// #0
  407b08:	b	407c00 <ferror@plt+0x5e90>
  407b0c:	ldr	x0, [sp, #56]
  407b10:	add	x1, x0, #0x1
  407b14:	str	x1, [sp, #56]
  407b18:	ldr	x1, [sp, #32]
  407b1c:	ldr	x1, [x1]
  407b20:	add	x1, x1, #0x2
  407b24:	add	x1, x0, x1
  407b28:	ldr	x0, [sp, #40]
  407b2c:	str	x1, [x0]
  407b30:	b	407bfc <ferror@plt+0x5e8c>
  407b34:	ldr	w0, [sp, #20]
  407b38:	cmp	w0, #0x0
  407b3c:	b.eq	407bcc <ferror@plt+0x5e5c>  // b.none
  407b40:	ldr	x1, [sp, #24]
  407b44:	ldr	x0, [sp, #56]
  407b48:	bl	4078a4 <ferror@plt+0x5b34>
  407b4c:	mov	x1, x0
  407b50:	ldr	x0, [sp, #32]
  407b54:	str	x1, [x0]
  407b58:	ldr	x0, [sp, #32]
  407b5c:	ldr	x0, [x0]
  407b60:	ldr	x1, [sp, #56]
  407b64:	add	x0, x1, x0
  407b68:	ldrsb	w0, [x0]
  407b6c:	cmp	w0, #0x0
  407b70:	b.eq	407bb0 <ferror@plt+0x5e40>  // b.none
  407b74:	ldr	x0, [sp, #32]
  407b78:	ldr	x0, [x0]
  407b7c:	ldr	x1, [sp, #56]
  407b80:	add	x0, x1, x0
  407b84:	ldrsb	w0, [x0]
  407b88:	mov	w1, w0
  407b8c:	ldr	x0, [sp, #24]
  407b90:	bl	401c00 <strchr@plt>
  407b94:	cmp	x0, #0x0
  407b98:	b.ne	407bb0 <ferror@plt+0x5e40>  // b.any
  407b9c:	ldr	x0, [sp, #40]
  407ba0:	ldr	x1, [sp, #56]
  407ba4:	str	x1, [x0]
  407ba8:	mov	x0, #0x0                   	// #0
  407bac:	b	407c00 <ferror@plt+0x5e90>
  407bb0:	ldr	x0, [sp, #32]
  407bb4:	ldr	x0, [x0]
  407bb8:	ldr	x1, [sp, #56]
  407bbc:	add	x1, x1, x0
  407bc0:	ldr	x0, [sp, #40]
  407bc4:	str	x1, [x0]
  407bc8:	b	407bfc <ferror@plt+0x5e8c>
  407bcc:	ldr	x1, [sp, #24]
  407bd0:	ldr	x0, [sp, #56]
  407bd4:	bl	401cc0 <strcspn@plt>
  407bd8:	mov	x1, x0
  407bdc:	ldr	x0, [sp, #32]
  407be0:	str	x1, [x0]
  407be4:	ldr	x0, [sp, #32]
  407be8:	ldr	x0, [x0]
  407bec:	ldr	x1, [sp, #56]
  407bf0:	add	x1, x1, x0
  407bf4:	ldr	x0, [sp, #40]
  407bf8:	str	x1, [x0]
  407bfc:	ldr	x0, [sp, #56]
  407c00:	ldp	x29, x30, [sp], #64
  407c04:	ret
  407c08:	stp	x29, x30, [sp, #-48]!
  407c0c:	mov	x29, sp
  407c10:	str	x0, [sp, #24]
  407c14:	ldr	x0, [sp, #24]
  407c18:	bl	401a80 <fgetc@plt>
  407c1c:	str	w0, [sp, #44]
  407c20:	ldr	w0, [sp, #44]
  407c24:	cmn	w0, #0x1
  407c28:	b.ne	407c34 <ferror@plt+0x5ec4>  // b.any
  407c2c:	mov	w0, #0x1                   	// #1
  407c30:	b	407c44 <ferror@plt+0x5ed4>
  407c34:	ldr	w0, [sp, #44]
  407c38:	cmp	w0, #0xa
  407c3c:	b.ne	407c14 <ferror@plt+0x5ea4>  // b.any
  407c40:	mov	w0, #0x0                   	// #0
  407c44:	ldp	x29, x30, [sp], #48
  407c48:	ret
  407c4c:	nop
  407c50:	stp	x29, x30, [sp, #-64]!
  407c54:	mov	x29, sp
  407c58:	stp	x19, x20, [sp, #16]
  407c5c:	adrp	x20, 419000 <ferror@plt+0x17290>
  407c60:	add	x20, x20, #0xde0
  407c64:	stp	x21, x22, [sp, #32]
  407c68:	adrp	x21, 419000 <ferror@plt+0x17290>
  407c6c:	add	x21, x21, #0xdd8
  407c70:	sub	x20, x20, x21
  407c74:	mov	w22, w0
  407c78:	stp	x23, x24, [sp, #48]
  407c7c:	mov	x23, x1
  407c80:	mov	x24, x2
  407c84:	bl	401888 <memcpy@plt-0x38>
  407c88:	cmp	xzr, x20, asr #3
  407c8c:	b.eq	407cb8 <ferror@plt+0x5f48>  // b.none
  407c90:	asr	x20, x20, #3
  407c94:	mov	x19, #0x0                   	// #0
  407c98:	ldr	x3, [x21, x19, lsl #3]
  407c9c:	mov	x2, x24
  407ca0:	add	x19, x19, #0x1
  407ca4:	mov	x1, x23
  407ca8:	mov	w0, w22
  407cac:	blr	x3
  407cb0:	cmp	x20, x19
  407cb4:	b.ne	407c98 <ferror@plt+0x5f28>  // b.any
  407cb8:	ldp	x19, x20, [sp, #16]
  407cbc:	ldp	x21, x22, [sp, #32]
  407cc0:	ldp	x23, x24, [sp, #48]
  407cc4:	ldp	x29, x30, [sp], #64
  407cc8:	ret
  407ccc:	nop
  407cd0:	ret
  407cd4:	nop
  407cd8:	adrp	x2, 41a000 <ferror@plt+0x18290>
  407cdc:	mov	x1, #0x0                   	// #0
  407ce0:	ldr	x2, [x2, #616]
  407ce4:	b	401990 <__cxa_atexit@plt>
  407ce8:	mov	x2, x1
  407cec:	mov	x1, x0
  407cf0:	mov	w0, #0x0                   	// #0
  407cf4:	b	401d00 <__xstat@plt>
  407cf8:	mov	x2, x1
  407cfc:	mov	w1, w0
  407d00:	mov	w0, #0x0                   	// #0
  407d04:	b	401c80 <__fxstat@plt>
  407d08:	stp	x29, x30, [sp, #-32]!
  407d0c:	mov	w4, w1
  407d10:	mov	x1, x0
  407d14:	mov	x29, sp
  407d18:	add	x3, sp, #0x18
  407d1c:	mov	w0, #0x0                   	// #0
  407d20:	str	x2, [sp, #24]
  407d24:	mov	w2, w4
  407d28:	bl	401980 <__xmknod@plt>
  407d2c:	ldp	x29, x30, [sp], #32
  407d30:	ret

Disassembly of section .fini:

0000000000407d34 <.fini>:
  407d34:	stp	x29, x30, [sp, #-16]!
  407d38:	mov	x29, sp
  407d3c:	ldp	x29, x30, [sp], #16
  407d40:	ret
