--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml FinalProjectTop.twx FinalProjectTop.ncd -o
FinalProjectTop.twr FinalProjectTop.pcf -ucf Nexys3_Master.ucf

Design file:              FinalProjectTop.ncd
Physical constraint file: FinalProjectTop.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25086075 paths analyzed, 39853 endpoints analyzed, 3698 failing endpoints
 3698 timing errors detected. (3698 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.464ns.
--------------------------------------------------------------------------------

Paths for end point ColorControl/blue_1 (SLICE_X21Y29.A4), 1538184 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ColorControl/row_3_2 (FF)
  Destination:          ColorControl/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.402ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.339 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ColorControl/row_3_2 to ColorControl/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.408   ColorControl/row_3_2
                                                       ColorControl/row_3_2
    SLICE_X10Y6.A4       net (fanout=5)        1.274   ColorControl/row_3_2
    SLICE_X10Y6.COUT     Topcya                0.386   ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_lutdi
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
    SLICE_X10Y7.CIN      net (fanout=1)        0.003   ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
    SLICE_X10Y7.CMUX     Tcinc                 0.284   ColorControl/row_6_1
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<6>
    SLICE_X13Y18.B4      net (fanout=1)        1.331   ColorGen/row[31]_GND_141_o_LessThan_21_o
    SLICE_X13Y18.B       Tilo                  0.259   N1446
                                                       ColorGen/row[31]_GND_141_o_AND_539_o1
    SLICE_X13Y18.C6      net (fanout=4)        0.307   ColorGen/row[31]_GND_141_o_AND_539_o
    SLICE_X13Y18.C       Tilo                  0.259   N1446
                                                       ColorGen/Mmux_cell_address812
    SLICE_X15Y28.C5      net (fanout=14)       1.036   ColorGen/Mmux_cell_address81
    SLICE_X15Y28.C       Tilo                  0.259   ColorGen/Mmux_cell_address2624
                                                       ColorGen/cell_SW1_1
    SLICE_X15Y31.C5      net (fanout=18)       0.583   ColorGen/cell_SW1
    SLICE_X15Y31.C       Tilo                  0.259   ColorGen/Mmux_cell_address1813
                                                       ColorGen/Mmux_cell_address18_13
    SLICE_X16Y9.A4       net (fanout=28)       1.961   ColorGen/Mmux_cell_address1812
    SLICE_X16Y9.BMUX     Topab                 0.376   CellGrid/data_muxer/Mmux_data_out_10_f832
                                                       CellGrid/data_muxer/Mmux_data_out_1284
                                                       CellGrid/data_muxer/Mmux_data_out_11_f7_54
                                                       CellGrid/data_muxer/Mmux_data_out_10_f8_31
    SLICE_X18Y36.B6      net (fanout=1)        2.214   CellGrid/data_muxer/Mmux_data_out_10_f832
    SLICE_X18Y36.BMUX    Topbb                 0.361   cell_data<5>
                                                       CellGrid/data_muxer/Mmux_data_out_510
                                                       CellGrid/data_muxer/Mmux_data_out_3_f7_4
                                                       CellGrid/data_muxer/Mmux_data_out_2_f8_4
    SLICE_X18Y30.C6      net (fanout=10)       0.833   cell_data<5>
    SLICE_X18Y30.C       Tilo                  0.204   ColorControl/green<2>
                                                       ColorGen/Mmux_color22
    SLICE_X21Y29.A4      net (fanout=1)        0.483   ColorGen/Mmux_color22
    SLICE_X21Y29.CLK     Tas                   0.322   ColorControl/red<1>
                                                       ColorGen/Mmux_color23
                                                       ColorControl/blue_1
    -------------------------------------------------  ---------------------------
    Total                                     13.402ns (3.377ns logic, 10.025ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ColorControl/row_3_2 (FF)
  Destination:          ColorControl/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.395ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.339 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ColorControl/row_3_2 to ColorControl/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.408   ColorControl/row_3_2
                                                       ColorControl/row_3_2
    SLICE_X10Y6.A4       net (fanout=5)        1.274   ColorControl/row_3_2
    SLICE_X10Y6.COUT     Topcya                0.379   ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_lut<0>
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
    SLICE_X10Y7.CIN      net (fanout=1)        0.003   ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
    SLICE_X10Y7.CMUX     Tcinc                 0.284   ColorControl/row_6_1
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<6>
    SLICE_X13Y18.B4      net (fanout=1)        1.331   ColorGen/row[31]_GND_141_o_LessThan_21_o
    SLICE_X13Y18.B       Tilo                  0.259   N1446
                                                       ColorGen/row[31]_GND_141_o_AND_539_o1
    SLICE_X13Y18.C6      net (fanout=4)        0.307   ColorGen/row[31]_GND_141_o_AND_539_o
    SLICE_X13Y18.C       Tilo                  0.259   N1446
                                                       ColorGen/Mmux_cell_address812
    SLICE_X15Y28.C5      net (fanout=14)       1.036   ColorGen/Mmux_cell_address81
    SLICE_X15Y28.C       Tilo                  0.259   ColorGen/Mmux_cell_address2624
                                                       ColorGen/cell_SW1_1
    SLICE_X15Y31.C5      net (fanout=18)       0.583   ColorGen/cell_SW1
    SLICE_X15Y31.C       Tilo                  0.259   ColorGen/Mmux_cell_address1813
                                                       ColorGen/Mmux_cell_address18_13
    SLICE_X16Y9.A4       net (fanout=28)       1.961   ColorGen/Mmux_cell_address1812
    SLICE_X16Y9.BMUX     Topab                 0.376   CellGrid/data_muxer/Mmux_data_out_10_f832
                                                       CellGrid/data_muxer/Mmux_data_out_1284
                                                       CellGrid/data_muxer/Mmux_data_out_11_f7_54
                                                       CellGrid/data_muxer/Mmux_data_out_10_f8_31
    SLICE_X18Y36.B6      net (fanout=1)        2.214   CellGrid/data_muxer/Mmux_data_out_10_f832
    SLICE_X18Y36.BMUX    Topbb                 0.361   cell_data<5>
                                                       CellGrid/data_muxer/Mmux_data_out_510
                                                       CellGrid/data_muxer/Mmux_data_out_3_f7_4
                                                       CellGrid/data_muxer/Mmux_data_out_2_f8_4
    SLICE_X18Y30.C6      net (fanout=10)       0.833   cell_data<5>
    SLICE_X18Y30.C       Tilo                  0.204   ColorControl/green<2>
                                                       ColorGen/Mmux_color22
    SLICE_X21Y29.A4      net (fanout=1)        0.483   ColorGen/Mmux_color22
    SLICE_X21Y29.CLK     Tas                   0.322   ColorControl/red<1>
                                                       ColorGen/Mmux_color23
                                                       ColorControl/blue_1
    -------------------------------------------------  ---------------------------
    Total                                     13.395ns (3.370ns logic, 10.025ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ColorControl/row_3_1 (FF)
  Destination:          ColorControl/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.389ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.339 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ColorControl/row_3_1 to ColorControl/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.CQ      Tcko                  0.391   ColorControl/row_1_1
                                                       ColorControl/row_3_1
    SLICE_X6Y10.A1       net (fanout=13)       1.000   ColorControl/row_3_1
    SLICE_X6Y10.COUT     Topcya                0.379   ColorControl/row_6_3
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_30_o_lut<0>
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_30_o_cy<3>
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   ColorGen/Mcompar_GND_141_o_row[31]_LessThan_30_o_cy<3>
    SLICE_X6Y11.BMUX     Tcinb                 0.268   CellGrid/rows[10].columns[13].middlerows.middlemiddle.UnitCellX/PathFlop/data
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_30_o_cy<5>
    SLICE_X13Y14.A4      net (fanout=2)        0.967   ColorGen/GND_141_o_row[31]_LessThan_30_o
    SLICE_X13Y14.A       Tilo                  0.259   ColorGen/row[31]_GND_141_o_AND_541_o_mmx_out
                                                       ColorGen/Mmux_cell_address61111
    SLICE_X13Y18.C1      net (fanout=3)        0.972   ColorGen/Mmux_cell_address6111
    SLICE_X13Y18.C       Tilo                  0.259   N1446
                                                       ColorGen/Mmux_cell_address812
    SLICE_X15Y28.C5      net (fanout=14)       1.036   ColorGen/Mmux_cell_address81
    SLICE_X15Y28.C       Tilo                  0.259   ColorGen/Mmux_cell_address2624
                                                       ColorGen/cell_SW1_1
    SLICE_X15Y31.C5      net (fanout=18)       0.583   ColorGen/cell_SW1
    SLICE_X15Y31.C       Tilo                  0.259   ColorGen/Mmux_cell_address1813
                                                       ColorGen/Mmux_cell_address18_13
    SLICE_X16Y9.A4       net (fanout=28)       1.961   ColorGen/Mmux_cell_address1812
    SLICE_X16Y9.BMUX     Topab                 0.376   CellGrid/data_muxer/Mmux_data_out_10_f832
                                                       CellGrid/data_muxer/Mmux_data_out_1284
                                                       CellGrid/data_muxer/Mmux_data_out_11_f7_54
                                                       CellGrid/data_muxer/Mmux_data_out_10_f8_31
    SLICE_X18Y36.B6      net (fanout=1)        2.214   CellGrid/data_muxer/Mmux_data_out_10_f832
    SLICE_X18Y36.BMUX    Topbb                 0.361   cell_data<5>
                                                       CellGrid/data_muxer/Mmux_data_out_510
                                                       CellGrid/data_muxer/Mmux_data_out_3_f7_4
                                                       CellGrid/data_muxer/Mmux_data_out_2_f8_4
    SLICE_X18Y30.C6      net (fanout=10)       0.833   cell_data<5>
    SLICE_X18Y30.C       Tilo                  0.204   ColorControl/green<2>
                                                       ColorGen/Mmux_color22
    SLICE_X21Y29.A4      net (fanout=1)        0.483   ColorGen/Mmux_color22
    SLICE_X21Y29.CLK     Tas                   0.322   ColorControl/red<1>
                                                       ColorGen/Mmux_color23
                                                       ColorControl/blue_1
    -------------------------------------------------  ---------------------------
    Total                                     13.389ns (3.337ns logic, 10.052ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point ColorControl/green_1 (SLICE_X21Y30.B5), 1281820 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ColorControl/row_3_2 (FF)
  Destination:          ColorControl/green_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.371ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.340 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ColorControl/row_3_2 to ColorControl/green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.408   ColorControl/row_3_2
                                                       ColorControl/row_3_2
    SLICE_X10Y6.A4       net (fanout=5)        1.274   ColorControl/row_3_2
    SLICE_X10Y6.COUT     Topcya                0.386   ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_lutdi
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
    SLICE_X10Y7.CIN      net (fanout=1)        0.003   ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
    SLICE_X10Y7.CMUX     Tcinc                 0.284   ColorControl/row_6_1
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<6>
    SLICE_X13Y18.B4      net (fanout=1)        1.331   ColorGen/row[31]_GND_141_o_LessThan_21_o
    SLICE_X13Y18.B       Tilo                  0.259   N1446
                                                       ColorGen/row[31]_GND_141_o_AND_539_o1
    SLICE_X13Y18.C6      net (fanout=4)        0.307   ColorGen/row[31]_GND_141_o_AND_539_o
    SLICE_X13Y18.C       Tilo                  0.259   N1446
                                                       ColorGen/Mmux_cell_address812
    SLICE_X15Y28.C5      net (fanout=14)       1.036   ColorGen/Mmux_cell_address81
    SLICE_X15Y28.C       Tilo                  0.259   ColorGen/Mmux_cell_address2624
                                                       ColorGen/cell_SW1_1
    SLICE_X15Y31.C5      net (fanout=18)       0.583   ColorGen/cell_SW1
    SLICE_X15Y31.C       Tilo                  0.259   ColorGen/Mmux_cell_address1813
                                                       ColorGen/Mmux_cell_address18_13
    SLICE_X16Y9.A4       net (fanout=28)       1.961   ColorGen/Mmux_cell_address1812
    SLICE_X16Y9.BMUX     Topab                 0.376   CellGrid/data_muxer/Mmux_data_out_10_f832
                                                       CellGrid/data_muxer/Mmux_data_out_1284
                                                       CellGrid/data_muxer/Mmux_data_out_11_f7_54
                                                       CellGrid/data_muxer/Mmux_data_out_10_f8_31
    SLICE_X18Y36.B6      net (fanout=1)        2.214   CellGrid/data_muxer/Mmux_data_out_10_f832
    SLICE_X18Y36.BMUX    Topbb                 0.361   cell_data<5>
                                                       CellGrid/data_muxer/Mmux_data_out_510
                                                       CellGrid/data_muxer/Mmux_data_out_3_f7_4
                                                       CellGrid/data_muxer/Mmux_data_out_2_f8_4
    SLICE_X21Y29.D6      net (fanout=10)       0.878   cell_data<5>
    SLICE_X21Y29.D       Tilo                  0.259   ColorControl/red<1>
                                                       ColorGen/Mmux_color4_SW0
    SLICE_X21Y30.B5      net (fanout=1)        0.352   N1434
    SLICE_X21Y30.CLK     Tas                   0.322   ColorControl/green<1>
                                                       ColorGen/Mmux_color4
                                                       ColorControl/green_1
    -------------------------------------------------  ---------------------------
    Total                                     13.371ns (3.432ns logic, 9.939ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ColorControl/row_3_2 (FF)
  Destination:          ColorControl/green_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.364ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.340 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ColorControl/row_3_2 to ColorControl/green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.408   ColorControl/row_3_2
                                                       ColorControl/row_3_2
    SLICE_X10Y6.A4       net (fanout=5)        1.274   ColorControl/row_3_2
    SLICE_X10Y6.COUT     Topcya                0.379   ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_lut<0>
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
    SLICE_X10Y7.CIN      net (fanout=1)        0.003   ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<3>
    SLICE_X10Y7.CMUX     Tcinc                 0.284   ColorControl/row_6_1
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_21_o_cy<6>
    SLICE_X13Y18.B4      net (fanout=1)        1.331   ColorGen/row[31]_GND_141_o_LessThan_21_o
    SLICE_X13Y18.B       Tilo                  0.259   N1446
                                                       ColorGen/row[31]_GND_141_o_AND_539_o1
    SLICE_X13Y18.C6      net (fanout=4)        0.307   ColorGen/row[31]_GND_141_o_AND_539_o
    SLICE_X13Y18.C       Tilo                  0.259   N1446
                                                       ColorGen/Mmux_cell_address812
    SLICE_X15Y28.C5      net (fanout=14)       1.036   ColorGen/Mmux_cell_address81
    SLICE_X15Y28.C       Tilo                  0.259   ColorGen/Mmux_cell_address2624
                                                       ColorGen/cell_SW1_1
    SLICE_X15Y31.C5      net (fanout=18)       0.583   ColorGen/cell_SW1
    SLICE_X15Y31.C       Tilo                  0.259   ColorGen/Mmux_cell_address1813
                                                       ColorGen/Mmux_cell_address18_13
    SLICE_X16Y9.A4       net (fanout=28)       1.961   ColorGen/Mmux_cell_address1812
    SLICE_X16Y9.BMUX     Topab                 0.376   CellGrid/data_muxer/Mmux_data_out_10_f832
                                                       CellGrid/data_muxer/Mmux_data_out_1284
                                                       CellGrid/data_muxer/Mmux_data_out_11_f7_54
                                                       CellGrid/data_muxer/Mmux_data_out_10_f8_31
    SLICE_X18Y36.B6      net (fanout=1)        2.214   CellGrid/data_muxer/Mmux_data_out_10_f832
    SLICE_X18Y36.BMUX    Topbb                 0.361   cell_data<5>
                                                       CellGrid/data_muxer/Mmux_data_out_510
                                                       CellGrid/data_muxer/Mmux_data_out_3_f7_4
                                                       CellGrid/data_muxer/Mmux_data_out_2_f8_4
    SLICE_X21Y29.D6      net (fanout=10)       0.878   cell_data<5>
    SLICE_X21Y29.D       Tilo                  0.259   ColorControl/red<1>
                                                       ColorGen/Mmux_color4_SW0
    SLICE_X21Y30.B5      net (fanout=1)        0.352   N1434
    SLICE_X21Y30.CLK     Tas                   0.322   ColorControl/green<1>
                                                       ColorGen/Mmux_color4
                                                       ColorControl/green_1
    -------------------------------------------------  ---------------------------
    Total                                     13.364ns (3.425ns logic, 9.939ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ColorControl/row_3_1 (FF)
  Destination:          ColorControl/green_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.358ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.340 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ColorControl/row_3_1 to ColorControl/green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.CQ      Tcko                  0.391   ColorControl/row_1_1
                                                       ColorControl/row_3_1
    SLICE_X6Y10.A1       net (fanout=13)       1.000   ColorControl/row_3_1
    SLICE_X6Y10.COUT     Topcya                0.379   ColorControl/row_6_3
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_30_o_lut<0>
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_30_o_cy<3>
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   ColorGen/Mcompar_GND_141_o_row[31]_LessThan_30_o_cy<3>
    SLICE_X6Y11.BMUX     Tcinb                 0.268   CellGrid/rows[10].columns[13].middlerows.middlemiddle.UnitCellX/PathFlop/data
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_30_o_cy<5>
    SLICE_X13Y14.A4      net (fanout=2)        0.967   ColorGen/GND_141_o_row[31]_LessThan_30_o
    SLICE_X13Y14.A       Tilo                  0.259   ColorGen/row[31]_GND_141_o_AND_541_o_mmx_out
                                                       ColorGen/Mmux_cell_address61111
    SLICE_X13Y18.C1      net (fanout=3)        0.972   ColorGen/Mmux_cell_address6111
    SLICE_X13Y18.C       Tilo                  0.259   N1446
                                                       ColorGen/Mmux_cell_address812
    SLICE_X15Y28.C5      net (fanout=14)       1.036   ColorGen/Mmux_cell_address81
    SLICE_X15Y28.C       Tilo                  0.259   ColorGen/Mmux_cell_address2624
                                                       ColorGen/cell_SW1_1
    SLICE_X15Y31.C5      net (fanout=18)       0.583   ColorGen/cell_SW1
    SLICE_X15Y31.C       Tilo                  0.259   ColorGen/Mmux_cell_address1813
                                                       ColorGen/Mmux_cell_address18_13
    SLICE_X16Y9.A4       net (fanout=28)       1.961   ColorGen/Mmux_cell_address1812
    SLICE_X16Y9.BMUX     Topab                 0.376   CellGrid/data_muxer/Mmux_data_out_10_f832
                                                       CellGrid/data_muxer/Mmux_data_out_1284
                                                       CellGrid/data_muxer/Mmux_data_out_11_f7_54
                                                       CellGrid/data_muxer/Mmux_data_out_10_f8_31
    SLICE_X18Y36.B6      net (fanout=1)        2.214   CellGrid/data_muxer/Mmux_data_out_10_f832
    SLICE_X18Y36.BMUX    Topbb                 0.361   cell_data<5>
                                                       CellGrid/data_muxer/Mmux_data_out_510
                                                       CellGrid/data_muxer/Mmux_data_out_3_f7_4
                                                       CellGrid/data_muxer/Mmux_data_out_2_f8_4
    SLICE_X21Y29.D6      net (fanout=10)       0.878   cell_data<5>
    SLICE_X21Y29.D       Tilo                  0.259   ColorControl/red<1>
                                                       ColorGen/Mmux_color4_SW0
    SLICE_X21Y30.B5      net (fanout=1)        0.352   N1434
    SLICE_X21Y30.CLK     Tas                   0.322   ColorControl/green<1>
                                                       ColorGen/Mmux_color4
                                                       ColorControl/green_1
    -------------------------------------------------  ---------------------------
    Total                                     13.358ns (3.392ns logic, 9.966ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point ColorControl/blue_1 (SLICE_X21Y29.A5), 257266 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ColorControl/row_3_1 (FF)
  Destination:          ColorControl/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.345ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.339 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ColorControl/row_3_1 to ColorControl/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.CQ      Tcko                  0.391   ColorControl/row_1_1
                                                       ColorControl/row_3_1
    SLICE_X10Y4.A1       net (fanout=13)       1.088   ColorControl/row_3_1
    SLICE_X10Y4.COUT     Topcya                0.379   ColorGen/Mcompar_GND_141_o_row[31]_LessThan_14_o_cy<3>
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_14_o_lut<0>
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_14_o_cy<3>
    SLICE_X10Y5.CIN      net (fanout=1)        0.003   ColorGen/Mcompar_GND_141_o_row[31]_LessThan_14_o_cy<3>
    SLICE_X10Y5.BMUX     Tcinb                 0.268   ColorControl/row<2>
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_14_o_cy<5>
    SLICE_X13Y13.B6      net (fanout=3)        0.955   ColorGen/GND_141_o_row[31]_LessThan_14_o
    SLICE_X13Y13.B       Tilo                  0.259   CellGrid/rows[0].columns[10].toprow.topmiddle.UnitCellX/PathFlop/data
                                                       ColorGen/row[31]_GND_141_o_AND_535_o1
    SLICE_X13Y19.C4      net (fanout=3)        0.718   ColorGen/row[31]_GND_141_o_AND_535_o
    SLICE_X13Y19.C       Tilo                  0.259   CellGrid/rows[13].columns[9].middlerows.middlemiddle.UnitCellX/ActiveFlop/data
                                                       ColorGen/cell_SW0
    SLICE_X17Y28.C2      net (fanout=13)       1.256   N1422
    SLICE_X17Y28.C       Tilo                  0.259   ColorGen/Mmux_cell_address2613
                                                       ColorGen/cell_SW1
    SLICE_X15Y24.B5      net (fanout=29)       0.722   N1454
    SLICE_X15Y24.B       Tilo                  0.259   ColorGen/cell
                                                       ColorGen/Mmux_cell_address26
    SLICE_X10Y2.C4       net (fanout=57)       1.856   vga_addr<1>
    SLICE_X10Y2.BMUX     Topcb                 0.386   CellGrid/data_muxer/Mmux_data_out_8_f88
                                                       CellGrid/data_muxer/Mmux_data_out_1149
                                                       CellGrid/data_muxer/Mmux_data_out_10_f7_39
                                                       CellGrid/data_muxer/Mmux_data_out_8_f8_7
    SLICE_X12Y20.A5      net (fanout=1)        1.453   CellGrid/data_muxer/Mmux_data_out_8_f88
    SLICE_X12Y20.BMUX    Topab                 0.376   cell_data<8>
                                                       CellGrid/data_muxer/Mmux_data_out_48
                                                       CellGrid/data_muxer/Mmux_data_out_3_f7_7
                                                       CellGrid/data_muxer/Mmux_data_out_2_f8_7
    SLICE_X19Y27.B6      net (fanout=7)        1.312   cell_data<8>
    SLICE_X19Y27.B       Tilo                  0.259   N1428
                                                       ColorGen/Mmux_color81
    SLICE_X21Y29.A5      net (fanout=2)        0.565   ColorGen/Mmux_color2
    SLICE_X21Y29.CLK     Tas                   0.322   ColorControl/red<1>
                                                       ColorGen/Mmux_color23
                                                       ColorControl/blue_1
    -------------------------------------------------  ---------------------------
    Total                                     13.345ns (3.417ns logic, 9.928ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ColorControl/row_3_1 (FF)
  Destination:          ColorControl/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.338ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.339 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ColorControl/row_3_1 to ColorControl/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.CQ      Tcko                  0.391   ColorControl/row_1_1
                                                       ColorControl/row_3_1
    SLICE_X10Y4.A1       net (fanout=13)       1.088   ColorControl/row_3_1
    SLICE_X10Y4.COUT     Topcya                0.379   ColorGen/Mcompar_GND_141_o_row[31]_LessThan_14_o_cy<3>
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_14_o_lut<0>
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_14_o_cy<3>
    SLICE_X10Y5.CIN      net (fanout=1)        0.003   ColorGen/Mcompar_GND_141_o_row[31]_LessThan_14_o_cy<3>
    SLICE_X10Y5.BMUX     Tcinb                 0.268   ColorControl/row<2>
                                                       ColorGen/Mcompar_GND_141_o_row[31]_LessThan_14_o_cy<5>
    SLICE_X13Y13.B6      net (fanout=3)        0.955   ColorGen/GND_141_o_row[31]_LessThan_14_o
    SLICE_X13Y13.B       Tilo                  0.259   CellGrid/rows[0].columns[10].toprow.topmiddle.UnitCellX/PathFlop/data
                                                       ColorGen/row[31]_GND_141_o_AND_535_o1
    SLICE_X13Y19.C4      net (fanout=3)        0.718   ColorGen/row[31]_GND_141_o_AND_535_o
    SLICE_X13Y19.C       Tilo                  0.259   CellGrid/rows[13].columns[9].middlerows.middlemiddle.UnitCellX/ActiveFlop/data
                                                       ColorGen/cell_SW0
    SLICE_X17Y28.C2      net (fanout=13)       1.256   N1422
    SLICE_X17Y28.C       Tilo                  0.259   ColorGen/Mmux_cell_address2613
                                                       ColorGen/cell_SW1
    SLICE_X15Y24.B5      net (fanout=29)       0.722   N1454
    SLICE_X15Y24.B       Tilo                  0.259   ColorGen/cell
                                                       ColorGen/Mmux_cell_address26
    SLICE_X10Y2.B6       net (fanout=57)       1.874   vga_addr<1>
    SLICE_X10Y2.BMUX     Topbb                 0.361   CellGrid/data_muxer/Mmux_data_out_8_f88
                                                       CellGrid/data_muxer/Mmux_data_out_1148
                                                       CellGrid/data_muxer/Mmux_data_out_9_f7_7
                                                       CellGrid/data_muxer/Mmux_data_out_8_f8_7
    SLICE_X12Y20.A5      net (fanout=1)        1.453   CellGrid/data_muxer/Mmux_data_out_8_f88
    SLICE_X12Y20.BMUX    Topab                 0.376   cell_data<8>
                                                       CellGrid/data_muxer/Mmux_data_out_48
                                                       CellGrid/data_muxer/Mmux_data_out_3_f7_7
                                                       CellGrid/data_muxer/Mmux_data_out_2_f8_7
    SLICE_X19Y27.B6      net (fanout=7)        1.312   cell_data<8>
    SLICE_X19Y27.B       Tilo                  0.259   N1428
                                                       ColorGen/Mmux_color81
    SLICE_X21Y29.A5      net (fanout=2)        0.565   ColorGen/Mmux_color2
    SLICE_X21Y29.CLK     Tas                   0.322   ColorControl/red<1>
                                                       ColorGen/Mmux_color23
                                                       ColorControl/blue_1
    -------------------------------------------------  ---------------------------
    Total                                     13.338ns (3.392ns logic, 9.946ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ColorControl/row_6_1 (FF)
  Destination:          ColorControl/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.341ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.339 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ColorControl/row_6_1 to ColorControl/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y7.DQ       Tcko                  0.447   ColorControl/row_6_1
                                                       ColorControl/row_6_1
    SLICE_X16Y10.B1      net (fanout=14)       0.953   ColorControl/row_6_1
    SLICE_X16Y10.COUT    Topcyb                0.375   ColorGen/Mcompar_row[31]_GND_141_o_LessThan_1_o_cy<3>
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_1_o_lut<1>
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_1_o_cy<3>
    SLICE_X16Y11.CIN     net (fanout=1)        0.003   ColorGen/Mcompar_row[31]_GND_141_o_LessThan_1_o_cy<3>
    SLICE_X16Y11.CMUX    Tcinc                 0.279   ColorGen/row[31]_GND_141_o_LessThan_1_o
                                                       ColorGen/Mcompar_row[31]_GND_141_o_LessThan_1_o_cy<6>
    SLICE_X13Y15.B6      net (fanout=4)        0.779   ColorGen/row[31]_GND_141_o_LessThan_1_o
    SLICE_X13Y15.B       Tilo                  0.259   ColorGen/row[31]_GND_141_o_AND_529_o
                                                       ColorGen/row[31]_GND_141_o_AND_529_o1
    SLICE_X13Y19.C2      net (fanout=4)        0.962   ColorGen/row[31]_GND_141_o_AND_529_o
    SLICE_X13Y19.C       Tilo                  0.259   CellGrid/rows[13].columns[9].middlerows.middlemiddle.UnitCellX/ActiveFlop/data
                                                       ColorGen/cell_SW0
    SLICE_X17Y28.C2      net (fanout=13)       1.256   N1422
    SLICE_X17Y28.C       Tilo                  0.259   ColorGen/Mmux_cell_address2613
                                                       ColorGen/cell_SW1
    SLICE_X15Y24.B5      net (fanout=29)       0.722   N1454
    SLICE_X15Y24.B       Tilo                  0.259   ColorGen/cell
                                                       ColorGen/Mmux_cell_address26
    SLICE_X10Y2.C4       net (fanout=57)       1.856   vga_addr<1>
    SLICE_X10Y2.BMUX     Topcb                 0.386   CellGrid/data_muxer/Mmux_data_out_8_f88
                                                       CellGrid/data_muxer/Mmux_data_out_1149
                                                       CellGrid/data_muxer/Mmux_data_out_10_f7_39
                                                       CellGrid/data_muxer/Mmux_data_out_8_f8_7
    SLICE_X12Y20.A5      net (fanout=1)        1.453   CellGrid/data_muxer/Mmux_data_out_8_f88
    SLICE_X12Y20.BMUX    Topab                 0.376   cell_data<8>
                                                       CellGrid/data_muxer/Mmux_data_out_48
                                                       CellGrid/data_muxer/Mmux_data_out_3_f7_7
                                                       CellGrid/data_muxer/Mmux_data_out_2_f8_7
    SLICE_X19Y27.B6      net (fanout=7)        1.312   cell_data<8>
    SLICE_X19Y27.B       Tilo                  0.259   N1428
                                                       ColorGen/Mmux_color81
    SLICE_X21Y29.A5      net (fanout=2)        0.565   ColorGen/Mmux_color2
    SLICE_X21Y29.CLK     Tas                   0.322   ColorControl/red<1>
                                                       ColorGen/Mmux_color23
                                                       ColorControl/blue_1
    -------------------------------------------------  ---------------------------
    Total                                     13.341ns (3.480ns logic, 9.861ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CellGrid/rows[11].columns[4].middlerows.middlemiddle.UnitCellX/PathFlop/data (SLICE_X4Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CellGrid/rows[11].columns[4].middlerows.middlemiddle.UnitCellX/PathFlop/data (FF)
  Destination:          CellGrid/rows[11].columns[4].middlerows.middlemiddle.UnitCellX/PathFlop/data (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CellGrid/rows[11].columns[4].middlerows.middlemiddle.UnitCellX/PathFlop/data to CellGrid/rows[11].columns[4].middlerows.middlemiddle.UnitCellX/PathFlop/data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.DQ       Tcko                  0.200   CellGrid/rows[11].columns[4].middlerows.middlemiddle.UnitCellX/PathFlop/data
                                                       CellGrid/rows[11].columns[4].middlerows.middlemiddle.UnitCellX/PathFlop/data
    SLICE_X4Y19.D6       net (fanout=2)        0.025   CellGrid/rows[11].columns[4].middlerows.middlemiddle.UnitCellX/PathFlop/data
    SLICE_X4Y19.CLK      Tah         (-Th)    -0.190   CellGrid/rows[11].columns[4].middlerows.middlemiddle.UnitCellX/PathFlop/data
                                                       CellGrid/rows[11].columns[4].middlerows.middlemiddle.UnitCellX/PathFlop/data_rstpot
                                                       CellGrid/rows[11].columns[4].middlerows.middlemiddle.UnitCellX/PathFlop/data
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point CellGrid/rows[11].columns[6].middlerows.middlemiddle.UnitCellX/PathFlop/data (SLICE_X8Y13.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CellGrid/rows[11].columns[6].middlerows.middlemiddle.UnitCellX/PathFlop/data (FF)
  Destination:          CellGrid/rows[11].columns[6].middlerows.middlemiddle.UnitCellX/PathFlop/data (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CellGrid/rows[11].columns[6].middlerows.middlemiddle.UnitCellX/PathFlop/data to CellGrid/rows[11].columns[6].middlerows.middlemiddle.UnitCellX/PathFlop/data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.DQ       Tcko                  0.200   CellGrid/rows[11].columns[6].middlerows.middlemiddle.UnitCellX/PathFlop/data
                                                       CellGrid/rows[11].columns[6].middlerows.middlemiddle.UnitCellX/PathFlop/data
    SLICE_X8Y13.D6       net (fanout=2)        0.025   CellGrid/rows[11].columns[6].middlerows.middlemiddle.UnitCellX/PathFlop/data
    SLICE_X8Y13.CLK      Tah         (-Th)    -0.190   CellGrid/rows[11].columns[6].middlerows.middlemiddle.UnitCellX/PathFlop/data
                                                       CellGrid/rows[11].columns[6].middlerows.middlemiddle.UnitCellX/PathFlop/data_rstpot
                                                       CellGrid/rows[11].columns[6].middlerows.middlemiddle.UnitCellX/PathFlop/data
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point CellGrid/rows[3].columns[10].middlerows.middlemiddle.UnitCellX/PathFlop/data (SLICE_X20Y15.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CellGrid/rows[3].columns[10].middlerows.middlemiddle.UnitCellX/PathFlop/data (FF)
  Destination:          CellGrid/rows[3].columns[10].middlerows.middlemiddle.UnitCellX/PathFlop/data (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CellGrid/rows[3].columns[10].middlerows.middlemiddle.UnitCellX/PathFlop/data to CellGrid/rows[3].columns[10].middlerows.middlemiddle.UnitCellX/PathFlop/data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.DQ      Tcko                  0.200   CellGrid/rows[3].columns[10].middlerows.middlemiddle.UnitCellX/PathFlop/data
                                                       CellGrid/rows[3].columns[10].middlerows.middlemiddle.UnitCellX/PathFlop/data
    SLICE_X20Y15.D6      net (fanout=2)        0.025   CellGrid/rows[3].columns[10].middlerows.middlemiddle.UnitCellX/PathFlop/data
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.190   CellGrid/rows[3].columns[10].middlerows.middlemiddle.UnitCellX/PathFlop/data
                                                       CellGrid/rows[3].columns[10].middlerows.middlemiddle.UnitCellX/PathFlop/data_rstpot
                                                       CellGrid/rows[3].columns[10].middlerows.middlemiddle.UnitCellX/PathFlop/data
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Receiver/Shift_Reg/reg_data<8>/CLK
  Logical resource: Receiver/Shift_Reg/Mshreg_reg_data_8/CLK
  Location pin: SLICE_X22Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Receiver/Synchronizer/flop2/CLK
  Logical resource: Receiver/Synchronizer/Mshreg_flop2/CLK
  Location pin: SLICE_X26Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.464|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3698  Score: 4748775  (Setup/Max: 4748775, Hold: 0)

Constraints cover 25086075 paths, 0 nets, and 34144 connections

Design statistics:
   Minimum period:  13.464ns{1}   (Maximum frequency:  74.272MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 27 15:07:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



