#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000231478fe310 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002314793e030_0 .net "PC", 31 0, v0000023147937df0_0;  1 drivers
v000002314793d950_0 .var "clk", 0 0;
v000002314793ddb0_0 .net "clkout", 0 0, L_00000231479c7640;  1 drivers
v000002314793dbd0_0 .net "cycles_consumed", 31 0, v0000023147939900_0;  1 drivers
v000002314793d770_0 .var "rst", 0 0;
S_00000231478a3160 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000231478fe310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000023147918c80 .param/l "RType" 0 4 2, C4<000000>;
P_0000023147918cb8 .param/l "add" 0 4 5, C4<100000>;
P_0000023147918cf0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023147918d28 .param/l "addu" 0 4 5, C4<100001>;
P_0000023147918d60 .param/l "and_" 0 4 5, C4<100100>;
P_0000023147918d98 .param/l "andi" 0 4 8, C4<001100>;
P_0000023147918dd0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023147918e08 .param/l "bne" 0 4 10, C4<000101>;
P_0000023147918e40 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000023147918e78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023147918eb0 .param/l "j" 0 4 12, C4<000010>;
P_0000023147918ee8 .param/l "jal" 0 4 12, C4<000011>;
P_0000023147918f20 .param/l "jr" 0 4 6, C4<001000>;
P_0000023147918f58 .param/l "lw" 0 4 8, C4<100011>;
P_0000023147918f90 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023147918fc8 .param/l "or_" 0 4 5, C4<100101>;
P_0000023147919000 .param/l "ori" 0 4 8, C4<001101>;
P_0000023147919038 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023147919070 .param/l "sll" 0 4 6, C4<000000>;
P_00000231479190a8 .param/l "slt" 0 4 5, C4<101010>;
P_00000231479190e0 .param/l "slti" 0 4 8, C4<101010>;
P_0000023147919118 .param/l "srl" 0 4 6, C4<000010>;
P_0000023147919150 .param/l "sub" 0 4 5, C4<100010>;
P_0000023147919188 .param/l "subu" 0 4 5, C4<100011>;
P_00000231479191c0 .param/l "sw" 0 4 8, C4<101011>;
P_00000231479191f8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023147919230 .param/l "xori" 0 4 8, C4<001110>;
L_00000231478e4f60 .functor NOT 1, v000002314793d770_0, C4<0>, C4<0>, C4<0>;
L_00000231479c7870 .functor NOT 1, v000002314793d770_0, C4<0>, C4<0>, C4<0>;
L_00000231479c7480 .functor NOT 1, v000002314793d770_0, C4<0>, C4<0>, C4<0>;
L_00000231479c7aa0 .functor NOT 1, v000002314793d770_0, C4<0>, C4<0>, C4<0>;
L_00000231479c7720 .functor NOT 1, v000002314793d770_0, C4<0>, C4<0>, C4<0>;
L_00000231479c6d10 .functor NOT 1, v000002314793d770_0, C4<0>, C4<0>, C4<0>;
L_00000231479c79c0 .functor NOT 1, v000002314793d770_0, C4<0>, C4<0>, C4<0>;
L_00000231479c72c0 .functor NOT 1, v000002314793d770_0, C4<0>, C4<0>, C4<0>;
L_00000231479c7640 .functor OR 1, v000002314793d950_0, v00000231479047a0_0, C4<0>, C4<0>;
L_00000231479c76b0 .functor OR 1, L_000002314793d130, L_000002314793d1d0, C4<0>, C4<0>;
L_00000231479c78e0 .functor AND 1, L_000002314793e710, L_000002314793e5d0, C4<1>, C4<1>;
L_00000231479c7a30 .functor NOT 1, v000002314793d770_0, C4<0>, C4<0>, C4<0>;
L_00000231479c74f0 .functor OR 1, L_00000231479d9ac0, L_00000231479d9520, C4<0>, C4<0>;
L_00000231479c7790 .functor OR 1, L_00000231479c74f0, L_00000231479d8760, C4<0>, C4<0>;
L_00000231479c7950 .functor OR 1, L_00000231479d9700, L_00000231479d9160, C4<0>, C4<0>;
L_00000231479c7b10 .functor AND 1, L_00000231479d7e00, L_00000231479c7950, C4<1>, C4<1>;
L_00000231479c6d80 .functor OR 1, L_00000231479d8da0, L_00000231479d8080, C4<0>, C4<0>;
L_00000231479c7b80 .functor AND 1, L_00000231479d84e0, L_00000231479c6d80, C4<1>, C4<1>;
L_00000231479c6ca0 .functor NOT 1, L_00000231479c7640, C4<0>, C4<0>, C4<0>;
v0000023147938bb0_0 .net "ALUOp", 3 0, v0000023147904700_0;  1 drivers
v00000231479391f0_0 .net "ALUResult", 31 0, v0000023147935840_0;  1 drivers
v0000023147937490_0 .net "ALUSrc", 0 0, v0000023147904980_0;  1 drivers
v0000023147939150_0 .net "ALUin2", 31 0, L_00000231479d7fe0;  1 drivers
v0000023147938390_0 .net "MemReadEn", 0 0, v0000023147904200_0;  1 drivers
v0000023147937670_0 .net "MemWriteEn", 0 0, v0000023147903800_0;  1 drivers
v0000023147937cb0_0 .net "MemtoReg", 0 0, v0000023147902c20_0;  1 drivers
v00000231479386b0_0 .net "PC", 31 0, v0000023147937df0_0;  alias, 1 drivers
v0000023147938250_0 .net "PCPlus1", 31 0, L_000002314793da90;  1 drivers
v0000023147937710_0 .net "PCsrc", 1 0, v0000023147936740_0;  1 drivers
v0000023147939010_0 .net "RegDst", 0 0, v00000231479042a0_0;  1 drivers
v00000231479390b0_0 .net "RegWriteEn", 0 0, v0000023147904480_0;  1 drivers
v00000231479377b0_0 .net "WriteRegister", 4 0, L_00000231479d86c0;  1 drivers
v0000023147937e90_0 .net *"_ivl_0", 0 0, L_00000231478e4f60;  1 drivers
L_000002314797ec90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000231479387f0_0 .net/2u *"_ivl_10", 4 0, L_000002314797ec90;  1 drivers
L_000002314797f080 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023147938d90_0 .net *"_ivl_101", 15 0, L_000002314797f080;  1 drivers
v0000023147938e30_0 .net *"_ivl_102", 31 0, L_000002314793def0;  1 drivers
L_000002314797f0c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023147937850_0 .net *"_ivl_105", 25 0, L_000002314797f0c8;  1 drivers
L_000002314797f110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023147937a30_0 .net/2u *"_ivl_106", 31 0, L_000002314797f110;  1 drivers
v0000023147938070_0 .net *"_ivl_108", 0 0, L_000002314793e710;  1 drivers
L_000002314797f158 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000231479378f0_0 .net/2u *"_ivl_110", 5 0, L_000002314797f158;  1 drivers
v0000023147938f70_0 .net *"_ivl_112", 0 0, L_000002314793e5d0;  1 drivers
v0000023147937350_0 .net *"_ivl_115", 0 0, L_00000231479c78e0;  1 drivers
v00000231479382f0_0 .net *"_ivl_116", 47 0, L_000002314793e670;  1 drivers
L_000002314797f1a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023147938570_0 .net *"_ivl_119", 15 0, L_000002314797f1a0;  1 drivers
L_000002314797ecd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023147938b10_0 .net/2u *"_ivl_12", 5 0, L_000002314797ecd8;  1 drivers
v0000023147937b70_0 .net *"_ivl_120", 47 0, L_000002314793e7b0;  1 drivers
L_000002314797f1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023147938ed0_0 .net *"_ivl_123", 15 0, L_000002314797f1e8;  1 drivers
v0000023147938c50_0 .net *"_ivl_125", 0 0, L_000002314793df90;  1 drivers
v0000023147938cf0_0 .net *"_ivl_126", 31 0, L_000002314793e210;  1 drivers
v0000023147937990_0 .net *"_ivl_128", 47 0, L_000002314793e2b0;  1 drivers
v0000023147938a70_0 .net *"_ivl_130", 47 0, L_000002314793d310;  1 drivers
v0000023147938750_0 .net *"_ivl_132", 47 0, L_000002314793e3f0;  1 drivers
v0000023147937ad0_0 .net *"_ivl_134", 47 0, L_000002314793e530;  1 drivers
L_000002314797f230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023147938110_0 .net/2u *"_ivl_138", 1 0, L_000002314797f230;  1 drivers
v0000023147938430_0 .net *"_ivl_14", 0 0, L_000002314793e490;  1 drivers
v0000023147938890_0 .net *"_ivl_140", 0 0, L_000002314793e850;  1 drivers
L_000002314797f278 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023147937c10_0 .net/2u *"_ivl_142", 1 0, L_000002314797f278;  1 drivers
v0000023147937f30_0 .net *"_ivl_144", 0 0, L_000002314793e990;  1 drivers
L_000002314797f2c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023147937fd0_0 .net/2u *"_ivl_146", 1 0, L_000002314797f2c0;  1 drivers
v00000231479381b0_0 .net *"_ivl_148", 0 0, L_00000231479d97a0;  1 drivers
L_000002314797f308 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000231479384d0_0 .net/2u *"_ivl_150", 31 0, L_000002314797f308;  1 drivers
L_000002314797f350 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000023147938610_0 .net/2u *"_ivl_152", 31 0, L_000002314797f350;  1 drivers
v0000023147938930_0 .net *"_ivl_154", 31 0, L_00000231479d8620;  1 drivers
v00000231479389d0_0 .net *"_ivl_156", 31 0, L_00000231479d93e0;  1 drivers
L_000002314797ed20 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002314797aa70_0 .net/2u *"_ivl_16", 4 0, L_000002314797ed20;  1 drivers
v000002314797a070_0 .net *"_ivl_160", 0 0, L_00000231479c7a30;  1 drivers
L_000002314797f3e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023147979cb0_0 .net/2u *"_ivl_162", 31 0, L_000002314797f3e0;  1 drivers
L_000002314797f4b8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002314797a1b0_0 .net/2u *"_ivl_166", 5 0, L_000002314797f4b8;  1 drivers
v0000023147979170_0 .net *"_ivl_168", 0 0, L_00000231479d9ac0;  1 drivers
L_000002314797f500 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023147979e90_0 .net/2u *"_ivl_170", 5 0, L_000002314797f500;  1 drivers
v0000023147978db0_0 .net *"_ivl_172", 0 0, L_00000231479d9520;  1 drivers
v0000023147979670_0 .net *"_ivl_175", 0 0, L_00000231479c74f0;  1 drivers
L_000002314797f548 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023147979710_0 .net/2u *"_ivl_176", 5 0, L_000002314797f548;  1 drivers
v000002314797a9d0_0 .net *"_ivl_178", 0 0, L_00000231479d8760;  1 drivers
v0000023147978e50_0 .net *"_ivl_181", 0 0, L_00000231479c7790;  1 drivers
L_000002314797f590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314797ab10_0 .net/2u *"_ivl_182", 15 0, L_000002314797f590;  1 drivers
v00000231479797b0_0 .net *"_ivl_184", 31 0, L_00000231479d90c0;  1 drivers
v0000023147978ef0_0 .net *"_ivl_187", 0 0, L_00000231479d7cc0;  1 drivers
v000002314797a610_0 .net *"_ivl_188", 15 0, L_00000231479d8800;  1 drivers
v000002314797a2f0_0 .net *"_ivl_19", 4 0, L_000002314793d630;  1 drivers
v0000023147979df0_0 .net *"_ivl_190", 31 0, L_00000231479d9660;  1 drivers
v0000023147978f90_0 .net *"_ivl_194", 31 0, L_00000231479d7f40;  1 drivers
L_000002314797f5d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314797a430_0 .net *"_ivl_197", 25 0, L_000002314797f5d8;  1 drivers
L_000002314797f620 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314797a4d0_0 .net/2u *"_ivl_198", 31 0, L_000002314797f620;  1 drivers
L_000002314797ec48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000231479798f0_0 .net/2u *"_ivl_2", 5 0, L_000002314797ec48;  1 drivers
v0000023147979850_0 .net *"_ivl_20", 4 0, L_000002314793e350;  1 drivers
v000002314797a570_0 .net *"_ivl_200", 0 0, L_00000231479d7e00;  1 drivers
L_000002314797f668 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023147979a30_0 .net/2u *"_ivl_202", 5 0, L_000002314797f668;  1 drivers
v0000023147979990_0 .net *"_ivl_204", 0 0, L_00000231479d9700;  1 drivers
L_000002314797f6b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002314797a7f0_0 .net/2u *"_ivl_206", 5 0, L_000002314797f6b0;  1 drivers
v0000023147979490_0 .net *"_ivl_208", 0 0, L_00000231479d9160;  1 drivers
v0000023147979530_0 .net *"_ivl_211", 0 0, L_00000231479c7950;  1 drivers
v0000023147979030_0 .net *"_ivl_213", 0 0, L_00000231479c7b10;  1 drivers
L_000002314797f6f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023147979ad0_0 .net/2u *"_ivl_214", 5 0, L_000002314797f6f8;  1 drivers
v0000023147978c70_0 .net *"_ivl_216", 0 0, L_00000231479d8940;  1 drivers
L_000002314797f740 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023147979b70_0 .net/2u *"_ivl_218", 31 0, L_000002314797f740;  1 drivers
v0000023147979f30_0 .net *"_ivl_220", 31 0, L_00000231479d9020;  1 drivers
v0000023147979fd0_0 .net *"_ivl_224", 31 0, L_00000231479d83a0;  1 drivers
L_000002314797f788 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314797a6b0_0 .net *"_ivl_227", 25 0, L_000002314797f788;  1 drivers
L_000002314797f7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023147979d50_0 .net/2u *"_ivl_228", 31 0, L_000002314797f7d0;  1 drivers
v0000023147978d10_0 .net *"_ivl_230", 0 0, L_00000231479d84e0;  1 drivers
L_000002314797f818 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023147979c10_0 .net/2u *"_ivl_232", 5 0, L_000002314797f818;  1 drivers
v0000023147979210_0 .net *"_ivl_234", 0 0, L_00000231479d8da0;  1 drivers
L_000002314797f860 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000231479790d0_0 .net/2u *"_ivl_236", 5 0, L_000002314797f860;  1 drivers
v00000231479792b0_0 .net *"_ivl_238", 0 0, L_00000231479d8080;  1 drivers
v0000023147979350_0 .net *"_ivl_24", 0 0, L_00000231479c7480;  1 drivers
v000002314797a890_0 .net *"_ivl_241", 0 0, L_00000231479c6d80;  1 drivers
v000002314797a750_0 .net *"_ivl_243", 0 0, L_00000231479c7b80;  1 drivers
L_000002314797f8a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000231479793f0_0 .net/2u *"_ivl_244", 5 0, L_000002314797f8a8;  1 drivers
v000002314797a930_0 .net *"_ivl_246", 0 0, L_00000231479d81c0;  1 drivers
v000002314797a110_0 .net *"_ivl_248", 31 0, L_00000231479d9340;  1 drivers
L_000002314797ed68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002314797a250_0 .net/2u *"_ivl_26", 4 0, L_000002314797ed68;  1 drivers
v000002314797a390_0 .net *"_ivl_29", 4 0, L_000002314793d6d0;  1 drivers
v00000231479795d0_0 .net *"_ivl_32", 0 0, L_00000231479c7aa0;  1 drivers
L_000002314797edb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002314793a440_0 .net/2u *"_ivl_34", 4 0, L_000002314797edb0;  1 drivers
v000002314793a800_0 .net *"_ivl_37", 4 0, L_000002314793ce10;  1 drivers
v000002314793ac60_0 .net *"_ivl_40", 0 0, L_00000231479c7720;  1 drivers
L_000002314797edf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314793a8a0_0 .net/2u *"_ivl_42", 15 0, L_000002314797edf8;  1 drivers
v000002314793a620_0 .net *"_ivl_45", 15 0, L_000002314793dc70;  1 drivers
v0000023147939b80_0 .net *"_ivl_48", 0 0, L_00000231479c6d10;  1 drivers
v000002314793a120_0 .net *"_ivl_5", 5 0, L_000002314793d590;  1 drivers
L_000002314797ee40 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023147939f40_0 .net/2u *"_ivl_50", 36 0, L_000002314797ee40;  1 drivers
L_000002314797ee88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314793a6c0_0 .net/2u *"_ivl_52", 31 0, L_000002314797ee88;  1 drivers
v000002314793ad00_0 .net *"_ivl_55", 4 0, L_000002314793ea30;  1 drivers
v0000023147939720_0 .net *"_ivl_56", 36 0, L_000002314793cb90;  1 drivers
v000002314793ada0_0 .net *"_ivl_58", 36 0, L_000002314793d9f0;  1 drivers
v00000231479399a0_0 .net *"_ivl_62", 0 0, L_00000231479c79c0;  1 drivers
L_000002314797eed0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002314793b0c0_0 .net/2u *"_ivl_64", 5 0, L_000002314797eed0;  1 drivers
v000002314793af80_0 .net *"_ivl_67", 5 0, L_000002314793cff0;  1 drivers
v000002314793a760_0 .net *"_ivl_70", 0 0, L_00000231479c72c0;  1 drivers
L_000002314797ef18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314793b160_0 .net/2u *"_ivl_72", 57 0, L_000002314797ef18;  1 drivers
L_000002314797ef60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314793aa80_0 .net/2u *"_ivl_74", 31 0, L_000002314797ef60;  1 drivers
v0000023147939e00_0 .net *"_ivl_77", 25 0, L_000002314793e8f0;  1 drivers
v00000231479394a0_0 .net *"_ivl_78", 57 0, L_000002314793dd10;  1 drivers
v0000023147939400_0 .net *"_ivl_8", 0 0, L_00000231479c7870;  1 drivers
v000002314793a4e0_0 .net *"_ivl_80", 57 0, L_000002314793de50;  1 drivers
L_000002314797efa8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002314793b020_0 .net/2u *"_ivl_84", 31 0, L_000002314797efa8;  1 drivers
L_000002314797eff0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023147939cc0_0 .net/2u *"_ivl_88", 5 0, L_000002314797eff0;  1 drivers
v000002314793ae40_0 .net *"_ivl_90", 0 0, L_000002314793d130;  1 drivers
L_000002314797f038 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023147939fe0_0 .net/2u *"_ivl_92", 5 0, L_000002314797f038;  1 drivers
v000002314793a080_0 .net *"_ivl_94", 0 0, L_000002314793d1d0;  1 drivers
v000002314793a940_0 .net *"_ivl_97", 0 0, L_00000231479c76b0;  1 drivers
v000002314793a1c0_0 .net *"_ivl_98", 47 0, L_000002314793d270;  1 drivers
v000002314793abc0_0 .net "adderResult", 31 0, L_000002314793d450;  1 drivers
v00000231479395e0_0 .net "address", 31 0, L_000002314793d090;  1 drivers
v000002314793ab20_0 .net "clk", 0 0, L_00000231479c7640;  alias, 1 drivers
v0000023147939900_0 .var "cycles_consumed", 31 0;
o0000023147941048 .functor BUFZ 1, C4<z>; HiZ drive
v0000023147939a40_0 .net "excep_flag", 0 0, o0000023147941048;  0 drivers
v000002314793aee0_0 .net "extImm", 31 0, L_00000231479d9b60;  1 drivers
v000002314793b200_0 .net "funct", 5 0, L_000002314793d810;  1 drivers
v000002314793a9e0_0 .net "hlt", 0 0, v00000231479047a0_0;  1 drivers
v0000023147939360_0 .net "imm", 15 0, L_000002314793cf50;  1 drivers
v0000023147939540_0 .net "immediate", 31 0, L_00000231479d7d60;  1 drivers
v00000231479397c0_0 .net "input_clk", 0 0, v000002314793d950_0;  1 drivers
v0000023147939c20_0 .net "instruction", 31 0, L_00000231479d98e0;  1 drivers
v0000023147939860_0 .net "memoryReadData", 31 0, v00000231479361a0_0;  1 drivers
v000002314793a260_0 .net "nextPC", 31 0, L_00000231479d9a20;  1 drivers
v0000023147939680_0 .net "opcode", 5 0, L_000002314793d8b0;  1 drivers
v0000023147939ae0_0 .net "rd", 4 0, L_000002314793ceb0;  1 drivers
v0000023147939d60_0 .net "readData1", 31 0, L_00000231479c75d0;  1 drivers
v000002314793a300_0 .net "readData1_w", 31 0, L_00000231479d9480;  1 drivers
v000002314793a580_0 .net "readData2", 31 0, L_00000231479c7170;  1 drivers
v0000023147939ea0_0 .net "rs", 4 0, L_000002314793d3b0;  1 drivers
v000002314793a3a0_0 .net "rst", 0 0, v000002314793d770_0;  1 drivers
v000002314793cc30_0 .net "rt", 4 0, L_000002314793e0d0;  1 drivers
v000002314793e170_0 .net "shamt", 31 0, L_000002314793ccd0;  1 drivers
v000002314793db30_0 .net "wire_instruction", 31 0, L_00000231479c7560;  1 drivers
v000002314793d4f0_0 .net "writeData", 31 0, L_00000231479d95c0;  1 drivers
v000002314793cd70_0 .net "zero", 0 0, L_00000231479d8260;  1 drivers
L_000002314793d590 .part L_00000231479d98e0, 26, 6;
L_000002314793d8b0 .functor MUXZ 6, L_000002314793d590, L_000002314797ec48, L_00000231478e4f60, C4<>;
L_000002314793e490 .cmp/eq 6, L_000002314793d8b0, L_000002314797ecd8;
L_000002314793d630 .part L_00000231479d98e0, 11, 5;
L_000002314793e350 .functor MUXZ 5, L_000002314793d630, L_000002314797ed20, L_000002314793e490, C4<>;
L_000002314793ceb0 .functor MUXZ 5, L_000002314793e350, L_000002314797ec90, L_00000231479c7870, C4<>;
L_000002314793d6d0 .part L_00000231479d98e0, 21, 5;
L_000002314793d3b0 .functor MUXZ 5, L_000002314793d6d0, L_000002314797ed68, L_00000231479c7480, C4<>;
L_000002314793ce10 .part L_00000231479d98e0, 16, 5;
L_000002314793e0d0 .functor MUXZ 5, L_000002314793ce10, L_000002314797edb0, L_00000231479c7aa0, C4<>;
L_000002314793dc70 .part L_00000231479d98e0, 0, 16;
L_000002314793cf50 .functor MUXZ 16, L_000002314793dc70, L_000002314797edf8, L_00000231479c7720, C4<>;
L_000002314793ea30 .part L_00000231479d98e0, 6, 5;
L_000002314793cb90 .concat [ 5 32 0 0], L_000002314793ea30, L_000002314797ee88;
L_000002314793d9f0 .functor MUXZ 37, L_000002314793cb90, L_000002314797ee40, L_00000231479c6d10, C4<>;
L_000002314793ccd0 .part L_000002314793d9f0, 0, 32;
L_000002314793cff0 .part L_00000231479d98e0, 0, 6;
L_000002314793d810 .functor MUXZ 6, L_000002314793cff0, L_000002314797eed0, L_00000231479c79c0, C4<>;
L_000002314793e8f0 .part L_00000231479d98e0, 0, 26;
L_000002314793dd10 .concat [ 26 32 0 0], L_000002314793e8f0, L_000002314797ef60;
L_000002314793de50 .functor MUXZ 58, L_000002314793dd10, L_000002314797ef18, L_00000231479c72c0, C4<>;
L_000002314793d090 .part L_000002314793de50, 0, 32;
L_000002314793da90 .arith/sum 32, v0000023147937df0_0, L_000002314797efa8;
L_000002314793d130 .cmp/eq 6, L_000002314793d8b0, L_000002314797eff0;
L_000002314793d1d0 .cmp/eq 6, L_000002314793d8b0, L_000002314797f038;
L_000002314793d270 .concat [ 32 16 0 0], L_000002314793d090, L_000002314797f080;
L_000002314793def0 .concat [ 6 26 0 0], L_000002314793d8b0, L_000002314797f0c8;
L_000002314793e710 .cmp/eq 32, L_000002314793def0, L_000002314797f110;
L_000002314793e5d0 .cmp/eq 6, L_000002314793d810, L_000002314797f158;
L_000002314793e670 .concat [ 32 16 0 0], L_00000231479c75d0, L_000002314797f1a0;
L_000002314793e7b0 .concat [ 32 16 0 0], v0000023147937df0_0, L_000002314797f1e8;
L_000002314793df90 .part L_000002314793cf50, 15, 1;
LS_000002314793e210_0_0 .concat [ 1 1 1 1], L_000002314793df90, L_000002314793df90, L_000002314793df90, L_000002314793df90;
LS_000002314793e210_0_4 .concat [ 1 1 1 1], L_000002314793df90, L_000002314793df90, L_000002314793df90, L_000002314793df90;
LS_000002314793e210_0_8 .concat [ 1 1 1 1], L_000002314793df90, L_000002314793df90, L_000002314793df90, L_000002314793df90;
LS_000002314793e210_0_12 .concat [ 1 1 1 1], L_000002314793df90, L_000002314793df90, L_000002314793df90, L_000002314793df90;
LS_000002314793e210_0_16 .concat [ 1 1 1 1], L_000002314793df90, L_000002314793df90, L_000002314793df90, L_000002314793df90;
LS_000002314793e210_0_20 .concat [ 1 1 1 1], L_000002314793df90, L_000002314793df90, L_000002314793df90, L_000002314793df90;
LS_000002314793e210_0_24 .concat [ 1 1 1 1], L_000002314793df90, L_000002314793df90, L_000002314793df90, L_000002314793df90;
LS_000002314793e210_0_28 .concat [ 1 1 1 1], L_000002314793df90, L_000002314793df90, L_000002314793df90, L_000002314793df90;
LS_000002314793e210_1_0 .concat [ 4 4 4 4], LS_000002314793e210_0_0, LS_000002314793e210_0_4, LS_000002314793e210_0_8, LS_000002314793e210_0_12;
LS_000002314793e210_1_4 .concat [ 4 4 4 4], LS_000002314793e210_0_16, LS_000002314793e210_0_20, LS_000002314793e210_0_24, LS_000002314793e210_0_28;
L_000002314793e210 .concat [ 16 16 0 0], LS_000002314793e210_1_0, LS_000002314793e210_1_4;
L_000002314793e2b0 .concat [ 16 32 0 0], L_000002314793cf50, L_000002314793e210;
L_000002314793d310 .arith/sum 48, L_000002314793e7b0, L_000002314793e2b0;
L_000002314793e3f0 .functor MUXZ 48, L_000002314793d310, L_000002314793e670, L_00000231479c78e0, C4<>;
L_000002314793e530 .functor MUXZ 48, L_000002314793e3f0, L_000002314793d270, L_00000231479c76b0, C4<>;
L_000002314793d450 .part L_000002314793e530, 0, 32;
L_000002314793e850 .cmp/eq 2, v0000023147936740_0, L_000002314797f230;
L_000002314793e990 .cmp/eq 2, v0000023147936740_0, L_000002314797f278;
L_00000231479d97a0 .cmp/eq 2, v0000023147936740_0, L_000002314797f2c0;
L_00000231479d8620 .functor MUXZ 32, L_000002314797f350, L_000002314797f308, L_00000231479d97a0, C4<>;
L_00000231479d93e0 .functor MUXZ 32, L_00000231479d8620, L_000002314793d450, L_000002314793e990, C4<>;
L_00000231479d9a20 .functor MUXZ 32, L_00000231479d93e0, L_000002314793da90, L_000002314793e850, C4<>;
L_00000231479d98e0 .functor MUXZ 32, L_00000231479c7560, L_000002314797f3e0, L_00000231479c7a30, C4<>;
L_00000231479d9ac0 .cmp/eq 6, L_000002314793d8b0, L_000002314797f4b8;
L_00000231479d9520 .cmp/eq 6, L_000002314793d8b0, L_000002314797f500;
L_00000231479d8760 .cmp/eq 6, L_000002314793d8b0, L_000002314797f548;
L_00000231479d90c0 .concat [ 16 16 0 0], L_000002314793cf50, L_000002314797f590;
L_00000231479d7cc0 .part L_000002314793cf50, 15, 1;
LS_00000231479d8800_0_0 .concat [ 1 1 1 1], L_00000231479d7cc0, L_00000231479d7cc0, L_00000231479d7cc0, L_00000231479d7cc0;
LS_00000231479d8800_0_4 .concat [ 1 1 1 1], L_00000231479d7cc0, L_00000231479d7cc0, L_00000231479d7cc0, L_00000231479d7cc0;
LS_00000231479d8800_0_8 .concat [ 1 1 1 1], L_00000231479d7cc0, L_00000231479d7cc0, L_00000231479d7cc0, L_00000231479d7cc0;
LS_00000231479d8800_0_12 .concat [ 1 1 1 1], L_00000231479d7cc0, L_00000231479d7cc0, L_00000231479d7cc0, L_00000231479d7cc0;
L_00000231479d8800 .concat [ 4 4 4 4], LS_00000231479d8800_0_0, LS_00000231479d8800_0_4, LS_00000231479d8800_0_8, LS_00000231479d8800_0_12;
L_00000231479d9660 .concat [ 16 16 0 0], L_000002314793cf50, L_00000231479d8800;
L_00000231479d9b60 .functor MUXZ 32, L_00000231479d9660, L_00000231479d90c0, L_00000231479c7790, C4<>;
L_00000231479d7f40 .concat [ 6 26 0 0], L_000002314793d8b0, L_000002314797f5d8;
L_00000231479d7e00 .cmp/eq 32, L_00000231479d7f40, L_000002314797f620;
L_00000231479d9700 .cmp/eq 6, L_000002314793d810, L_000002314797f668;
L_00000231479d9160 .cmp/eq 6, L_000002314793d810, L_000002314797f6b0;
L_00000231479d8940 .cmp/eq 6, L_000002314793d8b0, L_000002314797f6f8;
L_00000231479d9020 .functor MUXZ 32, L_00000231479d9b60, L_000002314797f740, L_00000231479d8940, C4<>;
L_00000231479d7d60 .functor MUXZ 32, L_00000231479d9020, L_000002314793ccd0, L_00000231479c7b10, C4<>;
L_00000231479d83a0 .concat [ 6 26 0 0], L_000002314793d8b0, L_000002314797f788;
L_00000231479d84e0 .cmp/eq 32, L_00000231479d83a0, L_000002314797f7d0;
L_00000231479d8da0 .cmp/eq 6, L_000002314793d810, L_000002314797f818;
L_00000231479d8080 .cmp/eq 6, L_000002314793d810, L_000002314797f860;
L_00000231479d81c0 .cmp/eq 6, L_000002314793d8b0, L_000002314797f8a8;
L_00000231479d9340 .functor MUXZ 32, L_00000231479c75d0, v0000023147937df0_0, L_00000231479d81c0, C4<>;
L_00000231479d9480 .functor MUXZ 32, L_00000231479d9340, L_00000231479c7170, L_00000231479c7b80, C4<>;
S_00000231478a32f0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_00000231478a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002314790ce40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000231479c7800 .functor NOT 1, v0000023147904980_0, C4<0>, C4<0>, C4<0>;
v0000023147903440_0 .net *"_ivl_0", 0 0, L_00000231479c7800;  1 drivers
v0000023147903ee0_0 .net "in1", 31 0, L_00000231479c7170;  alias, 1 drivers
v0000023147903580_0 .net "in2", 31 0, L_00000231479d7d60;  alias, 1 drivers
v0000023147904660_0 .net "out", 31 0, L_00000231479d7fe0;  alias, 1 drivers
v0000023147903d00_0 .net "s", 0 0, v0000023147904980_0;  alias, 1 drivers
L_00000231479d7fe0 .functor MUXZ 32, L_00000231479d7d60, L_00000231479c7170, L_00000231479c7800, C4<>;
S_00000231478529c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_00000231478a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000023147970090 .param/l "RType" 0 4 2, C4<000000>;
P_00000231479700c8 .param/l "add" 0 4 5, C4<100000>;
P_0000023147970100 .param/l "addi" 0 4 8, C4<001000>;
P_0000023147970138 .param/l "addu" 0 4 5, C4<100001>;
P_0000023147970170 .param/l "and_" 0 4 5, C4<100100>;
P_00000231479701a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000231479701e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023147970218 .param/l "bne" 0 4 10, C4<000101>;
P_0000023147970250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023147970288 .param/l "j" 0 4 12, C4<000010>;
P_00000231479702c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000231479702f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023147970330 .param/l "lw" 0 4 8, C4<100011>;
P_0000023147970368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000231479703a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000231479703d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023147970410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023147970448 .param/l "sll" 0 4 6, C4<000000>;
P_0000023147970480 .param/l "slt" 0 4 5, C4<101010>;
P_00000231479704b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000231479704f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023147970528 .param/l "sub" 0 4 5, C4<100010>;
P_0000023147970560 .param/l "subu" 0 4 5, C4<100011>;
P_0000023147970598 .param/l "sw" 0 4 8, C4<101011>;
P_00000231479705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023147970608 .param/l "xori" 0 4 8, C4<001110>;
v0000023147904700_0 .var "ALUOp", 3 0;
v0000023147904980_0 .var "ALUSrc", 0 0;
v0000023147904200_0 .var "MemReadEn", 0 0;
v0000023147903800_0 .var "MemWriteEn", 0 0;
v0000023147902c20_0 .var "MemtoReg", 0 0;
v00000231479042a0_0 .var "RegDst", 0 0;
v0000023147904480_0 .var "RegWriteEn", 0 0;
v0000023147903f80_0 .net "funct", 5 0, L_000002314793d810;  alias, 1 drivers
v00000231479047a0_0 .var "hlt", 0 0;
v00000231479038a0_0 .net "opcode", 5 0, L_000002314793d8b0;  alias, 1 drivers
v0000023147903940_0 .net "rst", 0 0, v000002314793d770_0;  alias, 1 drivers
E_000002314790d080 .event anyedge, v0000023147903940_0, v00000231479038a0_0, v0000023147903f80_0;
S_0000023147852b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_00000231478a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002314790d140 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000231479c7560 .functor BUFZ 32, L_00000231479d8f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023147904840_0 .net "Data_Out", 31 0, L_00000231479c7560;  alias, 1 drivers
v00000231479043e0 .array "InstMem", 0 1023, 31 0;
v00000231479048e0_0 .net *"_ivl_0", 31 0, L_00000231479d8f80;  1 drivers
v00000231479039e0_0 .net *"_ivl_3", 9 0, L_00000231479d8440;  1 drivers
v0000023147904a20_0 .net *"_ivl_4", 11 0, L_00000231479d92a0;  1 drivers
L_000002314797f398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231478e42e0_0 .net *"_ivl_7", 1 0, L_000002314797f398;  1 drivers
v00000231478e46a0_0 .net "addr", 31 0, v0000023147937df0_0;  alias, 1 drivers
v0000023147935340_0 .var/i "i", 31 0;
L_00000231479d8f80 .array/port v00000231479043e0, L_00000231479d92a0;
L_00000231479d8440 .part v0000023147937df0_0, 0, 10;
L_00000231479d92a0 .concat [ 10 2 0 0], L_00000231479d8440, L_000002314797f398;
S_00000231478a1810 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_00000231478a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000231479c75d0 .functor BUFZ 32, L_00000231479d9200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000231479c7170 .functor BUFZ 32, L_00000231479d9840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000231479358e0_0 .net *"_ivl_0", 31 0, L_00000231479d9200;  1 drivers
v00000231479364c0_0 .net *"_ivl_10", 6 0, L_00000231479d9980;  1 drivers
L_000002314797f470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023147936ce0_0 .net *"_ivl_13", 1 0, L_000002314797f470;  1 drivers
v00000231479367e0_0 .net *"_ivl_2", 6 0, L_00000231479d7ea0;  1 drivers
L_000002314797f428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023147936920_0 .net *"_ivl_5", 1 0, L_000002314797f428;  1 drivers
v0000023147936b00_0 .net *"_ivl_8", 31 0, L_00000231479d9840;  1 drivers
v0000023147936100_0 .net "clk", 0 0, L_00000231479c7640;  alias, 1 drivers
v00000231479353e0_0 .var/i "i", 31 0;
v0000023147935520_0 .net "readData1", 31 0, L_00000231479c75d0;  alias, 1 drivers
v0000023147935b60_0 .net "readData2", 31 0, L_00000231479c7170;  alias, 1 drivers
v0000023147936c40_0 .net "readRegister1", 4 0, L_000002314793d3b0;  alias, 1 drivers
v0000023147935de0_0 .net "readRegister2", 4 0, L_000002314793e0d0;  alias, 1 drivers
v0000023147936420 .array "registers", 31 0, 31 0;
v0000023147936380_0 .net "rst", 0 0, v000002314793d770_0;  alias, 1 drivers
v00000231479369c0_0 .net "we", 0 0, v0000023147904480_0;  alias, 1 drivers
v00000231479355c0_0 .net "writeData", 31 0, L_00000231479d95c0;  alias, 1 drivers
v0000023147937140_0 .net "writeRegister", 4 0, L_00000231479d86c0;  alias, 1 drivers
E_000002314790d100/0 .event negedge, v0000023147903940_0;
E_000002314790d100/1 .event posedge, v0000023147936100_0;
E_000002314790d100 .event/or E_000002314790d100/0, E_000002314790d100/1;
L_00000231479d9200 .array/port v0000023147936420, L_00000231479d7ea0;
L_00000231479d7ea0 .concat [ 5 2 0 0], L_000002314793d3b0, L_000002314797f428;
L_00000231479d9840 .array/port v0000023147936420, L_00000231479d9980;
L_00000231479d9980 .concat [ 5 2 0 0], L_000002314793e0d0, L_000002314797f470;
S_00000231478a19a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000231478a1810;
 .timescale 0 0;
v00000231479357a0_0 .var/i "i", 31 0;
S_000002314788b9a0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_00000231478a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002314790d840 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000231479c71e0 .functor NOT 1, v00000231479042a0_0, C4<0>, C4<0>, C4<0>;
v0000023147935fc0_0 .net *"_ivl_0", 0 0, L_00000231479c71e0;  1 drivers
v0000023147936560_0 .net "in1", 4 0, L_000002314793e0d0;  alias, 1 drivers
v0000023147935c00_0 .net "in2", 4 0, L_000002314793ceb0;  alias, 1 drivers
v00000231479370a0_0 .net "out", 4 0, L_00000231479d86c0;  alias, 1 drivers
v0000023147935480_0 .net "s", 0 0, v00000231479042a0_0;  alias, 1 drivers
L_00000231479d86c0 .functor MUXZ 5, L_000002314793ceb0, L_000002314793e0d0, L_00000231479c71e0, C4<>;
S_000002314788bb30 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_00000231478a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002314790cd40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000231479c7090 .functor NOT 1, v0000023147902c20_0, C4<0>, C4<0>, C4<0>;
v0000023147936ba0_0 .net *"_ivl_0", 0 0, L_00000231479c7090;  1 drivers
v0000023147936600_0 .net "in1", 31 0, v0000023147935840_0;  alias, 1 drivers
v0000023147936a60_0 .net "in2", 31 0, v00000231479361a0_0;  alias, 1 drivers
v0000023147936880_0 .net "out", 31 0, L_00000231479d95c0;  alias, 1 drivers
v00000231479371e0_0 .net "s", 0 0, v0000023147902c20_0;  alias, 1 drivers
L_00000231479d95c0 .functor MUXZ 32, v00000231479361a0_0, v0000023147935840_0, L_00000231479c7090, C4<>;
S_00000231478d3dd0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_00000231478a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000231478d3f60 .param/l "ADD" 0 9 12, C4<0000>;
P_00000231478d3f98 .param/l "AND" 0 9 12, C4<0010>;
P_00000231478d3fd0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000231478d4008 .param/l "OR" 0 9 12, C4<0011>;
P_00000231478d4040 .param/l "SGT" 0 9 12, C4<0111>;
P_00000231478d4078 .param/l "SLL" 0 9 12, C4<1000>;
P_00000231478d40b0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000231478d40e8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000231478d4120 .param/l "SUB" 0 9 12, C4<0001>;
P_00000231478d4158 .param/l "XOR" 0 9 12, C4<0100>;
P_00000231478d4190 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000231478d41c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002314797f8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023147935ca0_0 .net/2u *"_ivl_0", 31 0, L_000002314797f8f0;  1 drivers
v0000023147936f60_0 .net "opSel", 3 0, v0000023147904700_0;  alias, 1 drivers
v0000023147935660_0 .net "operand1", 31 0, L_00000231479d9480;  alias, 1 drivers
v0000023147935700_0 .net "operand2", 31 0, L_00000231479d7fe0;  alias, 1 drivers
v0000023147935840_0 .var "result", 31 0;
v00000231479366a0_0 .net "zero", 0 0, L_00000231479d8260;  alias, 1 drivers
E_000002314790d280 .event anyedge, v0000023147904700_0, v0000023147935660_0, v0000023147904660_0;
L_00000231479d8260 .cmp/eq 32, v0000023147935840_0, L_000002314797f8f0;
S_00000231478ba480 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_00000231478a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000023147970650 .param/l "RType" 0 4 2, C4<000000>;
P_0000023147970688 .param/l "add" 0 4 5, C4<100000>;
P_00000231479706c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000231479706f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000023147970730 .param/l "and_" 0 4 5, C4<100100>;
P_0000023147970768 .param/l "andi" 0 4 8, C4<001100>;
P_00000231479707a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000231479707d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023147970810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023147970848 .param/l "j" 0 4 12, C4<000010>;
P_0000023147970880 .param/l "jal" 0 4 12, C4<000011>;
P_00000231479708b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000231479708f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000023147970928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023147970960 .param/l "or_" 0 4 5, C4<100101>;
P_0000023147970998 .param/l "ori" 0 4 8, C4<001101>;
P_00000231479709d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023147970a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000023147970a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000023147970a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000023147970ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023147970ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023147970b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000023147970b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000023147970b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023147970bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000023147936740_0 .var "PCsrc", 1 0;
v0000023147935980_0 .net "excep_flag", 0 0, o0000023147941048;  alias, 0 drivers
v0000023147935a20_0 .net "funct", 5 0, L_000002314793d810;  alias, 1 drivers
v0000023147935e80_0 .net "opcode", 5 0, L_000002314793d8b0;  alias, 1 drivers
v0000023147936060_0 .net "operand1", 31 0, L_00000231479c75d0;  alias, 1 drivers
v0000023147936d80_0 .net "operand2", 31 0, L_00000231479d7fe0;  alias, 1 drivers
v0000023147935d40_0 .net "rst", 0 0, v000002314793d770_0;  alias, 1 drivers
E_000002314790d480/0 .event anyedge, v0000023147903940_0, v0000023147935980_0, v00000231479038a0_0, v0000023147935520_0;
E_000002314790d480/1 .event anyedge, v0000023147904660_0, v0000023147903f80_0;
E_000002314790d480 .event/or E_000002314790d480/0, E_000002314790d480/1;
S_00000231478ba610 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_00000231478a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000023147937000 .array "DataMem", 0 1023, 31 0;
v0000023147936ec0_0 .net "address", 31 0, v0000023147935840_0;  alias, 1 drivers
v00000231479362e0_0 .net "clock", 0 0, L_00000231479c6ca0;  1 drivers
v0000023147935ac0_0 .net "data", 31 0, L_00000231479c7170;  alias, 1 drivers
v0000023147935f20_0 .var/i "i", 31 0;
v00000231479361a0_0 .var "q", 31 0;
v0000023147936240_0 .net "rden", 0 0, v0000023147904200_0;  alias, 1 drivers
v00000231479373f0_0 .net "wren", 0 0, v0000023147903800_0;  alias, 1 drivers
E_000002314790d3c0 .event posedge, v00000231479362e0_0;
S_0000023147886ac0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_00000231478a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002314790d780 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000023147937530_0 .net "PCin", 31 0, L_00000231479d9a20;  alias, 1 drivers
v0000023147937df0_0 .var "PCout", 31 0;
v00000231479375d0_0 .net "clk", 0 0, L_00000231479c7640;  alias, 1 drivers
v0000023147937d50_0 .net "rst", 0 0, v000002314793d770_0;  alias, 1 drivers
    .scope S_00000231478ba480;
T_0 ;
    %wait E_000002314790d480;
    %load/vec4 v0000023147935d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023147936740_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023147935980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023147936740_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000023147935e80_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000023147936060_0;
    %load/vec4 v0000023147936d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000023147935e80_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000023147936060_0;
    %load/vec4 v0000023147936d80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000023147935e80_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000023147935e80_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000023147935e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000023147935a20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023147936740_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023147936740_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023147886ac0;
T_1 ;
    %wait E_000002314790d100;
    %load/vec4 v0000023147937d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023147937df0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023147937530_0;
    %assign/vec4 v0000023147937df0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023147852b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023147935340_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023147935340_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023147935340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %load/vec4 v0000023147935340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023147935340_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231479043e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000231478529c0;
T_3 ;
    %wait E_000002314790d080;
    %load/vec4 v0000023147903940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000231479047a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000023147904700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023147904980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023147904480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023147903800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023147902c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023147904200_0, 0;
    %assign/vec4 v00000231479042a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000231479047a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000023147904700_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023147904980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023147904480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023147903800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023147902c20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023147904200_0, 0, 1;
    %store/vec4 v00000231479042a0_0, 0, 1;
    %load/vec4 v00000231479038a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231479047a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231479042a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904480_0, 0;
    %load/vec4 v0000023147903f80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904980_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904980_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231479042a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904980_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231479042a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904980_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904980_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904980_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904980_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904980_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147902c20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147903800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023147904980_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023147904700_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000231478a1810;
T_4 ;
    %wait E_000002314790d100;
    %fork t_1, S_00000231478a19a0;
    %jmp t_0;
    .scope S_00000231478a19a0;
t_1 ;
    %load/vec4 v0000023147936380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231479357a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000231479357a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000231479357a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023147936420, 0, 4;
    %load/vec4 v00000231479357a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231479357a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000231479369c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000231479355c0_0;
    %load/vec4 v0000023147937140_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023147936420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023147936420, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000231478a1810;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000231478a1810;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231479353e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000231479353e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000231479353e0_0;
    %ix/getv/s 4, v00000231479353e0_0;
    %load/vec4a v0000023147936420, 4;
    %ix/getv/s 4, v00000231479353e0_0;
    %load/vec4a v0000023147936420, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000231479353e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231479353e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000231478d3dd0;
T_6 ;
    %wait E_000002314790d280;
    %load/vec4 v0000023147936f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023147935840_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023147935660_0;
    %load/vec4 v0000023147935700_0;
    %add;
    %assign/vec4 v0000023147935840_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023147935660_0;
    %load/vec4 v0000023147935700_0;
    %sub;
    %assign/vec4 v0000023147935840_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023147935660_0;
    %load/vec4 v0000023147935700_0;
    %and;
    %assign/vec4 v0000023147935840_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023147935660_0;
    %load/vec4 v0000023147935700_0;
    %or;
    %assign/vec4 v0000023147935840_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023147935660_0;
    %load/vec4 v0000023147935700_0;
    %xor;
    %assign/vec4 v0000023147935840_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023147935660_0;
    %load/vec4 v0000023147935700_0;
    %or;
    %inv;
    %assign/vec4 v0000023147935840_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023147935660_0;
    %load/vec4 v0000023147935700_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000023147935840_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000023147935700_0;
    %load/vec4 v0000023147935660_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000023147935840_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023147935660_0;
    %ix/getv 4, v0000023147935700_0;
    %shiftl 4;
    %assign/vec4 v0000023147935840_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023147935660_0;
    %ix/getv 4, v0000023147935700_0;
    %shiftr 4;
    %assign/vec4 v0000023147935840_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000231478ba610;
T_7 ;
    %wait E_000002314790d3c0;
    %load/vec4 v0000023147936240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023147936ec0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023147937000, 4;
    %assign/vec4 v00000231479361a0_0, 0;
T_7.0 ;
    %load/vec4 v00000231479373f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023147935ac0_0;
    %ix/getv 3, v0000023147936ec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023147937000, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000231478ba610;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023147937000, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000231478ba610;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023147935f20_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000023147935f20_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000023147935f20_0;
    %load/vec4a v0000023147937000, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000023147935f20_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023147935f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023147935f20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000231478a3160;
T_10 ;
    %wait E_000002314790d100;
    %load/vec4 v000002314793a3a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023147939900_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023147939900_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023147939900_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000231478fe310;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002314793d950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002314793d770_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000231478fe310;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002314793d950_0;
    %inv;
    %assign/vec4 v000002314793d950_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000231478fe310;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002314793d770_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002314793d770_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002314793dbd0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
