
exercise_1.6-pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cc8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08004e58  08004e58  00014e58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005264  08005264  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  08005264  08005264  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005264  08005264  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005264  08005264  00015264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005268  08005268  00015268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800526c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000140  200001fc  08005468  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  08005468  0002033c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007465  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000120f  00000000  00000000  00027691  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000920  00000000  00000000  000288a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000878  00000000  00000000  000291c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000040aa  00000000  00000000  00029a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006dbb  00000000  00000000  0002dae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005b150  00000000  00000000  0003489d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008f9ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003934  00000000  00000000  0008fa40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004e40 	.word	0x08004e40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	08004e40 	.word	0x08004e40

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 8000ba8:	b480      	push	{r7}
 8000baa:	b087      	sub	sp, #28
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	617b      	str	r3, [r7, #20]
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	617b      	str	r3, [r7, #20]
 8000bc2:	e07c      	b.n	8000cbe <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bcc:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000bd8:	68fa      	ldr	r2, [r7, #12]
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d16b      	bne.n	8000cb8 <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	791b      	ldrb	r3, [r3, #4]
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d003      	beq.n	8000bf0 <GPIO_Init+0x48>
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	791b      	ldrb	r3, [r3, #4]
 8000bec:	2b02      	cmp	r3, #2
 8000bee:	d134      	bne.n	8000c5a <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	689a      	ldr	r2, [r3, #8]
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	2103      	movs	r1, #3
 8000bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfe:	43db      	mvns	r3, r3
 8000c00:	401a      	ands	r2, r3
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	689a      	ldr	r2, [r3, #8]
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	795b      	ldrb	r3, [r3, #5]
 8000c0e:	4619      	mov	r1, r3
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	fa01 f303 	lsl.w	r3, r1, r3
 8000c18:	431a      	orrs	r2, r3
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	889b      	ldrh	r3, [r3, #4]
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	4619      	mov	r1, r3
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	408b      	lsls	r3, r1
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	43db      	mvns	r3, r3
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	4013      	ands	r3, r2
 8000c36:	b29a      	uxth	r2, r3
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	889b      	ldrh	r3, [r3, #4]
 8000c40:	b29a      	uxth	r2, r3
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	799b      	ldrb	r3, [r3, #6]
 8000c46:	4619      	mov	r1, r3
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c50:	b29b      	uxth	r3, r3
 8000c52:	4313      	orrs	r3, r2
 8000c54:	b29a      	uxth	r2, r3
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	2103      	movs	r1, #3
 8000c64:	fa01 f303 	lsl.w	r3, r1, r3
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	401a      	ands	r2, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	791b      	ldrb	r3, [r3, #4]
 8000c78:	4619      	mov	r1, r3
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	005b      	lsls	r3, r3, #1
 8000c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c82:	431a      	orrs	r2, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	68da      	ldr	r2, [r3, #12]
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	2103      	movs	r1, #3
 8000c94:	fa01 f303 	lsl.w	r3, r1, r3
 8000c98:	43db      	mvns	r3, r3
 8000c9a:	401a      	ands	r2, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	68da      	ldr	r2, [r3, #12]
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	79db      	ldrb	r3, [r3, #7]
 8000ca8:	4619      	mov	r1, r3
 8000caa:	697b      	ldr	r3, [r7, #20]
 8000cac:	005b      	lsls	r3, r3, #1
 8000cae:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb2:	431a      	orrs	r2, r3
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	617b      	str	r3, [r7, #20]
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	2b0f      	cmp	r3, #15
 8000cc2:	f67f af7f 	bls.w	8000bc4 <GPIO_Init+0x1c>
    }
  }
}
 8000cc6:	bf00      	nop
 8000cc8:	bf00      	nop
 8000cca:	371c      	adds	r7, #28
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ce2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2202      	movs	r2, #2
 8000cee:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	71da      	strb	r2, [r3, #7]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <NVIC_PriorityGroupConfig>:
  *     @note When NVIC_PriorityGroup_0 is selected, it will no be any nested 
  *           interrupt. This interrupts priority is managed only with subpriority.                                    
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000d10:	4a06      	ldr	r2, [pc, #24]	; (8000d2c <NVIC_PriorityGroupConfig+0x24>)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d1c:	60d3      	str	r3, [r2, #12]
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000ed00 	.word	0xe000ed00

08000d30 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b087      	sub	sp, #28
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	617b      	str	r3, [r7, #20]
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	613b      	str	r3, [r7, #16]
 8000d40:	230f      	movs	r3, #15
 8000d42:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	78db      	ldrb	r3, [r3, #3]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d03a      	beq.n	8000dc2 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000d4c:	4b28      	ldr	r3, [pc, #160]	; (8000df0 <NVIC_Init+0xc0>)
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	43db      	mvns	r3, r3
 8000d52:	0a1b      	lsrs	r3, r3, #8
 8000d54:	f003 0307 	and.w	r3, r3, #7
 8000d58:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	f1c3 0304 	rsb	r3, r3, #4
 8000d60:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	fa22 f303 	lsr.w	r3, r2, r3
 8000d6a:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	785b      	ldrb	r3, [r3, #1]
 8000d70:	461a      	mov	r2, r3
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	789b      	ldrb	r3, [r3, #2]
 8000d7e:	461a      	mov	r2, r3
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	4013      	ands	r3, r2
 8000d84:	697a      	ldr	r2, [r7, #20]
 8000d86:	4313      	orrs	r3, r2
 8000d88:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	011b      	lsls	r3, r3, #4
 8000d8e:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000d90:	4a18      	ldr	r2, [pc, #96]	; (8000df4 <NVIC_Init+0xc4>)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	6979      	ldr	r1, [r7, #20]
 8000d98:	b2c9      	uxtb	r1, r1
 8000d9a:	4413      	add	r3, r2
 8000d9c:	460a      	mov	r2, r1
 8000d9e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000daa:	4912      	ldr	r1, [pc, #72]	; (8000df4 <NVIC_Init+0xc4>)
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	7812      	ldrb	r2, [r2, #0]
 8000db0:	0952      	lsrs	r2, r2, #5
 8000db2:	b2d2      	uxtb	r2, r2
 8000db4:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000db6:	2201      	movs	r2, #1
 8000db8:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000dbc:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000dc0:	e00f      	b.n	8000de2 <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000dca:	490a      	ldr	r1, [pc, #40]	; (8000df4 <NVIC_Init+0xc4>)
 8000dcc:	687a      	ldr	r2, [r7, #4]
 8000dce:	7812      	ldrb	r2, [r2, #0]
 8000dd0:	0952      	lsrs	r2, r2, #5
 8000dd2:	b2d2      	uxtb	r2, r2
 8000dd4:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000dda:	f100 0320 	add.w	r3, r0, #32
 8000dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000de2:	bf00      	nop
 8000de4:	371c      	adds	r7, #28
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000ed00 	.word	0xe000ed00
 8000df4:	e000e100 	.word	0xe000e100

08000df8 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b08b      	sub	sp, #44	; 0x2c
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	623b      	str	r3, [r7, #32]
 8000e04:	2300      	movs	r3, #0
 8000e06:	61fb      	str	r3, [r7, #28]
 8000e08:	2300      	movs	r3, #0
 8000e0a:	61bb      	str	r3, [r7, #24]
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
 8000e10:	2300      	movs	r3, #0
 8000e12:	613b      	str	r3, [r7, #16]
 8000e14:	2300      	movs	r3, #0
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	60fb      	str	r3, [r7, #12]
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000e20:	4b8b      	ldr	r3, [pc, #556]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f003 030c 	and.w	r3, r3, #12
 8000e28:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 8000e2a:	6a3b      	ldr	r3, [r7, #32]
 8000e2c:	2b08      	cmp	r3, #8
 8000e2e:	d011      	beq.n	8000e54 <RCC_GetClocksFreq+0x5c>
 8000e30:	6a3b      	ldr	r3, [r7, #32]
 8000e32:	2b08      	cmp	r3, #8
 8000e34:	d837      	bhi.n	8000ea6 <RCC_GetClocksFreq+0xae>
 8000e36:	6a3b      	ldr	r3, [r7, #32]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d003      	beq.n	8000e44 <RCC_GetClocksFreq+0x4c>
 8000e3c:	6a3b      	ldr	r3, [r7, #32]
 8000e3e:	2b04      	cmp	r3, #4
 8000e40:	d004      	beq.n	8000e4c <RCC_GetClocksFreq+0x54>
 8000e42:	e030      	b.n	8000ea6 <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	4a83      	ldr	r2, [pc, #524]	; (8001054 <RCC_GetClocksFreq+0x25c>)
 8000e48:	601a      	str	r2, [r3, #0]
      break;
 8000e4a:	e030      	b.n	8000eae <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a81      	ldr	r2, [pc, #516]	; (8001054 <RCC_GetClocksFreq+0x25c>)
 8000e50:	601a      	str	r2, [r3, #0]
      break;
 8000e52:	e02c      	b.n	8000eae <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000e54:	4b7e      	ldr	r3, [pc, #504]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000e5c:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000e5e:	4b7c      	ldr	r3, [pc, #496]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e66:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	0c9b      	lsrs	r3, r3, #18
 8000e6c:	3302      	adds	r3, #2
 8000e6e:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d105      	bne.n	8000e82 <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	4a77      	ldr	r2, [pc, #476]	; (8001058 <RCC_GetClocksFreq+0x260>)
 8000e7a:	fb02 f303 	mul.w	r3, r2, r3
 8000e7e:	627b      	str	r3, [r7, #36]	; 0x24
 8000e80:	e00d      	b.n	8000e9e <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000e82:	4b73      	ldr	r3, [pc, #460]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e86:	f003 030f 	and.w	r3, r3, #15
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8000e8e:	4a71      	ldr	r2, [pc, #452]	; (8001054 <RCC_GetClocksFreq+0x25c>)
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	fb02 f303 	mul.w	r3, r2, r3
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ea2:	601a      	str	r2, [r3, #0]
      break;
 8000ea4:	e003      	b.n	8000eae <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4a6a      	ldr	r2, [pc, #424]	; (8001054 <RCC_GetClocksFreq+0x25c>)
 8000eaa:	601a      	str	r2, [r3, #0]
      break;
 8000eac:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000eae:	4b68      	ldr	r3, [pc, #416]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000eb6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000eb8:	6a3b      	ldr	r3, [r7, #32]
 8000eba:	091b      	lsrs	r3, r3, #4
 8000ebc:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8000ebe:	4a67      	ldr	r2, [pc, #412]	; (800105c <RCC_GetClocksFreq+0x264>)
 8000ec0:	6a3b      	ldr	r3, [r7, #32]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	40da      	lsrs	r2, r3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000ed6:	4b5e      	ldr	r3, [pc, #376]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000ede:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 8000ee0:	6a3b      	ldr	r3, [r7, #32]
 8000ee2:	0a1b      	lsrs	r3, r3, #8
 8000ee4:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8000ee6:	4a5d      	ldr	r2, [pc, #372]	; (800105c <RCC_GetClocksFreq+0x264>)
 8000ee8:	6a3b      	ldr	r3, [r7, #32]
 8000eea:	4413      	add	r3, r2
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	685a      	ldr	r2, [r3, #4]
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	40da      	lsrs	r2, r3
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000efe:	4b54      	ldr	r3, [pc, #336]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000f06:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8000f08:	6a3b      	ldr	r3, [r7, #32]
 8000f0a:	0adb      	lsrs	r3, r3, #11
 8000f0c:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 8000f0e:	4a53      	ldr	r2, [pc, #332]	; (800105c <RCC_GetClocksFreq+0x264>)
 8000f10:	6a3b      	ldr	r3, [r7, #32]
 8000f12:	4413      	add	r3, r2
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	685a      	ldr	r2, [r3, #4]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	40da      	lsrs	r2, r3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 8000f26:	4b4a      	ldr	r3, [pc, #296]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f2a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000f2e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000f30:	6a3b      	ldr	r3, [r7, #32]
 8000f32:	091b      	lsrs	r3, r3, #4
 8000f34:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000f36:	4a4a      	ldr	r2, [pc, #296]	; (8001060 <RCC_GetClocksFreq+0x268>)
 8000f38:	6a3b      	ldr	r3, [r7, #32]
 8000f3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	f003 0310 	and.w	r3, r3, #16
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d006      	beq.n	8000f5a <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 8000f4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	fbb2 f2f3 	udiv	r2, r2, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	611a      	str	r2, [r3, #16]
 8000f58:	e003      	b.n	8000f62 <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8000f62:	4b3b      	ldr	r3, [pc, #236]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f66:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8000f6a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 8000f6c:	6a3b      	ldr	r3, [r7, #32]
 8000f6e:	0a5b      	lsrs	r3, r3, #9
 8000f70:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000f72:	4a3b      	ldr	r2, [pc, #236]	; (8001060 <RCC_GetClocksFreq+0x268>)
 8000f74:	6a3b      	ldr	r3, [r7, #32]
 8000f76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	f003 0310 	and.w	r3, r3, #16
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d006      	beq.n	8000f96 <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8000f88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	615a      	str	r2, [r3, #20]
 8000f94:	e003      	b.n	8000f9e <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000f9e:	4b2c      	ldr	r3, [pc, #176]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa2:	f003 0310 	and.w	r3, r3, #16
 8000fa6:	2b10      	cmp	r3, #16
 8000fa8:	d003      	beq.n	8000fb2 <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a29      	ldr	r2, [pc, #164]	; (8001054 <RCC_GetClocksFreq+0x25c>)
 8000fae:	619a      	str	r2, [r3, #24]
 8000fb0:	e003      	b.n	8000fba <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 8000fba:	4b25      	ldr	r3, [pc, #148]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	f003 0320 	and.w	r3, r3, #32
 8000fc2:	2b20      	cmp	r3, #32
 8000fc4:	d003      	beq.n	8000fce <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a22      	ldr	r2, [pc, #136]	; (8001054 <RCC_GetClocksFreq+0x25c>)
 8000fca:	61da      	str	r2, [r3, #28]
 8000fcc:	e003      	b.n	8000fd6 <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8000fd6:	4b1e      	ldr	r3, [pc, #120]	; (8001050 <RCC_GetClocksFreq+0x258>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000fe2:	d10d      	bne.n	8001000 <RCC_GetClocksFreq+0x208>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fea:	429a      	cmp	r2, r3
 8000fec:	d108      	bne.n	8001000 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 8000fee:	68fa      	ldr	r2, [r7, #12]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d104      	bne.n	8001000 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 8000ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff8:	005a      	lsls	r2, r3, #1
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	621a      	str	r2, [r3, #32]
 8000ffe:	e003      	b.n	8001008 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	68da      	ldr	r2, [r3, #12]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8001008:	4b11      	ldr	r3, [pc, #68]	; (8001050 <RCC_GetClocksFreq+0x258>)
 800100a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001010:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001014:	d10d      	bne.n	8001032 <RCC_GetClocksFreq+0x23a>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800101c:	429a      	cmp	r2, r3
 800101e:	d108      	bne.n	8001032 <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	429a      	cmp	r2, r3
 8001026:	d104      	bne.n	8001032 <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8001028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800102a:	005a      	lsls	r2, r3, #1
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	625a      	str	r2, [r3, #36]	; 0x24
 8001030:	e003      	b.n	800103a <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	68da      	ldr	r2, [r3, #12]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 800103a:	4b05      	ldr	r3, [pc, #20]	; (8001050 <RCC_GetClocksFreq+0x258>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	f003 0303 	and.w	r3, r3, #3
 8001042:	2b00      	cmp	r3, #0
 8001044:	d10e      	bne.n	8001064 <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	68da      	ldr	r2, [r3, #12]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	629a      	str	r2, [r3, #40]	; 0x28
 800104e:	e028      	b.n	80010a2 <RCC_GetClocksFreq+0x2aa>
 8001050:	40021000 	.word	0x40021000
 8001054:	007a1200 	.word	0x007a1200
 8001058:	003d0900 	.word	0x003d0900
 800105c:	20000000 	.word	0x20000000
 8001060:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8001064:	4b6c      	ldr	r3, [pc, #432]	; (8001218 <RCC_GetClocksFreq+0x420>)
 8001066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001068:	f003 0303 	and.w	r3, r3, #3
 800106c:	2b01      	cmp	r3, #1
 800106e:	d104      	bne.n	800107a <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	629a      	str	r2, [r3, #40]	; 0x28
 8001078:	e013      	b.n	80010a2 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 800107a:	4b67      	ldr	r3, [pc, #412]	; (8001218 <RCC_GetClocksFreq+0x420>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	f003 0303 	and.w	r3, r3, #3
 8001082:	2b02      	cmp	r3, #2
 8001084:	d104      	bne.n	8001090 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800108c:	629a      	str	r2, [r3, #40]	; 0x28
 800108e:	e008      	b.n	80010a2 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8001090:	4b61      	ldr	r3, [pc, #388]	; (8001218 <RCC_GetClocksFreq+0x420>)
 8001092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001094:	f003 0303 	and.w	r3, r3, #3
 8001098:	2b03      	cmp	r3, #3
 800109a:	d102      	bne.n	80010a2 <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4a5f      	ldr	r2, [pc, #380]	; (800121c <RCC_GetClocksFreq+0x424>)
 80010a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 80010a2:	4b5d      	ldr	r3, [pc, #372]	; (8001218 <RCC_GetClocksFreq+0x420>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d104      	bne.n	80010b8 <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	689a      	ldr	r2, [r3, #8]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80010b6:	e021      	b.n	80010fc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 80010b8:	4b57      	ldr	r3, [pc, #348]	; (8001218 <RCC_GetClocksFreq+0x420>)
 80010ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010c4:	d104      	bne.n	80010d0 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80010ce:	e015      	b.n	80010fc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80010d0:	4b51      	ldr	r3, [pc, #324]	; (8001218 <RCC_GetClocksFreq+0x420>)
 80010d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80010dc:	d104      	bne.n	80010e8 <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80010e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80010e6:	e009      	b.n	80010fc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 80010e8:	4b4b      	ldr	r3, [pc, #300]	; (8001218 <RCC_GetClocksFreq+0x420>)
 80010ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010f0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80010f4:	d102      	bne.n	80010fc <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a48      	ldr	r2, [pc, #288]	; (800121c <RCC_GetClocksFreq+0x424>)
 80010fa:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 80010fc:	4b46      	ldr	r3, [pc, #280]	; (8001218 <RCC_GetClocksFreq+0x420>)
 80010fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001100:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001104:	2b00      	cmp	r3, #0
 8001106:	d104      	bne.n	8001112 <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	689a      	ldr	r2, [r3, #8]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	631a      	str	r2, [r3, #48]	; 0x30
 8001110:	e021      	b.n	8001156 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 8001112:	4b41      	ldr	r3, [pc, #260]	; (8001218 <RCC_GetClocksFreq+0x420>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800111a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800111e:	d104      	bne.n	800112a <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	631a      	str	r2, [r3, #48]	; 0x30
 8001128:	e015      	b.n	8001156 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 800112a:	4b3b      	ldr	r3, [pc, #236]	; (8001218 <RCC_GetClocksFreq+0x420>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001132:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001136:	d104      	bne.n	8001142 <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800113e:	631a      	str	r2, [r3, #48]	; 0x30
 8001140:	e009      	b.n	8001156 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8001142:	4b35      	ldr	r3, [pc, #212]	; (8001218 <RCC_GetClocksFreq+0x420>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800114a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800114e:	d102      	bne.n	8001156 <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4a32      	ldr	r2, [pc, #200]	; (800121c <RCC_GetClocksFreq+0x424>)
 8001154:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8001156:	4b30      	ldr	r3, [pc, #192]	; (8001218 <RCC_GetClocksFreq+0x420>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d104      	bne.n	800116c <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	689a      	ldr	r2, [r3, #8]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	635a      	str	r2, [r3, #52]	; 0x34
 800116a:	e021      	b.n	80011b0 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 800116c:	4b2a      	ldr	r3, [pc, #168]	; (8001218 <RCC_GetClocksFreq+0x420>)
 800116e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001170:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001174:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001178:	d104      	bne.n	8001184 <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	635a      	str	r2, [r3, #52]	; 0x34
 8001182:	e015      	b.n	80011b0 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8001184:	4b24      	ldr	r3, [pc, #144]	; (8001218 <RCC_GetClocksFreq+0x420>)
 8001186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001188:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800118c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001190:	d104      	bne.n	800119c <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001198:	635a      	str	r2, [r3, #52]	; 0x34
 800119a:	e009      	b.n	80011b0 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 800119c:	4b1e      	ldr	r3, [pc, #120]	; (8001218 <RCC_GetClocksFreq+0x420>)
 800119e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80011a4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80011a8:	d102      	bne.n	80011b0 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a1b      	ldr	r2, [pc, #108]	; (800121c <RCC_GetClocksFreq+0x424>)
 80011ae:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 80011b0:	4b19      	ldr	r3, [pc, #100]	; (8001218 <RCC_GetClocksFreq+0x420>)
 80011b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d104      	bne.n	80011c6 <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 80011c4:	e021      	b.n	800120a <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 80011c6:	4b14      	ldr	r3, [pc, #80]	; (8001218 <RCC_GetClocksFreq+0x420>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80011ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011d2:	d104      	bne.n	80011de <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	639a      	str	r2, [r3, #56]	; 0x38
}
 80011dc:	e015      	b.n	800120a <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 80011de:	4b0e      	ldr	r3, [pc, #56]	; (8001218 <RCC_GetClocksFreq+0x420>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80011e6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80011ea:	d104      	bne.n	80011f6 <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011f2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80011f4:	e009      	b.n	800120a <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 80011f6:	4b08      	ldr	r3, [pc, #32]	; (8001218 <RCC_GetClocksFreq+0x420>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80011fe:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001202:	d102      	bne.n	800120a <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4a05      	ldr	r2, [pc, #20]	; (800121c <RCC_GetClocksFreq+0x424>)
 8001208:	639a      	str	r2, [r3, #56]	; 0x38
}
 800120a:	bf00      	nop
 800120c:	372c      	adds	r7, #44	; 0x2c
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	40021000 	.word	0x40021000
 800121c:	007a1200 	.word	0x007a1200

08001220 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	460b      	mov	r3, r1
 800122a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800122c:	78fb      	ldrb	r3, [r7, #3]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d006      	beq.n	8001240 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8001232:	4b0a      	ldr	r3, [pc, #40]	; (800125c <RCC_AHBPeriphClockCmd+0x3c>)
 8001234:	695a      	ldr	r2, [r3, #20]
 8001236:	4909      	ldr	r1, [pc, #36]	; (800125c <RCC_AHBPeriphClockCmd+0x3c>)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4313      	orrs	r3, r2
 800123c:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800123e:	e006      	b.n	800124e <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <RCC_AHBPeriphClockCmd+0x3c>)
 8001242:	695a      	ldr	r2, [r3, #20]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	43db      	mvns	r3, r3
 8001248:	4904      	ldr	r1, [pc, #16]	; (800125c <RCC_AHBPeriphClockCmd+0x3c>)
 800124a:	4013      	ands	r3, r2
 800124c:	614b      	str	r3, [r1, #20]
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	40021000 	.word	0x40021000

08001260 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	460b      	mov	r3, r1
 800126a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800126c:	78fb      	ldrb	r3, [r7, #3]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d006      	beq.n	8001280 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001272:	4b0a      	ldr	r3, [pc, #40]	; (800129c <RCC_APB1PeriphClockCmd+0x3c>)
 8001274:	69da      	ldr	r2, [r3, #28]
 8001276:	4909      	ldr	r1, [pc, #36]	; (800129c <RCC_APB1PeriphClockCmd+0x3c>)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	4313      	orrs	r3, r2
 800127c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800127e:	e006      	b.n	800128e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <RCC_APB1PeriphClockCmd+0x3c>)
 8001282:	69da      	ldr	r2, [r3, #28]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	43db      	mvns	r3, r3
 8001288:	4904      	ldr	r1, [pc, #16]	; (800129c <RCC_APB1PeriphClockCmd+0x3c>)
 800128a:	4013      	ands	r3, r2
 800128c:	61cb      	str	r3, [r1, #28]
}
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	40021000 	.word	0x40021000

080012a0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	881b      	ldrh	r3, [r3, #0]
 80012b2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4a2d      	ldr	r2, [pc, #180]	; (800136c <TIM_TimeBaseInit+0xcc>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d00f      	beq.n	80012dc <TIM_TimeBaseInit+0x3c>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4a2c      	ldr	r2, [pc, #176]	; (8001370 <TIM_TimeBaseInit+0xd0>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d00b      	beq.n	80012dc <TIM_TimeBaseInit+0x3c>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012ca:	d007      	beq.n	80012dc <TIM_TimeBaseInit+0x3c>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	4a29      	ldr	r2, [pc, #164]	; (8001374 <TIM_TimeBaseInit+0xd4>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d003      	beq.n	80012dc <TIM_TimeBaseInit+0x3c>
     (TIMx == TIM3)|| (TIMx == TIM4)) 
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a28      	ldr	r2, [pc, #160]	; (8001378 <TIM_TimeBaseInit+0xd8>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d108      	bne.n	80012ee <TIM_TimeBaseInit+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80012dc:	89fb      	ldrh	r3, [r7, #14]
 80012de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012e2:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	885a      	ldrh	r2, [r3, #2]
 80012e8:	89fb      	ldrh	r3, [r7, #14]
 80012ea:	4313      	orrs	r3, r2
 80012ec:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a22      	ldr	r2, [pc, #136]	; (800137c <TIM_TimeBaseInit+0xdc>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d00c      	beq.n	8001310 <TIM_TimeBaseInit+0x70>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a21      	ldr	r2, [pc, #132]	; (8001380 <TIM_TimeBaseInit+0xe0>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d008      	beq.n	8001310 <TIM_TimeBaseInit+0x70>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80012fe:	89fb      	ldrh	r3, [r7, #14]
 8001300:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001304:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	891a      	ldrh	r2, [r3, #8]
 800130a:	89fb      	ldrh	r3, [r7, #14]
 800130c:	4313      	orrs	r3, r2
 800130e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	89fa      	ldrh	r2, [r7, #14]
 8001314:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685a      	ldr	r2, [r3, #4]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	881a      	ldrh	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a10      	ldr	r2, [pc, #64]	; (800136c <TIM_TimeBaseInit+0xcc>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d00f      	beq.n	800134e <TIM_TimeBaseInit+0xae>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a0f      	ldr	r2, [pc, #60]	; (8001370 <TIM_TimeBaseInit+0xd0>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d00b      	beq.n	800134e <TIM_TimeBaseInit+0xae>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a12      	ldr	r2, [pc, #72]	; (8001384 <TIM_TimeBaseInit+0xe4>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d007      	beq.n	800134e <TIM_TimeBaseInit+0xae>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a11      	ldr	r2, [pc, #68]	; (8001388 <TIM_TimeBaseInit+0xe8>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d003      	beq.n	800134e <TIM_TimeBaseInit+0xae>
      (TIMx == TIM16) || (TIMx == TIM17))  
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a10      	ldr	r2, [pc, #64]	; (800138c <TIM_TimeBaseInit+0xec>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d104      	bne.n	8001358 <TIM_TimeBaseInit+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	7a9b      	ldrb	r3, [r3, #10]
 8001352:	b29a      	uxth	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2201      	movs	r2, #1
 800135c:	615a      	str	r2, [r3, #20]
}
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	40012c00 	.word	0x40012c00
 8001370:	40013400 	.word	0x40013400
 8001374:	40000400 	.word	0x40000400
 8001378:	40000800 	.word	0x40000800
 800137c:	40001000 	.word	0x40001000
 8001380:	40001400 	.word	0x40001400
 8001384:	40014000 	.word	0x40014000
 8001388:	40014400 	.word	0x40014400
 800138c:	40014800 	.word	0x40014800

08001390 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800139e:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2200      	movs	r2, #0
 80013a4:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2200      	movs	r2, #0
 80013b0:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2200      	movs	r2, #0
 80013b6:	729a      	strb	r2, [r3, #10]
}
 80013b8:	bf00      	nop
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	460b      	mov	r3, r1
 80013ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80013d0:	78fb      	ldrb	r3, [r7, #3]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d008      	beq.n	80013e8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	881b      	ldrh	r3, [r3, #0]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	f043 0301 	orr.w	r3, r3, #1
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80013e6:	e007      	b.n	80013f8 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	881b      	ldrh	r3, [r3, #0]
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	f023 0301 	bic.w	r3, r3, #1
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	801a      	strh	r2, [r3, #0]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d10f      	bne.n	8001436 <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	8859      	ldrh	r1, [r3, #2]
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	889a      	ldrh	r2, [r3, #4]
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	891b      	ldrh	r3, [r3, #8]
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f000 f8f1 	bl	800160a <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	88db      	ldrh	r3, [r3, #6]
 800142c:	4619      	mov	r1, r3
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f000 f854 	bl	80014dc <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8001434:	e036      	b.n	80014a4 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	2b04      	cmp	r3, #4
 800143c:	d10f      	bne.n	800145e <TIM_ICInit+0x5a>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	8859      	ldrh	r1, [r3, #2]
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	889a      	ldrh	r2, [r3, #4]
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	891b      	ldrh	r3, [r3, #8]
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f000 f91d 	bl	800168a <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	88db      	ldrh	r3, [r3, #6]
 8001454:	4619      	mov	r1, r3
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f000 f858 	bl	800150c <TIM_SetIC2Prescaler>
}
 800145c:	e022      	b.n	80014a4 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	881b      	ldrh	r3, [r3, #0]
 8001462:	2b08      	cmp	r3, #8
 8001464:	d10f      	bne.n	8001486 <TIM_ICInit+0x82>
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	8859      	ldrh	r1, [r3, #2]
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	889a      	ldrh	r2, [r3, #4]
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	891b      	ldrh	r3, [r3, #8]
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f000 f955 	bl	8001722 <TI3_Config>
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	88db      	ldrh	r3, [r3, #6]
 800147c:	4619      	mov	r1, r3
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f000 f85d 	bl	800153e <TIM_SetIC3Prescaler>
}
 8001484:	e00e      	b.n	80014a4 <TIM_ICInit+0xa0>
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	8859      	ldrh	r1, [r3, #2]
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	889a      	ldrh	r2, [r3, #4]
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	891b      	ldrh	r3, [r3, #8]
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f000 f98c 	bl	80017b0 <TI4_Config>
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	88db      	ldrh	r3, [r3, #6]
 800149c:	4619      	mov	r1, r3
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f000 f866 	bl	8001570 <TIM_SetIC4Prescaler>
}
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <TIM_SetIC1Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint32_t)~TIM_CCMR1_IC1PSC;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	f023 020c 	bic.w	r2, r3, #12
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	619a      	str	r2, [r3, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	699a      	ldr	r2, [r3, #24]
 80014f8:	887b      	ldrh	r3, [r7, #2]
 80014fa:	431a      	orrs	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	619a      	str	r2, [r3, #24]
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <TIM_SetIC2Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	460b      	mov	r3, r1
 8001516:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint32_t)~TIM_CCMR1_IC2PSC;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	619a      	str	r2, [r3, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint32_t)((uint32_t)TIM_ICPSC << 8);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	699a      	ldr	r2, [r3, #24]
 8001528:	887b      	ldrh	r3, [r7, #2]
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	431a      	orrs	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	619a      	str	r2, [r3, #24]
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr

0800153e <TIM_SetIC3Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
 8001546:	460b      	mov	r3, r1
 8001548:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	69da      	ldr	r2, [r3, #28]
 800154e:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8001552:	4013      	ands	r3, r2
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	61d3      	str	r3, [r2, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	69da      	ldr	r2, [r3, #28]
 800155c:	887b      	ldrh	r3, [r7, #2]
 800155e:	431a      	orrs	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	61da      	str	r2, [r3, #28]
}
 8001564:	bf00      	nop
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr

08001570 <TIM_SetIC4Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	69da      	ldr	r2, [r3, #28]
 8001580:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 8001584:	4013      	ands	r3, r2
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	61d3      	str	r3, [r2, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	887a      	ldrh	r2, [r7, #2]
 8001590:	0212      	lsls	r2, r2, #8
 8001592:	b292      	uxth	r2, r2
 8001594:	431a      	orrs	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	61da      	str	r2, [r3, #28]
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr

080015a6 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80015a6:	b480      	push	{r7}
 80015a8:	b083      	sub	sp, #12
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
 80015ae:	460b      	mov	r3, r1
 80015b0:	807b      	strh	r3, [r7, #2]
 80015b2:	4613      	mov	r3, r2
 80015b4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80015b6:	787b      	ldrb	r3, [r7, #1]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d006      	beq.n	80015ca <TIM_ITConfig+0x24>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	68da      	ldr	r2, [r3, #12]
 80015c0:	887b      	ldrh	r3, [r7, #2]
 80015c2:	431a      	orrs	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	60da      	str	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80015c8:	e007      	b.n	80015da <TIM_ITConfig+0x34>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	887a      	ldrh	r2, [r7, #2]
 80015d0:	43d2      	mvns	r2, r2
 80015d2:	b292      	uxth	r2, r2
 80015d4:	401a      	ands	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	60da      	str	r2, [r3, #12]
}
 80015da:	bf00      	nop
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr

080015e6 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80015e6:	b480      	push	{r7}
 80015e8:	b083      	sub	sp, #12
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
 80015ee:	460b      	mov	r3, r1
 80015f0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80015f2:	887b      	ldrh	r3, [r7, #2]
 80015f4:	43db      	mvns	r3, r3
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	461a      	mov	r2, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	611a      	str	r2, [r3, #16]
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800160a:	b480      	push	{r7}
 800160c:	b087      	sub	sp, #28
 800160e:	af00      	add	r7, sp, #0
 8001610:	60f8      	str	r0, [r7, #12]
 8001612:	4608      	mov	r0, r1
 8001614:	4611      	mov	r1, r2
 8001616:	461a      	mov	r2, r3
 8001618:	4603      	mov	r3, r0
 800161a:	817b      	strh	r3, [r7, #10]
 800161c:	460b      	mov	r3, r1
 800161e:	813b      	strh	r3, [r7, #8]
 8001620:	4613      	mov	r3, r2
 8001622:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpccmr1 = 0, tmpccer = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]
 8001628:	2300      	movs	r3, #0
 800162a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	6a1b      	ldr	r3, [r3, #32]
 8001630:	f023 0201 	bic.w	r2, r3, #1
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6a1b      	ldr	r3, [r3, #32]
 8001642:	613b      	str	r3, [r7, #16]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint32_t)~TIM_CCMR1_CC1S) & ((uint32_t)~TIM_CCMR1_IC1F);
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800164a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (uint32_t)(TIM_ICSelection | (uint32_t)((uint32_t)TIM_ICFilter << 4));
 800164c:	893a      	ldrh	r2, [r7, #8]
 800164e:	88fb      	ldrh	r3, [r7, #6]
 8001650:	011b      	lsls	r3, r3, #4
 8001652:	4313      	orrs	r3, r2
 8001654:	697a      	ldr	r2, [r7, #20]
 8001656:	4313      	orrs	r3, r2
 8001658:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	f023 030a 	bic.w	r3, r3, #10
 8001660:	613b      	str	r3, [r7, #16]
  tmpccer |= (uint32_t)(TIM_ICPolarity | (uint32_t)TIM_CCER_CC1E);
 8001662:	897b      	ldrh	r3, [r7, #10]
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	b29b      	uxth	r3, r3
 800166a:	461a      	mov	r2, r3
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	4313      	orrs	r3, r2
 8001670:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	697a      	ldr	r2, [r7, #20]
 8001676:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	621a      	str	r2, [r3, #32]
}
 800167e:	bf00      	nop
 8001680:	371c      	adds	r7, #28
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr

0800168a <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800168a:	b480      	push	{r7}
 800168c:	b089      	sub	sp, #36	; 0x24
 800168e:	af00      	add	r7, sp, #0
 8001690:	60f8      	str	r0, [r7, #12]
 8001692:	4608      	mov	r0, r1
 8001694:	4611      	mov	r1, r2
 8001696:	461a      	mov	r2, r3
 8001698:	4603      	mov	r3, r0
 800169a:	817b      	strh	r3, [r7, #10]
 800169c:	460b      	mov	r3, r1
 800169e:	813b      	strh	r3, [r7, #8]
 80016a0:	4613      	mov	r3, r2
 80016a2:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	61fb      	str	r3, [r7, #28]
 80016a8:	2300      	movs	r3, #0
 80016aa:	61bb      	str	r3, [r7, #24]
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	6a1a      	ldr	r2, [r3, #32]
 80016b4:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80016b8:	4013      	ands	r3, r2
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	6213      	str	r3, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	61fb      	str	r3, [r7, #28]
  tmpccer = TIMx->CCER;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6a1b      	ldr	r3, [r3, #32]
 80016c8:	61bb      	str	r3, [r7, #24]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 80016ca:	897b      	ldrh	r3, [r7, #10]
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	617b      	str	r3, [r7, #20]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint32_t)~TIM_CCMR1_CC2S) & ((uint32_t)~TIM_CCMR1_IC2F);
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	f423 4373 	bic.w	r3, r3, #62208	; 0xf300
 80016d8:	61fb      	str	r3, [r7, #28]
  tmpccmr1 |= (uint32_t)((uint32_t)TIM_ICFilter << 12);
 80016da:	88fb      	ldrh	r3, [r7, #6]
 80016dc:	031b      	lsls	r3, r3, #12
 80016de:	69fa      	ldr	r2, [r7, #28]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	61fb      	str	r3, [r7, #28]
  tmpccmr1 |= (uint32_t)((uint32_t)TIM_ICSelection << 8);
 80016e4:	893b      	ldrh	r3, [r7, #8]
 80016e6:	021b      	lsls	r3, r3, #8
 80016e8:	69fa      	ldr	r2, [r7, #28]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	61fb      	str	r3, [r7, #28]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80016ee:	69ba      	ldr	r2, [r7, #24]
 80016f0:	f64f 735f 	movw	r3, #65375	; 0xff5f
 80016f4:	4013      	ands	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	f043 0310 	orr.w	r3, r3, #16
 8001700:	b29b      	uxth	r3, r3
 8001702:	461a      	mov	r2, r3
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	4313      	orrs	r3, r2
 8001708:	61bb      	str	r3, [r7, #24]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	69fa      	ldr	r2, [r7, #28]
 800170e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	621a      	str	r2, [r3, #32]
}
 8001716:	bf00      	nop
 8001718:	3724      	adds	r7, #36	; 0x24
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr

08001722 <TI3_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001722:	b480      	push	{r7}
 8001724:	b087      	sub	sp, #28
 8001726:	af00      	add	r7, sp, #0
 8001728:	60f8      	str	r0, [r7, #12]
 800172a:	4608      	mov	r0, r1
 800172c:	4611      	mov	r1, r2
 800172e:	461a      	mov	r2, r3
 8001730:	4603      	mov	r3, r0
 8001732:	817b      	strh	r3, [r7, #10]
 8001734:	460b      	mov	r3, r1
 8001736:	813b      	strh	r3, [r7, #8]
 8001738:	4613      	mov	r3, r2
 800173a:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 800173c:	2300      	movs	r3, #0
 800173e:	82fb      	strh	r3, [r7, #22]
 8001740:	2300      	movs	r3, #0
 8001742:	82bb      	strh	r3, [r7, #20]
 8001744:	2300      	movs	r3, #0
 8001746:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	6a1a      	ldr	r2, [r3, #32]
 800174c:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8001750:	4013      	ands	r3, r2
 8001752:	68fa      	ldr	r2, [r7, #12]
 8001754:	6213      	str	r3, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	69db      	ldr	r3, [r3, #28]
 800175a:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	6a1b      	ldr	r3, [r3, #32]
 8001760:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8001762:	897b      	ldrh	r3, [r7, #10]
 8001764:	021b      	lsls	r3, r3, #8
 8001766:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 8001768:	8afb      	ldrh	r3, [r7, #22]
 800176a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800176e:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001770:	88fb      	ldrh	r3, [r7, #6]
 8001772:	011b      	lsls	r3, r3, #4
 8001774:	b29a      	uxth	r2, r3
 8001776:	893b      	ldrh	r3, [r7, #8]
 8001778:	4313      	orrs	r3, r2
 800177a:	b29a      	uxth	r2, r3
 800177c:	8afb      	ldrh	r3, [r7, #22]
 800177e:	4313      	orrs	r3, r2
 8001780:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8001782:	8abb      	ldrh	r3, [r7, #20]
 8001784:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8001788:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800178a:	8a7a      	ldrh	r2, [r7, #18]
 800178c:	8abb      	ldrh	r3, [r7, #20]
 800178e:	4313      	orrs	r3, r2
 8001790:	b29b      	uxth	r3, r3
 8001792:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001796:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001798:	8afa      	ldrh	r2, [r7, #22]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800179e:	8aba      	ldrh	r2, [r7, #20]
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	621a      	str	r2, [r3, #32]
}
 80017a4:	bf00      	nop
 80017a6:	371c      	adds	r7, #28
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <TI4_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b087      	sub	sp, #28
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	4608      	mov	r0, r1
 80017ba:	4611      	mov	r1, r2
 80017bc:	461a      	mov	r2, r3
 80017be:	4603      	mov	r3, r0
 80017c0:	817b      	strh	r3, [r7, #10]
 80017c2:	460b      	mov	r3, r1
 80017c4:	813b      	strh	r3, [r7, #8]
 80017c6:	4613      	mov	r3, r2
 80017c8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	82fb      	strh	r3, [r7, #22]
 80017ce:	2300      	movs	r3, #0
 80017d0:	82bb      	strh	r3, [r7, #20]
 80017d2:	2300      	movs	r3, #0
 80017d4:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	6a1a      	ldr	r2, [r3, #32]
 80017da:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80017de:	4013      	ands	r3, r2
 80017e0:	68fa      	ldr	r2, [r7, #12]
 80017e2:	6213      	str	r3, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	69db      	ldr	r3, [r3, #28]
 80017e8:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	6a1b      	ldr	r3, [r3, #32]
 80017ee:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 80017f0:	897b      	ldrh	r3, [r7, #10]
 80017f2:	031b      	lsls	r3, r3, #12
 80017f4:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80017f6:	8afb      	ldrh	r3, [r7, #22]
 80017f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017fc:	051b      	lsls	r3, r3, #20
 80017fe:	0d1b      	lsrs	r3, r3, #20
 8001800:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8001802:	893b      	ldrh	r3, [r7, #8]
 8001804:	021b      	lsls	r3, r3, #8
 8001806:	b29a      	uxth	r2, r3
 8001808:	8afb      	ldrh	r3, [r7, #22]
 800180a:	4313      	orrs	r3, r2
 800180c:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800180e:	88fb      	ldrh	r3, [r7, #6]
 8001810:	031b      	lsls	r3, r3, #12
 8001812:	b29a      	uxth	r2, r3
 8001814:	8afb      	ldrh	r3, [r7, #22]
 8001816:	4313      	orrs	r3, r2
 8001818:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800181a:	8abb      	ldrh	r3, [r7, #20]
 800181c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001820:	045b      	lsls	r3, r3, #17
 8001822:	0c5b      	lsrs	r3, r3, #17
 8001824:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001826:	8a7a      	ldrh	r2, [r7, #18]
 8001828:	8abb      	ldrh	r3, [r7, #20]
 800182a:	4313      	orrs	r3, r2
 800182c:	b29b      	uxth	r3, r3
 800182e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001832:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001834:	8afa      	ldrh	r2, [r7, #22]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800183a:	8aba      	ldrh	r2, [r7, #20]
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	621a      	str	r2, [r3, #32]
}
 8001840:	bf00      	nop
 8001842:	371c      	adds	r7, #28
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	460b      	mov	r3, r1
 8001856:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8001858:	887b      	ldrh	r3, [r7, #2]
 800185a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800185e:	b29a      	uxth	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8001870:	b480      	push	{r7}
 8001872:	b089      	sub	sp, #36	; 0x24
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	4613      	mov	r3, r2
 800187c:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	61bb      	str	r3, [r7, #24]
 8001882:	2300      	movs	r3, #0
 8001884:	617b      	str	r3, [r7, #20]
 8001886:	2300      	movs	r3, #0
 8001888:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	b29b      	uxth	r3, r3
 8001896:	0a1b      	lsrs	r3, r3, #8
 8001898:	b29b      	uxth	r3, r3
 800189a:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 80018a2:	2201      	movs	r2, #1
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d103      	bne.n	80018ba <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	3304      	adds	r3, #4
 80018b6:	61fb      	str	r3, [r7, #28]
 80018b8:	e005      	b.n	80018c6 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	2b03      	cmp	r3, #3
 80018be:	d102      	bne.n	80018c6 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	3308      	adds	r3, #8
 80018c4:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d006      	beq.n	80018da <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	6819      	ldr	r1, [r3, #0]
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	430a      	orrs	r2, r1
 80018d6:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80018d8:	e006      	b.n	80018e8 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	6819      	ldr	r1, [r3, #0]
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	43da      	mvns	r2, r3
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	400a      	ands	r2, r1
 80018e6:	601a      	str	r2, [r3, #0]
}
 80018e8:	bf00      	nop
 80018ea:	3724      	adds	r7, #36	; 0x24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80018fe:	2300      	movs	r3, #0
 8001900:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	69da      	ldr	r2, [r3, #28]
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	4013      	ands	r3, r2
 800190a:	2b00      	cmp	r3, #0
 800190c:	d002      	beq.n	8001914 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 800190e:	2301      	movs	r3, #1
 8001910:	73fb      	strb	r3, [r7, #15]
 8001912:	e001      	b.n	8001918 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8001914:	2300      	movs	r3, #0
 8001916:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001918:	7bfb      	ldrb	r3, [r7, #15]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3714      	adds	r7, #20
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr

08001926 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 8001926:	b480      	push	{r7}
 8001928:	b087      	sub	sp, #28
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
 800192e:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8001930:	2300      	movs	r3, #0
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	2300      	movs	r3, #0
 800193a:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 800193c:	2300      	movs	r3, #0
 800193e:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	b29b      	uxth	r3, r3
 8001944:	0a1b      	lsrs	r3, r3, #8
 8001946:	b29b      	uxth	r3, r3
 8001948:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	b2db      	uxtb	r3, r3
 800194e:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001950:	2201      	movs	r2, #1
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d105      	bne.n	800196c <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	697a      	ldr	r2, [r7, #20]
 8001966:	4013      	ands	r3, r2
 8001968:	617b      	str	r3, [r7, #20]
 800196a:	e00d      	b.n	8001988 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	2b02      	cmp	r3, #2
 8001970:	d105      	bne.n	800197e <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	4013      	ands	r3, r2
 800197a:	617b      	str	r3, [r7, #20]
 800197c:	e004      	b.n	8001988 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	697a      	ldr	r2, [r7, #20]
 8001984:	4013      	ands	r3, r2
 8001986:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	0c1b      	lsrs	r3, r3, #16
 800198c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800198e:	2201      	movs	r2, #1
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	69db      	ldr	r3, [r3, #28]
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	4013      	ands	r3, r2
 80019a0:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <USART_GetITStatus+0x8e>
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d002      	beq.n	80019b4 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 80019ae:	2301      	movs	r3, #1
 80019b0:	74fb      	strb	r3, [r7, #19]
 80019b2:	e001      	b.n	80019b8 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 80019b4:	2300      	movs	r3, #0
 80019b6:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80019b8:	7cfb      	ldrb	r3, [r7, #19]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	371c      	adds	r7, #28
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
	...

080019c8 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80019d2:	79fb      	ldrb	r3, [r7, #7]
 80019d4:	f003 031f 	and.w	r3, r3, #31
 80019d8:	2201      	movs	r2, #1
 80019da:	fa02 f103 	lsl.w	r1, r2, r3
 80019de:	4a06      	ldr	r2, [pc, #24]	; (80019f8 <NVIC_EnableIRQ+0x30>)
 80019e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e4:	095b      	lsrs	r3, r3, #5
 80019e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	e000e100 	.word	0xe000e100

080019fc <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4807      	ldr	r0, [pc, #28]	; (8001a2c <uart_put_char+0x30>)
 8001a0e:	f7ff ff1d 	bl	800184c <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 8001a12:	bf00      	nop
 8001a14:	2180      	movs	r1, #128	; 0x80
 8001a16:	4805      	ldr	r0, [pc, #20]	; (8001a2c <uart_put_char+0x30>)
 8001a18:	f7ff ff6c 	bl	80018f4 <USART_GetFlagStatus>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0f8      	beq.n	8001a14 <uart_put_char+0x18>
}
 8001a22:	bf00      	nop
 8001a24:	bf00      	nop
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40004400 	.word	0x40004400

08001a30 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
 8001a3c:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	e012      	b.n	8001a6a <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	4413      	add	r3, r2
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b0a      	cmp	r3, #10
 8001a4e:	d102      	bne.n	8001a56 <_write_r+0x26>
            uart_put_char('\r');
 8001a50:	200d      	movs	r0, #13
 8001a52:	f7ff ffd3 	bl	80019fc <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff ffcc 	bl	80019fc <uart_put_char>
    for (n = 0; n < len; n++) {
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	3301      	adds	r3, #1
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	697a      	ldr	r2, [r7, #20]
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	dbe8      	blt.n	8001a44 <_write_r+0x14>
    }

    return len;
 8001a72:	683b      	ldr	r3, [r7, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8001a80:	4915      	ldr	r1, [pc, #84]	; (8001ad8 <USART2_IRQHandler+0x5c>)
 8001a82:	4816      	ldr	r0, [pc, #88]	; (8001adc <USART2_IRQHandler+0x60>)
 8001a84:	f7ff ff4f 	bl	8001926 <USART_GetITStatus>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d021      	beq.n	8001ad2 <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 8001a8e:	4b13      	ldr	r3, [pc, #76]	; (8001adc <USART2_IRQHandler+0x60>)
 8001a90:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a92:	b299      	uxth	r1, r3
 8001a94:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <USART2_IRQHandler+0x64>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	1c5a      	adds	r2, r3, #1
 8001a9c:	b2d0      	uxtb	r0, r2
 8001a9e:	4a10      	ldr	r2, [pc, #64]	; (8001ae0 <USART2_IRQHandler+0x64>)
 8001aa0:	7010      	strb	r0, [r2, #0]
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	b2c9      	uxtb	r1, r1
 8001aa6:	4b0f      	ldr	r3, [pc, #60]	; (8001ae4 <USART2_IRQHandler+0x68>)
 8001aa8:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 8001aaa:	4b0f      	ldr	r3, [pc, #60]	; (8001ae8 <USART2_IRQHandler+0x6c>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	2bff      	cmp	r3, #255	; 0xff
 8001ab2:	d107      	bne.n	8001ac4 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8001ab4:	4b0d      	ldr	r3, [pc, #52]	; (8001aec <USART2_IRQHandler+0x70>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	3301      	adds	r3, #1
 8001abc:	b2da      	uxtb	r2, r3
 8001abe:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <USART2_IRQHandler+0x70>)
 8001ac0:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8001ac2:	e006      	b.n	8001ad2 <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8001ac4:	4b08      	ldr	r3, [pc, #32]	; (8001ae8 <USART2_IRQHandler+0x6c>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	3301      	adds	r3, #1
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	4b06      	ldr	r3, [pc, #24]	; (8001ae8 <USART2_IRQHandler+0x6c>)
 8001ad0:	701a      	strb	r2, [r3, #0]
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	00050105 	.word	0x00050105
 8001adc:	40004400 	.word	0x40004400
 8001ae0:	20000318 	.word	0x20000318
 8001ae4:	20000218 	.word	0x20000218
 8001ae8:	2000031a 	.word	0x2000031a
 8001aec:	20000319 	.word	0x20000319

08001af0 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b094      	sub	sp, #80	; 0x50
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8001af8:	4b86      	ldr	r3, [pc, #536]	; (8001d14 <uart_init+0x224>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	2100      	movs	r1, #0
 8001b00:	4618      	mov	r0, r3
 8001b02:	f001 f837 	bl	8002b74 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 8001b06:	4b83      	ldr	r3, [pc, #524]	; (8001d14 <uart_init+0x224>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f001 f830 	bl	8002b74 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 8001b14:	4b80      	ldr	r3, [pc, #512]	; (8001d18 <uart_init+0x228>)
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	4a7f      	ldr	r2, [pc, #508]	; (8001d18 <uart_init+0x228>)
 8001b1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b1e:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8001b20:	4b7d      	ldr	r3, [pc, #500]	; (8001d18 <uart_init+0x228>)
 8001b22:	69db      	ldr	r3, [r3, #28]
 8001b24:	4a7c      	ldr	r2, [pc, #496]	; (8001d18 <uart_init+0x228>)
 8001b26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b2a:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8001b2c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001b36:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001b3a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8001b3c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001b46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001b4a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8001b4c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b50:	6a1b      	ldr	r3, [r3, #32]
 8001b52:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001b56:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001b5a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8001b5c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b60:	6a1b      	ldr	r3, [r3, #32]
 8001b62:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001b66:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8001b6a:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8001b6c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001b76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b7a:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8001b7c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001b86:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8001b8a:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 8001b8c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b90:	889b      	ldrh	r3, [r3, #4]
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001b98:	f023 030c 	bic.w	r3, r3, #12
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8001ba0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001ba4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001ba8:	8892      	ldrh	r2, [r2, #4]
 8001baa:	b292      	uxth	r2, r2
 8001bac:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 8001bae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001bb8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bbc:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8001bbe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001bc8:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001bcc:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 8001bce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001bd8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bdc:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8001bde:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001be8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8001bec:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8001bee:	4b4b      	ldr	r3, [pc, #300]	; (8001d1c <uart_init+0x22c>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a4a      	ldr	r2, [pc, #296]	; (8001d1c <uart_init+0x22c>)
 8001bf4:	f023 0301 	bic.w	r3, r3, #1
 8001bf8:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8001bfa:	4b48      	ldr	r3, [pc, #288]	; (8001d1c <uart_init+0x22c>)
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	4a47      	ldr	r2, [pc, #284]	; (8001d1c <uart_init+0x22c>)
 8001c00:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c04:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 8001c06:	4b45      	ldr	r3, [pc, #276]	; (8001d1c <uart_init+0x22c>)
 8001c08:	4a44      	ldr	r2, [pc, #272]	; (8001d1c <uart_init+0x22c>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8001c0e:	4b43      	ldr	r3, [pc, #268]	; (8001d1c <uart_init+0x22c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a42      	ldr	r2, [pc, #264]	; (8001d1c <uart_init+0x22c>)
 8001c14:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001c18:	f023 030c 	bic.w	r3, r3, #12
 8001c1c:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8001c1e:	4b3f      	ldr	r3, [pc, #252]	; (8001d1c <uart_init+0x22c>)
 8001c20:	4a3e      	ldr	r2, [pc, #248]	; (8001d1c <uart_init+0x22c>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8001c26:	4b3d      	ldr	r3, [pc, #244]	; (8001d1c <uart_init+0x22c>)
 8001c28:	4a3c      	ldr	r2, [pc, #240]	; (8001d1c <uart_init+0x22c>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8001c2e:	4b3b      	ldr	r3, [pc, #236]	; (8001d1c <uart_init+0x22c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a3a      	ldr	r2, [pc, #232]	; (8001d1c <uart_init+0x22c>)
 8001c34:	f043 030c 	orr.w	r3, r3, #12
 8001c38:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8001c3a:	4b38      	ldr	r3, [pc, #224]	; (8001d1c <uart_init+0x22c>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	4a37      	ldr	r2, [pc, #220]	; (8001d1c <uart_init+0x22c>)
 8001c40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c44:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8001c46:	4b35      	ldr	r3, [pc, #212]	; (8001d1c <uart_init+0x22c>)
 8001c48:	4a34      	ldr	r2, [pc, #208]	; (8001d1c <uart_init+0x22c>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c52:	2300      	movs	r3, #0
 8001c54:	647b      	str	r3, [r7, #68]	; 0x44
 8001c56:	2300      	movs	r3, #0
 8001c58:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8001c5a:	f107 0308 	add.w	r3, r7, #8
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff f8ca 	bl	8000df8 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8001c64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c66:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8001c68:	4b2c      	ldr	r3, [pc, #176]	; (8001d1c <uart_init+0x22c>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d010      	beq.n	8001c96 <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8001c74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c76:	005a      	lsls	r2, r3, #1
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8001c80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	fbb3 f2f2 	udiv	r2, r3, r2
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	fb01 f202 	mul.w	r2, r1, r2
 8001c90:	1a9b      	subs	r3, r3, r2
 8001c92:	64bb      	str	r3, [r7, #72]	; 0x48
 8001c94:	e00d      	b.n	8001cb2 <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8001c96:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 8001ca0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	fbb3 f2f2 	udiv	r2, r3, r2
 8001ca8:	6879      	ldr	r1, [r7, #4]
 8001caa:	fb01 f202 	mul.w	r2, r1, r2
 8001cae:	1a9b      	subs	r3, r3, r2
 8001cb0:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	085b      	lsrs	r3, r3, #1
 8001cb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d302      	bcc.n	8001cc2 <uart_init+0x1d2>
        divider++;
 8001cbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 8001cc2:	4b16      	ldr	r3, [pc, #88]	; (8001d1c <uart_init+0x22c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d00b      	beq.n	8001ce6 <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8001cce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001cd0:	085b      	lsrs	r3, r3, #1
 8001cd2:	f003 0307 	and.w	r3, r3, #7
 8001cd6:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8001cd8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001cda:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8001cde:	4013      	ands	r3, r2
 8001ce0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 8001ce6:	4b0d      	ldr	r3, [pc, #52]	; (8001d1c <uart_init+0x22c>)
 8001ce8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001cea:	b292      	uxth	r2, r2
 8001cec:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8001cee:	4b0b      	ldr	r3, [pc, #44]	; (8001d1c <uart_init+0x22c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a0a      	ldr	r2, [pc, #40]	; (8001d1c <uart_init+0x22c>)
 8001cf4:	f043 0301 	orr.w	r3, r3, #1
 8001cf8:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	4908      	ldr	r1, [pc, #32]	; (8001d20 <uart_init+0x230>)
 8001cfe:	4807      	ldr	r0, [pc, #28]	; (8001d1c <uart_init+0x22c>)
 8001d00:	f7ff fdb6 	bl	8001870 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8001d04:	2026      	movs	r0, #38	; 0x26
 8001d06:	f7ff fe5f 	bl	80019c8 <NVIC_EnableIRQ>
}
 8001d0a:	bf00      	nop
 8001d0c:	3750      	adds	r7, #80	; 0x50
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	2000002c 	.word	0x2000002c
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	40004400 	.word	0x40004400
 8001d20:	00050105 	.word	0x00050105

08001d24 <initCounter>:

int ICValue1 = 0;
int ICValue2 = 0;
int ICValid = 0;

void initCounter(void){
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08a      	sub	sp, #40	; 0x28
 8001d28:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE); //Enable clock for timer
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	2001      	movs	r0, #1
 8001d2e:	f7ff fa97 	bl	8001260 <RCC_APB1PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE); // Enable clock for GPIO Port B
 8001d32:	2101      	movs	r1, #1
 8001d34:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001d38:	f7ff fa72 	bl	8001220 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructAll; // Define typedef struct for setting pins
	GPIO_StructInit(&GPIO_InitStructAll);
 8001d3c:	f107 0320 	add.w	r3, r7, #32
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7fe ffc7 	bl	8000cd4 <GPIO_StructInit>
	// Then set things that are not default.
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_AF;
 8001d46:	2302      	movs	r3, #2
 8001d48:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_0;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	623b      	str	r3, [r7, #32]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 8001d50:	2302      	movs	r3, #2
 8001d52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_50MHz;
 8001d56:	2303      	movs	r3, #3
 8001d58:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_Init(GPIOA, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 8001d5c:	f107 0320 	add.w	r3, r7, #32
 8001d60:	4619      	mov	r1, r3
 8001d62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d66:	f7fe ff1f 	bl	8000ba8 <GPIO_Init>

	GPIOA->AFR[0] |= GPIO_AF_1; //Sets pin y at port x to alternative function z
 8001d6a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001d6e:	6a1b      	ldr	r3, [r3, #32]
 8001d70:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	6213      	str	r3, [r2, #32]

	//ICInitStruct
	TIM_ICInitTypeDef ICStruct;
	ICStruct.TIM_ICFilter = 0x0;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	83bb      	strh	r3, [r7, #28]
	ICStruct.TIM_ICPrescaler = 0x0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	837b      	strh	r3, [r7, #26]
	TIM_ICInit(TIM2, &ICStruct);
 8001d82:	f107 0314 	add.w	r3, r7, #20
 8001d86:	4619      	mov	r1, r3
 8001d88:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d8c:	f7ff fb3a 	bl	8001404 <TIM_ICInit>

	// Timer
	TIM_TimeBaseInitTypeDef TIM_InitStructure;
	TIM_TimeBaseStructInit(&TIM_InitStructure);
 8001d90:	f107 0308 	add.w	r3, r7, #8
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff fafb 	bl	8001390 <TIM_TimeBaseStructInit>
	TIM_InitStructure.TIM_ClockDivision = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	823b      	strh	r3, [r7, #16]
	TIM_InitStructure.TIM_Period = 0xFFFF; //set the maximum period
 8001d9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001da2:	60fb      	str	r3, [r7, #12]
	TIM_InitStructure.TIM_Prescaler = 63; //for 1MHz counting frequency
 8001da4:	233f      	movs	r3, #63	; 0x3f
 8001da6:	813b      	strh	r3, [r7, #8]
	TIM_TimeBaseInit(TIM2,&TIM_InitStructure);
 8001da8:	f107 0308 	add.w	r3, r7, #8
 8001dac:	4619      	mov	r1, r3
 8001dae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001db2:	f7ff fa75 	bl	80012a0 <TIM_TimeBaseInit>

	// Set Input Capture in TIM2 to PWM mode
	TIM2->CCMR1 = TIM_CCMR1_CC2S_1 | TIM_CCMR1_CC1S_0; //CC1 channel as input, IC1 is mapped on TI1
 8001db6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dba:	f240 2201 	movw	r2, #513	; 0x201
 8001dbe:	619a      	str	r2, [r3, #24]
	TIM2->SMCR = TIM_SMCR_TS_2 | TIM_SMCR_TS_0;        //set trigger to TI1FP1
 8001dc0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dc4:	2250      	movs	r2, #80	; 0x50
 8001dc6:	609a      	str	r2, [r3, #8]
	TIM2->SMCR |= TIM_SMCR_SMS_2;                      //slave to reset mode
 8001dc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001dd2:	f043 0304 	orr.w	r3, r3, #4
 8001dd6:	6093      	str	r3, [r2, #8]
	TIM2->CCER = TIM_CCER_CC2P | TIM_CCER_CC1E | TIM_CCER_CC2E; //enable capture and compare modules
 8001dd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ddc:	2231      	movs	r2, #49	; 0x31
 8001dde:	621a      	str	r2, [r3, #32]

	TIM_ITConfig(TIM2, TIM_IT_CC2, ENABLE);
 8001de0:	2201      	movs	r2, #1
 8001de2:	2104      	movs	r1, #4
 8001de4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001de8:	f7ff fbdd 	bl	80015a6 <TIM_ITConfig>
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0); //set priority
 8001dec:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 8001df0:	f7fe ff8a 	bl	8000d08 <NVIC_PriorityGroupConfig>
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8001df4:	231c      	movs	r3, #28
 8001df6:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001e00:	2301      	movs	r3, #1
 8001e02:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure); // NVIC for timer
 8001e04:	1d3b      	adds	r3, r7, #4
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe ff92 	bl	8000d30 <NVIC_Init>
	TIM_Cmd(TIM2,ENABLE); //enable the timer
 8001e0c:	2101      	movs	r1, #1
 8001e0e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e12:	f7ff fad7 	bl	80013c4 <TIM_Cmd>
}
 8001e16:	bf00      	nop
 8001e18:	3728      	adds	r7, #40	; 0x28
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
	TIM_ClearITPendingBit(TIM2, TIM_IT_CC2); //clear pending bit
 8001e24:	2104      	movs	r1, #4
 8001e26:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e2a:	f7ff fbdc 	bl	80015e6 <TIM_ClearITPendingBit>
	ICValue1 = TIM_GetCapture1(TIM2); // save period
 8001e2e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e32:	f7ff fb3b 	bl	80014ac <TIM_GetCapture1>
 8001e36:	4603      	mov	r3, r0
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <TIM2_IRQHandler+0x44>)
 8001e3c:	601a      	str	r2, [r3, #0]
	ICValue2 = TIM_GetCapture2(TIM2); // save duty cycle
 8001e3e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e42:	f7ff fb3f 	bl	80014c4 <TIM_GetCapture2>
 8001e46:	4603      	mov	r3, r0
 8001e48:	461a      	mov	r2, r3
 8001e4a:	4b07      	ldr	r3, [pc, #28]	; (8001e68 <TIM2_IRQHandler+0x48>)
 8001e4c:	601a      	str	r2, [r3, #0]
	ICValid = 1; // save that the measurement happened
 8001e4e:	4b07      	ldr	r3, [pc, #28]	; (8001e6c <TIM2_IRQHandler+0x4c>)
 8001e50:	2201      	movs	r2, #1
 8001e52:	601a      	str	r2, [r3, #0]
	TIM_ITConfig(TIM2, TIM_IT_CC2, DISABLE); // disable
 8001e54:	2200      	movs	r2, #0
 8001e56:	2104      	movs	r1, #4
 8001e58:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e5c:	f7ff fba3 	bl	80015a6 <TIM_ITConfig>
}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	2000031c 	.word	0x2000031c
 8001e68:	20000320 	.word	0x20000320
 8001e6c:	20000324 	.word	0x20000324

08001e70 <main>:
            ;
    	} //delay for slower printing
}*/

int main(void)
{
 8001e70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e74:	b086      	sub	sp, #24
 8001e76:	af04      	add	r7, sp, #16
	SystemInit(); //reset the RCC clock configuration to the default
 8001e78:	f000 f90a 	bl	8002090 <SystemInit>
	initCounter(); //initialize the timer
 8001e7c:	f7ff ff52 	bl	8001d24 <initCounter>
	uart_init( 9600 ); // Initialize USB serial at 9600 baud
 8001e80:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8001e84:	f7ff fe34 	bl	8001af0 <uart_init>

    while(1)
    {
        if (ICValid) // printf if the measurement is valid
 8001e88:	4b2b      	ldr	r3, [pc, #172]	; (8001f38 <main+0xc8>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d043      	beq.n	8001f18 <main+0xa8>
        {
            printf("Freq.: %f kHz, Period: %f ms, Dutycycle: %f \%\n",
            		1000/(double)ICValue1,  //calculate the frequency
 8001e90:	4b2a      	ldr	r3, [pc, #168]	; (8001f3c <main+0xcc>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7fe fb45 	bl	8000524 <__aeabi_i2d>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
            printf("Freq.: %f kHz, Period: %f ms, Dutycycle: %f \%\n",
 8001e9e:	f04f 0000 	mov.w	r0, #0
 8001ea2:	4927      	ldr	r1, [pc, #156]	; (8001f40 <main+0xd0>)
 8001ea4:	f7fe fcd2 	bl	800084c <__aeabi_ddiv>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4692      	mov	sl, r2
 8001eae:	469b      	mov	fp, r3
 8001eb0:	4b22      	ldr	r3, [pc, #136]	; (8001f3c <main+0xcc>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7fe fb35 	bl	8000524 <__aeabi_i2d>
 8001eba:	a31d      	add	r3, pc, #116	; (adr r3, 8001f30 <main+0xc0>)
 8001ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec0:	f7fe fb9a 	bl	80005f8 <__aeabi_dmul>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4690      	mov	r8, r2
 8001eca:	4699      	mov	r9, r3
					//cast type to double for division
					ICValue1*1e-3,  //calculate the period
					(double)((double)ICValue2/(double)ICValue1)); //calculate the duty cycle
 8001ecc:	4b1d      	ldr	r3, [pc, #116]	; (8001f44 <main+0xd4>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7fe fb27 	bl	8000524 <__aeabi_i2d>
 8001ed6:	4604      	mov	r4, r0
 8001ed8:	460d      	mov	r5, r1
 8001eda:	4b18      	ldr	r3, [pc, #96]	; (8001f3c <main+0xcc>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7fe fb20 	bl	8000524 <__aeabi_i2d>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
            printf("Freq.: %f kHz, Period: %f ms, Dutycycle: %f \%\n",
 8001ee8:	4620      	mov	r0, r4
 8001eea:	4629      	mov	r1, r5
 8001eec:	f7fe fcae 	bl	800084c <__aeabi_ddiv>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001ef8:	e9cd 8900 	strd	r8, r9, [sp]
 8001efc:	4652      	mov	r2, sl
 8001efe:	465b      	mov	r3, fp
 8001f00:	4811      	ldr	r0, [pc, #68]	; (8001f48 <main+0xd8>)
 8001f02:	f000 fe1f 	bl	8002b44 <iprintf>
            ICValid = 0; //set to 0 for new measurement
 8001f06:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <main+0xc8>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
            TIM_ITConfig(TIM2, TIM_IT_CC2, ENABLE); // enable the timer
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	2104      	movs	r1, #4
 8001f10:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f14:	f7ff fb47 	bl	80015a6 <TIM_ITConfig>
        }
        for (int i = 0; i < 10000000; i++)
 8001f18:	2300      	movs	r3, #0
 8001f1a:	607b      	str	r3, [r7, #4]
 8001f1c:	e002      	b.n	8001f24 <main+0xb4>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	3301      	adds	r3, #1
 8001f22:	607b      	str	r3, [r7, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a09      	ldr	r2, [pc, #36]	; (8001f4c <main+0xdc>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	dbf8      	blt.n	8001f1e <main+0xae>
        if (ICValid) // printf if the measurement is valid
 8001f2c:	e7ac      	b.n	8001e88 <main+0x18>
 8001f2e:	bf00      	nop
 8001f30:	d2f1a9fc 	.word	0xd2f1a9fc
 8001f34:	3f50624d 	.word	0x3f50624d
 8001f38:	20000324 	.word	0x20000324
 8001f3c:	2000031c 	.word	0x2000031c
 8001f40:	408f4000 	.word	0x408f4000
 8001f44:	20000320 	.word	0x20000320
 8001f48:	08004e58 	.word	0x08004e58
 8001f4c:	00989680 	.word	0x00989680

08001f50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
	return 1;
 8001f54:	2301      	movs	r3, #1
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <_kill>:

int _kill(int pid, int sig)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f6a:	f000 f94f 	bl	800220c <__errno>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2216      	movs	r2, #22
 8001f72:	601a      	str	r2, [r3, #0]
	return -1;
 8001f74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <_exit>:

void _exit (int status)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f88:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff ffe7 	bl	8001f60 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f92:	e7fe      	b.n	8001f92 <_exit+0x12>

08001f94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	617b      	str	r3, [r7, #20]
 8001fa4:	e00a      	b.n	8001fbc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001fa6:	f3af 8000 	nop.w
 8001faa:	4601      	mov	r1, r0
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	1c5a      	adds	r2, r3, #1
 8001fb0:	60ba      	str	r2, [r7, #8]
 8001fb2:	b2ca      	uxtb	r2, r1
 8001fb4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	617b      	str	r3, [r7, #20]
 8001fbc:	697a      	ldr	r2, [r7, #20]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	dbf0      	blt.n	8001fa6 <_read+0x12>
	}

return len;
 8001fc4:	687b      	ldr	r3, [r7, #4]
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <_close>:
	}
	return len;
}

int _close(int file)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b083      	sub	sp, #12
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
	return -1;
 8001fd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	b083      	sub	sp, #12
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
 8001fee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ff6:	605a      	str	r2, [r3, #4]
	return 0;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <_isatty>:

int _isatty(int file)
{
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
	return 1;
 800200e:	2301      	movs	r3, #1
}
 8002010:	4618      	mov	r0, r3
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	607a      	str	r2, [r7, #4]
	return 0;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	3714      	adds	r7, #20
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
	...

08002038 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002040:	4b11      	ldr	r3, [pc, #68]	; (8002088 <_sbrk+0x50>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d102      	bne.n	800204e <_sbrk+0x16>
		heap_end = &end;
 8002048:	4b0f      	ldr	r3, [pc, #60]	; (8002088 <_sbrk+0x50>)
 800204a:	4a10      	ldr	r2, [pc, #64]	; (800208c <_sbrk+0x54>)
 800204c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800204e:	4b0e      	ldr	r3, [pc, #56]	; (8002088 <_sbrk+0x50>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002054:	4b0c      	ldr	r3, [pc, #48]	; (8002088 <_sbrk+0x50>)
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4413      	add	r3, r2
 800205c:	466a      	mov	r2, sp
 800205e:	4293      	cmp	r3, r2
 8002060:	d907      	bls.n	8002072 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002062:	f000 f8d3 	bl	800220c <__errno>
 8002066:	4603      	mov	r3, r0
 8002068:	220c      	movs	r2, #12
 800206a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800206c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002070:	e006      	b.n	8002080 <_sbrk+0x48>
	}

	heap_end += incr;
 8002072:	4b05      	ldr	r3, [pc, #20]	; (8002088 <_sbrk+0x50>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4413      	add	r3, r2
 800207a:	4a03      	ldr	r2, [pc, #12]	; (8002088 <_sbrk+0x50>)
 800207c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800207e:	68fb      	ldr	r3, [r7, #12]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	20000328 	.word	0x20000328
 800208c:	20000340 	.word	0x20000340

08002090 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002094:	4b1f      	ldr	r3, [pc, #124]	; (8002114 <SystemInit+0x84>)
 8002096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800209a:	4a1e      	ldr	r2, [pc, #120]	; (8002114 <SystemInit+0x84>)
 800209c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80020a4:	4b1c      	ldr	r3, [pc, #112]	; (8002118 <SystemInit+0x88>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a1b      	ldr	r2, [pc, #108]	; (8002118 <SystemInit+0x88>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 80020b0:	4b19      	ldr	r3, [pc, #100]	; (8002118 <SystemInit+0x88>)
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	4918      	ldr	r1, [pc, #96]	; (8002118 <SystemInit+0x88>)
 80020b6:	4b19      	ldr	r3, [pc, #100]	; (800211c <SystemInit+0x8c>)
 80020b8:	4013      	ands	r3, r2
 80020ba:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80020bc:	4b16      	ldr	r3, [pc, #88]	; (8002118 <SystemInit+0x88>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a15      	ldr	r2, [pc, #84]	; (8002118 <SystemInit+0x88>)
 80020c2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80020c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020ca:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80020cc:	4b12      	ldr	r3, [pc, #72]	; (8002118 <SystemInit+0x88>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a11      	ldr	r2, [pc, #68]	; (8002118 <SystemInit+0x88>)
 80020d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020d6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80020d8:	4b0f      	ldr	r3, [pc, #60]	; (8002118 <SystemInit+0x88>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	4a0e      	ldr	r2, [pc, #56]	; (8002118 <SystemInit+0x88>)
 80020de:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80020e2:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80020e4:	4b0c      	ldr	r3, [pc, #48]	; (8002118 <SystemInit+0x88>)
 80020e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e8:	4a0b      	ldr	r2, [pc, #44]	; (8002118 <SystemInit+0x88>)
 80020ea:	f023 030f 	bic.w	r3, r3, #15
 80020ee:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 80020f0:	4b09      	ldr	r3, [pc, #36]	; (8002118 <SystemInit+0x88>)
 80020f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020f4:	4908      	ldr	r1, [pc, #32]	; (8002118 <SystemInit+0x88>)
 80020f6:	4b0a      	ldr	r3, [pc, #40]	; (8002120 <SystemInit+0x90>)
 80020f8:	4013      	ands	r3, r2
 80020fa:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80020fc:	4b06      	ldr	r3, [pc, #24]	; (8002118 <SystemInit+0x88>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8002102:	f000 f80f 	bl	8002124 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002106:	4b03      	ldr	r3, [pc, #12]	; (8002114 <SystemInit+0x84>)
 8002108:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800210c:	609a      	str	r2, [r3, #8]
#endif  
}
 800210e:	bf00      	nop
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	e000ed00 	.word	0xe000ed00
 8002118:	40021000 	.word	0x40021000
 800211c:	f87fc00c 	.word	0xf87fc00c
 8002120:	ff00fccc 	.word	0xff00fccc

08002124 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8002128:	4b21      	ldr	r3, [pc, #132]	; (80021b0 <SetSysClock+0x8c>)
 800212a:	2212      	movs	r2, #18
 800212c:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800212e:	4b21      	ldr	r3, [pc, #132]	; (80021b4 <SetSysClock+0x90>)
 8002130:	4a20      	ldr	r2, [pc, #128]	; (80021b4 <SetSysClock+0x90>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8002136:	4b1f      	ldr	r3, [pc, #124]	; (80021b4 <SetSysClock+0x90>)
 8002138:	4a1e      	ldr	r2, [pc, #120]	; (80021b4 <SetSysClock+0x90>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 800213e:	4b1d      	ldr	r3, [pc, #116]	; (80021b4 <SetSysClock+0x90>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	4a1c      	ldr	r2, [pc, #112]	; (80021b4 <SetSysClock+0x90>)
 8002144:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002148:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800214a:	4b1a      	ldr	r3, [pc, #104]	; (80021b4 <SetSysClock+0x90>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	4a19      	ldr	r2, [pc, #100]	; (80021b4 <SetSysClock+0x90>)
 8002150:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8002154:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8002156:	4b17      	ldr	r3, [pc, #92]	; (80021b4 <SetSysClock+0x90>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	4a16      	ldr	r2, [pc, #88]	; (80021b4 <SetSysClock+0x90>)
 800215c:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8002160:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8002162:	4b14      	ldr	r3, [pc, #80]	; (80021b4 <SetSysClock+0x90>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a13      	ldr	r2, [pc, #76]	; (80021b4 <SetSysClock+0x90>)
 8002168:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800216c:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800216e:	bf00      	nop
 8002170:	4b10      	ldr	r3, [pc, #64]	; (80021b4 <SetSysClock+0x90>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d0f9      	beq.n	8002170 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800217c:	4b0d      	ldr	r3, [pc, #52]	; (80021b4 <SetSysClock+0x90>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	4a0c      	ldr	r2, [pc, #48]	; (80021b4 <SetSysClock+0x90>)
 8002182:	f023 0303 	bic.w	r3, r3, #3
 8002186:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8002188:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <SetSysClock+0x90>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	4a09      	ldr	r2, [pc, #36]	; (80021b4 <SetSysClock+0x90>)
 800218e:	f043 0302 	orr.w	r3, r3, #2
 8002192:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8002194:	bf00      	nop
 8002196:	4b07      	ldr	r3, [pc, #28]	; (80021b4 <SetSysClock+0x90>)
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f003 030c 	and.w	r3, r3, #12
 800219e:	2b08      	cmp	r3, #8
 80021a0:	d1f9      	bne.n	8002196 <SetSysClock+0x72>
  {
  }
}
 80021a2:	bf00      	nop
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	40022000 	.word	0x40022000
 80021b4:	40021000 	.word	0x40021000

080021b8 <Reset_Handler>:
 80021b8:	480d      	ldr	r0, [pc, #52]	; (80021f0 <LoopForever+0x2>)
 80021ba:	4685      	mov	sp, r0
 80021bc:	480d      	ldr	r0, [pc, #52]	; (80021f4 <LoopForever+0x6>)
 80021be:	490e      	ldr	r1, [pc, #56]	; (80021f8 <LoopForever+0xa>)
 80021c0:	4a0e      	ldr	r2, [pc, #56]	; (80021fc <LoopForever+0xe>)
 80021c2:	2300      	movs	r3, #0
 80021c4:	e002      	b.n	80021cc <LoopCopyDataInit>

080021c6 <CopyDataInit>:
 80021c6:	58d4      	ldr	r4, [r2, r3]
 80021c8:	50c4      	str	r4, [r0, r3]
 80021ca:	3304      	adds	r3, #4

080021cc <LoopCopyDataInit>:
 80021cc:	18c4      	adds	r4, r0, r3
 80021ce:	428c      	cmp	r4, r1
 80021d0:	d3f9      	bcc.n	80021c6 <CopyDataInit>
 80021d2:	4a0b      	ldr	r2, [pc, #44]	; (8002200 <LoopForever+0x12>)
 80021d4:	4c0b      	ldr	r4, [pc, #44]	; (8002204 <LoopForever+0x16>)
 80021d6:	2300      	movs	r3, #0
 80021d8:	e001      	b.n	80021de <LoopFillZerobss>

080021da <FillZerobss>:
 80021da:	6013      	str	r3, [r2, #0]
 80021dc:	3204      	adds	r2, #4

080021de <LoopFillZerobss>:
 80021de:	42a2      	cmp	r2, r4
 80021e0:	d3fb      	bcc.n	80021da <FillZerobss>
 80021e2:	f7ff ff55 	bl	8002090 <SystemInit>
 80021e6:	f000 f817 	bl	8002218 <__libc_init_array>
 80021ea:	f7ff fe41 	bl	8001e70 <main>

080021ee <LoopForever>:
 80021ee:	e7fe      	b.n	80021ee <LoopForever>
 80021f0:	20004000 	.word	0x20004000
 80021f4:	20000000 	.word	0x20000000
 80021f8:	200001fc 	.word	0x200001fc
 80021fc:	0800526c 	.word	0x0800526c
 8002200:	200001fc 	.word	0x200001fc
 8002204:	2000033c 	.word	0x2000033c

08002208 <ADC1_2_IRQHandler>:
 8002208:	e7fe      	b.n	8002208 <ADC1_2_IRQHandler>
	...

0800220c <__errno>:
 800220c:	4b01      	ldr	r3, [pc, #4]	; (8002214 <__errno+0x8>)
 800220e:	6818      	ldr	r0, [r3, #0]
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	2000002c 	.word	0x2000002c

08002218 <__libc_init_array>:
 8002218:	b570      	push	{r4, r5, r6, lr}
 800221a:	4d0d      	ldr	r5, [pc, #52]	; (8002250 <__libc_init_array+0x38>)
 800221c:	4c0d      	ldr	r4, [pc, #52]	; (8002254 <__libc_init_array+0x3c>)
 800221e:	1b64      	subs	r4, r4, r5
 8002220:	10a4      	asrs	r4, r4, #2
 8002222:	2600      	movs	r6, #0
 8002224:	42a6      	cmp	r6, r4
 8002226:	d109      	bne.n	800223c <__libc_init_array+0x24>
 8002228:	4d0b      	ldr	r5, [pc, #44]	; (8002258 <__libc_init_array+0x40>)
 800222a:	4c0c      	ldr	r4, [pc, #48]	; (800225c <__libc_init_array+0x44>)
 800222c:	f002 fe08 	bl	8004e40 <_init>
 8002230:	1b64      	subs	r4, r4, r5
 8002232:	10a4      	asrs	r4, r4, #2
 8002234:	2600      	movs	r6, #0
 8002236:	42a6      	cmp	r6, r4
 8002238:	d105      	bne.n	8002246 <__libc_init_array+0x2e>
 800223a:	bd70      	pop	{r4, r5, r6, pc}
 800223c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002240:	4798      	blx	r3
 8002242:	3601      	adds	r6, #1
 8002244:	e7ee      	b.n	8002224 <__libc_init_array+0xc>
 8002246:	f855 3b04 	ldr.w	r3, [r5], #4
 800224a:	4798      	blx	r3
 800224c:	3601      	adds	r6, #1
 800224e:	e7f2      	b.n	8002236 <__libc_init_array+0x1e>
 8002250:	08005264 	.word	0x08005264
 8002254:	08005264 	.word	0x08005264
 8002258:	08005264 	.word	0x08005264
 800225c:	08005268 	.word	0x08005268

08002260 <memset>:
 8002260:	4402      	add	r2, r0
 8002262:	4603      	mov	r3, r0
 8002264:	4293      	cmp	r3, r2
 8002266:	d100      	bne.n	800226a <memset+0xa>
 8002268:	4770      	bx	lr
 800226a:	f803 1b01 	strb.w	r1, [r3], #1
 800226e:	e7f9      	b.n	8002264 <memset+0x4>

08002270 <__cvt>:
 8002270:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002274:	ec55 4b10 	vmov	r4, r5, d0
 8002278:	2d00      	cmp	r5, #0
 800227a:	460e      	mov	r6, r1
 800227c:	4619      	mov	r1, r3
 800227e:	462b      	mov	r3, r5
 8002280:	bfbb      	ittet	lt
 8002282:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002286:	461d      	movlt	r5, r3
 8002288:	2300      	movge	r3, #0
 800228a:	232d      	movlt	r3, #45	; 0x2d
 800228c:	700b      	strb	r3, [r1, #0]
 800228e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002290:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002294:	4691      	mov	r9, r2
 8002296:	f023 0820 	bic.w	r8, r3, #32
 800229a:	bfbc      	itt	lt
 800229c:	4622      	movlt	r2, r4
 800229e:	4614      	movlt	r4, r2
 80022a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80022a4:	d005      	beq.n	80022b2 <__cvt+0x42>
 80022a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80022aa:	d100      	bne.n	80022ae <__cvt+0x3e>
 80022ac:	3601      	adds	r6, #1
 80022ae:	2102      	movs	r1, #2
 80022b0:	e000      	b.n	80022b4 <__cvt+0x44>
 80022b2:	2103      	movs	r1, #3
 80022b4:	ab03      	add	r3, sp, #12
 80022b6:	9301      	str	r3, [sp, #4]
 80022b8:	ab02      	add	r3, sp, #8
 80022ba:	9300      	str	r3, [sp, #0]
 80022bc:	ec45 4b10 	vmov	d0, r4, r5
 80022c0:	4653      	mov	r3, sl
 80022c2:	4632      	mov	r2, r6
 80022c4:	f000 fdb0 	bl	8002e28 <_dtoa_r>
 80022c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80022cc:	4607      	mov	r7, r0
 80022ce:	d102      	bne.n	80022d6 <__cvt+0x66>
 80022d0:	f019 0f01 	tst.w	r9, #1
 80022d4:	d022      	beq.n	800231c <__cvt+0xac>
 80022d6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80022da:	eb07 0906 	add.w	r9, r7, r6
 80022de:	d110      	bne.n	8002302 <__cvt+0x92>
 80022e0:	783b      	ldrb	r3, [r7, #0]
 80022e2:	2b30      	cmp	r3, #48	; 0x30
 80022e4:	d10a      	bne.n	80022fc <__cvt+0x8c>
 80022e6:	2200      	movs	r2, #0
 80022e8:	2300      	movs	r3, #0
 80022ea:	4620      	mov	r0, r4
 80022ec:	4629      	mov	r1, r5
 80022ee:	f7fe fbeb 	bl	8000ac8 <__aeabi_dcmpeq>
 80022f2:	b918      	cbnz	r0, 80022fc <__cvt+0x8c>
 80022f4:	f1c6 0601 	rsb	r6, r6, #1
 80022f8:	f8ca 6000 	str.w	r6, [sl]
 80022fc:	f8da 3000 	ldr.w	r3, [sl]
 8002300:	4499      	add	r9, r3
 8002302:	2200      	movs	r2, #0
 8002304:	2300      	movs	r3, #0
 8002306:	4620      	mov	r0, r4
 8002308:	4629      	mov	r1, r5
 800230a:	f7fe fbdd 	bl	8000ac8 <__aeabi_dcmpeq>
 800230e:	b108      	cbz	r0, 8002314 <__cvt+0xa4>
 8002310:	f8cd 900c 	str.w	r9, [sp, #12]
 8002314:	2230      	movs	r2, #48	; 0x30
 8002316:	9b03      	ldr	r3, [sp, #12]
 8002318:	454b      	cmp	r3, r9
 800231a:	d307      	bcc.n	800232c <__cvt+0xbc>
 800231c:	9b03      	ldr	r3, [sp, #12]
 800231e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002320:	1bdb      	subs	r3, r3, r7
 8002322:	4638      	mov	r0, r7
 8002324:	6013      	str	r3, [r2, #0]
 8002326:	b004      	add	sp, #16
 8002328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800232c:	1c59      	adds	r1, r3, #1
 800232e:	9103      	str	r1, [sp, #12]
 8002330:	701a      	strb	r2, [r3, #0]
 8002332:	e7f0      	b.n	8002316 <__cvt+0xa6>

08002334 <__exponent>:
 8002334:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002336:	4603      	mov	r3, r0
 8002338:	2900      	cmp	r1, #0
 800233a:	bfb8      	it	lt
 800233c:	4249      	neglt	r1, r1
 800233e:	f803 2b02 	strb.w	r2, [r3], #2
 8002342:	bfb4      	ite	lt
 8002344:	222d      	movlt	r2, #45	; 0x2d
 8002346:	222b      	movge	r2, #43	; 0x2b
 8002348:	2909      	cmp	r1, #9
 800234a:	7042      	strb	r2, [r0, #1]
 800234c:	dd2a      	ble.n	80023a4 <__exponent+0x70>
 800234e:	f10d 0407 	add.w	r4, sp, #7
 8002352:	46a4      	mov	ip, r4
 8002354:	270a      	movs	r7, #10
 8002356:	46a6      	mov	lr, r4
 8002358:	460a      	mov	r2, r1
 800235a:	fb91 f6f7 	sdiv	r6, r1, r7
 800235e:	fb07 1516 	mls	r5, r7, r6, r1
 8002362:	3530      	adds	r5, #48	; 0x30
 8002364:	2a63      	cmp	r2, #99	; 0x63
 8002366:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800236a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800236e:	4631      	mov	r1, r6
 8002370:	dcf1      	bgt.n	8002356 <__exponent+0x22>
 8002372:	3130      	adds	r1, #48	; 0x30
 8002374:	f1ae 0502 	sub.w	r5, lr, #2
 8002378:	f804 1c01 	strb.w	r1, [r4, #-1]
 800237c:	1c44      	adds	r4, r0, #1
 800237e:	4629      	mov	r1, r5
 8002380:	4561      	cmp	r1, ip
 8002382:	d30a      	bcc.n	800239a <__exponent+0x66>
 8002384:	f10d 0209 	add.w	r2, sp, #9
 8002388:	eba2 020e 	sub.w	r2, r2, lr
 800238c:	4565      	cmp	r5, ip
 800238e:	bf88      	it	hi
 8002390:	2200      	movhi	r2, #0
 8002392:	4413      	add	r3, r2
 8002394:	1a18      	subs	r0, r3, r0
 8002396:	b003      	add	sp, #12
 8002398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800239a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800239e:	f804 2f01 	strb.w	r2, [r4, #1]!
 80023a2:	e7ed      	b.n	8002380 <__exponent+0x4c>
 80023a4:	2330      	movs	r3, #48	; 0x30
 80023a6:	3130      	adds	r1, #48	; 0x30
 80023a8:	7083      	strb	r3, [r0, #2]
 80023aa:	70c1      	strb	r1, [r0, #3]
 80023ac:	1d03      	adds	r3, r0, #4
 80023ae:	e7f1      	b.n	8002394 <__exponent+0x60>

080023b0 <_printf_float>:
 80023b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023b4:	ed2d 8b02 	vpush	{d8}
 80023b8:	b08d      	sub	sp, #52	; 0x34
 80023ba:	460c      	mov	r4, r1
 80023bc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80023c0:	4616      	mov	r6, r2
 80023c2:	461f      	mov	r7, r3
 80023c4:	4605      	mov	r5, r0
 80023c6:	f001 fcd5 	bl	8003d74 <_localeconv_r>
 80023ca:	f8d0 a000 	ldr.w	sl, [r0]
 80023ce:	4650      	mov	r0, sl
 80023d0:	f7fd fefe 	bl	80001d0 <strlen>
 80023d4:	2300      	movs	r3, #0
 80023d6:	930a      	str	r3, [sp, #40]	; 0x28
 80023d8:	6823      	ldr	r3, [r4, #0]
 80023da:	9305      	str	r3, [sp, #20]
 80023dc:	f8d8 3000 	ldr.w	r3, [r8]
 80023e0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80023e4:	3307      	adds	r3, #7
 80023e6:	f023 0307 	bic.w	r3, r3, #7
 80023ea:	f103 0208 	add.w	r2, r3, #8
 80023ee:	f8c8 2000 	str.w	r2, [r8]
 80023f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80023fa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80023fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002402:	9307      	str	r3, [sp, #28]
 8002404:	f8cd 8018 	str.w	r8, [sp, #24]
 8002408:	ee08 0a10 	vmov	s16, r0
 800240c:	4b9f      	ldr	r3, [pc, #636]	; (800268c <_printf_float+0x2dc>)
 800240e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002412:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002416:	f7fe fb89 	bl	8000b2c <__aeabi_dcmpun>
 800241a:	bb88      	cbnz	r0, 8002480 <_printf_float+0xd0>
 800241c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002420:	4b9a      	ldr	r3, [pc, #616]	; (800268c <_printf_float+0x2dc>)
 8002422:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002426:	f7fe fb63 	bl	8000af0 <__aeabi_dcmple>
 800242a:	bb48      	cbnz	r0, 8002480 <_printf_float+0xd0>
 800242c:	2200      	movs	r2, #0
 800242e:	2300      	movs	r3, #0
 8002430:	4640      	mov	r0, r8
 8002432:	4649      	mov	r1, r9
 8002434:	f7fe fb52 	bl	8000adc <__aeabi_dcmplt>
 8002438:	b110      	cbz	r0, 8002440 <_printf_float+0x90>
 800243a:	232d      	movs	r3, #45	; 0x2d
 800243c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002440:	4b93      	ldr	r3, [pc, #588]	; (8002690 <_printf_float+0x2e0>)
 8002442:	4894      	ldr	r0, [pc, #592]	; (8002694 <_printf_float+0x2e4>)
 8002444:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002448:	bf94      	ite	ls
 800244a:	4698      	movls	r8, r3
 800244c:	4680      	movhi	r8, r0
 800244e:	2303      	movs	r3, #3
 8002450:	6123      	str	r3, [r4, #16]
 8002452:	9b05      	ldr	r3, [sp, #20]
 8002454:	f023 0204 	bic.w	r2, r3, #4
 8002458:	6022      	str	r2, [r4, #0]
 800245a:	f04f 0900 	mov.w	r9, #0
 800245e:	9700      	str	r7, [sp, #0]
 8002460:	4633      	mov	r3, r6
 8002462:	aa0b      	add	r2, sp, #44	; 0x2c
 8002464:	4621      	mov	r1, r4
 8002466:	4628      	mov	r0, r5
 8002468:	f000 f9d8 	bl	800281c <_printf_common>
 800246c:	3001      	adds	r0, #1
 800246e:	f040 8090 	bne.w	8002592 <_printf_float+0x1e2>
 8002472:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002476:	b00d      	add	sp, #52	; 0x34
 8002478:	ecbd 8b02 	vpop	{d8}
 800247c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002480:	4642      	mov	r2, r8
 8002482:	464b      	mov	r3, r9
 8002484:	4640      	mov	r0, r8
 8002486:	4649      	mov	r1, r9
 8002488:	f7fe fb50 	bl	8000b2c <__aeabi_dcmpun>
 800248c:	b140      	cbz	r0, 80024a0 <_printf_float+0xf0>
 800248e:	464b      	mov	r3, r9
 8002490:	2b00      	cmp	r3, #0
 8002492:	bfbc      	itt	lt
 8002494:	232d      	movlt	r3, #45	; 0x2d
 8002496:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800249a:	487f      	ldr	r0, [pc, #508]	; (8002698 <_printf_float+0x2e8>)
 800249c:	4b7f      	ldr	r3, [pc, #508]	; (800269c <_printf_float+0x2ec>)
 800249e:	e7d1      	b.n	8002444 <_printf_float+0x94>
 80024a0:	6863      	ldr	r3, [r4, #4]
 80024a2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80024a6:	9206      	str	r2, [sp, #24]
 80024a8:	1c5a      	adds	r2, r3, #1
 80024aa:	d13f      	bne.n	800252c <_printf_float+0x17c>
 80024ac:	2306      	movs	r3, #6
 80024ae:	6063      	str	r3, [r4, #4]
 80024b0:	9b05      	ldr	r3, [sp, #20]
 80024b2:	6861      	ldr	r1, [r4, #4]
 80024b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80024b8:	2300      	movs	r3, #0
 80024ba:	9303      	str	r3, [sp, #12]
 80024bc:	ab0a      	add	r3, sp, #40	; 0x28
 80024be:	e9cd b301 	strd	fp, r3, [sp, #4]
 80024c2:	ab09      	add	r3, sp, #36	; 0x24
 80024c4:	ec49 8b10 	vmov	d0, r8, r9
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	6022      	str	r2, [r4, #0]
 80024cc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80024d0:	4628      	mov	r0, r5
 80024d2:	f7ff fecd 	bl	8002270 <__cvt>
 80024d6:	9b06      	ldr	r3, [sp, #24]
 80024d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80024da:	2b47      	cmp	r3, #71	; 0x47
 80024dc:	4680      	mov	r8, r0
 80024de:	d108      	bne.n	80024f2 <_printf_float+0x142>
 80024e0:	1cc8      	adds	r0, r1, #3
 80024e2:	db02      	blt.n	80024ea <_printf_float+0x13a>
 80024e4:	6863      	ldr	r3, [r4, #4]
 80024e6:	4299      	cmp	r1, r3
 80024e8:	dd41      	ble.n	800256e <_printf_float+0x1be>
 80024ea:	f1ab 0b02 	sub.w	fp, fp, #2
 80024ee:	fa5f fb8b 	uxtb.w	fp, fp
 80024f2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80024f6:	d820      	bhi.n	800253a <_printf_float+0x18a>
 80024f8:	3901      	subs	r1, #1
 80024fa:	465a      	mov	r2, fp
 80024fc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002500:	9109      	str	r1, [sp, #36]	; 0x24
 8002502:	f7ff ff17 	bl	8002334 <__exponent>
 8002506:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002508:	1813      	adds	r3, r2, r0
 800250a:	2a01      	cmp	r2, #1
 800250c:	4681      	mov	r9, r0
 800250e:	6123      	str	r3, [r4, #16]
 8002510:	dc02      	bgt.n	8002518 <_printf_float+0x168>
 8002512:	6822      	ldr	r2, [r4, #0]
 8002514:	07d2      	lsls	r2, r2, #31
 8002516:	d501      	bpl.n	800251c <_printf_float+0x16c>
 8002518:	3301      	adds	r3, #1
 800251a:	6123      	str	r3, [r4, #16]
 800251c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002520:	2b00      	cmp	r3, #0
 8002522:	d09c      	beq.n	800245e <_printf_float+0xae>
 8002524:	232d      	movs	r3, #45	; 0x2d
 8002526:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800252a:	e798      	b.n	800245e <_printf_float+0xae>
 800252c:	9a06      	ldr	r2, [sp, #24]
 800252e:	2a47      	cmp	r2, #71	; 0x47
 8002530:	d1be      	bne.n	80024b0 <_printf_float+0x100>
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1bc      	bne.n	80024b0 <_printf_float+0x100>
 8002536:	2301      	movs	r3, #1
 8002538:	e7b9      	b.n	80024ae <_printf_float+0xfe>
 800253a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800253e:	d118      	bne.n	8002572 <_printf_float+0x1c2>
 8002540:	2900      	cmp	r1, #0
 8002542:	6863      	ldr	r3, [r4, #4]
 8002544:	dd0b      	ble.n	800255e <_printf_float+0x1ae>
 8002546:	6121      	str	r1, [r4, #16]
 8002548:	b913      	cbnz	r3, 8002550 <_printf_float+0x1a0>
 800254a:	6822      	ldr	r2, [r4, #0]
 800254c:	07d0      	lsls	r0, r2, #31
 800254e:	d502      	bpl.n	8002556 <_printf_float+0x1a6>
 8002550:	3301      	adds	r3, #1
 8002552:	440b      	add	r3, r1
 8002554:	6123      	str	r3, [r4, #16]
 8002556:	65a1      	str	r1, [r4, #88]	; 0x58
 8002558:	f04f 0900 	mov.w	r9, #0
 800255c:	e7de      	b.n	800251c <_printf_float+0x16c>
 800255e:	b913      	cbnz	r3, 8002566 <_printf_float+0x1b6>
 8002560:	6822      	ldr	r2, [r4, #0]
 8002562:	07d2      	lsls	r2, r2, #31
 8002564:	d501      	bpl.n	800256a <_printf_float+0x1ba>
 8002566:	3302      	adds	r3, #2
 8002568:	e7f4      	b.n	8002554 <_printf_float+0x1a4>
 800256a:	2301      	movs	r3, #1
 800256c:	e7f2      	b.n	8002554 <_printf_float+0x1a4>
 800256e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8002572:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002574:	4299      	cmp	r1, r3
 8002576:	db05      	blt.n	8002584 <_printf_float+0x1d4>
 8002578:	6823      	ldr	r3, [r4, #0]
 800257a:	6121      	str	r1, [r4, #16]
 800257c:	07d8      	lsls	r0, r3, #31
 800257e:	d5ea      	bpl.n	8002556 <_printf_float+0x1a6>
 8002580:	1c4b      	adds	r3, r1, #1
 8002582:	e7e7      	b.n	8002554 <_printf_float+0x1a4>
 8002584:	2900      	cmp	r1, #0
 8002586:	bfd4      	ite	le
 8002588:	f1c1 0202 	rsble	r2, r1, #2
 800258c:	2201      	movgt	r2, #1
 800258e:	4413      	add	r3, r2
 8002590:	e7e0      	b.n	8002554 <_printf_float+0x1a4>
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	055a      	lsls	r2, r3, #21
 8002596:	d407      	bmi.n	80025a8 <_printf_float+0x1f8>
 8002598:	6923      	ldr	r3, [r4, #16]
 800259a:	4642      	mov	r2, r8
 800259c:	4631      	mov	r1, r6
 800259e:	4628      	mov	r0, r5
 80025a0:	47b8      	blx	r7
 80025a2:	3001      	adds	r0, #1
 80025a4:	d12c      	bne.n	8002600 <_printf_float+0x250>
 80025a6:	e764      	b.n	8002472 <_printf_float+0xc2>
 80025a8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80025ac:	f240 80e0 	bls.w	8002770 <_printf_float+0x3c0>
 80025b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80025b4:	2200      	movs	r2, #0
 80025b6:	2300      	movs	r3, #0
 80025b8:	f7fe fa86 	bl	8000ac8 <__aeabi_dcmpeq>
 80025bc:	2800      	cmp	r0, #0
 80025be:	d034      	beq.n	800262a <_printf_float+0x27a>
 80025c0:	4a37      	ldr	r2, [pc, #220]	; (80026a0 <_printf_float+0x2f0>)
 80025c2:	2301      	movs	r3, #1
 80025c4:	4631      	mov	r1, r6
 80025c6:	4628      	mov	r0, r5
 80025c8:	47b8      	blx	r7
 80025ca:	3001      	adds	r0, #1
 80025cc:	f43f af51 	beq.w	8002472 <_printf_float+0xc2>
 80025d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80025d4:	429a      	cmp	r2, r3
 80025d6:	db02      	blt.n	80025de <_printf_float+0x22e>
 80025d8:	6823      	ldr	r3, [r4, #0]
 80025da:	07d8      	lsls	r0, r3, #31
 80025dc:	d510      	bpl.n	8002600 <_printf_float+0x250>
 80025de:	ee18 3a10 	vmov	r3, s16
 80025e2:	4652      	mov	r2, sl
 80025e4:	4631      	mov	r1, r6
 80025e6:	4628      	mov	r0, r5
 80025e8:	47b8      	blx	r7
 80025ea:	3001      	adds	r0, #1
 80025ec:	f43f af41 	beq.w	8002472 <_printf_float+0xc2>
 80025f0:	f04f 0800 	mov.w	r8, #0
 80025f4:	f104 091a 	add.w	r9, r4, #26
 80025f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80025fa:	3b01      	subs	r3, #1
 80025fc:	4543      	cmp	r3, r8
 80025fe:	dc09      	bgt.n	8002614 <_printf_float+0x264>
 8002600:	6823      	ldr	r3, [r4, #0]
 8002602:	079b      	lsls	r3, r3, #30
 8002604:	f100 8105 	bmi.w	8002812 <_printf_float+0x462>
 8002608:	68e0      	ldr	r0, [r4, #12]
 800260a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800260c:	4298      	cmp	r0, r3
 800260e:	bfb8      	it	lt
 8002610:	4618      	movlt	r0, r3
 8002612:	e730      	b.n	8002476 <_printf_float+0xc6>
 8002614:	2301      	movs	r3, #1
 8002616:	464a      	mov	r2, r9
 8002618:	4631      	mov	r1, r6
 800261a:	4628      	mov	r0, r5
 800261c:	47b8      	blx	r7
 800261e:	3001      	adds	r0, #1
 8002620:	f43f af27 	beq.w	8002472 <_printf_float+0xc2>
 8002624:	f108 0801 	add.w	r8, r8, #1
 8002628:	e7e6      	b.n	80025f8 <_printf_float+0x248>
 800262a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800262c:	2b00      	cmp	r3, #0
 800262e:	dc39      	bgt.n	80026a4 <_printf_float+0x2f4>
 8002630:	4a1b      	ldr	r2, [pc, #108]	; (80026a0 <_printf_float+0x2f0>)
 8002632:	2301      	movs	r3, #1
 8002634:	4631      	mov	r1, r6
 8002636:	4628      	mov	r0, r5
 8002638:	47b8      	blx	r7
 800263a:	3001      	adds	r0, #1
 800263c:	f43f af19 	beq.w	8002472 <_printf_float+0xc2>
 8002640:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002644:	4313      	orrs	r3, r2
 8002646:	d102      	bne.n	800264e <_printf_float+0x29e>
 8002648:	6823      	ldr	r3, [r4, #0]
 800264a:	07d9      	lsls	r1, r3, #31
 800264c:	d5d8      	bpl.n	8002600 <_printf_float+0x250>
 800264e:	ee18 3a10 	vmov	r3, s16
 8002652:	4652      	mov	r2, sl
 8002654:	4631      	mov	r1, r6
 8002656:	4628      	mov	r0, r5
 8002658:	47b8      	blx	r7
 800265a:	3001      	adds	r0, #1
 800265c:	f43f af09 	beq.w	8002472 <_printf_float+0xc2>
 8002660:	f04f 0900 	mov.w	r9, #0
 8002664:	f104 0a1a 	add.w	sl, r4, #26
 8002668:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800266a:	425b      	negs	r3, r3
 800266c:	454b      	cmp	r3, r9
 800266e:	dc01      	bgt.n	8002674 <_printf_float+0x2c4>
 8002670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002672:	e792      	b.n	800259a <_printf_float+0x1ea>
 8002674:	2301      	movs	r3, #1
 8002676:	4652      	mov	r2, sl
 8002678:	4631      	mov	r1, r6
 800267a:	4628      	mov	r0, r5
 800267c:	47b8      	blx	r7
 800267e:	3001      	adds	r0, #1
 8002680:	f43f aef7 	beq.w	8002472 <_printf_float+0xc2>
 8002684:	f109 0901 	add.w	r9, r9, #1
 8002688:	e7ee      	b.n	8002668 <_printf_float+0x2b8>
 800268a:	bf00      	nop
 800268c:	7fefffff 	.word	0x7fefffff
 8002690:	08004e8c 	.word	0x08004e8c
 8002694:	08004e90 	.word	0x08004e90
 8002698:	08004e98 	.word	0x08004e98
 800269c:	08004e94 	.word	0x08004e94
 80026a0:	08004e9c 	.word	0x08004e9c
 80026a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80026a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80026a8:	429a      	cmp	r2, r3
 80026aa:	bfa8      	it	ge
 80026ac:	461a      	movge	r2, r3
 80026ae:	2a00      	cmp	r2, #0
 80026b0:	4691      	mov	r9, r2
 80026b2:	dc37      	bgt.n	8002724 <_printf_float+0x374>
 80026b4:	f04f 0b00 	mov.w	fp, #0
 80026b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80026bc:	f104 021a 	add.w	r2, r4, #26
 80026c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80026c2:	9305      	str	r3, [sp, #20]
 80026c4:	eba3 0309 	sub.w	r3, r3, r9
 80026c8:	455b      	cmp	r3, fp
 80026ca:	dc33      	bgt.n	8002734 <_printf_float+0x384>
 80026cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80026d0:	429a      	cmp	r2, r3
 80026d2:	db3b      	blt.n	800274c <_printf_float+0x39c>
 80026d4:	6823      	ldr	r3, [r4, #0]
 80026d6:	07da      	lsls	r2, r3, #31
 80026d8:	d438      	bmi.n	800274c <_printf_float+0x39c>
 80026da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80026dc:	9a05      	ldr	r2, [sp, #20]
 80026de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80026e0:	1a9a      	subs	r2, r3, r2
 80026e2:	eba3 0901 	sub.w	r9, r3, r1
 80026e6:	4591      	cmp	r9, r2
 80026e8:	bfa8      	it	ge
 80026ea:	4691      	movge	r9, r2
 80026ec:	f1b9 0f00 	cmp.w	r9, #0
 80026f0:	dc35      	bgt.n	800275e <_printf_float+0x3ae>
 80026f2:	f04f 0800 	mov.w	r8, #0
 80026f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80026fa:	f104 0a1a 	add.w	sl, r4, #26
 80026fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002702:	1a9b      	subs	r3, r3, r2
 8002704:	eba3 0309 	sub.w	r3, r3, r9
 8002708:	4543      	cmp	r3, r8
 800270a:	f77f af79 	ble.w	8002600 <_printf_float+0x250>
 800270e:	2301      	movs	r3, #1
 8002710:	4652      	mov	r2, sl
 8002712:	4631      	mov	r1, r6
 8002714:	4628      	mov	r0, r5
 8002716:	47b8      	blx	r7
 8002718:	3001      	adds	r0, #1
 800271a:	f43f aeaa 	beq.w	8002472 <_printf_float+0xc2>
 800271e:	f108 0801 	add.w	r8, r8, #1
 8002722:	e7ec      	b.n	80026fe <_printf_float+0x34e>
 8002724:	4613      	mov	r3, r2
 8002726:	4631      	mov	r1, r6
 8002728:	4642      	mov	r2, r8
 800272a:	4628      	mov	r0, r5
 800272c:	47b8      	blx	r7
 800272e:	3001      	adds	r0, #1
 8002730:	d1c0      	bne.n	80026b4 <_printf_float+0x304>
 8002732:	e69e      	b.n	8002472 <_printf_float+0xc2>
 8002734:	2301      	movs	r3, #1
 8002736:	4631      	mov	r1, r6
 8002738:	4628      	mov	r0, r5
 800273a:	9205      	str	r2, [sp, #20]
 800273c:	47b8      	blx	r7
 800273e:	3001      	adds	r0, #1
 8002740:	f43f ae97 	beq.w	8002472 <_printf_float+0xc2>
 8002744:	9a05      	ldr	r2, [sp, #20]
 8002746:	f10b 0b01 	add.w	fp, fp, #1
 800274a:	e7b9      	b.n	80026c0 <_printf_float+0x310>
 800274c:	ee18 3a10 	vmov	r3, s16
 8002750:	4652      	mov	r2, sl
 8002752:	4631      	mov	r1, r6
 8002754:	4628      	mov	r0, r5
 8002756:	47b8      	blx	r7
 8002758:	3001      	adds	r0, #1
 800275a:	d1be      	bne.n	80026da <_printf_float+0x32a>
 800275c:	e689      	b.n	8002472 <_printf_float+0xc2>
 800275e:	9a05      	ldr	r2, [sp, #20]
 8002760:	464b      	mov	r3, r9
 8002762:	4442      	add	r2, r8
 8002764:	4631      	mov	r1, r6
 8002766:	4628      	mov	r0, r5
 8002768:	47b8      	blx	r7
 800276a:	3001      	adds	r0, #1
 800276c:	d1c1      	bne.n	80026f2 <_printf_float+0x342>
 800276e:	e680      	b.n	8002472 <_printf_float+0xc2>
 8002770:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002772:	2a01      	cmp	r2, #1
 8002774:	dc01      	bgt.n	800277a <_printf_float+0x3ca>
 8002776:	07db      	lsls	r3, r3, #31
 8002778:	d538      	bpl.n	80027ec <_printf_float+0x43c>
 800277a:	2301      	movs	r3, #1
 800277c:	4642      	mov	r2, r8
 800277e:	4631      	mov	r1, r6
 8002780:	4628      	mov	r0, r5
 8002782:	47b8      	blx	r7
 8002784:	3001      	adds	r0, #1
 8002786:	f43f ae74 	beq.w	8002472 <_printf_float+0xc2>
 800278a:	ee18 3a10 	vmov	r3, s16
 800278e:	4652      	mov	r2, sl
 8002790:	4631      	mov	r1, r6
 8002792:	4628      	mov	r0, r5
 8002794:	47b8      	blx	r7
 8002796:	3001      	adds	r0, #1
 8002798:	f43f ae6b 	beq.w	8002472 <_printf_float+0xc2>
 800279c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80027a0:	2200      	movs	r2, #0
 80027a2:	2300      	movs	r3, #0
 80027a4:	f7fe f990 	bl	8000ac8 <__aeabi_dcmpeq>
 80027a8:	b9d8      	cbnz	r0, 80027e2 <_printf_float+0x432>
 80027aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80027ac:	f108 0201 	add.w	r2, r8, #1
 80027b0:	3b01      	subs	r3, #1
 80027b2:	4631      	mov	r1, r6
 80027b4:	4628      	mov	r0, r5
 80027b6:	47b8      	blx	r7
 80027b8:	3001      	adds	r0, #1
 80027ba:	d10e      	bne.n	80027da <_printf_float+0x42a>
 80027bc:	e659      	b.n	8002472 <_printf_float+0xc2>
 80027be:	2301      	movs	r3, #1
 80027c0:	4652      	mov	r2, sl
 80027c2:	4631      	mov	r1, r6
 80027c4:	4628      	mov	r0, r5
 80027c6:	47b8      	blx	r7
 80027c8:	3001      	adds	r0, #1
 80027ca:	f43f ae52 	beq.w	8002472 <_printf_float+0xc2>
 80027ce:	f108 0801 	add.w	r8, r8, #1
 80027d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80027d4:	3b01      	subs	r3, #1
 80027d6:	4543      	cmp	r3, r8
 80027d8:	dcf1      	bgt.n	80027be <_printf_float+0x40e>
 80027da:	464b      	mov	r3, r9
 80027dc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80027e0:	e6dc      	b.n	800259c <_printf_float+0x1ec>
 80027e2:	f04f 0800 	mov.w	r8, #0
 80027e6:	f104 0a1a 	add.w	sl, r4, #26
 80027ea:	e7f2      	b.n	80027d2 <_printf_float+0x422>
 80027ec:	2301      	movs	r3, #1
 80027ee:	4642      	mov	r2, r8
 80027f0:	e7df      	b.n	80027b2 <_printf_float+0x402>
 80027f2:	2301      	movs	r3, #1
 80027f4:	464a      	mov	r2, r9
 80027f6:	4631      	mov	r1, r6
 80027f8:	4628      	mov	r0, r5
 80027fa:	47b8      	blx	r7
 80027fc:	3001      	adds	r0, #1
 80027fe:	f43f ae38 	beq.w	8002472 <_printf_float+0xc2>
 8002802:	f108 0801 	add.w	r8, r8, #1
 8002806:	68e3      	ldr	r3, [r4, #12]
 8002808:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800280a:	1a5b      	subs	r3, r3, r1
 800280c:	4543      	cmp	r3, r8
 800280e:	dcf0      	bgt.n	80027f2 <_printf_float+0x442>
 8002810:	e6fa      	b.n	8002608 <_printf_float+0x258>
 8002812:	f04f 0800 	mov.w	r8, #0
 8002816:	f104 0919 	add.w	r9, r4, #25
 800281a:	e7f4      	b.n	8002806 <_printf_float+0x456>

0800281c <_printf_common>:
 800281c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002820:	4616      	mov	r6, r2
 8002822:	4699      	mov	r9, r3
 8002824:	688a      	ldr	r2, [r1, #8]
 8002826:	690b      	ldr	r3, [r1, #16]
 8002828:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800282c:	4293      	cmp	r3, r2
 800282e:	bfb8      	it	lt
 8002830:	4613      	movlt	r3, r2
 8002832:	6033      	str	r3, [r6, #0]
 8002834:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002838:	4607      	mov	r7, r0
 800283a:	460c      	mov	r4, r1
 800283c:	b10a      	cbz	r2, 8002842 <_printf_common+0x26>
 800283e:	3301      	adds	r3, #1
 8002840:	6033      	str	r3, [r6, #0]
 8002842:	6823      	ldr	r3, [r4, #0]
 8002844:	0699      	lsls	r1, r3, #26
 8002846:	bf42      	ittt	mi
 8002848:	6833      	ldrmi	r3, [r6, #0]
 800284a:	3302      	addmi	r3, #2
 800284c:	6033      	strmi	r3, [r6, #0]
 800284e:	6825      	ldr	r5, [r4, #0]
 8002850:	f015 0506 	ands.w	r5, r5, #6
 8002854:	d106      	bne.n	8002864 <_printf_common+0x48>
 8002856:	f104 0a19 	add.w	sl, r4, #25
 800285a:	68e3      	ldr	r3, [r4, #12]
 800285c:	6832      	ldr	r2, [r6, #0]
 800285e:	1a9b      	subs	r3, r3, r2
 8002860:	42ab      	cmp	r3, r5
 8002862:	dc26      	bgt.n	80028b2 <_printf_common+0x96>
 8002864:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002868:	1e13      	subs	r3, r2, #0
 800286a:	6822      	ldr	r2, [r4, #0]
 800286c:	bf18      	it	ne
 800286e:	2301      	movne	r3, #1
 8002870:	0692      	lsls	r2, r2, #26
 8002872:	d42b      	bmi.n	80028cc <_printf_common+0xb0>
 8002874:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002878:	4649      	mov	r1, r9
 800287a:	4638      	mov	r0, r7
 800287c:	47c0      	blx	r8
 800287e:	3001      	adds	r0, #1
 8002880:	d01e      	beq.n	80028c0 <_printf_common+0xa4>
 8002882:	6823      	ldr	r3, [r4, #0]
 8002884:	68e5      	ldr	r5, [r4, #12]
 8002886:	6832      	ldr	r2, [r6, #0]
 8002888:	f003 0306 	and.w	r3, r3, #6
 800288c:	2b04      	cmp	r3, #4
 800288e:	bf08      	it	eq
 8002890:	1aad      	subeq	r5, r5, r2
 8002892:	68a3      	ldr	r3, [r4, #8]
 8002894:	6922      	ldr	r2, [r4, #16]
 8002896:	bf0c      	ite	eq
 8002898:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800289c:	2500      	movne	r5, #0
 800289e:	4293      	cmp	r3, r2
 80028a0:	bfc4      	itt	gt
 80028a2:	1a9b      	subgt	r3, r3, r2
 80028a4:	18ed      	addgt	r5, r5, r3
 80028a6:	2600      	movs	r6, #0
 80028a8:	341a      	adds	r4, #26
 80028aa:	42b5      	cmp	r5, r6
 80028ac:	d11a      	bne.n	80028e4 <_printf_common+0xc8>
 80028ae:	2000      	movs	r0, #0
 80028b0:	e008      	b.n	80028c4 <_printf_common+0xa8>
 80028b2:	2301      	movs	r3, #1
 80028b4:	4652      	mov	r2, sl
 80028b6:	4649      	mov	r1, r9
 80028b8:	4638      	mov	r0, r7
 80028ba:	47c0      	blx	r8
 80028bc:	3001      	adds	r0, #1
 80028be:	d103      	bne.n	80028c8 <_printf_common+0xac>
 80028c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028c8:	3501      	adds	r5, #1
 80028ca:	e7c6      	b.n	800285a <_printf_common+0x3e>
 80028cc:	18e1      	adds	r1, r4, r3
 80028ce:	1c5a      	adds	r2, r3, #1
 80028d0:	2030      	movs	r0, #48	; 0x30
 80028d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80028d6:	4422      	add	r2, r4
 80028d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80028dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80028e0:	3302      	adds	r3, #2
 80028e2:	e7c7      	b.n	8002874 <_printf_common+0x58>
 80028e4:	2301      	movs	r3, #1
 80028e6:	4622      	mov	r2, r4
 80028e8:	4649      	mov	r1, r9
 80028ea:	4638      	mov	r0, r7
 80028ec:	47c0      	blx	r8
 80028ee:	3001      	adds	r0, #1
 80028f0:	d0e6      	beq.n	80028c0 <_printf_common+0xa4>
 80028f2:	3601      	adds	r6, #1
 80028f4:	e7d9      	b.n	80028aa <_printf_common+0x8e>
	...

080028f8 <_printf_i>:
 80028f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80028fc:	7e0f      	ldrb	r7, [r1, #24]
 80028fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002900:	2f78      	cmp	r7, #120	; 0x78
 8002902:	4691      	mov	r9, r2
 8002904:	4680      	mov	r8, r0
 8002906:	460c      	mov	r4, r1
 8002908:	469a      	mov	sl, r3
 800290a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800290e:	d807      	bhi.n	8002920 <_printf_i+0x28>
 8002910:	2f62      	cmp	r7, #98	; 0x62
 8002912:	d80a      	bhi.n	800292a <_printf_i+0x32>
 8002914:	2f00      	cmp	r7, #0
 8002916:	f000 80d8 	beq.w	8002aca <_printf_i+0x1d2>
 800291a:	2f58      	cmp	r7, #88	; 0x58
 800291c:	f000 80a3 	beq.w	8002a66 <_printf_i+0x16e>
 8002920:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002924:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002928:	e03a      	b.n	80029a0 <_printf_i+0xa8>
 800292a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800292e:	2b15      	cmp	r3, #21
 8002930:	d8f6      	bhi.n	8002920 <_printf_i+0x28>
 8002932:	a101      	add	r1, pc, #4	; (adr r1, 8002938 <_printf_i+0x40>)
 8002934:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002938:	08002991 	.word	0x08002991
 800293c:	080029a5 	.word	0x080029a5
 8002940:	08002921 	.word	0x08002921
 8002944:	08002921 	.word	0x08002921
 8002948:	08002921 	.word	0x08002921
 800294c:	08002921 	.word	0x08002921
 8002950:	080029a5 	.word	0x080029a5
 8002954:	08002921 	.word	0x08002921
 8002958:	08002921 	.word	0x08002921
 800295c:	08002921 	.word	0x08002921
 8002960:	08002921 	.word	0x08002921
 8002964:	08002ab1 	.word	0x08002ab1
 8002968:	080029d5 	.word	0x080029d5
 800296c:	08002a93 	.word	0x08002a93
 8002970:	08002921 	.word	0x08002921
 8002974:	08002921 	.word	0x08002921
 8002978:	08002ad3 	.word	0x08002ad3
 800297c:	08002921 	.word	0x08002921
 8002980:	080029d5 	.word	0x080029d5
 8002984:	08002921 	.word	0x08002921
 8002988:	08002921 	.word	0x08002921
 800298c:	08002a9b 	.word	0x08002a9b
 8002990:	682b      	ldr	r3, [r5, #0]
 8002992:	1d1a      	adds	r2, r3, #4
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	602a      	str	r2, [r5, #0]
 8002998:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800299c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80029a0:	2301      	movs	r3, #1
 80029a2:	e0a3      	b.n	8002aec <_printf_i+0x1f4>
 80029a4:	6820      	ldr	r0, [r4, #0]
 80029a6:	6829      	ldr	r1, [r5, #0]
 80029a8:	0606      	lsls	r6, r0, #24
 80029aa:	f101 0304 	add.w	r3, r1, #4
 80029ae:	d50a      	bpl.n	80029c6 <_printf_i+0xce>
 80029b0:	680e      	ldr	r6, [r1, #0]
 80029b2:	602b      	str	r3, [r5, #0]
 80029b4:	2e00      	cmp	r6, #0
 80029b6:	da03      	bge.n	80029c0 <_printf_i+0xc8>
 80029b8:	232d      	movs	r3, #45	; 0x2d
 80029ba:	4276      	negs	r6, r6
 80029bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029c0:	485e      	ldr	r0, [pc, #376]	; (8002b3c <_printf_i+0x244>)
 80029c2:	230a      	movs	r3, #10
 80029c4:	e019      	b.n	80029fa <_printf_i+0x102>
 80029c6:	680e      	ldr	r6, [r1, #0]
 80029c8:	602b      	str	r3, [r5, #0]
 80029ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80029ce:	bf18      	it	ne
 80029d0:	b236      	sxthne	r6, r6
 80029d2:	e7ef      	b.n	80029b4 <_printf_i+0xbc>
 80029d4:	682b      	ldr	r3, [r5, #0]
 80029d6:	6820      	ldr	r0, [r4, #0]
 80029d8:	1d19      	adds	r1, r3, #4
 80029da:	6029      	str	r1, [r5, #0]
 80029dc:	0601      	lsls	r1, r0, #24
 80029de:	d501      	bpl.n	80029e4 <_printf_i+0xec>
 80029e0:	681e      	ldr	r6, [r3, #0]
 80029e2:	e002      	b.n	80029ea <_printf_i+0xf2>
 80029e4:	0646      	lsls	r6, r0, #25
 80029e6:	d5fb      	bpl.n	80029e0 <_printf_i+0xe8>
 80029e8:	881e      	ldrh	r6, [r3, #0]
 80029ea:	4854      	ldr	r0, [pc, #336]	; (8002b3c <_printf_i+0x244>)
 80029ec:	2f6f      	cmp	r7, #111	; 0x6f
 80029ee:	bf0c      	ite	eq
 80029f0:	2308      	moveq	r3, #8
 80029f2:	230a      	movne	r3, #10
 80029f4:	2100      	movs	r1, #0
 80029f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80029fa:	6865      	ldr	r5, [r4, #4]
 80029fc:	60a5      	str	r5, [r4, #8]
 80029fe:	2d00      	cmp	r5, #0
 8002a00:	bfa2      	ittt	ge
 8002a02:	6821      	ldrge	r1, [r4, #0]
 8002a04:	f021 0104 	bicge.w	r1, r1, #4
 8002a08:	6021      	strge	r1, [r4, #0]
 8002a0a:	b90e      	cbnz	r6, 8002a10 <_printf_i+0x118>
 8002a0c:	2d00      	cmp	r5, #0
 8002a0e:	d04d      	beq.n	8002aac <_printf_i+0x1b4>
 8002a10:	4615      	mov	r5, r2
 8002a12:	fbb6 f1f3 	udiv	r1, r6, r3
 8002a16:	fb03 6711 	mls	r7, r3, r1, r6
 8002a1a:	5dc7      	ldrb	r7, [r0, r7]
 8002a1c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002a20:	4637      	mov	r7, r6
 8002a22:	42bb      	cmp	r3, r7
 8002a24:	460e      	mov	r6, r1
 8002a26:	d9f4      	bls.n	8002a12 <_printf_i+0x11a>
 8002a28:	2b08      	cmp	r3, #8
 8002a2a:	d10b      	bne.n	8002a44 <_printf_i+0x14c>
 8002a2c:	6823      	ldr	r3, [r4, #0]
 8002a2e:	07de      	lsls	r6, r3, #31
 8002a30:	d508      	bpl.n	8002a44 <_printf_i+0x14c>
 8002a32:	6923      	ldr	r3, [r4, #16]
 8002a34:	6861      	ldr	r1, [r4, #4]
 8002a36:	4299      	cmp	r1, r3
 8002a38:	bfde      	ittt	le
 8002a3a:	2330      	movle	r3, #48	; 0x30
 8002a3c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002a40:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002a44:	1b52      	subs	r2, r2, r5
 8002a46:	6122      	str	r2, [r4, #16]
 8002a48:	f8cd a000 	str.w	sl, [sp]
 8002a4c:	464b      	mov	r3, r9
 8002a4e:	aa03      	add	r2, sp, #12
 8002a50:	4621      	mov	r1, r4
 8002a52:	4640      	mov	r0, r8
 8002a54:	f7ff fee2 	bl	800281c <_printf_common>
 8002a58:	3001      	adds	r0, #1
 8002a5a:	d14c      	bne.n	8002af6 <_printf_i+0x1fe>
 8002a5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a60:	b004      	add	sp, #16
 8002a62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a66:	4835      	ldr	r0, [pc, #212]	; (8002b3c <_printf_i+0x244>)
 8002a68:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002a6c:	6829      	ldr	r1, [r5, #0]
 8002a6e:	6823      	ldr	r3, [r4, #0]
 8002a70:	f851 6b04 	ldr.w	r6, [r1], #4
 8002a74:	6029      	str	r1, [r5, #0]
 8002a76:	061d      	lsls	r5, r3, #24
 8002a78:	d514      	bpl.n	8002aa4 <_printf_i+0x1ac>
 8002a7a:	07df      	lsls	r7, r3, #31
 8002a7c:	bf44      	itt	mi
 8002a7e:	f043 0320 	orrmi.w	r3, r3, #32
 8002a82:	6023      	strmi	r3, [r4, #0]
 8002a84:	b91e      	cbnz	r6, 8002a8e <_printf_i+0x196>
 8002a86:	6823      	ldr	r3, [r4, #0]
 8002a88:	f023 0320 	bic.w	r3, r3, #32
 8002a8c:	6023      	str	r3, [r4, #0]
 8002a8e:	2310      	movs	r3, #16
 8002a90:	e7b0      	b.n	80029f4 <_printf_i+0xfc>
 8002a92:	6823      	ldr	r3, [r4, #0]
 8002a94:	f043 0320 	orr.w	r3, r3, #32
 8002a98:	6023      	str	r3, [r4, #0]
 8002a9a:	2378      	movs	r3, #120	; 0x78
 8002a9c:	4828      	ldr	r0, [pc, #160]	; (8002b40 <_printf_i+0x248>)
 8002a9e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002aa2:	e7e3      	b.n	8002a6c <_printf_i+0x174>
 8002aa4:	0659      	lsls	r1, r3, #25
 8002aa6:	bf48      	it	mi
 8002aa8:	b2b6      	uxthmi	r6, r6
 8002aaa:	e7e6      	b.n	8002a7a <_printf_i+0x182>
 8002aac:	4615      	mov	r5, r2
 8002aae:	e7bb      	b.n	8002a28 <_printf_i+0x130>
 8002ab0:	682b      	ldr	r3, [r5, #0]
 8002ab2:	6826      	ldr	r6, [r4, #0]
 8002ab4:	6961      	ldr	r1, [r4, #20]
 8002ab6:	1d18      	adds	r0, r3, #4
 8002ab8:	6028      	str	r0, [r5, #0]
 8002aba:	0635      	lsls	r5, r6, #24
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	d501      	bpl.n	8002ac4 <_printf_i+0x1cc>
 8002ac0:	6019      	str	r1, [r3, #0]
 8002ac2:	e002      	b.n	8002aca <_printf_i+0x1d2>
 8002ac4:	0670      	lsls	r0, r6, #25
 8002ac6:	d5fb      	bpl.n	8002ac0 <_printf_i+0x1c8>
 8002ac8:	8019      	strh	r1, [r3, #0]
 8002aca:	2300      	movs	r3, #0
 8002acc:	6123      	str	r3, [r4, #16]
 8002ace:	4615      	mov	r5, r2
 8002ad0:	e7ba      	b.n	8002a48 <_printf_i+0x150>
 8002ad2:	682b      	ldr	r3, [r5, #0]
 8002ad4:	1d1a      	adds	r2, r3, #4
 8002ad6:	602a      	str	r2, [r5, #0]
 8002ad8:	681d      	ldr	r5, [r3, #0]
 8002ada:	6862      	ldr	r2, [r4, #4]
 8002adc:	2100      	movs	r1, #0
 8002ade:	4628      	mov	r0, r5
 8002ae0:	f7fd fb7e 	bl	80001e0 <memchr>
 8002ae4:	b108      	cbz	r0, 8002aea <_printf_i+0x1f2>
 8002ae6:	1b40      	subs	r0, r0, r5
 8002ae8:	6060      	str	r0, [r4, #4]
 8002aea:	6863      	ldr	r3, [r4, #4]
 8002aec:	6123      	str	r3, [r4, #16]
 8002aee:	2300      	movs	r3, #0
 8002af0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002af4:	e7a8      	b.n	8002a48 <_printf_i+0x150>
 8002af6:	6923      	ldr	r3, [r4, #16]
 8002af8:	462a      	mov	r2, r5
 8002afa:	4649      	mov	r1, r9
 8002afc:	4640      	mov	r0, r8
 8002afe:	47d0      	blx	sl
 8002b00:	3001      	adds	r0, #1
 8002b02:	d0ab      	beq.n	8002a5c <_printf_i+0x164>
 8002b04:	6823      	ldr	r3, [r4, #0]
 8002b06:	079b      	lsls	r3, r3, #30
 8002b08:	d413      	bmi.n	8002b32 <_printf_i+0x23a>
 8002b0a:	68e0      	ldr	r0, [r4, #12]
 8002b0c:	9b03      	ldr	r3, [sp, #12]
 8002b0e:	4298      	cmp	r0, r3
 8002b10:	bfb8      	it	lt
 8002b12:	4618      	movlt	r0, r3
 8002b14:	e7a4      	b.n	8002a60 <_printf_i+0x168>
 8002b16:	2301      	movs	r3, #1
 8002b18:	4632      	mov	r2, r6
 8002b1a:	4649      	mov	r1, r9
 8002b1c:	4640      	mov	r0, r8
 8002b1e:	47d0      	blx	sl
 8002b20:	3001      	adds	r0, #1
 8002b22:	d09b      	beq.n	8002a5c <_printf_i+0x164>
 8002b24:	3501      	adds	r5, #1
 8002b26:	68e3      	ldr	r3, [r4, #12]
 8002b28:	9903      	ldr	r1, [sp, #12]
 8002b2a:	1a5b      	subs	r3, r3, r1
 8002b2c:	42ab      	cmp	r3, r5
 8002b2e:	dcf2      	bgt.n	8002b16 <_printf_i+0x21e>
 8002b30:	e7eb      	b.n	8002b0a <_printf_i+0x212>
 8002b32:	2500      	movs	r5, #0
 8002b34:	f104 0619 	add.w	r6, r4, #25
 8002b38:	e7f5      	b.n	8002b26 <_printf_i+0x22e>
 8002b3a:	bf00      	nop
 8002b3c:	08004e9e 	.word	0x08004e9e
 8002b40:	08004eaf 	.word	0x08004eaf

08002b44 <iprintf>:
 8002b44:	b40f      	push	{r0, r1, r2, r3}
 8002b46:	4b0a      	ldr	r3, [pc, #40]	; (8002b70 <iprintf+0x2c>)
 8002b48:	b513      	push	{r0, r1, r4, lr}
 8002b4a:	681c      	ldr	r4, [r3, #0]
 8002b4c:	b124      	cbz	r4, 8002b58 <iprintf+0x14>
 8002b4e:	69a3      	ldr	r3, [r4, #24]
 8002b50:	b913      	cbnz	r3, 8002b58 <iprintf+0x14>
 8002b52:	4620      	mov	r0, r4
 8002b54:	f001 f870 	bl	8003c38 <__sinit>
 8002b58:	ab05      	add	r3, sp, #20
 8002b5a:	9a04      	ldr	r2, [sp, #16]
 8002b5c:	68a1      	ldr	r1, [r4, #8]
 8002b5e:	9301      	str	r3, [sp, #4]
 8002b60:	4620      	mov	r0, r4
 8002b62:	f001 fe2d 	bl	80047c0 <_vfiprintf_r>
 8002b66:	b002      	add	sp, #8
 8002b68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b6c:	b004      	add	sp, #16
 8002b6e:	4770      	bx	lr
 8002b70:	2000002c 	.word	0x2000002c

08002b74 <setbuf>:
 8002b74:	2900      	cmp	r1, #0
 8002b76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b7a:	bf0c      	ite	eq
 8002b7c:	2202      	moveq	r2, #2
 8002b7e:	2200      	movne	r2, #0
 8002b80:	f000 b800 	b.w	8002b84 <setvbuf>

08002b84 <setvbuf>:
 8002b84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002b88:	461d      	mov	r5, r3
 8002b8a:	4b5d      	ldr	r3, [pc, #372]	; (8002d00 <setvbuf+0x17c>)
 8002b8c:	681f      	ldr	r7, [r3, #0]
 8002b8e:	4604      	mov	r4, r0
 8002b90:	460e      	mov	r6, r1
 8002b92:	4690      	mov	r8, r2
 8002b94:	b127      	cbz	r7, 8002ba0 <setvbuf+0x1c>
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	b913      	cbnz	r3, 8002ba0 <setvbuf+0x1c>
 8002b9a:	4638      	mov	r0, r7
 8002b9c:	f001 f84c 	bl	8003c38 <__sinit>
 8002ba0:	4b58      	ldr	r3, [pc, #352]	; (8002d04 <setvbuf+0x180>)
 8002ba2:	429c      	cmp	r4, r3
 8002ba4:	d167      	bne.n	8002c76 <setvbuf+0xf2>
 8002ba6:	687c      	ldr	r4, [r7, #4]
 8002ba8:	f1b8 0f02 	cmp.w	r8, #2
 8002bac:	d006      	beq.n	8002bbc <setvbuf+0x38>
 8002bae:	f1b8 0f01 	cmp.w	r8, #1
 8002bb2:	f200 809f 	bhi.w	8002cf4 <setvbuf+0x170>
 8002bb6:	2d00      	cmp	r5, #0
 8002bb8:	f2c0 809c 	blt.w	8002cf4 <setvbuf+0x170>
 8002bbc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002bbe:	07db      	lsls	r3, r3, #31
 8002bc0:	d405      	bmi.n	8002bce <setvbuf+0x4a>
 8002bc2:	89a3      	ldrh	r3, [r4, #12]
 8002bc4:	0598      	lsls	r0, r3, #22
 8002bc6:	d402      	bmi.n	8002bce <setvbuf+0x4a>
 8002bc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002bca:	f001 f8d8 	bl	8003d7e <__retarget_lock_acquire_recursive>
 8002bce:	4621      	mov	r1, r4
 8002bd0:	4638      	mov	r0, r7
 8002bd2:	f000 ff9d 	bl	8003b10 <_fflush_r>
 8002bd6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002bd8:	b141      	cbz	r1, 8002bec <setvbuf+0x68>
 8002bda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002bde:	4299      	cmp	r1, r3
 8002be0:	d002      	beq.n	8002be8 <setvbuf+0x64>
 8002be2:	4638      	mov	r0, r7
 8002be4:	f001 fce2 	bl	80045ac <_free_r>
 8002be8:	2300      	movs	r3, #0
 8002bea:	6363      	str	r3, [r4, #52]	; 0x34
 8002bec:	2300      	movs	r3, #0
 8002bee:	61a3      	str	r3, [r4, #24]
 8002bf0:	6063      	str	r3, [r4, #4]
 8002bf2:	89a3      	ldrh	r3, [r4, #12]
 8002bf4:	0619      	lsls	r1, r3, #24
 8002bf6:	d503      	bpl.n	8002c00 <setvbuf+0x7c>
 8002bf8:	6921      	ldr	r1, [r4, #16]
 8002bfa:	4638      	mov	r0, r7
 8002bfc:	f001 fcd6 	bl	80045ac <_free_r>
 8002c00:	89a3      	ldrh	r3, [r4, #12]
 8002c02:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8002c06:	f023 0303 	bic.w	r3, r3, #3
 8002c0a:	f1b8 0f02 	cmp.w	r8, #2
 8002c0e:	81a3      	strh	r3, [r4, #12]
 8002c10:	d06c      	beq.n	8002cec <setvbuf+0x168>
 8002c12:	ab01      	add	r3, sp, #4
 8002c14:	466a      	mov	r2, sp
 8002c16:	4621      	mov	r1, r4
 8002c18:	4638      	mov	r0, r7
 8002c1a:	f001 f8b2 	bl	8003d82 <__swhatbuf_r>
 8002c1e:	89a3      	ldrh	r3, [r4, #12]
 8002c20:	4318      	orrs	r0, r3
 8002c22:	81a0      	strh	r0, [r4, #12]
 8002c24:	2d00      	cmp	r5, #0
 8002c26:	d130      	bne.n	8002c8a <setvbuf+0x106>
 8002c28:	9d00      	ldr	r5, [sp, #0]
 8002c2a:	4628      	mov	r0, r5
 8002c2c:	f001 f90e 	bl	8003e4c <malloc>
 8002c30:	4606      	mov	r6, r0
 8002c32:	2800      	cmp	r0, #0
 8002c34:	d155      	bne.n	8002ce2 <setvbuf+0x15e>
 8002c36:	f8dd 9000 	ldr.w	r9, [sp]
 8002c3a:	45a9      	cmp	r9, r5
 8002c3c:	d14a      	bne.n	8002cd4 <setvbuf+0x150>
 8002c3e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002c42:	2200      	movs	r2, #0
 8002c44:	60a2      	str	r2, [r4, #8]
 8002c46:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8002c4a:	6022      	str	r2, [r4, #0]
 8002c4c:	6122      	str	r2, [r4, #16]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c54:	6162      	str	r2, [r4, #20]
 8002c56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002c58:	f043 0302 	orr.w	r3, r3, #2
 8002c5c:	07d2      	lsls	r2, r2, #31
 8002c5e:	81a3      	strh	r3, [r4, #12]
 8002c60:	d405      	bmi.n	8002c6e <setvbuf+0xea>
 8002c62:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002c66:	d102      	bne.n	8002c6e <setvbuf+0xea>
 8002c68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c6a:	f001 f889 	bl	8003d80 <__retarget_lock_release_recursive>
 8002c6e:	4628      	mov	r0, r5
 8002c70:	b003      	add	sp, #12
 8002c72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002c76:	4b24      	ldr	r3, [pc, #144]	; (8002d08 <setvbuf+0x184>)
 8002c78:	429c      	cmp	r4, r3
 8002c7a:	d101      	bne.n	8002c80 <setvbuf+0xfc>
 8002c7c:	68bc      	ldr	r4, [r7, #8]
 8002c7e:	e793      	b.n	8002ba8 <setvbuf+0x24>
 8002c80:	4b22      	ldr	r3, [pc, #136]	; (8002d0c <setvbuf+0x188>)
 8002c82:	429c      	cmp	r4, r3
 8002c84:	bf08      	it	eq
 8002c86:	68fc      	ldreq	r4, [r7, #12]
 8002c88:	e78e      	b.n	8002ba8 <setvbuf+0x24>
 8002c8a:	2e00      	cmp	r6, #0
 8002c8c:	d0cd      	beq.n	8002c2a <setvbuf+0xa6>
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	b913      	cbnz	r3, 8002c98 <setvbuf+0x114>
 8002c92:	4638      	mov	r0, r7
 8002c94:	f000 ffd0 	bl	8003c38 <__sinit>
 8002c98:	f1b8 0f01 	cmp.w	r8, #1
 8002c9c:	bf08      	it	eq
 8002c9e:	89a3      	ldrheq	r3, [r4, #12]
 8002ca0:	6026      	str	r6, [r4, #0]
 8002ca2:	bf04      	itt	eq
 8002ca4:	f043 0301 	orreq.w	r3, r3, #1
 8002ca8:	81a3      	strheq	r3, [r4, #12]
 8002caa:	89a2      	ldrh	r2, [r4, #12]
 8002cac:	f012 0308 	ands.w	r3, r2, #8
 8002cb0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002cb4:	d01c      	beq.n	8002cf0 <setvbuf+0x16c>
 8002cb6:	07d3      	lsls	r3, r2, #31
 8002cb8:	bf41      	itttt	mi
 8002cba:	2300      	movmi	r3, #0
 8002cbc:	426d      	negmi	r5, r5
 8002cbe:	60a3      	strmi	r3, [r4, #8]
 8002cc0:	61a5      	strmi	r5, [r4, #24]
 8002cc2:	bf58      	it	pl
 8002cc4:	60a5      	strpl	r5, [r4, #8]
 8002cc6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8002cc8:	f015 0501 	ands.w	r5, r5, #1
 8002ccc:	d115      	bne.n	8002cfa <setvbuf+0x176>
 8002cce:	f412 7f00 	tst.w	r2, #512	; 0x200
 8002cd2:	e7c8      	b.n	8002c66 <setvbuf+0xe2>
 8002cd4:	4648      	mov	r0, r9
 8002cd6:	f001 f8b9 	bl	8003e4c <malloc>
 8002cda:	4606      	mov	r6, r0
 8002cdc:	2800      	cmp	r0, #0
 8002cde:	d0ae      	beq.n	8002c3e <setvbuf+0xba>
 8002ce0:	464d      	mov	r5, r9
 8002ce2:	89a3      	ldrh	r3, [r4, #12]
 8002ce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ce8:	81a3      	strh	r3, [r4, #12]
 8002cea:	e7d0      	b.n	8002c8e <setvbuf+0x10a>
 8002cec:	2500      	movs	r5, #0
 8002cee:	e7a8      	b.n	8002c42 <setvbuf+0xbe>
 8002cf0:	60a3      	str	r3, [r4, #8]
 8002cf2:	e7e8      	b.n	8002cc6 <setvbuf+0x142>
 8002cf4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002cf8:	e7b9      	b.n	8002c6e <setvbuf+0xea>
 8002cfa:	2500      	movs	r5, #0
 8002cfc:	e7b7      	b.n	8002c6e <setvbuf+0xea>
 8002cfe:	bf00      	nop
 8002d00:	2000002c 	.word	0x2000002c
 8002d04:	08004f70 	.word	0x08004f70
 8002d08:	08004f90 	.word	0x08004f90
 8002d0c:	08004f50 	.word	0x08004f50

08002d10 <quorem>:
 8002d10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d14:	6903      	ldr	r3, [r0, #16]
 8002d16:	690c      	ldr	r4, [r1, #16]
 8002d18:	42a3      	cmp	r3, r4
 8002d1a:	4607      	mov	r7, r0
 8002d1c:	f2c0 8081 	blt.w	8002e22 <quorem+0x112>
 8002d20:	3c01      	subs	r4, #1
 8002d22:	f101 0814 	add.w	r8, r1, #20
 8002d26:	f100 0514 	add.w	r5, r0, #20
 8002d2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002d2e:	9301      	str	r3, [sp, #4]
 8002d30:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002d34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8002d40:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002d44:	fbb2 f6f3 	udiv	r6, r2, r3
 8002d48:	d331      	bcc.n	8002dae <quorem+0x9e>
 8002d4a:	f04f 0e00 	mov.w	lr, #0
 8002d4e:	4640      	mov	r0, r8
 8002d50:	46ac      	mov	ip, r5
 8002d52:	46f2      	mov	sl, lr
 8002d54:	f850 2b04 	ldr.w	r2, [r0], #4
 8002d58:	b293      	uxth	r3, r2
 8002d5a:	fb06 e303 	mla	r3, r6, r3, lr
 8002d5e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	ebaa 0303 	sub.w	r3, sl, r3
 8002d68:	f8dc a000 	ldr.w	sl, [ip]
 8002d6c:	0c12      	lsrs	r2, r2, #16
 8002d6e:	fa13 f38a 	uxtah	r3, r3, sl
 8002d72:	fb06 e202 	mla	r2, r6, r2, lr
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	9b00      	ldr	r3, [sp, #0]
 8002d7a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8002d7e:	b292      	uxth	r2, r2
 8002d80:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8002d84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002d88:	f8bd 3000 	ldrh.w	r3, [sp]
 8002d8c:	4581      	cmp	r9, r0
 8002d8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002d92:	f84c 3b04 	str.w	r3, [ip], #4
 8002d96:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8002d9a:	d2db      	bcs.n	8002d54 <quorem+0x44>
 8002d9c:	f855 300b 	ldr.w	r3, [r5, fp]
 8002da0:	b92b      	cbnz	r3, 8002dae <quorem+0x9e>
 8002da2:	9b01      	ldr	r3, [sp, #4]
 8002da4:	3b04      	subs	r3, #4
 8002da6:	429d      	cmp	r5, r3
 8002da8:	461a      	mov	r2, r3
 8002daa:	d32e      	bcc.n	8002e0a <quorem+0xfa>
 8002dac:	613c      	str	r4, [r7, #16]
 8002dae:	4638      	mov	r0, r7
 8002db0:	f001 fae4 	bl	800437c <__mcmp>
 8002db4:	2800      	cmp	r0, #0
 8002db6:	db24      	blt.n	8002e02 <quorem+0xf2>
 8002db8:	3601      	adds	r6, #1
 8002dba:	4628      	mov	r0, r5
 8002dbc:	f04f 0c00 	mov.w	ip, #0
 8002dc0:	f858 2b04 	ldr.w	r2, [r8], #4
 8002dc4:	f8d0 e000 	ldr.w	lr, [r0]
 8002dc8:	b293      	uxth	r3, r2
 8002dca:	ebac 0303 	sub.w	r3, ip, r3
 8002dce:	0c12      	lsrs	r2, r2, #16
 8002dd0:	fa13 f38e 	uxtah	r3, r3, lr
 8002dd4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8002dd8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002de2:	45c1      	cmp	r9, r8
 8002de4:	f840 3b04 	str.w	r3, [r0], #4
 8002de8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8002dec:	d2e8      	bcs.n	8002dc0 <quorem+0xb0>
 8002dee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002df2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002df6:	b922      	cbnz	r2, 8002e02 <quorem+0xf2>
 8002df8:	3b04      	subs	r3, #4
 8002dfa:	429d      	cmp	r5, r3
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	d30a      	bcc.n	8002e16 <quorem+0x106>
 8002e00:	613c      	str	r4, [r7, #16]
 8002e02:	4630      	mov	r0, r6
 8002e04:	b003      	add	sp, #12
 8002e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e0a:	6812      	ldr	r2, [r2, #0]
 8002e0c:	3b04      	subs	r3, #4
 8002e0e:	2a00      	cmp	r2, #0
 8002e10:	d1cc      	bne.n	8002dac <quorem+0x9c>
 8002e12:	3c01      	subs	r4, #1
 8002e14:	e7c7      	b.n	8002da6 <quorem+0x96>
 8002e16:	6812      	ldr	r2, [r2, #0]
 8002e18:	3b04      	subs	r3, #4
 8002e1a:	2a00      	cmp	r2, #0
 8002e1c:	d1f0      	bne.n	8002e00 <quorem+0xf0>
 8002e1e:	3c01      	subs	r4, #1
 8002e20:	e7eb      	b.n	8002dfa <quorem+0xea>
 8002e22:	2000      	movs	r0, #0
 8002e24:	e7ee      	b.n	8002e04 <quorem+0xf4>
	...

08002e28 <_dtoa_r>:
 8002e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e2c:	ed2d 8b04 	vpush	{d8-d9}
 8002e30:	ec57 6b10 	vmov	r6, r7, d0
 8002e34:	b093      	sub	sp, #76	; 0x4c
 8002e36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8002e38:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8002e3c:	9106      	str	r1, [sp, #24]
 8002e3e:	ee10 aa10 	vmov	sl, s0
 8002e42:	4604      	mov	r4, r0
 8002e44:	9209      	str	r2, [sp, #36]	; 0x24
 8002e46:	930c      	str	r3, [sp, #48]	; 0x30
 8002e48:	46bb      	mov	fp, r7
 8002e4a:	b975      	cbnz	r5, 8002e6a <_dtoa_r+0x42>
 8002e4c:	2010      	movs	r0, #16
 8002e4e:	f000 fffd 	bl	8003e4c <malloc>
 8002e52:	4602      	mov	r2, r0
 8002e54:	6260      	str	r0, [r4, #36]	; 0x24
 8002e56:	b920      	cbnz	r0, 8002e62 <_dtoa_r+0x3a>
 8002e58:	4ba7      	ldr	r3, [pc, #668]	; (80030f8 <_dtoa_r+0x2d0>)
 8002e5a:	21ea      	movs	r1, #234	; 0xea
 8002e5c:	48a7      	ldr	r0, [pc, #668]	; (80030fc <_dtoa_r+0x2d4>)
 8002e5e:	f001 fef3 	bl	8004c48 <__assert_func>
 8002e62:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8002e66:	6005      	str	r5, [r0, #0]
 8002e68:	60c5      	str	r5, [r0, #12]
 8002e6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e6c:	6819      	ldr	r1, [r3, #0]
 8002e6e:	b151      	cbz	r1, 8002e86 <_dtoa_r+0x5e>
 8002e70:	685a      	ldr	r2, [r3, #4]
 8002e72:	604a      	str	r2, [r1, #4]
 8002e74:	2301      	movs	r3, #1
 8002e76:	4093      	lsls	r3, r2
 8002e78:	608b      	str	r3, [r1, #8]
 8002e7a:	4620      	mov	r0, r4
 8002e7c:	f001 f83c 	bl	8003ef8 <_Bfree>
 8002e80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e82:	2200      	movs	r2, #0
 8002e84:	601a      	str	r2, [r3, #0]
 8002e86:	1e3b      	subs	r3, r7, #0
 8002e88:	bfaa      	itet	ge
 8002e8a:	2300      	movge	r3, #0
 8002e8c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8002e90:	f8c8 3000 	strge.w	r3, [r8]
 8002e94:	4b9a      	ldr	r3, [pc, #616]	; (8003100 <_dtoa_r+0x2d8>)
 8002e96:	bfbc      	itt	lt
 8002e98:	2201      	movlt	r2, #1
 8002e9a:	f8c8 2000 	strlt.w	r2, [r8]
 8002e9e:	ea33 030b 	bics.w	r3, r3, fp
 8002ea2:	d11b      	bne.n	8002edc <_dtoa_r+0xb4>
 8002ea4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002ea6:	f242 730f 	movw	r3, #9999	; 0x270f
 8002eaa:	6013      	str	r3, [r2, #0]
 8002eac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8002eb0:	4333      	orrs	r3, r6
 8002eb2:	f000 8592 	beq.w	80039da <_dtoa_r+0xbb2>
 8002eb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002eb8:	b963      	cbnz	r3, 8002ed4 <_dtoa_r+0xac>
 8002eba:	4b92      	ldr	r3, [pc, #584]	; (8003104 <_dtoa_r+0x2dc>)
 8002ebc:	e022      	b.n	8002f04 <_dtoa_r+0xdc>
 8002ebe:	4b92      	ldr	r3, [pc, #584]	; (8003108 <_dtoa_r+0x2e0>)
 8002ec0:	9301      	str	r3, [sp, #4]
 8002ec2:	3308      	adds	r3, #8
 8002ec4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002ec6:	6013      	str	r3, [r2, #0]
 8002ec8:	9801      	ldr	r0, [sp, #4]
 8002eca:	b013      	add	sp, #76	; 0x4c
 8002ecc:	ecbd 8b04 	vpop	{d8-d9}
 8002ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ed4:	4b8b      	ldr	r3, [pc, #556]	; (8003104 <_dtoa_r+0x2dc>)
 8002ed6:	9301      	str	r3, [sp, #4]
 8002ed8:	3303      	adds	r3, #3
 8002eda:	e7f3      	b.n	8002ec4 <_dtoa_r+0x9c>
 8002edc:	2200      	movs	r2, #0
 8002ede:	2300      	movs	r3, #0
 8002ee0:	4650      	mov	r0, sl
 8002ee2:	4659      	mov	r1, fp
 8002ee4:	f7fd fdf0 	bl	8000ac8 <__aeabi_dcmpeq>
 8002ee8:	ec4b ab19 	vmov	d9, sl, fp
 8002eec:	4680      	mov	r8, r0
 8002eee:	b158      	cbz	r0, 8002f08 <_dtoa_r+0xe0>
 8002ef0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	6013      	str	r3, [r2, #0]
 8002ef6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	f000 856b 	beq.w	80039d4 <_dtoa_r+0xbac>
 8002efe:	4883      	ldr	r0, [pc, #524]	; (800310c <_dtoa_r+0x2e4>)
 8002f00:	6018      	str	r0, [r3, #0]
 8002f02:	1e43      	subs	r3, r0, #1
 8002f04:	9301      	str	r3, [sp, #4]
 8002f06:	e7df      	b.n	8002ec8 <_dtoa_r+0xa0>
 8002f08:	ec4b ab10 	vmov	d0, sl, fp
 8002f0c:	aa10      	add	r2, sp, #64	; 0x40
 8002f0e:	a911      	add	r1, sp, #68	; 0x44
 8002f10:	4620      	mov	r0, r4
 8002f12:	f001 fad9 	bl	80044c8 <__d2b>
 8002f16:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8002f1a:	ee08 0a10 	vmov	s16, r0
 8002f1e:	2d00      	cmp	r5, #0
 8002f20:	f000 8084 	beq.w	800302c <_dtoa_r+0x204>
 8002f24:	ee19 3a90 	vmov	r3, s19
 8002f28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f2c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8002f30:	4656      	mov	r6, sl
 8002f32:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8002f36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8002f3a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8002f3e:	4b74      	ldr	r3, [pc, #464]	; (8003110 <_dtoa_r+0x2e8>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	4630      	mov	r0, r6
 8002f44:	4639      	mov	r1, r7
 8002f46:	f7fd f99f 	bl	8000288 <__aeabi_dsub>
 8002f4a:	a365      	add	r3, pc, #404	; (adr r3, 80030e0 <_dtoa_r+0x2b8>)
 8002f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f50:	f7fd fb52 	bl	80005f8 <__aeabi_dmul>
 8002f54:	a364      	add	r3, pc, #400	; (adr r3, 80030e8 <_dtoa_r+0x2c0>)
 8002f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f5a:	f7fd f997 	bl	800028c <__adddf3>
 8002f5e:	4606      	mov	r6, r0
 8002f60:	4628      	mov	r0, r5
 8002f62:	460f      	mov	r7, r1
 8002f64:	f7fd fade 	bl	8000524 <__aeabi_i2d>
 8002f68:	a361      	add	r3, pc, #388	; (adr r3, 80030f0 <_dtoa_r+0x2c8>)
 8002f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6e:	f7fd fb43 	bl	80005f8 <__aeabi_dmul>
 8002f72:	4602      	mov	r2, r0
 8002f74:	460b      	mov	r3, r1
 8002f76:	4630      	mov	r0, r6
 8002f78:	4639      	mov	r1, r7
 8002f7a:	f7fd f987 	bl	800028c <__adddf3>
 8002f7e:	4606      	mov	r6, r0
 8002f80:	460f      	mov	r7, r1
 8002f82:	f7fd fde9 	bl	8000b58 <__aeabi_d2iz>
 8002f86:	2200      	movs	r2, #0
 8002f88:	9000      	str	r0, [sp, #0]
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	4630      	mov	r0, r6
 8002f8e:	4639      	mov	r1, r7
 8002f90:	f7fd fda4 	bl	8000adc <__aeabi_dcmplt>
 8002f94:	b150      	cbz	r0, 8002fac <_dtoa_r+0x184>
 8002f96:	9800      	ldr	r0, [sp, #0]
 8002f98:	f7fd fac4 	bl	8000524 <__aeabi_i2d>
 8002f9c:	4632      	mov	r2, r6
 8002f9e:	463b      	mov	r3, r7
 8002fa0:	f7fd fd92 	bl	8000ac8 <__aeabi_dcmpeq>
 8002fa4:	b910      	cbnz	r0, 8002fac <_dtoa_r+0x184>
 8002fa6:	9b00      	ldr	r3, [sp, #0]
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	9300      	str	r3, [sp, #0]
 8002fac:	9b00      	ldr	r3, [sp, #0]
 8002fae:	2b16      	cmp	r3, #22
 8002fb0:	d85a      	bhi.n	8003068 <_dtoa_r+0x240>
 8002fb2:	9a00      	ldr	r2, [sp, #0]
 8002fb4:	4b57      	ldr	r3, [pc, #348]	; (8003114 <_dtoa_r+0x2ec>)
 8002fb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fbe:	ec51 0b19 	vmov	r0, r1, d9
 8002fc2:	f7fd fd8b 	bl	8000adc <__aeabi_dcmplt>
 8002fc6:	2800      	cmp	r0, #0
 8002fc8:	d050      	beq.n	800306c <_dtoa_r+0x244>
 8002fca:	9b00      	ldr	r3, [sp, #0]
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8002fd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002fd6:	1b5d      	subs	r5, r3, r5
 8002fd8:	1e6b      	subs	r3, r5, #1
 8002fda:	9305      	str	r3, [sp, #20]
 8002fdc:	bf45      	ittet	mi
 8002fde:	f1c5 0301 	rsbmi	r3, r5, #1
 8002fe2:	9304      	strmi	r3, [sp, #16]
 8002fe4:	2300      	movpl	r3, #0
 8002fe6:	2300      	movmi	r3, #0
 8002fe8:	bf4c      	ite	mi
 8002fea:	9305      	strmi	r3, [sp, #20]
 8002fec:	9304      	strpl	r3, [sp, #16]
 8002fee:	9b00      	ldr	r3, [sp, #0]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	db3d      	blt.n	8003070 <_dtoa_r+0x248>
 8002ff4:	9b05      	ldr	r3, [sp, #20]
 8002ff6:	9a00      	ldr	r2, [sp, #0]
 8002ff8:	920a      	str	r2, [sp, #40]	; 0x28
 8002ffa:	4413      	add	r3, r2
 8002ffc:	9305      	str	r3, [sp, #20]
 8002ffe:	2300      	movs	r3, #0
 8003000:	9307      	str	r3, [sp, #28]
 8003002:	9b06      	ldr	r3, [sp, #24]
 8003004:	2b09      	cmp	r3, #9
 8003006:	f200 8089 	bhi.w	800311c <_dtoa_r+0x2f4>
 800300a:	2b05      	cmp	r3, #5
 800300c:	bfc4      	itt	gt
 800300e:	3b04      	subgt	r3, #4
 8003010:	9306      	strgt	r3, [sp, #24]
 8003012:	9b06      	ldr	r3, [sp, #24]
 8003014:	f1a3 0302 	sub.w	r3, r3, #2
 8003018:	bfcc      	ite	gt
 800301a:	2500      	movgt	r5, #0
 800301c:	2501      	movle	r5, #1
 800301e:	2b03      	cmp	r3, #3
 8003020:	f200 8087 	bhi.w	8003132 <_dtoa_r+0x30a>
 8003024:	e8df f003 	tbb	[pc, r3]
 8003028:	59383a2d 	.word	0x59383a2d
 800302c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8003030:	441d      	add	r5, r3
 8003032:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003036:	2b20      	cmp	r3, #32
 8003038:	bfc1      	itttt	gt
 800303a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800303e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8003042:	fa0b f303 	lslgt.w	r3, fp, r3
 8003046:	fa26 f000 	lsrgt.w	r0, r6, r0
 800304a:	bfda      	itte	le
 800304c:	f1c3 0320 	rsble	r3, r3, #32
 8003050:	fa06 f003 	lslle.w	r0, r6, r3
 8003054:	4318      	orrgt	r0, r3
 8003056:	f7fd fa55 	bl	8000504 <__aeabi_ui2d>
 800305a:	2301      	movs	r3, #1
 800305c:	4606      	mov	r6, r0
 800305e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8003062:	3d01      	subs	r5, #1
 8003064:	930e      	str	r3, [sp, #56]	; 0x38
 8003066:	e76a      	b.n	8002f3e <_dtoa_r+0x116>
 8003068:	2301      	movs	r3, #1
 800306a:	e7b2      	b.n	8002fd2 <_dtoa_r+0x1aa>
 800306c:	900b      	str	r0, [sp, #44]	; 0x2c
 800306e:	e7b1      	b.n	8002fd4 <_dtoa_r+0x1ac>
 8003070:	9b04      	ldr	r3, [sp, #16]
 8003072:	9a00      	ldr	r2, [sp, #0]
 8003074:	1a9b      	subs	r3, r3, r2
 8003076:	9304      	str	r3, [sp, #16]
 8003078:	4253      	negs	r3, r2
 800307a:	9307      	str	r3, [sp, #28]
 800307c:	2300      	movs	r3, #0
 800307e:	930a      	str	r3, [sp, #40]	; 0x28
 8003080:	e7bf      	b.n	8003002 <_dtoa_r+0x1da>
 8003082:	2300      	movs	r3, #0
 8003084:	9308      	str	r3, [sp, #32]
 8003086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003088:	2b00      	cmp	r3, #0
 800308a:	dc55      	bgt.n	8003138 <_dtoa_r+0x310>
 800308c:	2301      	movs	r3, #1
 800308e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003092:	461a      	mov	r2, r3
 8003094:	9209      	str	r2, [sp, #36]	; 0x24
 8003096:	e00c      	b.n	80030b2 <_dtoa_r+0x28a>
 8003098:	2301      	movs	r3, #1
 800309a:	e7f3      	b.n	8003084 <_dtoa_r+0x25c>
 800309c:	2300      	movs	r3, #0
 800309e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80030a0:	9308      	str	r3, [sp, #32]
 80030a2:	9b00      	ldr	r3, [sp, #0]
 80030a4:	4413      	add	r3, r2
 80030a6:	9302      	str	r3, [sp, #8]
 80030a8:	3301      	adds	r3, #1
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	9303      	str	r3, [sp, #12]
 80030ae:	bfb8      	it	lt
 80030b0:	2301      	movlt	r3, #1
 80030b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80030b4:	2200      	movs	r2, #0
 80030b6:	6042      	str	r2, [r0, #4]
 80030b8:	2204      	movs	r2, #4
 80030ba:	f102 0614 	add.w	r6, r2, #20
 80030be:	429e      	cmp	r6, r3
 80030c0:	6841      	ldr	r1, [r0, #4]
 80030c2:	d93d      	bls.n	8003140 <_dtoa_r+0x318>
 80030c4:	4620      	mov	r0, r4
 80030c6:	f000 fed7 	bl	8003e78 <_Balloc>
 80030ca:	9001      	str	r0, [sp, #4]
 80030cc:	2800      	cmp	r0, #0
 80030ce:	d13b      	bne.n	8003148 <_dtoa_r+0x320>
 80030d0:	4b11      	ldr	r3, [pc, #68]	; (8003118 <_dtoa_r+0x2f0>)
 80030d2:	4602      	mov	r2, r0
 80030d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80030d8:	e6c0      	b.n	8002e5c <_dtoa_r+0x34>
 80030da:	2301      	movs	r3, #1
 80030dc:	e7df      	b.n	800309e <_dtoa_r+0x276>
 80030de:	bf00      	nop
 80030e0:	636f4361 	.word	0x636f4361
 80030e4:	3fd287a7 	.word	0x3fd287a7
 80030e8:	8b60c8b3 	.word	0x8b60c8b3
 80030ec:	3fc68a28 	.word	0x3fc68a28
 80030f0:	509f79fb 	.word	0x509f79fb
 80030f4:	3fd34413 	.word	0x3fd34413
 80030f8:	08004ecd 	.word	0x08004ecd
 80030fc:	08004ee4 	.word	0x08004ee4
 8003100:	7ff00000 	.word	0x7ff00000
 8003104:	08004ec9 	.word	0x08004ec9
 8003108:	08004ec0 	.word	0x08004ec0
 800310c:	08004e9d 	.word	0x08004e9d
 8003110:	3ff80000 	.word	0x3ff80000
 8003114:	08005038 	.word	0x08005038
 8003118:	08004f3f 	.word	0x08004f3f
 800311c:	2501      	movs	r5, #1
 800311e:	2300      	movs	r3, #0
 8003120:	9306      	str	r3, [sp, #24]
 8003122:	9508      	str	r5, [sp, #32]
 8003124:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003128:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800312c:	2200      	movs	r2, #0
 800312e:	2312      	movs	r3, #18
 8003130:	e7b0      	b.n	8003094 <_dtoa_r+0x26c>
 8003132:	2301      	movs	r3, #1
 8003134:	9308      	str	r3, [sp, #32]
 8003136:	e7f5      	b.n	8003124 <_dtoa_r+0x2fc>
 8003138:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800313a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800313e:	e7b8      	b.n	80030b2 <_dtoa_r+0x28a>
 8003140:	3101      	adds	r1, #1
 8003142:	6041      	str	r1, [r0, #4]
 8003144:	0052      	lsls	r2, r2, #1
 8003146:	e7b8      	b.n	80030ba <_dtoa_r+0x292>
 8003148:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800314a:	9a01      	ldr	r2, [sp, #4]
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	9b03      	ldr	r3, [sp, #12]
 8003150:	2b0e      	cmp	r3, #14
 8003152:	f200 809d 	bhi.w	8003290 <_dtoa_r+0x468>
 8003156:	2d00      	cmp	r5, #0
 8003158:	f000 809a 	beq.w	8003290 <_dtoa_r+0x468>
 800315c:	9b00      	ldr	r3, [sp, #0]
 800315e:	2b00      	cmp	r3, #0
 8003160:	dd32      	ble.n	80031c8 <_dtoa_r+0x3a0>
 8003162:	4ab7      	ldr	r2, [pc, #732]	; (8003440 <_dtoa_r+0x618>)
 8003164:	f003 030f 	and.w	r3, r3, #15
 8003168:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800316c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003170:	9b00      	ldr	r3, [sp, #0]
 8003172:	05d8      	lsls	r0, r3, #23
 8003174:	ea4f 1723 	mov.w	r7, r3, asr #4
 8003178:	d516      	bpl.n	80031a8 <_dtoa_r+0x380>
 800317a:	4bb2      	ldr	r3, [pc, #712]	; (8003444 <_dtoa_r+0x61c>)
 800317c:	ec51 0b19 	vmov	r0, r1, d9
 8003180:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003184:	f7fd fb62 	bl	800084c <__aeabi_ddiv>
 8003188:	f007 070f 	and.w	r7, r7, #15
 800318c:	4682      	mov	sl, r0
 800318e:	468b      	mov	fp, r1
 8003190:	2503      	movs	r5, #3
 8003192:	4eac      	ldr	r6, [pc, #688]	; (8003444 <_dtoa_r+0x61c>)
 8003194:	b957      	cbnz	r7, 80031ac <_dtoa_r+0x384>
 8003196:	4642      	mov	r2, r8
 8003198:	464b      	mov	r3, r9
 800319a:	4650      	mov	r0, sl
 800319c:	4659      	mov	r1, fp
 800319e:	f7fd fb55 	bl	800084c <__aeabi_ddiv>
 80031a2:	4682      	mov	sl, r0
 80031a4:	468b      	mov	fp, r1
 80031a6:	e028      	b.n	80031fa <_dtoa_r+0x3d2>
 80031a8:	2502      	movs	r5, #2
 80031aa:	e7f2      	b.n	8003192 <_dtoa_r+0x36a>
 80031ac:	07f9      	lsls	r1, r7, #31
 80031ae:	d508      	bpl.n	80031c2 <_dtoa_r+0x39a>
 80031b0:	4640      	mov	r0, r8
 80031b2:	4649      	mov	r1, r9
 80031b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80031b8:	f7fd fa1e 	bl	80005f8 <__aeabi_dmul>
 80031bc:	3501      	adds	r5, #1
 80031be:	4680      	mov	r8, r0
 80031c0:	4689      	mov	r9, r1
 80031c2:	107f      	asrs	r7, r7, #1
 80031c4:	3608      	adds	r6, #8
 80031c6:	e7e5      	b.n	8003194 <_dtoa_r+0x36c>
 80031c8:	f000 809b 	beq.w	8003302 <_dtoa_r+0x4da>
 80031cc:	9b00      	ldr	r3, [sp, #0]
 80031ce:	4f9d      	ldr	r7, [pc, #628]	; (8003444 <_dtoa_r+0x61c>)
 80031d0:	425e      	negs	r6, r3
 80031d2:	4b9b      	ldr	r3, [pc, #620]	; (8003440 <_dtoa_r+0x618>)
 80031d4:	f006 020f 	and.w	r2, r6, #15
 80031d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80031dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e0:	ec51 0b19 	vmov	r0, r1, d9
 80031e4:	f7fd fa08 	bl	80005f8 <__aeabi_dmul>
 80031e8:	1136      	asrs	r6, r6, #4
 80031ea:	4682      	mov	sl, r0
 80031ec:	468b      	mov	fp, r1
 80031ee:	2300      	movs	r3, #0
 80031f0:	2502      	movs	r5, #2
 80031f2:	2e00      	cmp	r6, #0
 80031f4:	d17a      	bne.n	80032ec <_dtoa_r+0x4c4>
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1d3      	bne.n	80031a2 <_dtoa_r+0x37a>
 80031fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f000 8082 	beq.w	8003306 <_dtoa_r+0x4de>
 8003202:	4b91      	ldr	r3, [pc, #580]	; (8003448 <_dtoa_r+0x620>)
 8003204:	2200      	movs	r2, #0
 8003206:	4650      	mov	r0, sl
 8003208:	4659      	mov	r1, fp
 800320a:	f7fd fc67 	bl	8000adc <__aeabi_dcmplt>
 800320e:	2800      	cmp	r0, #0
 8003210:	d079      	beq.n	8003306 <_dtoa_r+0x4de>
 8003212:	9b03      	ldr	r3, [sp, #12]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d076      	beq.n	8003306 <_dtoa_r+0x4de>
 8003218:	9b02      	ldr	r3, [sp, #8]
 800321a:	2b00      	cmp	r3, #0
 800321c:	dd36      	ble.n	800328c <_dtoa_r+0x464>
 800321e:	9b00      	ldr	r3, [sp, #0]
 8003220:	4650      	mov	r0, sl
 8003222:	4659      	mov	r1, fp
 8003224:	1e5f      	subs	r7, r3, #1
 8003226:	2200      	movs	r2, #0
 8003228:	4b88      	ldr	r3, [pc, #544]	; (800344c <_dtoa_r+0x624>)
 800322a:	f7fd f9e5 	bl	80005f8 <__aeabi_dmul>
 800322e:	9e02      	ldr	r6, [sp, #8]
 8003230:	4682      	mov	sl, r0
 8003232:	468b      	mov	fp, r1
 8003234:	3501      	adds	r5, #1
 8003236:	4628      	mov	r0, r5
 8003238:	f7fd f974 	bl	8000524 <__aeabi_i2d>
 800323c:	4652      	mov	r2, sl
 800323e:	465b      	mov	r3, fp
 8003240:	f7fd f9da 	bl	80005f8 <__aeabi_dmul>
 8003244:	4b82      	ldr	r3, [pc, #520]	; (8003450 <_dtoa_r+0x628>)
 8003246:	2200      	movs	r2, #0
 8003248:	f7fd f820 	bl	800028c <__adddf3>
 800324c:	46d0      	mov	r8, sl
 800324e:	46d9      	mov	r9, fp
 8003250:	4682      	mov	sl, r0
 8003252:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8003256:	2e00      	cmp	r6, #0
 8003258:	d158      	bne.n	800330c <_dtoa_r+0x4e4>
 800325a:	4b7e      	ldr	r3, [pc, #504]	; (8003454 <_dtoa_r+0x62c>)
 800325c:	2200      	movs	r2, #0
 800325e:	4640      	mov	r0, r8
 8003260:	4649      	mov	r1, r9
 8003262:	f7fd f811 	bl	8000288 <__aeabi_dsub>
 8003266:	4652      	mov	r2, sl
 8003268:	465b      	mov	r3, fp
 800326a:	4680      	mov	r8, r0
 800326c:	4689      	mov	r9, r1
 800326e:	f7fd fc53 	bl	8000b18 <__aeabi_dcmpgt>
 8003272:	2800      	cmp	r0, #0
 8003274:	f040 8295 	bne.w	80037a2 <_dtoa_r+0x97a>
 8003278:	4652      	mov	r2, sl
 800327a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800327e:	4640      	mov	r0, r8
 8003280:	4649      	mov	r1, r9
 8003282:	f7fd fc2b 	bl	8000adc <__aeabi_dcmplt>
 8003286:	2800      	cmp	r0, #0
 8003288:	f040 8289 	bne.w	800379e <_dtoa_r+0x976>
 800328c:	ec5b ab19 	vmov	sl, fp, d9
 8003290:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003292:	2b00      	cmp	r3, #0
 8003294:	f2c0 8148 	blt.w	8003528 <_dtoa_r+0x700>
 8003298:	9a00      	ldr	r2, [sp, #0]
 800329a:	2a0e      	cmp	r2, #14
 800329c:	f300 8144 	bgt.w	8003528 <_dtoa_r+0x700>
 80032a0:	4b67      	ldr	r3, [pc, #412]	; (8003440 <_dtoa_r+0x618>)
 80032a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80032a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80032aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f280 80d5 	bge.w	800345c <_dtoa_r+0x634>
 80032b2:	9b03      	ldr	r3, [sp, #12]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	f300 80d1 	bgt.w	800345c <_dtoa_r+0x634>
 80032ba:	f040 826f 	bne.w	800379c <_dtoa_r+0x974>
 80032be:	4b65      	ldr	r3, [pc, #404]	; (8003454 <_dtoa_r+0x62c>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	4640      	mov	r0, r8
 80032c4:	4649      	mov	r1, r9
 80032c6:	f7fd f997 	bl	80005f8 <__aeabi_dmul>
 80032ca:	4652      	mov	r2, sl
 80032cc:	465b      	mov	r3, fp
 80032ce:	f7fd fc19 	bl	8000b04 <__aeabi_dcmpge>
 80032d2:	9e03      	ldr	r6, [sp, #12]
 80032d4:	4637      	mov	r7, r6
 80032d6:	2800      	cmp	r0, #0
 80032d8:	f040 8245 	bne.w	8003766 <_dtoa_r+0x93e>
 80032dc:	9d01      	ldr	r5, [sp, #4]
 80032de:	2331      	movs	r3, #49	; 0x31
 80032e0:	f805 3b01 	strb.w	r3, [r5], #1
 80032e4:	9b00      	ldr	r3, [sp, #0]
 80032e6:	3301      	adds	r3, #1
 80032e8:	9300      	str	r3, [sp, #0]
 80032ea:	e240      	b.n	800376e <_dtoa_r+0x946>
 80032ec:	07f2      	lsls	r2, r6, #31
 80032ee:	d505      	bpl.n	80032fc <_dtoa_r+0x4d4>
 80032f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80032f4:	f7fd f980 	bl	80005f8 <__aeabi_dmul>
 80032f8:	3501      	adds	r5, #1
 80032fa:	2301      	movs	r3, #1
 80032fc:	1076      	asrs	r6, r6, #1
 80032fe:	3708      	adds	r7, #8
 8003300:	e777      	b.n	80031f2 <_dtoa_r+0x3ca>
 8003302:	2502      	movs	r5, #2
 8003304:	e779      	b.n	80031fa <_dtoa_r+0x3d2>
 8003306:	9f00      	ldr	r7, [sp, #0]
 8003308:	9e03      	ldr	r6, [sp, #12]
 800330a:	e794      	b.n	8003236 <_dtoa_r+0x40e>
 800330c:	9901      	ldr	r1, [sp, #4]
 800330e:	4b4c      	ldr	r3, [pc, #304]	; (8003440 <_dtoa_r+0x618>)
 8003310:	4431      	add	r1, r6
 8003312:	910d      	str	r1, [sp, #52]	; 0x34
 8003314:	9908      	ldr	r1, [sp, #32]
 8003316:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800331a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800331e:	2900      	cmp	r1, #0
 8003320:	d043      	beq.n	80033aa <_dtoa_r+0x582>
 8003322:	494d      	ldr	r1, [pc, #308]	; (8003458 <_dtoa_r+0x630>)
 8003324:	2000      	movs	r0, #0
 8003326:	f7fd fa91 	bl	800084c <__aeabi_ddiv>
 800332a:	4652      	mov	r2, sl
 800332c:	465b      	mov	r3, fp
 800332e:	f7fc ffab 	bl	8000288 <__aeabi_dsub>
 8003332:	9d01      	ldr	r5, [sp, #4]
 8003334:	4682      	mov	sl, r0
 8003336:	468b      	mov	fp, r1
 8003338:	4649      	mov	r1, r9
 800333a:	4640      	mov	r0, r8
 800333c:	f7fd fc0c 	bl	8000b58 <__aeabi_d2iz>
 8003340:	4606      	mov	r6, r0
 8003342:	f7fd f8ef 	bl	8000524 <__aeabi_i2d>
 8003346:	4602      	mov	r2, r0
 8003348:	460b      	mov	r3, r1
 800334a:	4640      	mov	r0, r8
 800334c:	4649      	mov	r1, r9
 800334e:	f7fc ff9b 	bl	8000288 <__aeabi_dsub>
 8003352:	3630      	adds	r6, #48	; 0x30
 8003354:	f805 6b01 	strb.w	r6, [r5], #1
 8003358:	4652      	mov	r2, sl
 800335a:	465b      	mov	r3, fp
 800335c:	4680      	mov	r8, r0
 800335e:	4689      	mov	r9, r1
 8003360:	f7fd fbbc 	bl	8000adc <__aeabi_dcmplt>
 8003364:	2800      	cmp	r0, #0
 8003366:	d163      	bne.n	8003430 <_dtoa_r+0x608>
 8003368:	4642      	mov	r2, r8
 800336a:	464b      	mov	r3, r9
 800336c:	4936      	ldr	r1, [pc, #216]	; (8003448 <_dtoa_r+0x620>)
 800336e:	2000      	movs	r0, #0
 8003370:	f7fc ff8a 	bl	8000288 <__aeabi_dsub>
 8003374:	4652      	mov	r2, sl
 8003376:	465b      	mov	r3, fp
 8003378:	f7fd fbb0 	bl	8000adc <__aeabi_dcmplt>
 800337c:	2800      	cmp	r0, #0
 800337e:	f040 80b5 	bne.w	80034ec <_dtoa_r+0x6c4>
 8003382:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003384:	429d      	cmp	r5, r3
 8003386:	d081      	beq.n	800328c <_dtoa_r+0x464>
 8003388:	4b30      	ldr	r3, [pc, #192]	; (800344c <_dtoa_r+0x624>)
 800338a:	2200      	movs	r2, #0
 800338c:	4650      	mov	r0, sl
 800338e:	4659      	mov	r1, fp
 8003390:	f7fd f932 	bl	80005f8 <__aeabi_dmul>
 8003394:	4b2d      	ldr	r3, [pc, #180]	; (800344c <_dtoa_r+0x624>)
 8003396:	4682      	mov	sl, r0
 8003398:	468b      	mov	fp, r1
 800339a:	4640      	mov	r0, r8
 800339c:	4649      	mov	r1, r9
 800339e:	2200      	movs	r2, #0
 80033a0:	f7fd f92a 	bl	80005f8 <__aeabi_dmul>
 80033a4:	4680      	mov	r8, r0
 80033a6:	4689      	mov	r9, r1
 80033a8:	e7c6      	b.n	8003338 <_dtoa_r+0x510>
 80033aa:	4650      	mov	r0, sl
 80033ac:	4659      	mov	r1, fp
 80033ae:	f7fd f923 	bl	80005f8 <__aeabi_dmul>
 80033b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80033b4:	9d01      	ldr	r5, [sp, #4]
 80033b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80033b8:	4682      	mov	sl, r0
 80033ba:	468b      	mov	fp, r1
 80033bc:	4649      	mov	r1, r9
 80033be:	4640      	mov	r0, r8
 80033c0:	f7fd fbca 	bl	8000b58 <__aeabi_d2iz>
 80033c4:	4606      	mov	r6, r0
 80033c6:	f7fd f8ad 	bl	8000524 <__aeabi_i2d>
 80033ca:	3630      	adds	r6, #48	; 0x30
 80033cc:	4602      	mov	r2, r0
 80033ce:	460b      	mov	r3, r1
 80033d0:	4640      	mov	r0, r8
 80033d2:	4649      	mov	r1, r9
 80033d4:	f7fc ff58 	bl	8000288 <__aeabi_dsub>
 80033d8:	f805 6b01 	strb.w	r6, [r5], #1
 80033dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80033de:	429d      	cmp	r5, r3
 80033e0:	4680      	mov	r8, r0
 80033e2:	4689      	mov	r9, r1
 80033e4:	f04f 0200 	mov.w	r2, #0
 80033e8:	d124      	bne.n	8003434 <_dtoa_r+0x60c>
 80033ea:	4b1b      	ldr	r3, [pc, #108]	; (8003458 <_dtoa_r+0x630>)
 80033ec:	4650      	mov	r0, sl
 80033ee:	4659      	mov	r1, fp
 80033f0:	f7fc ff4c 	bl	800028c <__adddf3>
 80033f4:	4602      	mov	r2, r0
 80033f6:	460b      	mov	r3, r1
 80033f8:	4640      	mov	r0, r8
 80033fa:	4649      	mov	r1, r9
 80033fc:	f7fd fb8c 	bl	8000b18 <__aeabi_dcmpgt>
 8003400:	2800      	cmp	r0, #0
 8003402:	d173      	bne.n	80034ec <_dtoa_r+0x6c4>
 8003404:	4652      	mov	r2, sl
 8003406:	465b      	mov	r3, fp
 8003408:	4913      	ldr	r1, [pc, #76]	; (8003458 <_dtoa_r+0x630>)
 800340a:	2000      	movs	r0, #0
 800340c:	f7fc ff3c 	bl	8000288 <__aeabi_dsub>
 8003410:	4602      	mov	r2, r0
 8003412:	460b      	mov	r3, r1
 8003414:	4640      	mov	r0, r8
 8003416:	4649      	mov	r1, r9
 8003418:	f7fd fb60 	bl	8000adc <__aeabi_dcmplt>
 800341c:	2800      	cmp	r0, #0
 800341e:	f43f af35 	beq.w	800328c <_dtoa_r+0x464>
 8003422:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8003424:	1e6b      	subs	r3, r5, #1
 8003426:	930f      	str	r3, [sp, #60]	; 0x3c
 8003428:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800342c:	2b30      	cmp	r3, #48	; 0x30
 800342e:	d0f8      	beq.n	8003422 <_dtoa_r+0x5fa>
 8003430:	9700      	str	r7, [sp, #0]
 8003432:	e049      	b.n	80034c8 <_dtoa_r+0x6a0>
 8003434:	4b05      	ldr	r3, [pc, #20]	; (800344c <_dtoa_r+0x624>)
 8003436:	f7fd f8df 	bl	80005f8 <__aeabi_dmul>
 800343a:	4680      	mov	r8, r0
 800343c:	4689      	mov	r9, r1
 800343e:	e7bd      	b.n	80033bc <_dtoa_r+0x594>
 8003440:	08005038 	.word	0x08005038
 8003444:	08005010 	.word	0x08005010
 8003448:	3ff00000 	.word	0x3ff00000
 800344c:	40240000 	.word	0x40240000
 8003450:	401c0000 	.word	0x401c0000
 8003454:	40140000 	.word	0x40140000
 8003458:	3fe00000 	.word	0x3fe00000
 800345c:	9d01      	ldr	r5, [sp, #4]
 800345e:	4656      	mov	r6, sl
 8003460:	465f      	mov	r7, fp
 8003462:	4642      	mov	r2, r8
 8003464:	464b      	mov	r3, r9
 8003466:	4630      	mov	r0, r6
 8003468:	4639      	mov	r1, r7
 800346a:	f7fd f9ef 	bl	800084c <__aeabi_ddiv>
 800346e:	f7fd fb73 	bl	8000b58 <__aeabi_d2iz>
 8003472:	4682      	mov	sl, r0
 8003474:	f7fd f856 	bl	8000524 <__aeabi_i2d>
 8003478:	4642      	mov	r2, r8
 800347a:	464b      	mov	r3, r9
 800347c:	f7fd f8bc 	bl	80005f8 <__aeabi_dmul>
 8003480:	4602      	mov	r2, r0
 8003482:	460b      	mov	r3, r1
 8003484:	4630      	mov	r0, r6
 8003486:	4639      	mov	r1, r7
 8003488:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800348c:	f7fc fefc 	bl	8000288 <__aeabi_dsub>
 8003490:	f805 6b01 	strb.w	r6, [r5], #1
 8003494:	9e01      	ldr	r6, [sp, #4]
 8003496:	9f03      	ldr	r7, [sp, #12]
 8003498:	1bae      	subs	r6, r5, r6
 800349a:	42b7      	cmp	r7, r6
 800349c:	4602      	mov	r2, r0
 800349e:	460b      	mov	r3, r1
 80034a0:	d135      	bne.n	800350e <_dtoa_r+0x6e6>
 80034a2:	f7fc fef3 	bl	800028c <__adddf3>
 80034a6:	4642      	mov	r2, r8
 80034a8:	464b      	mov	r3, r9
 80034aa:	4606      	mov	r6, r0
 80034ac:	460f      	mov	r7, r1
 80034ae:	f7fd fb33 	bl	8000b18 <__aeabi_dcmpgt>
 80034b2:	b9d0      	cbnz	r0, 80034ea <_dtoa_r+0x6c2>
 80034b4:	4642      	mov	r2, r8
 80034b6:	464b      	mov	r3, r9
 80034b8:	4630      	mov	r0, r6
 80034ba:	4639      	mov	r1, r7
 80034bc:	f7fd fb04 	bl	8000ac8 <__aeabi_dcmpeq>
 80034c0:	b110      	cbz	r0, 80034c8 <_dtoa_r+0x6a0>
 80034c2:	f01a 0f01 	tst.w	sl, #1
 80034c6:	d110      	bne.n	80034ea <_dtoa_r+0x6c2>
 80034c8:	4620      	mov	r0, r4
 80034ca:	ee18 1a10 	vmov	r1, s16
 80034ce:	f000 fd13 	bl	8003ef8 <_Bfree>
 80034d2:	2300      	movs	r3, #0
 80034d4:	9800      	ldr	r0, [sp, #0]
 80034d6:	702b      	strb	r3, [r5, #0]
 80034d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80034da:	3001      	adds	r0, #1
 80034dc:	6018      	str	r0, [r3, #0]
 80034de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f43f acf1 	beq.w	8002ec8 <_dtoa_r+0xa0>
 80034e6:	601d      	str	r5, [r3, #0]
 80034e8:	e4ee      	b.n	8002ec8 <_dtoa_r+0xa0>
 80034ea:	9f00      	ldr	r7, [sp, #0]
 80034ec:	462b      	mov	r3, r5
 80034ee:	461d      	mov	r5, r3
 80034f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80034f4:	2a39      	cmp	r2, #57	; 0x39
 80034f6:	d106      	bne.n	8003506 <_dtoa_r+0x6de>
 80034f8:	9a01      	ldr	r2, [sp, #4]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d1f7      	bne.n	80034ee <_dtoa_r+0x6c6>
 80034fe:	9901      	ldr	r1, [sp, #4]
 8003500:	2230      	movs	r2, #48	; 0x30
 8003502:	3701      	adds	r7, #1
 8003504:	700a      	strb	r2, [r1, #0]
 8003506:	781a      	ldrb	r2, [r3, #0]
 8003508:	3201      	adds	r2, #1
 800350a:	701a      	strb	r2, [r3, #0]
 800350c:	e790      	b.n	8003430 <_dtoa_r+0x608>
 800350e:	4ba6      	ldr	r3, [pc, #664]	; (80037a8 <_dtoa_r+0x980>)
 8003510:	2200      	movs	r2, #0
 8003512:	f7fd f871 	bl	80005f8 <__aeabi_dmul>
 8003516:	2200      	movs	r2, #0
 8003518:	2300      	movs	r3, #0
 800351a:	4606      	mov	r6, r0
 800351c:	460f      	mov	r7, r1
 800351e:	f7fd fad3 	bl	8000ac8 <__aeabi_dcmpeq>
 8003522:	2800      	cmp	r0, #0
 8003524:	d09d      	beq.n	8003462 <_dtoa_r+0x63a>
 8003526:	e7cf      	b.n	80034c8 <_dtoa_r+0x6a0>
 8003528:	9a08      	ldr	r2, [sp, #32]
 800352a:	2a00      	cmp	r2, #0
 800352c:	f000 80d7 	beq.w	80036de <_dtoa_r+0x8b6>
 8003530:	9a06      	ldr	r2, [sp, #24]
 8003532:	2a01      	cmp	r2, #1
 8003534:	f300 80ba 	bgt.w	80036ac <_dtoa_r+0x884>
 8003538:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800353a:	2a00      	cmp	r2, #0
 800353c:	f000 80b2 	beq.w	80036a4 <_dtoa_r+0x87c>
 8003540:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003544:	9e07      	ldr	r6, [sp, #28]
 8003546:	9d04      	ldr	r5, [sp, #16]
 8003548:	9a04      	ldr	r2, [sp, #16]
 800354a:	441a      	add	r2, r3
 800354c:	9204      	str	r2, [sp, #16]
 800354e:	9a05      	ldr	r2, [sp, #20]
 8003550:	2101      	movs	r1, #1
 8003552:	441a      	add	r2, r3
 8003554:	4620      	mov	r0, r4
 8003556:	9205      	str	r2, [sp, #20]
 8003558:	f000 fd86 	bl	8004068 <__i2b>
 800355c:	4607      	mov	r7, r0
 800355e:	2d00      	cmp	r5, #0
 8003560:	dd0c      	ble.n	800357c <_dtoa_r+0x754>
 8003562:	9b05      	ldr	r3, [sp, #20]
 8003564:	2b00      	cmp	r3, #0
 8003566:	dd09      	ble.n	800357c <_dtoa_r+0x754>
 8003568:	42ab      	cmp	r3, r5
 800356a:	9a04      	ldr	r2, [sp, #16]
 800356c:	bfa8      	it	ge
 800356e:	462b      	movge	r3, r5
 8003570:	1ad2      	subs	r2, r2, r3
 8003572:	9204      	str	r2, [sp, #16]
 8003574:	9a05      	ldr	r2, [sp, #20]
 8003576:	1aed      	subs	r5, r5, r3
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	9305      	str	r3, [sp, #20]
 800357c:	9b07      	ldr	r3, [sp, #28]
 800357e:	b31b      	cbz	r3, 80035c8 <_dtoa_r+0x7a0>
 8003580:	9b08      	ldr	r3, [sp, #32]
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 80af 	beq.w	80036e6 <_dtoa_r+0x8be>
 8003588:	2e00      	cmp	r6, #0
 800358a:	dd13      	ble.n	80035b4 <_dtoa_r+0x78c>
 800358c:	4639      	mov	r1, r7
 800358e:	4632      	mov	r2, r6
 8003590:	4620      	mov	r0, r4
 8003592:	f000 fe29 	bl	80041e8 <__pow5mult>
 8003596:	ee18 2a10 	vmov	r2, s16
 800359a:	4601      	mov	r1, r0
 800359c:	4607      	mov	r7, r0
 800359e:	4620      	mov	r0, r4
 80035a0:	f000 fd78 	bl	8004094 <__multiply>
 80035a4:	ee18 1a10 	vmov	r1, s16
 80035a8:	4680      	mov	r8, r0
 80035aa:	4620      	mov	r0, r4
 80035ac:	f000 fca4 	bl	8003ef8 <_Bfree>
 80035b0:	ee08 8a10 	vmov	s16, r8
 80035b4:	9b07      	ldr	r3, [sp, #28]
 80035b6:	1b9a      	subs	r2, r3, r6
 80035b8:	d006      	beq.n	80035c8 <_dtoa_r+0x7a0>
 80035ba:	ee18 1a10 	vmov	r1, s16
 80035be:	4620      	mov	r0, r4
 80035c0:	f000 fe12 	bl	80041e8 <__pow5mult>
 80035c4:	ee08 0a10 	vmov	s16, r0
 80035c8:	2101      	movs	r1, #1
 80035ca:	4620      	mov	r0, r4
 80035cc:	f000 fd4c 	bl	8004068 <__i2b>
 80035d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	4606      	mov	r6, r0
 80035d6:	f340 8088 	ble.w	80036ea <_dtoa_r+0x8c2>
 80035da:	461a      	mov	r2, r3
 80035dc:	4601      	mov	r1, r0
 80035de:	4620      	mov	r0, r4
 80035e0:	f000 fe02 	bl	80041e8 <__pow5mult>
 80035e4:	9b06      	ldr	r3, [sp, #24]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	4606      	mov	r6, r0
 80035ea:	f340 8081 	ble.w	80036f0 <_dtoa_r+0x8c8>
 80035ee:	f04f 0800 	mov.w	r8, #0
 80035f2:	6933      	ldr	r3, [r6, #16]
 80035f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80035f8:	6918      	ldr	r0, [r3, #16]
 80035fa:	f000 fce5 	bl	8003fc8 <__hi0bits>
 80035fe:	f1c0 0020 	rsb	r0, r0, #32
 8003602:	9b05      	ldr	r3, [sp, #20]
 8003604:	4418      	add	r0, r3
 8003606:	f010 001f 	ands.w	r0, r0, #31
 800360a:	f000 8092 	beq.w	8003732 <_dtoa_r+0x90a>
 800360e:	f1c0 0320 	rsb	r3, r0, #32
 8003612:	2b04      	cmp	r3, #4
 8003614:	f340 808a 	ble.w	800372c <_dtoa_r+0x904>
 8003618:	f1c0 001c 	rsb	r0, r0, #28
 800361c:	9b04      	ldr	r3, [sp, #16]
 800361e:	4403      	add	r3, r0
 8003620:	9304      	str	r3, [sp, #16]
 8003622:	9b05      	ldr	r3, [sp, #20]
 8003624:	4403      	add	r3, r0
 8003626:	4405      	add	r5, r0
 8003628:	9305      	str	r3, [sp, #20]
 800362a:	9b04      	ldr	r3, [sp, #16]
 800362c:	2b00      	cmp	r3, #0
 800362e:	dd07      	ble.n	8003640 <_dtoa_r+0x818>
 8003630:	ee18 1a10 	vmov	r1, s16
 8003634:	461a      	mov	r2, r3
 8003636:	4620      	mov	r0, r4
 8003638:	f000 fe30 	bl	800429c <__lshift>
 800363c:	ee08 0a10 	vmov	s16, r0
 8003640:	9b05      	ldr	r3, [sp, #20]
 8003642:	2b00      	cmp	r3, #0
 8003644:	dd05      	ble.n	8003652 <_dtoa_r+0x82a>
 8003646:	4631      	mov	r1, r6
 8003648:	461a      	mov	r2, r3
 800364a:	4620      	mov	r0, r4
 800364c:	f000 fe26 	bl	800429c <__lshift>
 8003650:	4606      	mov	r6, r0
 8003652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003654:	2b00      	cmp	r3, #0
 8003656:	d06e      	beq.n	8003736 <_dtoa_r+0x90e>
 8003658:	ee18 0a10 	vmov	r0, s16
 800365c:	4631      	mov	r1, r6
 800365e:	f000 fe8d 	bl	800437c <__mcmp>
 8003662:	2800      	cmp	r0, #0
 8003664:	da67      	bge.n	8003736 <_dtoa_r+0x90e>
 8003666:	9b00      	ldr	r3, [sp, #0]
 8003668:	3b01      	subs	r3, #1
 800366a:	ee18 1a10 	vmov	r1, s16
 800366e:	9300      	str	r3, [sp, #0]
 8003670:	220a      	movs	r2, #10
 8003672:	2300      	movs	r3, #0
 8003674:	4620      	mov	r0, r4
 8003676:	f000 fc61 	bl	8003f3c <__multadd>
 800367a:	9b08      	ldr	r3, [sp, #32]
 800367c:	ee08 0a10 	vmov	s16, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	f000 81b1 	beq.w	80039e8 <_dtoa_r+0xbc0>
 8003686:	2300      	movs	r3, #0
 8003688:	4639      	mov	r1, r7
 800368a:	220a      	movs	r2, #10
 800368c:	4620      	mov	r0, r4
 800368e:	f000 fc55 	bl	8003f3c <__multadd>
 8003692:	9b02      	ldr	r3, [sp, #8]
 8003694:	2b00      	cmp	r3, #0
 8003696:	4607      	mov	r7, r0
 8003698:	f300 808e 	bgt.w	80037b8 <_dtoa_r+0x990>
 800369c:	9b06      	ldr	r3, [sp, #24]
 800369e:	2b02      	cmp	r3, #2
 80036a0:	dc51      	bgt.n	8003746 <_dtoa_r+0x91e>
 80036a2:	e089      	b.n	80037b8 <_dtoa_r+0x990>
 80036a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80036a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80036aa:	e74b      	b.n	8003544 <_dtoa_r+0x71c>
 80036ac:	9b03      	ldr	r3, [sp, #12]
 80036ae:	1e5e      	subs	r6, r3, #1
 80036b0:	9b07      	ldr	r3, [sp, #28]
 80036b2:	42b3      	cmp	r3, r6
 80036b4:	bfbf      	itttt	lt
 80036b6:	9b07      	ldrlt	r3, [sp, #28]
 80036b8:	9607      	strlt	r6, [sp, #28]
 80036ba:	1af2      	sublt	r2, r6, r3
 80036bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80036be:	bfb6      	itet	lt
 80036c0:	189b      	addlt	r3, r3, r2
 80036c2:	1b9e      	subge	r6, r3, r6
 80036c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80036c6:	9b03      	ldr	r3, [sp, #12]
 80036c8:	bfb8      	it	lt
 80036ca:	2600      	movlt	r6, #0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	bfb7      	itett	lt
 80036d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80036d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80036d8:	1a9d      	sublt	r5, r3, r2
 80036da:	2300      	movlt	r3, #0
 80036dc:	e734      	b.n	8003548 <_dtoa_r+0x720>
 80036de:	9e07      	ldr	r6, [sp, #28]
 80036e0:	9d04      	ldr	r5, [sp, #16]
 80036e2:	9f08      	ldr	r7, [sp, #32]
 80036e4:	e73b      	b.n	800355e <_dtoa_r+0x736>
 80036e6:	9a07      	ldr	r2, [sp, #28]
 80036e8:	e767      	b.n	80035ba <_dtoa_r+0x792>
 80036ea:	9b06      	ldr	r3, [sp, #24]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	dc18      	bgt.n	8003722 <_dtoa_r+0x8fa>
 80036f0:	f1ba 0f00 	cmp.w	sl, #0
 80036f4:	d115      	bne.n	8003722 <_dtoa_r+0x8fa>
 80036f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80036fa:	b993      	cbnz	r3, 8003722 <_dtoa_r+0x8fa>
 80036fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8003700:	0d1b      	lsrs	r3, r3, #20
 8003702:	051b      	lsls	r3, r3, #20
 8003704:	b183      	cbz	r3, 8003728 <_dtoa_r+0x900>
 8003706:	9b04      	ldr	r3, [sp, #16]
 8003708:	3301      	adds	r3, #1
 800370a:	9304      	str	r3, [sp, #16]
 800370c:	9b05      	ldr	r3, [sp, #20]
 800370e:	3301      	adds	r3, #1
 8003710:	9305      	str	r3, [sp, #20]
 8003712:	f04f 0801 	mov.w	r8, #1
 8003716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003718:	2b00      	cmp	r3, #0
 800371a:	f47f af6a 	bne.w	80035f2 <_dtoa_r+0x7ca>
 800371e:	2001      	movs	r0, #1
 8003720:	e76f      	b.n	8003602 <_dtoa_r+0x7da>
 8003722:	f04f 0800 	mov.w	r8, #0
 8003726:	e7f6      	b.n	8003716 <_dtoa_r+0x8ee>
 8003728:	4698      	mov	r8, r3
 800372a:	e7f4      	b.n	8003716 <_dtoa_r+0x8ee>
 800372c:	f43f af7d 	beq.w	800362a <_dtoa_r+0x802>
 8003730:	4618      	mov	r0, r3
 8003732:	301c      	adds	r0, #28
 8003734:	e772      	b.n	800361c <_dtoa_r+0x7f4>
 8003736:	9b03      	ldr	r3, [sp, #12]
 8003738:	2b00      	cmp	r3, #0
 800373a:	dc37      	bgt.n	80037ac <_dtoa_r+0x984>
 800373c:	9b06      	ldr	r3, [sp, #24]
 800373e:	2b02      	cmp	r3, #2
 8003740:	dd34      	ble.n	80037ac <_dtoa_r+0x984>
 8003742:	9b03      	ldr	r3, [sp, #12]
 8003744:	9302      	str	r3, [sp, #8]
 8003746:	9b02      	ldr	r3, [sp, #8]
 8003748:	b96b      	cbnz	r3, 8003766 <_dtoa_r+0x93e>
 800374a:	4631      	mov	r1, r6
 800374c:	2205      	movs	r2, #5
 800374e:	4620      	mov	r0, r4
 8003750:	f000 fbf4 	bl	8003f3c <__multadd>
 8003754:	4601      	mov	r1, r0
 8003756:	4606      	mov	r6, r0
 8003758:	ee18 0a10 	vmov	r0, s16
 800375c:	f000 fe0e 	bl	800437c <__mcmp>
 8003760:	2800      	cmp	r0, #0
 8003762:	f73f adbb 	bgt.w	80032dc <_dtoa_r+0x4b4>
 8003766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003768:	9d01      	ldr	r5, [sp, #4]
 800376a:	43db      	mvns	r3, r3
 800376c:	9300      	str	r3, [sp, #0]
 800376e:	f04f 0800 	mov.w	r8, #0
 8003772:	4631      	mov	r1, r6
 8003774:	4620      	mov	r0, r4
 8003776:	f000 fbbf 	bl	8003ef8 <_Bfree>
 800377a:	2f00      	cmp	r7, #0
 800377c:	f43f aea4 	beq.w	80034c8 <_dtoa_r+0x6a0>
 8003780:	f1b8 0f00 	cmp.w	r8, #0
 8003784:	d005      	beq.n	8003792 <_dtoa_r+0x96a>
 8003786:	45b8      	cmp	r8, r7
 8003788:	d003      	beq.n	8003792 <_dtoa_r+0x96a>
 800378a:	4641      	mov	r1, r8
 800378c:	4620      	mov	r0, r4
 800378e:	f000 fbb3 	bl	8003ef8 <_Bfree>
 8003792:	4639      	mov	r1, r7
 8003794:	4620      	mov	r0, r4
 8003796:	f000 fbaf 	bl	8003ef8 <_Bfree>
 800379a:	e695      	b.n	80034c8 <_dtoa_r+0x6a0>
 800379c:	2600      	movs	r6, #0
 800379e:	4637      	mov	r7, r6
 80037a0:	e7e1      	b.n	8003766 <_dtoa_r+0x93e>
 80037a2:	9700      	str	r7, [sp, #0]
 80037a4:	4637      	mov	r7, r6
 80037a6:	e599      	b.n	80032dc <_dtoa_r+0x4b4>
 80037a8:	40240000 	.word	0x40240000
 80037ac:	9b08      	ldr	r3, [sp, #32]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 80ca 	beq.w	8003948 <_dtoa_r+0xb20>
 80037b4:	9b03      	ldr	r3, [sp, #12]
 80037b6:	9302      	str	r3, [sp, #8]
 80037b8:	2d00      	cmp	r5, #0
 80037ba:	dd05      	ble.n	80037c8 <_dtoa_r+0x9a0>
 80037bc:	4639      	mov	r1, r7
 80037be:	462a      	mov	r2, r5
 80037c0:	4620      	mov	r0, r4
 80037c2:	f000 fd6b 	bl	800429c <__lshift>
 80037c6:	4607      	mov	r7, r0
 80037c8:	f1b8 0f00 	cmp.w	r8, #0
 80037cc:	d05b      	beq.n	8003886 <_dtoa_r+0xa5e>
 80037ce:	6879      	ldr	r1, [r7, #4]
 80037d0:	4620      	mov	r0, r4
 80037d2:	f000 fb51 	bl	8003e78 <_Balloc>
 80037d6:	4605      	mov	r5, r0
 80037d8:	b928      	cbnz	r0, 80037e6 <_dtoa_r+0x9be>
 80037da:	4b87      	ldr	r3, [pc, #540]	; (80039f8 <_dtoa_r+0xbd0>)
 80037dc:	4602      	mov	r2, r0
 80037de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80037e2:	f7ff bb3b 	b.w	8002e5c <_dtoa_r+0x34>
 80037e6:	693a      	ldr	r2, [r7, #16]
 80037e8:	3202      	adds	r2, #2
 80037ea:	0092      	lsls	r2, r2, #2
 80037ec:	f107 010c 	add.w	r1, r7, #12
 80037f0:	300c      	adds	r0, #12
 80037f2:	f000 fb33 	bl	8003e5c <memcpy>
 80037f6:	2201      	movs	r2, #1
 80037f8:	4629      	mov	r1, r5
 80037fa:	4620      	mov	r0, r4
 80037fc:	f000 fd4e 	bl	800429c <__lshift>
 8003800:	9b01      	ldr	r3, [sp, #4]
 8003802:	f103 0901 	add.w	r9, r3, #1
 8003806:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800380a:	4413      	add	r3, r2
 800380c:	9305      	str	r3, [sp, #20]
 800380e:	f00a 0301 	and.w	r3, sl, #1
 8003812:	46b8      	mov	r8, r7
 8003814:	9304      	str	r3, [sp, #16]
 8003816:	4607      	mov	r7, r0
 8003818:	4631      	mov	r1, r6
 800381a:	ee18 0a10 	vmov	r0, s16
 800381e:	f7ff fa77 	bl	8002d10 <quorem>
 8003822:	4641      	mov	r1, r8
 8003824:	9002      	str	r0, [sp, #8]
 8003826:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800382a:	ee18 0a10 	vmov	r0, s16
 800382e:	f000 fda5 	bl	800437c <__mcmp>
 8003832:	463a      	mov	r2, r7
 8003834:	9003      	str	r0, [sp, #12]
 8003836:	4631      	mov	r1, r6
 8003838:	4620      	mov	r0, r4
 800383a:	f000 fdbb 	bl	80043b4 <__mdiff>
 800383e:	68c2      	ldr	r2, [r0, #12]
 8003840:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8003844:	4605      	mov	r5, r0
 8003846:	bb02      	cbnz	r2, 800388a <_dtoa_r+0xa62>
 8003848:	4601      	mov	r1, r0
 800384a:	ee18 0a10 	vmov	r0, s16
 800384e:	f000 fd95 	bl	800437c <__mcmp>
 8003852:	4602      	mov	r2, r0
 8003854:	4629      	mov	r1, r5
 8003856:	4620      	mov	r0, r4
 8003858:	9207      	str	r2, [sp, #28]
 800385a:	f000 fb4d 	bl	8003ef8 <_Bfree>
 800385e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8003862:	ea43 0102 	orr.w	r1, r3, r2
 8003866:	9b04      	ldr	r3, [sp, #16]
 8003868:	430b      	orrs	r3, r1
 800386a:	464d      	mov	r5, r9
 800386c:	d10f      	bne.n	800388e <_dtoa_r+0xa66>
 800386e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003872:	d02a      	beq.n	80038ca <_dtoa_r+0xaa2>
 8003874:	9b03      	ldr	r3, [sp, #12]
 8003876:	2b00      	cmp	r3, #0
 8003878:	dd02      	ble.n	8003880 <_dtoa_r+0xa58>
 800387a:	9b02      	ldr	r3, [sp, #8]
 800387c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8003880:	f88b a000 	strb.w	sl, [fp]
 8003884:	e775      	b.n	8003772 <_dtoa_r+0x94a>
 8003886:	4638      	mov	r0, r7
 8003888:	e7ba      	b.n	8003800 <_dtoa_r+0x9d8>
 800388a:	2201      	movs	r2, #1
 800388c:	e7e2      	b.n	8003854 <_dtoa_r+0xa2c>
 800388e:	9b03      	ldr	r3, [sp, #12]
 8003890:	2b00      	cmp	r3, #0
 8003892:	db04      	blt.n	800389e <_dtoa_r+0xa76>
 8003894:	9906      	ldr	r1, [sp, #24]
 8003896:	430b      	orrs	r3, r1
 8003898:	9904      	ldr	r1, [sp, #16]
 800389a:	430b      	orrs	r3, r1
 800389c:	d122      	bne.n	80038e4 <_dtoa_r+0xabc>
 800389e:	2a00      	cmp	r2, #0
 80038a0:	ddee      	ble.n	8003880 <_dtoa_r+0xa58>
 80038a2:	ee18 1a10 	vmov	r1, s16
 80038a6:	2201      	movs	r2, #1
 80038a8:	4620      	mov	r0, r4
 80038aa:	f000 fcf7 	bl	800429c <__lshift>
 80038ae:	4631      	mov	r1, r6
 80038b0:	ee08 0a10 	vmov	s16, r0
 80038b4:	f000 fd62 	bl	800437c <__mcmp>
 80038b8:	2800      	cmp	r0, #0
 80038ba:	dc03      	bgt.n	80038c4 <_dtoa_r+0xa9c>
 80038bc:	d1e0      	bne.n	8003880 <_dtoa_r+0xa58>
 80038be:	f01a 0f01 	tst.w	sl, #1
 80038c2:	d0dd      	beq.n	8003880 <_dtoa_r+0xa58>
 80038c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80038c8:	d1d7      	bne.n	800387a <_dtoa_r+0xa52>
 80038ca:	2339      	movs	r3, #57	; 0x39
 80038cc:	f88b 3000 	strb.w	r3, [fp]
 80038d0:	462b      	mov	r3, r5
 80038d2:	461d      	mov	r5, r3
 80038d4:	3b01      	subs	r3, #1
 80038d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80038da:	2a39      	cmp	r2, #57	; 0x39
 80038dc:	d071      	beq.n	80039c2 <_dtoa_r+0xb9a>
 80038de:	3201      	adds	r2, #1
 80038e0:	701a      	strb	r2, [r3, #0]
 80038e2:	e746      	b.n	8003772 <_dtoa_r+0x94a>
 80038e4:	2a00      	cmp	r2, #0
 80038e6:	dd07      	ble.n	80038f8 <_dtoa_r+0xad0>
 80038e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80038ec:	d0ed      	beq.n	80038ca <_dtoa_r+0xaa2>
 80038ee:	f10a 0301 	add.w	r3, sl, #1
 80038f2:	f88b 3000 	strb.w	r3, [fp]
 80038f6:	e73c      	b.n	8003772 <_dtoa_r+0x94a>
 80038f8:	9b05      	ldr	r3, [sp, #20]
 80038fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80038fe:	4599      	cmp	r9, r3
 8003900:	d047      	beq.n	8003992 <_dtoa_r+0xb6a>
 8003902:	ee18 1a10 	vmov	r1, s16
 8003906:	2300      	movs	r3, #0
 8003908:	220a      	movs	r2, #10
 800390a:	4620      	mov	r0, r4
 800390c:	f000 fb16 	bl	8003f3c <__multadd>
 8003910:	45b8      	cmp	r8, r7
 8003912:	ee08 0a10 	vmov	s16, r0
 8003916:	f04f 0300 	mov.w	r3, #0
 800391a:	f04f 020a 	mov.w	r2, #10
 800391e:	4641      	mov	r1, r8
 8003920:	4620      	mov	r0, r4
 8003922:	d106      	bne.n	8003932 <_dtoa_r+0xb0a>
 8003924:	f000 fb0a 	bl	8003f3c <__multadd>
 8003928:	4680      	mov	r8, r0
 800392a:	4607      	mov	r7, r0
 800392c:	f109 0901 	add.w	r9, r9, #1
 8003930:	e772      	b.n	8003818 <_dtoa_r+0x9f0>
 8003932:	f000 fb03 	bl	8003f3c <__multadd>
 8003936:	4639      	mov	r1, r7
 8003938:	4680      	mov	r8, r0
 800393a:	2300      	movs	r3, #0
 800393c:	220a      	movs	r2, #10
 800393e:	4620      	mov	r0, r4
 8003940:	f000 fafc 	bl	8003f3c <__multadd>
 8003944:	4607      	mov	r7, r0
 8003946:	e7f1      	b.n	800392c <_dtoa_r+0xb04>
 8003948:	9b03      	ldr	r3, [sp, #12]
 800394a:	9302      	str	r3, [sp, #8]
 800394c:	9d01      	ldr	r5, [sp, #4]
 800394e:	ee18 0a10 	vmov	r0, s16
 8003952:	4631      	mov	r1, r6
 8003954:	f7ff f9dc 	bl	8002d10 <quorem>
 8003958:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800395c:	9b01      	ldr	r3, [sp, #4]
 800395e:	f805 ab01 	strb.w	sl, [r5], #1
 8003962:	1aea      	subs	r2, r5, r3
 8003964:	9b02      	ldr	r3, [sp, #8]
 8003966:	4293      	cmp	r3, r2
 8003968:	dd09      	ble.n	800397e <_dtoa_r+0xb56>
 800396a:	ee18 1a10 	vmov	r1, s16
 800396e:	2300      	movs	r3, #0
 8003970:	220a      	movs	r2, #10
 8003972:	4620      	mov	r0, r4
 8003974:	f000 fae2 	bl	8003f3c <__multadd>
 8003978:	ee08 0a10 	vmov	s16, r0
 800397c:	e7e7      	b.n	800394e <_dtoa_r+0xb26>
 800397e:	9b02      	ldr	r3, [sp, #8]
 8003980:	2b00      	cmp	r3, #0
 8003982:	bfc8      	it	gt
 8003984:	461d      	movgt	r5, r3
 8003986:	9b01      	ldr	r3, [sp, #4]
 8003988:	bfd8      	it	le
 800398a:	2501      	movle	r5, #1
 800398c:	441d      	add	r5, r3
 800398e:	f04f 0800 	mov.w	r8, #0
 8003992:	ee18 1a10 	vmov	r1, s16
 8003996:	2201      	movs	r2, #1
 8003998:	4620      	mov	r0, r4
 800399a:	f000 fc7f 	bl	800429c <__lshift>
 800399e:	4631      	mov	r1, r6
 80039a0:	ee08 0a10 	vmov	s16, r0
 80039a4:	f000 fcea 	bl	800437c <__mcmp>
 80039a8:	2800      	cmp	r0, #0
 80039aa:	dc91      	bgt.n	80038d0 <_dtoa_r+0xaa8>
 80039ac:	d102      	bne.n	80039b4 <_dtoa_r+0xb8c>
 80039ae:	f01a 0f01 	tst.w	sl, #1
 80039b2:	d18d      	bne.n	80038d0 <_dtoa_r+0xaa8>
 80039b4:	462b      	mov	r3, r5
 80039b6:	461d      	mov	r5, r3
 80039b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80039bc:	2a30      	cmp	r2, #48	; 0x30
 80039be:	d0fa      	beq.n	80039b6 <_dtoa_r+0xb8e>
 80039c0:	e6d7      	b.n	8003772 <_dtoa_r+0x94a>
 80039c2:	9a01      	ldr	r2, [sp, #4]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d184      	bne.n	80038d2 <_dtoa_r+0xaaa>
 80039c8:	9b00      	ldr	r3, [sp, #0]
 80039ca:	3301      	adds	r3, #1
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	2331      	movs	r3, #49	; 0x31
 80039d0:	7013      	strb	r3, [r2, #0]
 80039d2:	e6ce      	b.n	8003772 <_dtoa_r+0x94a>
 80039d4:	4b09      	ldr	r3, [pc, #36]	; (80039fc <_dtoa_r+0xbd4>)
 80039d6:	f7ff ba95 	b.w	8002f04 <_dtoa_r+0xdc>
 80039da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f47f aa6e 	bne.w	8002ebe <_dtoa_r+0x96>
 80039e2:	4b07      	ldr	r3, [pc, #28]	; (8003a00 <_dtoa_r+0xbd8>)
 80039e4:	f7ff ba8e 	b.w	8002f04 <_dtoa_r+0xdc>
 80039e8:	9b02      	ldr	r3, [sp, #8]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	dcae      	bgt.n	800394c <_dtoa_r+0xb24>
 80039ee:	9b06      	ldr	r3, [sp, #24]
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	f73f aea8 	bgt.w	8003746 <_dtoa_r+0x91e>
 80039f6:	e7a9      	b.n	800394c <_dtoa_r+0xb24>
 80039f8:	08004f3f 	.word	0x08004f3f
 80039fc:	08004e9c 	.word	0x08004e9c
 8003a00:	08004ec0 	.word	0x08004ec0

08003a04 <__sflush_r>:
 8003a04:	898a      	ldrh	r2, [r1, #12]
 8003a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a0a:	4605      	mov	r5, r0
 8003a0c:	0710      	lsls	r0, r2, #28
 8003a0e:	460c      	mov	r4, r1
 8003a10:	d458      	bmi.n	8003ac4 <__sflush_r+0xc0>
 8003a12:	684b      	ldr	r3, [r1, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	dc05      	bgt.n	8003a24 <__sflush_r+0x20>
 8003a18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	dc02      	bgt.n	8003a24 <__sflush_r+0x20>
 8003a1e:	2000      	movs	r0, #0
 8003a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a26:	2e00      	cmp	r6, #0
 8003a28:	d0f9      	beq.n	8003a1e <__sflush_r+0x1a>
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003a30:	682f      	ldr	r7, [r5, #0]
 8003a32:	602b      	str	r3, [r5, #0]
 8003a34:	d032      	beq.n	8003a9c <__sflush_r+0x98>
 8003a36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003a38:	89a3      	ldrh	r3, [r4, #12]
 8003a3a:	075a      	lsls	r2, r3, #29
 8003a3c:	d505      	bpl.n	8003a4a <__sflush_r+0x46>
 8003a3e:	6863      	ldr	r3, [r4, #4]
 8003a40:	1ac0      	subs	r0, r0, r3
 8003a42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003a44:	b10b      	cbz	r3, 8003a4a <__sflush_r+0x46>
 8003a46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003a48:	1ac0      	subs	r0, r0, r3
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a50:	6a21      	ldr	r1, [r4, #32]
 8003a52:	4628      	mov	r0, r5
 8003a54:	47b0      	blx	r6
 8003a56:	1c43      	adds	r3, r0, #1
 8003a58:	89a3      	ldrh	r3, [r4, #12]
 8003a5a:	d106      	bne.n	8003a6a <__sflush_r+0x66>
 8003a5c:	6829      	ldr	r1, [r5, #0]
 8003a5e:	291d      	cmp	r1, #29
 8003a60:	d82c      	bhi.n	8003abc <__sflush_r+0xb8>
 8003a62:	4a2a      	ldr	r2, [pc, #168]	; (8003b0c <__sflush_r+0x108>)
 8003a64:	40ca      	lsrs	r2, r1
 8003a66:	07d6      	lsls	r6, r2, #31
 8003a68:	d528      	bpl.n	8003abc <__sflush_r+0xb8>
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	6062      	str	r2, [r4, #4]
 8003a6e:	04d9      	lsls	r1, r3, #19
 8003a70:	6922      	ldr	r2, [r4, #16]
 8003a72:	6022      	str	r2, [r4, #0]
 8003a74:	d504      	bpl.n	8003a80 <__sflush_r+0x7c>
 8003a76:	1c42      	adds	r2, r0, #1
 8003a78:	d101      	bne.n	8003a7e <__sflush_r+0x7a>
 8003a7a:	682b      	ldr	r3, [r5, #0]
 8003a7c:	b903      	cbnz	r3, 8003a80 <__sflush_r+0x7c>
 8003a7e:	6560      	str	r0, [r4, #84]	; 0x54
 8003a80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a82:	602f      	str	r7, [r5, #0]
 8003a84:	2900      	cmp	r1, #0
 8003a86:	d0ca      	beq.n	8003a1e <__sflush_r+0x1a>
 8003a88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a8c:	4299      	cmp	r1, r3
 8003a8e:	d002      	beq.n	8003a96 <__sflush_r+0x92>
 8003a90:	4628      	mov	r0, r5
 8003a92:	f000 fd8b 	bl	80045ac <_free_r>
 8003a96:	2000      	movs	r0, #0
 8003a98:	6360      	str	r0, [r4, #52]	; 0x34
 8003a9a:	e7c1      	b.n	8003a20 <__sflush_r+0x1c>
 8003a9c:	6a21      	ldr	r1, [r4, #32]
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	4628      	mov	r0, r5
 8003aa2:	47b0      	blx	r6
 8003aa4:	1c41      	adds	r1, r0, #1
 8003aa6:	d1c7      	bne.n	8003a38 <__sflush_r+0x34>
 8003aa8:	682b      	ldr	r3, [r5, #0]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d0c4      	beq.n	8003a38 <__sflush_r+0x34>
 8003aae:	2b1d      	cmp	r3, #29
 8003ab0:	d001      	beq.n	8003ab6 <__sflush_r+0xb2>
 8003ab2:	2b16      	cmp	r3, #22
 8003ab4:	d101      	bne.n	8003aba <__sflush_r+0xb6>
 8003ab6:	602f      	str	r7, [r5, #0]
 8003ab8:	e7b1      	b.n	8003a1e <__sflush_r+0x1a>
 8003aba:	89a3      	ldrh	r3, [r4, #12]
 8003abc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ac0:	81a3      	strh	r3, [r4, #12]
 8003ac2:	e7ad      	b.n	8003a20 <__sflush_r+0x1c>
 8003ac4:	690f      	ldr	r7, [r1, #16]
 8003ac6:	2f00      	cmp	r7, #0
 8003ac8:	d0a9      	beq.n	8003a1e <__sflush_r+0x1a>
 8003aca:	0793      	lsls	r3, r2, #30
 8003acc:	680e      	ldr	r6, [r1, #0]
 8003ace:	bf08      	it	eq
 8003ad0:	694b      	ldreq	r3, [r1, #20]
 8003ad2:	600f      	str	r7, [r1, #0]
 8003ad4:	bf18      	it	ne
 8003ad6:	2300      	movne	r3, #0
 8003ad8:	eba6 0807 	sub.w	r8, r6, r7
 8003adc:	608b      	str	r3, [r1, #8]
 8003ade:	f1b8 0f00 	cmp.w	r8, #0
 8003ae2:	dd9c      	ble.n	8003a1e <__sflush_r+0x1a>
 8003ae4:	6a21      	ldr	r1, [r4, #32]
 8003ae6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003ae8:	4643      	mov	r3, r8
 8003aea:	463a      	mov	r2, r7
 8003aec:	4628      	mov	r0, r5
 8003aee:	47b0      	blx	r6
 8003af0:	2800      	cmp	r0, #0
 8003af2:	dc06      	bgt.n	8003b02 <__sflush_r+0xfe>
 8003af4:	89a3      	ldrh	r3, [r4, #12]
 8003af6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003afa:	81a3      	strh	r3, [r4, #12]
 8003afc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b00:	e78e      	b.n	8003a20 <__sflush_r+0x1c>
 8003b02:	4407      	add	r7, r0
 8003b04:	eba8 0800 	sub.w	r8, r8, r0
 8003b08:	e7e9      	b.n	8003ade <__sflush_r+0xda>
 8003b0a:	bf00      	nop
 8003b0c:	20400001 	.word	0x20400001

08003b10 <_fflush_r>:
 8003b10:	b538      	push	{r3, r4, r5, lr}
 8003b12:	690b      	ldr	r3, [r1, #16]
 8003b14:	4605      	mov	r5, r0
 8003b16:	460c      	mov	r4, r1
 8003b18:	b913      	cbnz	r3, 8003b20 <_fflush_r+0x10>
 8003b1a:	2500      	movs	r5, #0
 8003b1c:	4628      	mov	r0, r5
 8003b1e:	bd38      	pop	{r3, r4, r5, pc}
 8003b20:	b118      	cbz	r0, 8003b2a <_fflush_r+0x1a>
 8003b22:	6983      	ldr	r3, [r0, #24]
 8003b24:	b90b      	cbnz	r3, 8003b2a <_fflush_r+0x1a>
 8003b26:	f000 f887 	bl	8003c38 <__sinit>
 8003b2a:	4b14      	ldr	r3, [pc, #80]	; (8003b7c <_fflush_r+0x6c>)
 8003b2c:	429c      	cmp	r4, r3
 8003b2e:	d11b      	bne.n	8003b68 <_fflush_r+0x58>
 8003b30:	686c      	ldr	r4, [r5, #4]
 8003b32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d0ef      	beq.n	8003b1a <_fflush_r+0xa>
 8003b3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003b3c:	07d0      	lsls	r0, r2, #31
 8003b3e:	d404      	bmi.n	8003b4a <_fflush_r+0x3a>
 8003b40:	0599      	lsls	r1, r3, #22
 8003b42:	d402      	bmi.n	8003b4a <_fflush_r+0x3a>
 8003b44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b46:	f000 f91a 	bl	8003d7e <__retarget_lock_acquire_recursive>
 8003b4a:	4628      	mov	r0, r5
 8003b4c:	4621      	mov	r1, r4
 8003b4e:	f7ff ff59 	bl	8003a04 <__sflush_r>
 8003b52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b54:	07da      	lsls	r2, r3, #31
 8003b56:	4605      	mov	r5, r0
 8003b58:	d4e0      	bmi.n	8003b1c <_fflush_r+0xc>
 8003b5a:	89a3      	ldrh	r3, [r4, #12]
 8003b5c:	059b      	lsls	r3, r3, #22
 8003b5e:	d4dd      	bmi.n	8003b1c <_fflush_r+0xc>
 8003b60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b62:	f000 f90d 	bl	8003d80 <__retarget_lock_release_recursive>
 8003b66:	e7d9      	b.n	8003b1c <_fflush_r+0xc>
 8003b68:	4b05      	ldr	r3, [pc, #20]	; (8003b80 <_fflush_r+0x70>)
 8003b6a:	429c      	cmp	r4, r3
 8003b6c:	d101      	bne.n	8003b72 <_fflush_r+0x62>
 8003b6e:	68ac      	ldr	r4, [r5, #8]
 8003b70:	e7df      	b.n	8003b32 <_fflush_r+0x22>
 8003b72:	4b04      	ldr	r3, [pc, #16]	; (8003b84 <_fflush_r+0x74>)
 8003b74:	429c      	cmp	r4, r3
 8003b76:	bf08      	it	eq
 8003b78:	68ec      	ldreq	r4, [r5, #12]
 8003b7a:	e7da      	b.n	8003b32 <_fflush_r+0x22>
 8003b7c:	08004f70 	.word	0x08004f70
 8003b80:	08004f90 	.word	0x08004f90
 8003b84:	08004f50 	.word	0x08004f50

08003b88 <std>:
 8003b88:	2300      	movs	r3, #0
 8003b8a:	b510      	push	{r4, lr}
 8003b8c:	4604      	mov	r4, r0
 8003b8e:	e9c0 3300 	strd	r3, r3, [r0]
 8003b92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b96:	6083      	str	r3, [r0, #8]
 8003b98:	8181      	strh	r1, [r0, #12]
 8003b9a:	6643      	str	r3, [r0, #100]	; 0x64
 8003b9c:	81c2      	strh	r2, [r0, #14]
 8003b9e:	6183      	str	r3, [r0, #24]
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	2208      	movs	r2, #8
 8003ba4:	305c      	adds	r0, #92	; 0x5c
 8003ba6:	f7fe fb5b 	bl	8002260 <memset>
 8003baa:	4b05      	ldr	r3, [pc, #20]	; (8003bc0 <std+0x38>)
 8003bac:	6263      	str	r3, [r4, #36]	; 0x24
 8003bae:	4b05      	ldr	r3, [pc, #20]	; (8003bc4 <std+0x3c>)
 8003bb0:	62a3      	str	r3, [r4, #40]	; 0x28
 8003bb2:	4b05      	ldr	r3, [pc, #20]	; (8003bc8 <std+0x40>)
 8003bb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003bb6:	4b05      	ldr	r3, [pc, #20]	; (8003bcc <std+0x44>)
 8003bb8:	6224      	str	r4, [r4, #32]
 8003bba:	6323      	str	r3, [r4, #48]	; 0x30
 8003bbc:	bd10      	pop	{r4, pc}
 8003bbe:	bf00      	nop
 8003bc0:	08004a41 	.word	0x08004a41
 8003bc4:	08004a63 	.word	0x08004a63
 8003bc8:	08004a9b 	.word	0x08004a9b
 8003bcc:	08004abf 	.word	0x08004abf

08003bd0 <_cleanup_r>:
 8003bd0:	4901      	ldr	r1, [pc, #4]	; (8003bd8 <_cleanup_r+0x8>)
 8003bd2:	f000 b8af 	b.w	8003d34 <_fwalk_reent>
 8003bd6:	bf00      	nop
 8003bd8:	08003b11 	.word	0x08003b11

08003bdc <__sfmoreglue>:
 8003bdc:	b570      	push	{r4, r5, r6, lr}
 8003bde:	2268      	movs	r2, #104	; 0x68
 8003be0:	1e4d      	subs	r5, r1, #1
 8003be2:	4355      	muls	r5, r2
 8003be4:	460e      	mov	r6, r1
 8003be6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003bea:	f000 fd4b 	bl	8004684 <_malloc_r>
 8003bee:	4604      	mov	r4, r0
 8003bf0:	b140      	cbz	r0, 8003c04 <__sfmoreglue+0x28>
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	e9c0 1600 	strd	r1, r6, [r0]
 8003bf8:	300c      	adds	r0, #12
 8003bfa:	60a0      	str	r0, [r4, #8]
 8003bfc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003c00:	f7fe fb2e 	bl	8002260 <memset>
 8003c04:	4620      	mov	r0, r4
 8003c06:	bd70      	pop	{r4, r5, r6, pc}

08003c08 <__sfp_lock_acquire>:
 8003c08:	4801      	ldr	r0, [pc, #4]	; (8003c10 <__sfp_lock_acquire+0x8>)
 8003c0a:	f000 b8b8 	b.w	8003d7e <__retarget_lock_acquire_recursive>
 8003c0e:	bf00      	nop
 8003c10:	2000032d 	.word	0x2000032d

08003c14 <__sfp_lock_release>:
 8003c14:	4801      	ldr	r0, [pc, #4]	; (8003c1c <__sfp_lock_release+0x8>)
 8003c16:	f000 b8b3 	b.w	8003d80 <__retarget_lock_release_recursive>
 8003c1a:	bf00      	nop
 8003c1c:	2000032d 	.word	0x2000032d

08003c20 <__sinit_lock_acquire>:
 8003c20:	4801      	ldr	r0, [pc, #4]	; (8003c28 <__sinit_lock_acquire+0x8>)
 8003c22:	f000 b8ac 	b.w	8003d7e <__retarget_lock_acquire_recursive>
 8003c26:	bf00      	nop
 8003c28:	2000032e 	.word	0x2000032e

08003c2c <__sinit_lock_release>:
 8003c2c:	4801      	ldr	r0, [pc, #4]	; (8003c34 <__sinit_lock_release+0x8>)
 8003c2e:	f000 b8a7 	b.w	8003d80 <__retarget_lock_release_recursive>
 8003c32:	bf00      	nop
 8003c34:	2000032e 	.word	0x2000032e

08003c38 <__sinit>:
 8003c38:	b510      	push	{r4, lr}
 8003c3a:	4604      	mov	r4, r0
 8003c3c:	f7ff fff0 	bl	8003c20 <__sinit_lock_acquire>
 8003c40:	69a3      	ldr	r3, [r4, #24]
 8003c42:	b11b      	cbz	r3, 8003c4c <__sinit+0x14>
 8003c44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c48:	f7ff bff0 	b.w	8003c2c <__sinit_lock_release>
 8003c4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003c50:	6523      	str	r3, [r4, #80]	; 0x50
 8003c52:	4b13      	ldr	r3, [pc, #76]	; (8003ca0 <__sinit+0x68>)
 8003c54:	4a13      	ldr	r2, [pc, #76]	; (8003ca4 <__sinit+0x6c>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	62a2      	str	r2, [r4, #40]	; 0x28
 8003c5a:	42a3      	cmp	r3, r4
 8003c5c:	bf04      	itt	eq
 8003c5e:	2301      	moveq	r3, #1
 8003c60:	61a3      	streq	r3, [r4, #24]
 8003c62:	4620      	mov	r0, r4
 8003c64:	f000 f820 	bl	8003ca8 <__sfp>
 8003c68:	6060      	str	r0, [r4, #4]
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	f000 f81c 	bl	8003ca8 <__sfp>
 8003c70:	60a0      	str	r0, [r4, #8]
 8003c72:	4620      	mov	r0, r4
 8003c74:	f000 f818 	bl	8003ca8 <__sfp>
 8003c78:	2200      	movs	r2, #0
 8003c7a:	60e0      	str	r0, [r4, #12]
 8003c7c:	2104      	movs	r1, #4
 8003c7e:	6860      	ldr	r0, [r4, #4]
 8003c80:	f7ff ff82 	bl	8003b88 <std>
 8003c84:	68a0      	ldr	r0, [r4, #8]
 8003c86:	2201      	movs	r2, #1
 8003c88:	2109      	movs	r1, #9
 8003c8a:	f7ff ff7d 	bl	8003b88 <std>
 8003c8e:	68e0      	ldr	r0, [r4, #12]
 8003c90:	2202      	movs	r2, #2
 8003c92:	2112      	movs	r1, #18
 8003c94:	f7ff ff78 	bl	8003b88 <std>
 8003c98:	2301      	movs	r3, #1
 8003c9a:	61a3      	str	r3, [r4, #24]
 8003c9c:	e7d2      	b.n	8003c44 <__sinit+0xc>
 8003c9e:	bf00      	nop
 8003ca0:	08004e88 	.word	0x08004e88
 8003ca4:	08003bd1 	.word	0x08003bd1

08003ca8 <__sfp>:
 8003ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003caa:	4607      	mov	r7, r0
 8003cac:	f7ff ffac 	bl	8003c08 <__sfp_lock_acquire>
 8003cb0:	4b1e      	ldr	r3, [pc, #120]	; (8003d2c <__sfp+0x84>)
 8003cb2:	681e      	ldr	r6, [r3, #0]
 8003cb4:	69b3      	ldr	r3, [r6, #24]
 8003cb6:	b913      	cbnz	r3, 8003cbe <__sfp+0x16>
 8003cb8:	4630      	mov	r0, r6
 8003cba:	f7ff ffbd 	bl	8003c38 <__sinit>
 8003cbe:	3648      	adds	r6, #72	; 0x48
 8003cc0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003cc4:	3b01      	subs	r3, #1
 8003cc6:	d503      	bpl.n	8003cd0 <__sfp+0x28>
 8003cc8:	6833      	ldr	r3, [r6, #0]
 8003cca:	b30b      	cbz	r3, 8003d10 <__sfp+0x68>
 8003ccc:	6836      	ldr	r6, [r6, #0]
 8003cce:	e7f7      	b.n	8003cc0 <__sfp+0x18>
 8003cd0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003cd4:	b9d5      	cbnz	r5, 8003d0c <__sfp+0x64>
 8003cd6:	4b16      	ldr	r3, [pc, #88]	; (8003d30 <__sfp+0x88>)
 8003cd8:	60e3      	str	r3, [r4, #12]
 8003cda:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003cde:	6665      	str	r5, [r4, #100]	; 0x64
 8003ce0:	f000 f84c 	bl	8003d7c <__retarget_lock_init_recursive>
 8003ce4:	f7ff ff96 	bl	8003c14 <__sfp_lock_release>
 8003ce8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003cec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003cf0:	6025      	str	r5, [r4, #0]
 8003cf2:	61a5      	str	r5, [r4, #24]
 8003cf4:	2208      	movs	r2, #8
 8003cf6:	4629      	mov	r1, r5
 8003cf8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003cfc:	f7fe fab0 	bl	8002260 <memset>
 8003d00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003d04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003d08:	4620      	mov	r0, r4
 8003d0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d0c:	3468      	adds	r4, #104	; 0x68
 8003d0e:	e7d9      	b.n	8003cc4 <__sfp+0x1c>
 8003d10:	2104      	movs	r1, #4
 8003d12:	4638      	mov	r0, r7
 8003d14:	f7ff ff62 	bl	8003bdc <__sfmoreglue>
 8003d18:	4604      	mov	r4, r0
 8003d1a:	6030      	str	r0, [r6, #0]
 8003d1c:	2800      	cmp	r0, #0
 8003d1e:	d1d5      	bne.n	8003ccc <__sfp+0x24>
 8003d20:	f7ff ff78 	bl	8003c14 <__sfp_lock_release>
 8003d24:	230c      	movs	r3, #12
 8003d26:	603b      	str	r3, [r7, #0]
 8003d28:	e7ee      	b.n	8003d08 <__sfp+0x60>
 8003d2a:	bf00      	nop
 8003d2c:	08004e88 	.word	0x08004e88
 8003d30:	ffff0001 	.word	0xffff0001

08003d34 <_fwalk_reent>:
 8003d34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d38:	4606      	mov	r6, r0
 8003d3a:	4688      	mov	r8, r1
 8003d3c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003d40:	2700      	movs	r7, #0
 8003d42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003d46:	f1b9 0901 	subs.w	r9, r9, #1
 8003d4a:	d505      	bpl.n	8003d58 <_fwalk_reent+0x24>
 8003d4c:	6824      	ldr	r4, [r4, #0]
 8003d4e:	2c00      	cmp	r4, #0
 8003d50:	d1f7      	bne.n	8003d42 <_fwalk_reent+0xe>
 8003d52:	4638      	mov	r0, r7
 8003d54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d58:	89ab      	ldrh	r3, [r5, #12]
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d907      	bls.n	8003d6e <_fwalk_reent+0x3a>
 8003d5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d62:	3301      	adds	r3, #1
 8003d64:	d003      	beq.n	8003d6e <_fwalk_reent+0x3a>
 8003d66:	4629      	mov	r1, r5
 8003d68:	4630      	mov	r0, r6
 8003d6a:	47c0      	blx	r8
 8003d6c:	4307      	orrs	r7, r0
 8003d6e:	3568      	adds	r5, #104	; 0x68
 8003d70:	e7e9      	b.n	8003d46 <_fwalk_reent+0x12>
	...

08003d74 <_localeconv_r>:
 8003d74:	4800      	ldr	r0, [pc, #0]	; (8003d78 <_localeconv_r+0x4>)
 8003d76:	4770      	bx	lr
 8003d78:	20000180 	.word	0x20000180

08003d7c <__retarget_lock_init_recursive>:
 8003d7c:	4770      	bx	lr

08003d7e <__retarget_lock_acquire_recursive>:
 8003d7e:	4770      	bx	lr

08003d80 <__retarget_lock_release_recursive>:
 8003d80:	4770      	bx	lr

08003d82 <__swhatbuf_r>:
 8003d82:	b570      	push	{r4, r5, r6, lr}
 8003d84:	460e      	mov	r6, r1
 8003d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d8a:	2900      	cmp	r1, #0
 8003d8c:	b096      	sub	sp, #88	; 0x58
 8003d8e:	4614      	mov	r4, r2
 8003d90:	461d      	mov	r5, r3
 8003d92:	da08      	bge.n	8003da6 <__swhatbuf_r+0x24>
 8003d94:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	602a      	str	r2, [r5, #0]
 8003d9c:	061a      	lsls	r2, r3, #24
 8003d9e:	d410      	bmi.n	8003dc2 <__swhatbuf_r+0x40>
 8003da0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003da4:	e00e      	b.n	8003dc4 <__swhatbuf_r+0x42>
 8003da6:	466a      	mov	r2, sp
 8003da8:	f000 ff8e 	bl	8004cc8 <_fstat_r>
 8003dac:	2800      	cmp	r0, #0
 8003dae:	dbf1      	blt.n	8003d94 <__swhatbuf_r+0x12>
 8003db0:	9a01      	ldr	r2, [sp, #4]
 8003db2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003db6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003dba:	425a      	negs	r2, r3
 8003dbc:	415a      	adcs	r2, r3
 8003dbe:	602a      	str	r2, [r5, #0]
 8003dc0:	e7ee      	b.n	8003da0 <__swhatbuf_r+0x1e>
 8003dc2:	2340      	movs	r3, #64	; 0x40
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	6023      	str	r3, [r4, #0]
 8003dc8:	b016      	add	sp, #88	; 0x58
 8003dca:	bd70      	pop	{r4, r5, r6, pc}

08003dcc <__smakebuf_r>:
 8003dcc:	898b      	ldrh	r3, [r1, #12]
 8003dce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003dd0:	079d      	lsls	r5, r3, #30
 8003dd2:	4606      	mov	r6, r0
 8003dd4:	460c      	mov	r4, r1
 8003dd6:	d507      	bpl.n	8003de8 <__smakebuf_r+0x1c>
 8003dd8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003ddc:	6023      	str	r3, [r4, #0]
 8003dde:	6123      	str	r3, [r4, #16]
 8003de0:	2301      	movs	r3, #1
 8003de2:	6163      	str	r3, [r4, #20]
 8003de4:	b002      	add	sp, #8
 8003de6:	bd70      	pop	{r4, r5, r6, pc}
 8003de8:	ab01      	add	r3, sp, #4
 8003dea:	466a      	mov	r2, sp
 8003dec:	f7ff ffc9 	bl	8003d82 <__swhatbuf_r>
 8003df0:	9900      	ldr	r1, [sp, #0]
 8003df2:	4605      	mov	r5, r0
 8003df4:	4630      	mov	r0, r6
 8003df6:	f000 fc45 	bl	8004684 <_malloc_r>
 8003dfa:	b948      	cbnz	r0, 8003e10 <__smakebuf_r+0x44>
 8003dfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e00:	059a      	lsls	r2, r3, #22
 8003e02:	d4ef      	bmi.n	8003de4 <__smakebuf_r+0x18>
 8003e04:	f023 0303 	bic.w	r3, r3, #3
 8003e08:	f043 0302 	orr.w	r3, r3, #2
 8003e0c:	81a3      	strh	r3, [r4, #12]
 8003e0e:	e7e3      	b.n	8003dd8 <__smakebuf_r+0xc>
 8003e10:	4b0d      	ldr	r3, [pc, #52]	; (8003e48 <__smakebuf_r+0x7c>)
 8003e12:	62b3      	str	r3, [r6, #40]	; 0x28
 8003e14:	89a3      	ldrh	r3, [r4, #12]
 8003e16:	6020      	str	r0, [r4, #0]
 8003e18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e1c:	81a3      	strh	r3, [r4, #12]
 8003e1e:	9b00      	ldr	r3, [sp, #0]
 8003e20:	6163      	str	r3, [r4, #20]
 8003e22:	9b01      	ldr	r3, [sp, #4]
 8003e24:	6120      	str	r0, [r4, #16]
 8003e26:	b15b      	cbz	r3, 8003e40 <__smakebuf_r+0x74>
 8003e28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e2c:	4630      	mov	r0, r6
 8003e2e:	f000 ff5d 	bl	8004cec <_isatty_r>
 8003e32:	b128      	cbz	r0, 8003e40 <__smakebuf_r+0x74>
 8003e34:	89a3      	ldrh	r3, [r4, #12]
 8003e36:	f023 0303 	bic.w	r3, r3, #3
 8003e3a:	f043 0301 	orr.w	r3, r3, #1
 8003e3e:	81a3      	strh	r3, [r4, #12]
 8003e40:	89a0      	ldrh	r0, [r4, #12]
 8003e42:	4305      	orrs	r5, r0
 8003e44:	81a5      	strh	r5, [r4, #12]
 8003e46:	e7cd      	b.n	8003de4 <__smakebuf_r+0x18>
 8003e48:	08003bd1 	.word	0x08003bd1

08003e4c <malloc>:
 8003e4c:	4b02      	ldr	r3, [pc, #8]	; (8003e58 <malloc+0xc>)
 8003e4e:	4601      	mov	r1, r0
 8003e50:	6818      	ldr	r0, [r3, #0]
 8003e52:	f000 bc17 	b.w	8004684 <_malloc_r>
 8003e56:	bf00      	nop
 8003e58:	2000002c 	.word	0x2000002c

08003e5c <memcpy>:
 8003e5c:	440a      	add	r2, r1
 8003e5e:	4291      	cmp	r1, r2
 8003e60:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003e64:	d100      	bne.n	8003e68 <memcpy+0xc>
 8003e66:	4770      	bx	lr
 8003e68:	b510      	push	{r4, lr}
 8003e6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e72:	4291      	cmp	r1, r2
 8003e74:	d1f9      	bne.n	8003e6a <memcpy+0xe>
 8003e76:	bd10      	pop	{r4, pc}

08003e78 <_Balloc>:
 8003e78:	b570      	push	{r4, r5, r6, lr}
 8003e7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003e7c:	4604      	mov	r4, r0
 8003e7e:	460d      	mov	r5, r1
 8003e80:	b976      	cbnz	r6, 8003ea0 <_Balloc+0x28>
 8003e82:	2010      	movs	r0, #16
 8003e84:	f7ff ffe2 	bl	8003e4c <malloc>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	6260      	str	r0, [r4, #36]	; 0x24
 8003e8c:	b920      	cbnz	r0, 8003e98 <_Balloc+0x20>
 8003e8e:	4b18      	ldr	r3, [pc, #96]	; (8003ef0 <_Balloc+0x78>)
 8003e90:	4818      	ldr	r0, [pc, #96]	; (8003ef4 <_Balloc+0x7c>)
 8003e92:	2166      	movs	r1, #102	; 0x66
 8003e94:	f000 fed8 	bl	8004c48 <__assert_func>
 8003e98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003e9c:	6006      	str	r6, [r0, #0]
 8003e9e:	60c6      	str	r6, [r0, #12]
 8003ea0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003ea2:	68f3      	ldr	r3, [r6, #12]
 8003ea4:	b183      	cbz	r3, 8003ec8 <_Balloc+0x50>
 8003ea6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003eae:	b9b8      	cbnz	r0, 8003ee0 <_Balloc+0x68>
 8003eb0:	2101      	movs	r1, #1
 8003eb2:	fa01 f605 	lsl.w	r6, r1, r5
 8003eb6:	1d72      	adds	r2, r6, #5
 8003eb8:	0092      	lsls	r2, r2, #2
 8003eba:	4620      	mov	r0, r4
 8003ebc:	f000 fb60 	bl	8004580 <_calloc_r>
 8003ec0:	b160      	cbz	r0, 8003edc <_Balloc+0x64>
 8003ec2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003ec6:	e00e      	b.n	8003ee6 <_Balloc+0x6e>
 8003ec8:	2221      	movs	r2, #33	; 0x21
 8003eca:	2104      	movs	r1, #4
 8003ecc:	4620      	mov	r0, r4
 8003ece:	f000 fb57 	bl	8004580 <_calloc_r>
 8003ed2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ed4:	60f0      	str	r0, [r6, #12]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d1e4      	bne.n	8003ea6 <_Balloc+0x2e>
 8003edc:	2000      	movs	r0, #0
 8003ede:	bd70      	pop	{r4, r5, r6, pc}
 8003ee0:	6802      	ldr	r2, [r0, #0]
 8003ee2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003eec:	e7f7      	b.n	8003ede <_Balloc+0x66>
 8003eee:	bf00      	nop
 8003ef0:	08004ecd 	.word	0x08004ecd
 8003ef4:	08004fb0 	.word	0x08004fb0

08003ef8 <_Bfree>:
 8003ef8:	b570      	push	{r4, r5, r6, lr}
 8003efa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003efc:	4605      	mov	r5, r0
 8003efe:	460c      	mov	r4, r1
 8003f00:	b976      	cbnz	r6, 8003f20 <_Bfree+0x28>
 8003f02:	2010      	movs	r0, #16
 8003f04:	f7ff ffa2 	bl	8003e4c <malloc>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	6268      	str	r0, [r5, #36]	; 0x24
 8003f0c:	b920      	cbnz	r0, 8003f18 <_Bfree+0x20>
 8003f0e:	4b09      	ldr	r3, [pc, #36]	; (8003f34 <_Bfree+0x3c>)
 8003f10:	4809      	ldr	r0, [pc, #36]	; (8003f38 <_Bfree+0x40>)
 8003f12:	218a      	movs	r1, #138	; 0x8a
 8003f14:	f000 fe98 	bl	8004c48 <__assert_func>
 8003f18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003f1c:	6006      	str	r6, [r0, #0]
 8003f1e:	60c6      	str	r6, [r0, #12]
 8003f20:	b13c      	cbz	r4, 8003f32 <_Bfree+0x3a>
 8003f22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003f24:	6862      	ldr	r2, [r4, #4]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f2c:	6021      	str	r1, [r4, #0]
 8003f2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003f32:	bd70      	pop	{r4, r5, r6, pc}
 8003f34:	08004ecd 	.word	0x08004ecd
 8003f38:	08004fb0 	.word	0x08004fb0

08003f3c <__multadd>:
 8003f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f40:	690d      	ldr	r5, [r1, #16]
 8003f42:	4607      	mov	r7, r0
 8003f44:	460c      	mov	r4, r1
 8003f46:	461e      	mov	r6, r3
 8003f48:	f101 0c14 	add.w	ip, r1, #20
 8003f4c:	2000      	movs	r0, #0
 8003f4e:	f8dc 3000 	ldr.w	r3, [ip]
 8003f52:	b299      	uxth	r1, r3
 8003f54:	fb02 6101 	mla	r1, r2, r1, r6
 8003f58:	0c1e      	lsrs	r6, r3, #16
 8003f5a:	0c0b      	lsrs	r3, r1, #16
 8003f5c:	fb02 3306 	mla	r3, r2, r6, r3
 8003f60:	b289      	uxth	r1, r1
 8003f62:	3001      	adds	r0, #1
 8003f64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003f68:	4285      	cmp	r5, r0
 8003f6a:	f84c 1b04 	str.w	r1, [ip], #4
 8003f6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003f72:	dcec      	bgt.n	8003f4e <__multadd+0x12>
 8003f74:	b30e      	cbz	r6, 8003fba <__multadd+0x7e>
 8003f76:	68a3      	ldr	r3, [r4, #8]
 8003f78:	42ab      	cmp	r3, r5
 8003f7a:	dc19      	bgt.n	8003fb0 <__multadd+0x74>
 8003f7c:	6861      	ldr	r1, [r4, #4]
 8003f7e:	4638      	mov	r0, r7
 8003f80:	3101      	adds	r1, #1
 8003f82:	f7ff ff79 	bl	8003e78 <_Balloc>
 8003f86:	4680      	mov	r8, r0
 8003f88:	b928      	cbnz	r0, 8003f96 <__multadd+0x5a>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	4b0c      	ldr	r3, [pc, #48]	; (8003fc0 <__multadd+0x84>)
 8003f8e:	480d      	ldr	r0, [pc, #52]	; (8003fc4 <__multadd+0x88>)
 8003f90:	21b5      	movs	r1, #181	; 0xb5
 8003f92:	f000 fe59 	bl	8004c48 <__assert_func>
 8003f96:	6922      	ldr	r2, [r4, #16]
 8003f98:	3202      	adds	r2, #2
 8003f9a:	f104 010c 	add.w	r1, r4, #12
 8003f9e:	0092      	lsls	r2, r2, #2
 8003fa0:	300c      	adds	r0, #12
 8003fa2:	f7ff ff5b 	bl	8003e5c <memcpy>
 8003fa6:	4621      	mov	r1, r4
 8003fa8:	4638      	mov	r0, r7
 8003faa:	f7ff ffa5 	bl	8003ef8 <_Bfree>
 8003fae:	4644      	mov	r4, r8
 8003fb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003fb4:	3501      	adds	r5, #1
 8003fb6:	615e      	str	r6, [r3, #20]
 8003fb8:	6125      	str	r5, [r4, #16]
 8003fba:	4620      	mov	r0, r4
 8003fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fc0:	08004f3f 	.word	0x08004f3f
 8003fc4:	08004fb0 	.word	0x08004fb0

08003fc8 <__hi0bits>:
 8003fc8:	0c03      	lsrs	r3, r0, #16
 8003fca:	041b      	lsls	r3, r3, #16
 8003fcc:	b9d3      	cbnz	r3, 8004004 <__hi0bits+0x3c>
 8003fce:	0400      	lsls	r0, r0, #16
 8003fd0:	2310      	movs	r3, #16
 8003fd2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8003fd6:	bf04      	itt	eq
 8003fd8:	0200      	lsleq	r0, r0, #8
 8003fda:	3308      	addeq	r3, #8
 8003fdc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8003fe0:	bf04      	itt	eq
 8003fe2:	0100      	lsleq	r0, r0, #4
 8003fe4:	3304      	addeq	r3, #4
 8003fe6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8003fea:	bf04      	itt	eq
 8003fec:	0080      	lsleq	r0, r0, #2
 8003fee:	3302      	addeq	r3, #2
 8003ff0:	2800      	cmp	r0, #0
 8003ff2:	db05      	blt.n	8004000 <__hi0bits+0x38>
 8003ff4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8003ff8:	f103 0301 	add.w	r3, r3, #1
 8003ffc:	bf08      	it	eq
 8003ffe:	2320      	moveq	r3, #32
 8004000:	4618      	mov	r0, r3
 8004002:	4770      	bx	lr
 8004004:	2300      	movs	r3, #0
 8004006:	e7e4      	b.n	8003fd2 <__hi0bits+0xa>

08004008 <__lo0bits>:
 8004008:	6803      	ldr	r3, [r0, #0]
 800400a:	f013 0207 	ands.w	r2, r3, #7
 800400e:	4601      	mov	r1, r0
 8004010:	d00b      	beq.n	800402a <__lo0bits+0x22>
 8004012:	07da      	lsls	r2, r3, #31
 8004014:	d423      	bmi.n	800405e <__lo0bits+0x56>
 8004016:	0798      	lsls	r0, r3, #30
 8004018:	bf49      	itett	mi
 800401a:	085b      	lsrmi	r3, r3, #1
 800401c:	089b      	lsrpl	r3, r3, #2
 800401e:	2001      	movmi	r0, #1
 8004020:	600b      	strmi	r3, [r1, #0]
 8004022:	bf5c      	itt	pl
 8004024:	600b      	strpl	r3, [r1, #0]
 8004026:	2002      	movpl	r0, #2
 8004028:	4770      	bx	lr
 800402a:	b298      	uxth	r0, r3
 800402c:	b9a8      	cbnz	r0, 800405a <__lo0bits+0x52>
 800402e:	0c1b      	lsrs	r3, r3, #16
 8004030:	2010      	movs	r0, #16
 8004032:	b2da      	uxtb	r2, r3
 8004034:	b90a      	cbnz	r2, 800403a <__lo0bits+0x32>
 8004036:	3008      	adds	r0, #8
 8004038:	0a1b      	lsrs	r3, r3, #8
 800403a:	071a      	lsls	r2, r3, #28
 800403c:	bf04      	itt	eq
 800403e:	091b      	lsreq	r3, r3, #4
 8004040:	3004      	addeq	r0, #4
 8004042:	079a      	lsls	r2, r3, #30
 8004044:	bf04      	itt	eq
 8004046:	089b      	lsreq	r3, r3, #2
 8004048:	3002      	addeq	r0, #2
 800404a:	07da      	lsls	r2, r3, #31
 800404c:	d403      	bmi.n	8004056 <__lo0bits+0x4e>
 800404e:	085b      	lsrs	r3, r3, #1
 8004050:	f100 0001 	add.w	r0, r0, #1
 8004054:	d005      	beq.n	8004062 <__lo0bits+0x5a>
 8004056:	600b      	str	r3, [r1, #0]
 8004058:	4770      	bx	lr
 800405a:	4610      	mov	r0, r2
 800405c:	e7e9      	b.n	8004032 <__lo0bits+0x2a>
 800405e:	2000      	movs	r0, #0
 8004060:	4770      	bx	lr
 8004062:	2020      	movs	r0, #32
 8004064:	4770      	bx	lr
	...

08004068 <__i2b>:
 8004068:	b510      	push	{r4, lr}
 800406a:	460c      	mov	r4, r1
 800406c:	2101      	movs	r1, #1
 800406e:	f7ff ff03 	bl	8003e78 <_Balloc>
 8004072:	4602      	mov	r2, r0
 8004074:	b928      	cbnz	r0, 8004082 <__i2b+0x1a>
 8004076:	4b05      	ldr	r3, [pc, #20]	; (800408c <__i2b+0x24>)
 8004078:	4805      	ldr	r0, [pc, #20]	; (8004090 <__i2b+0x28>)
 800407a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800407e:	f000 fde3 	bl	8004c48 <__assert_func>
 8004082:	2301      	movs	r3, #1
 8004084:	6144      	str	r4, [r0, #20]
 8004086:	6103      	str	r3, [r0, #16]
 8004088:	bd10      	pop	{r4, pc}
 800408a:	bf00      	nop
 800408c:	08004f3f 	.word	0x08004f3f
 8004090:	08004fb0 	.word	0x08004fb0

08004094 <__multiply>:
 8004094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004098:	4691      	mov	r9, r2
 800409a:	690a      	ldr	r2, [r1, #16]
 800409c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	bfb8      	it	lt
 80040a4:	460b      	movlt	r3, r1
 80040a6:	460c      	mov	r4, r1
 80040a8:	bfbc      	itt	lt
 80040aa:	464c      	movlt	r4, r9
 80040ac:	4699      	movlt	r9, r3
 80040ae:	6927      	ldr	r7, [r4, #16]
 80040b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80040b4:	68a3      	ldr	r3, [r4, #8]
 80040b6:	6861      	ldr	r1, [r4, #4]
 80040b8:	eb07 060a 	add.w	r6, r7, sl
 80040bc:	42b3      	cmp	r3, r6
 80040be:	b085      	sub	sp, #20
 80040c0:	bfb8      	it	lt
 80040c2:	3101      	addlt	r1, #1
 80040c4:	f7ff fed8 	bl	8003e78 <_Balloc>
 80040c8:	b930      	cbnz	r0, 80040d8 <__multiply+0x44>
 80040ca:	4602      	mov	r2, r0
 80040cc:	4b44      	ldr	r3, [pc, #272]	; (80041e0 <__multiply+0x14c>)
 80040ce:	4845      	ldr	r0, [pc, #276]	; (80041e4 <__multiply+0x150>)
 80040d0:	f240 115d 	movw	r1, #349	; 0x15d
 80040d4:	f000 fdb8 	bl	8004c48 <__assert_func>
 80040d8:	f100 0514 	add.w	r5, r0, #20
 80040dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80040e0:	462b      	mov	r3, r5
 80040e2:	2200      	movs	r2, #0
 80040e4:	4543      	cmp	r3, r8
 80040e6:	d321      	bcc.n	800412c <__multiply+0x98>
 80040e8:	f104 0314 	add.w	r3, r4, #20
 80040ec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80040f0:	f109 0314 	add.w	r3, r9, #20
 80040f4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80040f8:	9202      	str	r2, [sp, #8]
 80040fa:	1b3a      	subs	r2, r7, r4
 80040fc:	3a15      	subs	r2, #21
 80040fe:	f022 0203 	bic.w	r2, r2, #3
 8004102:	3204      	adds	r2, #4
 8004104:	f104 0115 	add.w	r1, r4, #21
 8004108:	428f      	cmp	r7, r1
 800410a:	bf38      	it	cc
 800410c:	2204      	movcc	r2, #4
 800410e:	9201      	str	r2, [sp, #4]
 8004110:	9a02      	ldr	r2, [sp, #8]
 8004112:	9303      	str	r3, [sp, #12]
 8004114:	429a      	cmp	r2, r3
 8004116:	d80c      	bhi.n	8004132 <__multiply+0x9e>
 8004118:	2e00      	cmp	r6, #0
 800411a:	dd03      	ble.n	8004124 <__multiply+0x90>
 800411c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004120:	2b00      	cmp	r3, #0
 8004122:	d05a      	beq.n	80041da <__multiply+0x146>
 8004124:	6106      	str	r6, [r0, #16]
 8004126:	b005      	add	sp, #20
 8004128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800412c:	f843 2b04 	str.w	r2, [r3], #4
 8004130:	e7d8      	b.n	80040e4 <__multiply+0x50>
 8004132:	f8b3 a000 	ldrh.w	sl, [r3]
 8004136:	f1ba 0f00 	cmp.w	sl, #0
 800413a:	d024      	beq.n	8004186 <__multiply+0xf2>
 800413c:	f104 0e14 	add.w	lr, r4, #20
 8004140:	46a9      	mov	r9, r5
 8004142:	f04f 0c00 	mov.w	ip, #0
 8004146:	f85e 2b04 	ldr.w	r2, [lr], #4
 800414a:	f8d9 1000 	ldr.w	r1, [r9]
 800414e:	fa1f fb82 	uxth.w	fp, r2
 8004152:	b289      	uxth	r1, r1
 8004154:	fb0a 110b 	mla	r1, sl, fp, r1
 8004158:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800415c:	f8d9 2000 	ldr.w	r2, [r9]
 8004160:	4461      	add	r1, ip
 8004162:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004166:	fb0a c20b 	mla	r2, sl, fp, ip
 800416a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800416e:	b289      	uxth	r1, r1
 8004170:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004174:	4577      	cmp	r7, lr
 8004176:	f849 1b04 	str.w	r1, [r9], #4
 800417a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800417e:	d8e2      	bhi.n	8004146 <__multiply+0xb2>
 8004180:	9a01      	ldr	r2, [sp, #4]
 8004182:	f845 c002 	str.w	ip, [r5, r2]
 8004186:	9a03      	ldr	r2, [sp, #12]
 8004188:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800418c:	3304      	adds	r3, #4
 800418e:	f1b9 0f00 	cmp.w	r9, #0
 8004192:	d020      	beq.n	80041d6 <__multiply+0x142>
 8004194:	6829      	ldr	r1, [r5, #0]
 8004196:	f104 0c14 	add.w	ip, r4, #20
 800419a:	46ae      	mov	lr, r5
 800419c:	f04f 0a00 	mov.w	sl, #0
 80041a0:	f8bc b000 	ldrh.w	fp, [ip]
 80041a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80041a8:	fb09 220b 	mla	r2, r9, fp, r2
 80041ac:	4492      	add	sl, r2
 80041ae:	b289      	uxth	r1, r1
 80041b0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80041b4:	f84e 1b04 	str.w	r1, [lr], #4
 80041b8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80041bc:	f8be 1000 	ldrh.w	r1, [lr]
 80041c0:	0c12      	lsrs	r2, r2, #16
 80041c2:	fb09 1102 	mla	r1, r9, r2, r1
 80041c6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80041ca:	4567      	cmp	r7, ip
 80041cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80041d0:	d8e6      	bhi.n	80041a0 <__multiply+0x10c>
 80041d2:	9a01      	ldr	r2, [sp, #4]
 80041d4:	50a9      	str	r1, [r5, r2]
 80041d6:	3504      	adds	r5, #4
 80041d8:	e79a      	b.n	8004110 <__multiply+0x7c>
 80041da:	3e01      	subs	r6, #1
 80041dc:	e79c      	b.n	8004118 <__multiply+0x84>
 80041de:	bf00      	nop
 80041e0:	08004f3f 	.word	0x08004f3f
 80041e4:	08004fb0 	.word	0x08004fb0

080041e8 <__pow5mult>:
 80041e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041ec:	4615      	mov	r5, r2
 80041ee:	f012 0203 	ands.w	r2, r2, #3
 80041f2:	4606      	mov	r6, r0
 80041f4:	460f      	mov	r7, r1
 80041f6:	d007      	beq.n	8004208 <__pow5mult+0x20>
 80041f8:	4c25      	ldr	r4, [pc, #148]	; (8004290 <__pow5mult+0xa8>)
 80041fa:	3a01      	subs	r2, #1
 80041fc:	2300      	movs	r3, #0
 80041fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004202:	f7ff fe9b 	bl	8003f3c <__multadd>
 8004206:	4607      	mov	r7, r0
 8004208:	10ad      	asrs	r5, r5, #2
 800420a:	d03d      	beq.n	8004288 <__pow5mult+0xa0>
 800420c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800420e:	b97c      	cbnz	r4, 8004230 <__pow5mult+0x48>
 8004210:	2010      	movs	r0, #16
 8004212:	f7ff fe1b 	bl	8003e4c <malloc>
 8004216:	4602      	mov	r2, r0
 8004218:	6270      	str	r0, [r6, #36]	; 0x24
 800421a:	b928      	cbnz	r0, 8004228 <__pow5mult+0x40>
 800421c:	4b1d      	ldr	r3, [pc, #116]	; (8004294 <__pow5mult+0xac>)
 800421e:	481e      	ldr	r0, [pc, #120]	; (8004298 <__pow5mult+0xb0>)
 8004220:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004224:	f000 fd10 	bl	8004c48 <__assert_func>
 8004228:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800422c:	6004      	str	r4, [r0, #0]
 800422e:	60c4      	str	r4, [r0, #12]
 8004230:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004234:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004238:	b94c      	cbnz	r4, 800424e <__pow5mult+0x66>
 800423a:	f240 2171 	movw	r1, #625	; 0x271
 800423e:	4630      	mov	r0, r6
 8004240:	f7ff ff12 	bl	8004068 <__i2b>
 8004244:	2300      	movs	r3, #0
 8004246:	f8c8 0008 	str.w	r0, [r8, #8]
 800424a:	4604      	mov	r4, r0
 800424c:	6003      	str	r3, [r0, #0]
 800424e:	f04f 0900 	mov.w	r9, #0
 8004252:	07eb      	lsls	r3, r5, #31
 8004254:	d50a      	bpl.n	800426c <__pow5mult+0x84>
 8004256:	4639      	mov	r1, r7
 8004258:	4622      	mov	r2, r4
 800425a:	4630      	mov	r0, r6
 800425c:	f7ff ff1a 	bl	8004094 <__multiply>
 8004260:	4639      	mov	r1, r7
 8004262:	4680      	mov	r8, r0
 8004264:	4630      	mov	r0, r6
 8004266:	f7ff fe47 	bl	8003ef8 <_Bfree>
 800426a:	4647      	mov	r7, r8
 800426c:	106d      	asrs	r5, r5, #1
 800426e:	d00b      	beq.n	8004288 <__pow5mult+0xa0>
 8004270:	6820      	ldr	r0, [r4, #0]
 8004272:	b938      	cbnz	r0, 8004284 <__pow5mult+0x9c>
 8004274:	4622      	mov	r2, r4
 8004276:	4621      	mov	r1, r4
 8004278:	4630      	mov	r0, r6
 800427a:	f7ff ff0b 	bl	8004094 <__multiply>
 800427e:	6020      	str	r0, [r4, #0]
 8004280:	f8c0 9000 	str.w	r9, [r0]
 8004284:	4604      	mov	r4, r0
 8004286:	e7e4      	b.n	8004252 <__pow5mult+0x6a>
 8004288:	4638      	mov	r0, r7
 800428a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800428e:	bf00      	nop
 8004290:	08005100 	.word	0x08005100
 8004294:	08004ecd 	.word	0x08004ecd
 8004298:	08004fb0 	.word	0x08004fb0

0800429c <__lshift>:
 800429c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042a0:	460c      	mov	r4, r1
 80042a2:	6849      	ldr	r1, [r1, #4]
 80042a4:	6923      	ldr	r3, [r4, #16]
 80042a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80042aa:	68a3      	ldr	r3, [r4, #8]
 80042ac:	4607      	mov	r7, r0
 80042ae:	4691      	mov	r9, r2
 80042b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80042b4:	f108 0601 	add.w	r6, r8, #1
 80042b8:	42b3      	cmp	r3, r6
 80042ba:	db0b      	blt.n	80042d4 <__lshift+0x38>
 80042bc:	4638      	mov	r0, r7
 80042be:	f7ff fddb 	bl	8003e78 <_Balloc>
 80042c2:	4605      	mov	r5, r0
 80042c4:	b948      	cbnz	r0, 80042da <__lshift+0x3e>
 80042c6:	4602      	mov	r2, r0
 80042c8:	4b2a      	ldr	r3, [pc, #168]	; (8004374 <__lshift+0xd8>)
 80042ca:	482b      	ldr	r0, [pc, #172]	; (8004378 <__lshift+0xdc>)
 80042cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80042d0:	f000 fcba 	bl	8004c48 <__assert_func>
 80042d4:	3101      	adds	r1, #1
 80042d6:	005b      	lsls	r3, r3, #1
 80042d8:	e7ee      	b.n	80042b8 <__lshift+0x1c>
 80042da:	2300      	movs	r3, #0
 80042dc:	f100 0114 	add.w	r1, r0, #20
 80042e0:	f100 0210 	add.w	r2, r0, #16
 80042e4:	4618      	mov	r0, r3
 80042e6:	4553      	cmp	r3, sl
 80042e8:	db37      	blt.n	800435a <__lshift+0xbe>
 80042ea:	6920      	ldr	r0, [r4, #16]
 80042ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80042f0:	f104 0314 	add.w	r3, r4, #20
 80042f4:	f019 091f 	ands.w	r9, r9, #31
 80042f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80042fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004300:	d02f      	beq.n	8004362 <__lshift+0xc6>
 8004302:	f1c9 0e20 	rsb	lr, r9, #32
 8004306:	468a      	mov	sl, r1
 8004308:	f04f 0c00 	mov.w	ip, #0
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	fa02 f209 	lsl.w	r2, r2, r9
 8004312:	ea42 020c 	orr.w	r2, r2, ip
 8004316:	f84a 2b04 	str.w	r2, [sl], #4
 800431a:	f853 2b04 	ldr.w	r2, [r3], #4
 800431e:	4298      	cmp	r0, r3
 8004320:	fa22 fc0e 	lsr.w	ip, r2, lr
 8004324:	d8f2      	bhi.n	800430c <__lshift+0x70>
 8004326:	1b03      	subs	r3, r0, r4
 8004328:	3b15      	subs	r3, #21
 800432a:	f023 0303 	bic.w	r3, r3, #3
 800432e:	3304      	adds	r3, #4
 8004330:	f104 0215 	add.w	r2, r4, #21
 8004334:	4290      	cmp	r0, r2
 8004336:	bf38      	it	cc
 8004338:	2304      	movcc	r3, #4
 800433a:	f841 c003 	str.w	ip, [r1, r3]
 800433e:	f1bc 0f00 	cmp.w	ip, #0
 8004342:	d001      	beq.n	8004348 <__lshift+0xac>
 8004344:	f108 0602 	add.w	r6, r8, #2
 8004348:	3e01      	subs	r6, #1
 800434a:	4638      	mov	r0, r7
 800434c:	612e      	str	r6, [r5, #16]
 800434e:	4621      	mov	r1, r4
 8004350:	f7ff fdd2 	bl	8003ef8 <_Bfree>
 8004354:	4628      	mov	r0, r5
 8004356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800435a:	f842 0f04 	str.w	r0, [r2, #4]!
 800435e:	3301      	adds	r3, #1
 8004360:	e7c1      	b.n	80042e6 <__lshift+0x4a>
 8004362:	3904      	subs	r1, #4
 8004364:	f853 2b04 	ldr.w	r2, [r3], #4
 8004368:	f841 2f04 	str.w	r2, [r1, #4]!
 800436c:	4298      	cmp	r0, r3
 800436e:	d8f9      	bhi.n	8004364 <__lshift+0xc8>
 8004370:	e7ea      	b.n	8004348 <__lshift+0xac>
 8004372:	bf00      	nop
 8004374:	08004f3f 	.word	0x08004f3f
 8004378:	08004fb0 	.word	0x08004fb0

0800437c <__mcmp>:
 800437c:	b530      	push	{r4, r5, lr}
 800437e:	6902      	ldr	r2, [r0, #16]
 8004380:	690c      	ldr	r4, [r1, #16]
 8004382:	1b12      	subs	r2, r2, r4
 8004384:	d10e      	bne.n	80043a4 <__mcmp+0x28>
 8004386:	f100 0314 	add.w	r3, r0, #20
 800438a:	3114      	adds	r1, #20
 800438c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004390:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004394:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004398:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800439c:	42a5      	cmp	r5, r4
 800439e:	d003      	beq.n	80043a8 <__mcmp+0x2c>
 80043a0:	d305      	bcc.n	80043ae <__mcmp+0x32>
 80043a2:	2201      	movs	r2, #1
 80043a4:	4610      	mov	r0, r2
 80043a6:	bd30      	pop	{r4, r5, pc}
 80043a8:	4283      	cmp	r3, r0
 80043aa:	d3f3      	bcc.n	8004394 <__mcmp+0x18>
 80043ac:	e7fa      	b.n	80043a4 <__mcmp+0x28>
 80043ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80043b2:	e7f7      	b.n	80043a4 <__mcmp+0x28>

080043b4 <__mdiff>:
 80043b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043b8:	460c      	mov	r4, r1
 80043ba:	4606      	mov	r6, r0
 80043bc:	4611      	mov	r1, r2
 80043be:	4620      	mov	r0, r4
 80043c0:	4690      	mov	r8, r2
 80043c2:	f7ff ffdb 	bl	800437c <__mcmp>
 80043c6:	1e05      	subs	r5, r0, #0
 80043c8:	d110      	bne.n	80043ec <__mdiff+0x38>
 80043ca:	4629      	mov	r1, r5
 80043cc:	4630      	mov	r0, r6
 80043ce:	f7ff fd53 	bl	8003e78 <_Balloc>
 80043d2:	b930      	cbnz	r0, 80043e2 <__mdiff+0x2e>
 80043d4:	4b3a      	ldr	r3, [pc, #232]	; (80044c0 <__mdiff+0x10c>)
 80043d6:	4602      	mov	r2, r0
 80043d8:	f240 2132 	movw	r1, #562	; 0x232
 80043dc:	4839      	ldr	r0, [pc, #228]	; (80044c4 <__mdiff+0x110>)
 80043de:	f000 fc33 	bl	8004c48 <__assert_func>
 80043e2:	2301      	movs	r3, #1
 80043e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80043e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043ec:	bfa4      	itt	ge
 80043ee:	4643      	movge	r3, r8
 80043f0:	46a0      	movge	r8, r4
 80043f2:	4630      	mov	r0, r6
 80043f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80043f8:	bfa6      	itte	ge
 80043fa:	461c      	movge	r4, r3
 80043fc:	2500      	movge	r5, #0
 80043fe:	2501      	movlt	r5, #1
 8004400:	f7ff fd3a 	bl	8003e78 <_Balloc>
 8004404:	b920      	cbnz	r0, 8004410 <__mdiff+0x5c>
 8004406:	4b2e      	ldr	r3, [pc, #184]	; (80044c0 <__mdiff+0x10c>)
 8004408:	4602      	mov	r2, r0
 800440a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800440e:	e7e5      	b.n	80043dc <__mdiff+0x28>
 8004410:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004414:	6926      	ldr	r6, [r4, #16]
 8004416:	60c5      	str	r5, [r0, #12]
 8004418:	f104 0914 	add.w	r9, r4, #20
 800441c:	f108 0514 	add.w	r5, r8, #20
 8004420:	f100 0e14 	add.w	lr, r0, #20
 8004424:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8004428:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800442c:	f108 0210 	add.w	r2, r8, #16
 8004430:	46f2      	mov	sl, lr
 8004432:	2100      	movs	r1, #0
 8004434:	f859 3b04 	ldr.w	r3, [r9], #4
 8004438:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800443c:	fa1f f883 	uxth.w	r8, r3
 8004440:	fa11 f18b 	uxtah	r1, r1, fp
 8004444:	0c1b      	lsrs	r3, r3, #16
 8004446:	eba1 0808 	sub.w	r8, r1, r8
 800444a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800444e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8004452:	fa1f f888 	uxth.w	r8, r8
 8004456:	1419      	asrs	r1, r3, #16
 8004458:	454e      	cmp	r6, r9
 800445a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800445e:	f84a 3b04 	str.w	r3, [sl], #4
 8004462:	d8e7      	bhi.n	8004434 <__mdiff+0x80>
 8004464:	1b33      	subs	r3, r6, r4
 8004466:	3b15      	subs	r3, #21
 8004468:	f023 0303 	bic.w	r3, r3, #3
 800446c:	3304      	adds	r3, #4
 800446e:	3415      	adds	r4, #21
 8004470:	42a6      	cmp	r6, r4
 8004472:	bf38      	it	cc
 8004474:	2304      	movcc	r3, #4
 8004476:	441d      	add	r5, r3
 8004478:	4473      	add	r3, lr
 800447a:	469e      	mov	lr, r3
 800447c:	462e      	mov	r6, r5
 800447e:	4566      	cmp	r6, ip
 8004480:	d30e      	bcc.n	80044a0 <__mdiff+0xec>
 8004482:	f10c 0203 	add.w	r2, ip, #3
 8004486:	1b52      	subs	r2, r2, r5
 8004488:	f022 0203 	bic.w	r2, r2, #3
 800448c:	3d03      	subs	r5, #3
 800448e:	45ac      	cmp	ip, r5
 8004490:	bf38      	it	cc
 8004492:	2200      	movcc	r2, #0
 8004494:	441a      	add	r2, r3
 8004496:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800449a:	b17b      	cbz	r3, 80044bc <__mdiff+0x108>
 800449c:	6107      	str	r7, [r0, #16]
 800449e:	e7a3      	b.n	80043e8 <__mdiff+0x34>
 80044a0:	f856 8b04 	ldr.w	r8, [r6], #4
 80044a4:	fa11 f288 	uxtah	r2, r1, r8
 80044a8:	1414      	asrs	r4, r2, #16
 80044aa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80044ae:	b292      	uxth	r2, r2
 80044b0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80044b4:	f84e 2b04 	str.w	r2, [lr], #4
 80044b8:	1421      	asrs	r1, r4, #16
 80044ba:	e7e0      	b.n	800447e <__mdiff+0xca>
 80044bc:	3f01      	subs	r7, #1
 80044be:	e7ea      	b.n	8004496 <__mdiff+0xe2>
 80044c0:	08004f3f 	.word	0x08004f3f
 80044c4:	08004fb0 	.word	0x08004fb0

080044c8 <__d2b>:
 80044c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80044cc:	4689      	mov	r9, r1
 80044ce:	2101      	movs	r1, #1
 80044d0:	ec57 6b10 	vmov	r6, r7, d0
 80044d4:	4690      	mov	r8, r2
 80044d6:	f7ff fccf 	bl	8003e78 <_Balloc>
 80044da:	4604      	mov	r4, r0
 80044dc:	b930      	cbnz	r0, 80044ec <__d2b+0x24>
 80044de:	4602      	mov	r2, r0
 80044e0:	4b25      	ldr	r3, [pc, #148]	; (8004578 <__d2b+0xb0>)
 80044e2:	4826      	ldr	r0, [pc, #152]	; (800457c <__d2b+0xb4>)
 80044e4:	f240 310a 	movw	r1, #778	; 0x30a
 80044e8:	f000 fbae 	bl	8004c48 <__assert_func>
 80044ec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80044f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80044f4:	bb35      	cbnz	r5, 8004544 <__d2b+0x7c>
 80044f6:	2e00      	cmp	r6, #0
 80044f8:	9301      	str	r3, [sp, #4]
 80044fa:	d028      	beq.n	800454e <__d2b+0x86>
 80044fc:	4668      	mov	r0, sp
 80044fe:	9600      	str	r6, [sp, #0]
 8004500:	f7ff fd82 	bl	8004008 <__lo0bits>
 8004504:	9900      	ldr	r1, [sp, #0]
 8004506:	b300      	cbz	r0, 800454a <__d2b+0x82>
 8004508:	9a01      	ldr	r2, [sp, #4]
 800450a:	f1c0 0320 	rsb	r3, r0, #32
 800450e:	fa02 f303 	lsl.w	r3, r2, r3
 8004512:	430b      	orrs	r3, r1
 8004514:	40c2      	lsrs	r2, r0
 8004516:	6163      	str	r3, [r4, #20]
 8004518:	9201      	str	r2, [sp, #4]
 800451a:	9b01      	ldr	r3, [sp, #4]
 800451c:	61a3      	str	r3, [r4, #24]
 800451e:	2b00      	cmp	r3, #0
 8004520:	bf14      	ite	ne
 8004522:	2202      	movne	r2, #2
 8004524:	2201      	moveq	r2, #1
 8004526:	6122      	str	r2, [r4, #16]
 8004528:	b1d5      	cbz	r5, 8004560 <__d2b+0x98>
 800452a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800452e:	4405      	add	r5, r0
 8004530:	f8c9 5000 	str.w	r5, [r9]
 8004534:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004538:	f8c8 0000 	str.w	r0, [r8]
 800453c:	4620      	mov	r0, r4
 800453e:	b003      	add	sp, #12
 8004540:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004548:	e7d5      	b.n	80044f6 <__d2b+0x2e>
 800454a:	6161      	str	r1, [r4, #20]
 800454c:	e7e5      	b.n	800451a <__d2b+0x52>
 800454e:	a801      	add	r0, sp, #4
 8004550:	f7ff fd5a 	bl	8004008 <__lo0bits>
 8004554:	9b01      	ldr	r3, [sp, #4]
 8004556:	6163      	str	r3, [r4, #20]
 8004558:	2201      	movs	r2, #1
 800455a:	6122      	str	r2, [r4, #16]
 800455c:	3020      	adds	r0, #32
 800455e:	e7e3      	b.n	8004528 <__d2b+0x60>
 8004560:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004564:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004568:	f8c9 0000 	str.w	r0, [r9]
 800456c:	6918      	ldr	r0, [r3, #16]
 800456e:	f7ff fd2b 	bl	8003fc8 <__hi0bits>
 8004572:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004576:	e7df      	b.n	8004538 <__d2b+0x70>
 8004578:	08004f3f 	.word	0x08004f3f
 800457c:	08004fb0 	.word	0x08004fb0

08004580 <_calloc_r>:
 8004580:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004582:	fba1 2402 	umull	r2, r4, r1, r2
 8004586:	b94c      	cbnz	r4, 800459c <_calloc_r+0x1c>
 8004588:	4611      	mov	r1, r2
 800458a:	9201      	str	r2, [sp, #4]
 800458c:	f000 f87a 	bl	8004684 <_malloc_r>
 8004590:	9a01      	ldr	r2, [sp, #4]
 8004592:	4605      	mov	r5, r0
 8004594:	b930      	cbnz	r0, 80045a4 <_calloc_r+0x24>
 8004596:	4628      	mov	r0, r5
 8004598:	b003      	add	sp, #12
 800459a:	bd30      	pop	{r4, r5, pc}
 800459c:	220c      	movs	r2, #12
 800459e:	6002      	str	r2, [r0, #0]
 80045a0:	2500      	movs	r5, #0
 80045a2:	e7f8      	b.n	8004596 <_calloc_r+0x16>
 80045a4:	4621      	mov	r1, r4
 80045a6:	f7fd fe5b 	bl	8002260 <memset>
 80045aa:	e7f4      	b.n	8004596 <_calloc_r+0x16>

080045ac <_free_r>:
 80045ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80045ae:	2900      	cmp	r1, #0
 80045b0:	d044      	beq.n	800463c <_free_r+0x90>
 80045b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045b6:	9001      	str	r0, [sp, #4]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f1a1 0404 	sub.w	r4, r1, #4
 80045be:	bfb8      	it	lt
 80045c0:	18e4      	addlt	r4, r4, r3
 80045c2:	f000 fbc7 	bl	8004d54 <__malloc_lock>
 80045c6:	4a1e      	ldr	r2, [pc, #120]	; (8004640 <_free_r+0x94>)
 80045c8:	9801      	ldr	r0, [sp, #4]
 80045ca:	6813      	ldr	r3, [r2, #0]
 80045cc:	b933      	cbnz	r3, 80045dc <_free_r+0x30>
 80045ce:	6063      	str	r3, [r4, #4]
 80045d0:	6014      	str	r4, [r2, #0]
 80045d2:	b003      	add	sp, #12
 80045d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80045d8:	f000 bbc2 	b.w	8004d60 <__malloc_unlock>
 80045dc:	42a3      	cmp	r3, r4
 80045de:	d908      	bls.n	80045f2 <_free_r+0x46>
 80045e0:	6825      	ldr	r5, [r4, #0]
 80045e2:	1961      	adds	r1, r4, r5
 80045e4:	428b      	cmp	r3, r1
 80045e6:	bf01      	itttt	eq
 80045e8:	6819      	ldreq	r1, [r3, #0]
 80045ea:	685b      	ldreq	r3, [r3, #4]
 80045ec:	1949      	addeq	r1, r1, r5
 80045ee:	6021      	streq	r1, [r4, #0]
 80045f0:	e7ed      	b.n	80045ce <_free_r+0x22>
 80045f2:	461a      	mov	r2, r3
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	b10b      	cbz	r3, 80045fc <_free_r+0x50>
 80045f8:	42a3      	cmp	r3, r4
 80045fa:	d9fa      	bls.n	80045f2 <_free_r+0x46>
 80045fc:	6811      	ldr	r1, [r2, #0]
 80045fe:	1855      	adds	r5, r2, r1
 8004600:	42a5      	cmp	r5, r4
 8004602:	d10b      	bne.n	800461c <_free_r+0x70>
 8004604:	6824      	ldr	r4, [r4, #0]
 8004606:	4421      	add	r1, r4
 8004608:	1854      	adds	r4, r2, r1
 800460a:	42a3      	cmp	r3, r4
 800460c:	6011      	str	r1, [r2, #0]
 800460e:	d1e0      	bne.n	80045d2 <_free_r+0x26>
 8004610:	681c      	ldr	r4, [r3, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	6053      	str	r3, [r2, #4]
 8004616:	4421      	add	r1, r4
 8004618:	6011      	str	r1, [r2, #0]
 800461a:	e7da      	b.n	80045d2 <_free_r+0x26>
 800461c:	d902      	bls.n	8004624 <_free_r+0x78>
 800461e:	230c      	movs	r3, #12
 8004620:	6003      	str	r3, [r0, #0]
 8004622:	e7d6      	b.n	80045d2 <_free_r+0x26>
 8004624:	6825      	ldr	r5, [r4, #0]
 8004626:	1961      	adds	r1, r4, r5
 8004628:	428b      	cmp	r3, r1
 800462a:	bf04      	itt	eq
 800462c:	6819      	ldreq	r1, [r3, #0]
 800462e:	685b      	ldreq	r3, [r3, #4]
 8004630:	6063      	str	r3, [r4, #4]
 8004632:	bf04      	itt	eq
 8004634:	1949      	addeq	r1, r1, r5
 8004636:	6021      	streq	r1, [r4, #0]
 8004638:	6054      	str	r4, [r2, #4]
 800463a:	e7ca      	b.n	80045d2 <_free_r+0x26>
 800463c:	b003      	add	sp, #12
 800463e:	bd30      	pop	{r4, r5, pc}
 8004640:	20000330 	.word	0x20000330

08004644 <sbrk_aligned>:
 8004644:	b570      	push	{r4, r5, r6, lr}
 8004646:	4e0e      	ldr	r6, [pc, #56]	; (8004680 <sbrk_aligned+0x3c>)
 8004648:	460c      	mov	r4, r1
 800464a:	6831      	ldr	r1, [r6, #0]
 800464c:	4605      	mov	r5, r0
 800464e:	b911      	cbnz	r1, 8004656 <sbrk_aligned+0x12>
 8004650:	f000 f9e6 	bl	8004a20 <_sbrk_r>
 8004654:	6030      	str	r0, [r6, #0]
 8004656:	4621      	mov	r1, r4
 8004658:	4628      	mov	r0, r5
 800465a:	f000 f9e1 	bl	8004a20 <_sbrk_r>
 800465e:	1c43      	adds	r3, r0, #1
 8004660:	d00a      	beq.n	8004678 <sbrk_aligned+0x34>
 8004662:	1cc4      	adds	r4, r0, #3
 8004664:	f024 0403 	bic.w	r4, r4, #3
 8004668:	42a0      	cmp	r0, r4
 800466a:	d007      	beq.n	800467c <sbrk_aligned+0x38>
 800466c:	1a21      	subs	r1, r4, r0
 800466e:	4628      	mov	r0, r5
 8004670:	f000 f9d6 	bl	8004a20 <_sbrk_r>
 8004674:	3001      	adds	r0, #1
 8004676:	d101      	bne.n	800467c <sbrk_aligned+0x38>
 8004678:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800467c:	4620      	mov	r0, r4
 800467e:	bd70      	pop	{r4, r5, r6, pc}
 8004680:	20000334 	.word	0x20000334

08004684 <_malloc_r>:
 8004684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004688:	1ccd      	adds	r5, r1, #3
 800468a:	f025 0503 	bic.w	r5, r5, #3
 800468e:	3508      	adds	r5, #8
 8004690:	2d0c      	cmp	r5, #12
 8004692:	bf38      	it	cc
 8004694:	250c      	movcc	r5, #12
 8004696:	2d00      	cmp	r5, #0
 8004698:	4607      	mov	r7, r0
 800469a:	db01      	blt.n	80046a0 <_malloc_r+0x1c>
 800469c:	42a9      	cmp	r1, r5
 800469e:	d905      	bls.n	80046ac <_malloc_r+0x28>
 80046a0:	230c      	movs	r3, #12
 80046a2:	603b      	str	r3, [r7, #0]
 80046a4:	2600      	movs	r6, #0
 80046a6:	4630      	mov	r0, r6
 80046a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046ac:	4e2e      	ldr	r6, [pc, #184]	; (8004768 <_malloc_r+0xe4>)
 80046ae:	f000 fb51 	bl	8004d54 <__malloc_lock>
 80046b2:	6833      	ldr	r3, [r6, #0]
 80046b4:	461c      	mov	r4, r3
 80046b6:	bb34      	cbnz	r4, 8004706 <_malloc_r+0x82>
 80046b8:	4629      	mov	r1, r5
 80046ba:	4638      	mov	r0, r7
 80046bc:	f7ff ffc2 	bl	8004644 <sbrk_aligned>
 80046c0:	1c43      	adds	r3, r0, #1
 80046c2:	4604      	mov	r4, r0
 80046c4:	d14d      	bne.n	8004762 <_malloc_r+0xde>
 80046c6:	6834      	ldr	r4, [r6, #0]
 80046c8:	4626      	mov	r6, r4
 80046ca:	2e00      	cmp	r6, #0
 80046cc:	d140      	bne.n	8004750 <_malloc_r+0xcc>
 80046ce:	6823      	ldr	r3, [r4, #0]
 80046d0:	4631      	mov	r1, r6
 80046d2:	4638      	mov	r0, r7
 80046d4:	eb04 0803 	add.w	r8, r4, r3
 80046d8:	f000 f9a2 	bl	8004a20 <_sbrk_r>
 80046dc:	4580      	cmp	r8, r0
 80046de:	d13a      	bne.n	8004756 <_malloc_r+0xd2>
 80046e0:	6821      	ldr	r1, [r4, #0]
 80046e2:	3503      	adds	r5, #3
 80046e4:	1a6d      	subs	r5, r5, r1
 80046e6:	f025 0503 	bic.w	r5, r5, #3
 80046ea:	3508      	adds	r5, #8
 80046ec:	2d0c      	cmp	r5, #12
 80046ee:	bf38      	it	cc
 80046f0:	250c      	movcc	r5, #12
 80046f2:	4629      	mov	r1, r5
 80046f4:	4638      	mov	r0, r7
 80046f6:	f7ff ffa5 	bl	8004644 <sbrk_aligned>
 80046fa:	3001      	adds	r0, #1
 80046fc:	d02b      	beq.n	8004756 <_malloc_r+0xd2>
 80046fe:	6823      	ldr	r3, [r4, #0]
 8004700:	442b      	add	r3, r5
 8004702:	6023      	str	r3, [r4, #0]
 8004704:	e00e      	b.n	8004724 <_malloc_r+0xa0>
 8004706:	6822      	ldr	r2, [r4, #0]
 8004708:	1b52      	subs	r2, r2, r5
 800470a:	d41e      	bmi.n	800474a <_malloc_r+0xc6>
 800470c:	2a0b      	cmp	r2, #11
 800470e:	d916      	bls.n	800473e <_malloc_r+0xba>
 8004710:	1961      	adds	r1, r4, r5
 8004712:	42a3      	cmp	r3, r4
 8004714:	6025      	str	r5, [r4, #0]
 8004716:	bf18      	it	ne
 8004718:	6059      	strne	r1, [r3, #4]
 800471a:	6863      	ldr	r3, [r4, #4]
 800471c:	bf08      	it	eq
 800471e:	6031      	streq	r1, [r6, #0]
 8004720:	5162      	str	r2, [r4, r5]
 8004722:	604b      	str	r3, [r1, #4]
 8004724:	4638      	mov	r0, r7
 8004726:	f104 060b 	add.w	r6, r4, #11
 800472a:	f000 fb19 	bl	8004d60 <__malloc_unlock>
 800472e:	f026 0607 	bic.w	r6, r6, #7
 8004732:	1d23      	adds	r3, r4, #4
 8004734:	1af2      	subs	r2, r6, r3
 8004736:	d0b6      	beq.n	80046a6 <_malloc_r+0x22>
 8004738:	1b9b      	subs	r3, r3, r6
 800473a:	50a3      	str	r3, [r4, r2]
 800473c:	e7b3      	b.n	80046a6 <_malloc_r+0x22>
 800473e:	6862      	ldr	r2, [r4, #4]
 8004740:	42a3      	cmp	r3, r4
 8004742:	bf0c      	ite	eq
 8004744:	6032      	streq	r2, [r6, #0]
 8004746:	605a      	strne	r2, [r3, #4]
 8004748:	e7ec      	b.n	8004724 <_malloc_r+0xa0>
 800474a:	4623      	mov	r3, r4
 800474c:	6864      	ldr	r4, [r4, #4]
 800474e:	e7b2      	b.n	80046b6 <_malloc_r+0x32>
 8004750:	4634      	mov	r4, r6
 8004752:	6876      	ldr	r6, [r6, #4]
 8004754:	e7b9      	b.n	80046ca <_malloc_r+0x46>
 8004756:	230c      	movs	r3, #12
 8004758:	603b      	str	r3, [r7, #0]
 800475a:	4638      	mov	r0, r7
 800475c:	f000 fb00 	bl	8004d60 <__malloc_unlock>
 8004760:	e7a1      	b.n	80046a6 <_malloc_r+0x22>
 8004762:	6025      	str	r5, [r4, #0]
 8004764:	e7de      	b.n	8004724 <_malloc_r+0xa0>
 8004766:	bf00      	nop
 8004768:	20000330 	.word	0x20000330

0800476c <__sfputc_r>:
 800476c:	6893      	ldr	r3, [r2, #8]
 800476e:	3b01      	subs	r3, #1
 8004770:	2b00      	cmp	r3, #0
 8004772:	b410      	push	{r4}
 8004774:	6093      	str	r3, [r2, #8]
 8004776:	da08      	bge.n	800478a <__sfputc_r+0x1e>
 8004778:	6994      	ldr	r4, [r2, #24]
 800477a:	42a3      	cmp	r3, r4
 800477c:	db01      	blt.n	8004782 <__sfputc_r+0x16>
 800477e:	290a      	cmp	r1, #10
 8004780:	d103      	bne.n	800478a <__sfputc_r+0x1e>
 8004782:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004786:	f000 b99f 	b.w	8004ac8 <__swbuf_r>
 800478a:	6813      	ldr	r3, [r2, #0]
 800478c:	1c58      	adds	r0, r3, #1
 800478e:	6010      	str	r0, [r2, #0]
 8004790:	7019      	strb	r1, [r3, #0]
 8004792:	4608      	mov	r0, r1
 8004794:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004798:	4770      	bx	lr

0800479a <__sfputs_r>:
 800479a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800479c:	4606      	mov	r6, r0
 800479e:	460f      	mov	r7, r1
 80047a0:	4614      	mov	r4, r2
 80047a2:	18d5      	adds	r5, r2, r3
 80047a4:	42ac      	cmp	r4, r5
 80047a6:	d101      	bne.n	80047ac <__sfputs_r+0x12>
 80047a8:	2000      	movs	r0, #0
 80047aa:	e007      	b.n	80047bc <__sfputs_r+0x22>
 80047ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047b0:	463a      	mov	r2, r7
 80047b2:	4630      	mov	r0, r6
 80047b4:	f7ff ffda 	bl	800476c <__sfputc_r>
 80047b8:	1c43      	adds	r3, r0, #1
 80047ba:	d1f3      	bne.n	80047a4 <__sfputs_r+0xa>
 80047bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080047c0 <_vfiprintf_r>:
 80047c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047c4:	460d      	mov	r5, r1
 80047c6:	b09d      	sub	sp, #116	; 0x74
 80047c8:	4614      	mov	r4, r2
 80047ca:	4698      	mov	r8, r3
 80047cc:	4606      	mov	r6, r0
 80047ce:	b118      	cbz	r0, 80047d8 <_vfiprintf_r+0x18>
 80047d0:	6983      	ldr	r3, [r0, #24]
 80047d2:	b90b      	cbnz	r3, 80047d8 <_vfiprintf_r+0x18>
 80047d4:	f7ff fa30 	bl	8003c38 <__sinit>
 80047d8:	4b89      	ldr	r3, [pc, #548]	; (8004a00 <_vfiprintf_r+0x240>)
 80047da:	429d      	cmp	r5, r3
 80047dc:	d11b      	bne.n	8004816 <_vfiprintf_r+0x56>
 80047de:	6875      	ldr	r5, [r6, #4]
 80047e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80047e2:	07d9      	lsls	r1, r3, #31
 80047e4:	d405      	bmi.n	80047f2 <_vfiprintf_r+0x32>
 80047e6:	89ab      	ldrh	r3, [r5, #12]
 80047e8:	059a      	lsls	r2, r3, #22
 80047ea:	d402      	bmi.n	80047f2 <_vfiprintf_r+0x32>
 80047ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80047ee:	f7ff fac6 	bl	8003d7e <__retarget_lock_acquire_recursive>
 80047f2:	89ab      	ldrh	r3, [r5, #12]
 80047f4:	071b      	lsls	r3, r3, #28
 80047f6:	d501      	bpl.n	80047fc <_vfiprintf_r+0x3c>
 80047f8:	692b      	ldr	r3, [r5, #16]
 80047fa:	b9eb      	cbnz	r3, 8004838 <_vfiprintf_r+0x78>
 80047fc:	4629      	mov	r1, r5
 80047fe:	4630      	mov	r0, r6
 8004800:	f000 f9b4 	bl	8004b6c <__swsetup_r>
 8004804:	b1c0      	cbz	r0, 8004838 <_vfiprintf_r+0x78>
 8004806:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004808:	07dc      	lsls	r4, r3, #31
 800480a:	d50e      	bpl.n	800482a <_vfiprintf_r+0x6a>
 800480c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004810:	b01d      	add	sp, #116	; 0x74
 8004812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004816:	4b7b      	ldr	r3, [pc, #492]	; (8004a04 <_vfiprintf_r+0x244>)
 8004818:	429d      	cmp	r5, r3
 800481a:	d101      	bne.n	8004820 <_vfiprintf_r+0x60>
 800481c:	68b5      	ldr	r5, [r6, #8]
 800481e:	e7df      	b.n	80047e0 <_vfiprintf_r+0x20>
 8004820:	4b79      	ldr	r3, [pc, #484]	; (8004a08 <_vfiprintf_r+0x248>)
 8004822:	429d      	cmp	r5, r3
 8004824:	bf08      	it	eq
 8004826:	68f5      	ldreq	r5, [r6, #12]
 8004828:	e7da      	b.n	80047e0 <_vfiprintf_r+0x20>
 800482a:	89ab      	ldrh	r3, [r5, #12]
 800482c:	0598      	lsls	r0, r3, #22
 800482e:	d4ed      	bmi.n	800480c <_vfiprintf_r+0x4c>
 8004830:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004832:	f7ff faa5 	bl	8003d80 <__retarget_lock_release_recursive>
 8004836:	e7e9      	b.n	800480c <_vfiprintf_r+0x4c>
 8004838:	2300      	movs	r3, #0
 800483a:	9309      	str	r3, [sp, #36]	; 0x24
 800483c:	2320      	movs	r3, #32
 800483e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004842:	f8cd 800c 	str.w	r8, [sp, #12]
 8004846:	2330      	movs	r3, #48	; 0x30
 8004848:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004a0c <_vfiprintf_r+0x24c>
 800484c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004850:	f04f 0901 	mov.w	r9, #1
 8004854:	4623      	mov	r3, r4
 8004856:	469a      	mov	sl, r3
 8004858:	f813 2b01 	ldrb.w	r2, [r3], #1
 800485c:	b10a      	cbz	r2, 8004862 <_vfiprintf_r+0xa2>
 800485e:	2a25      	cmp	r2, #37	; 0x25
 8004860:	d1f9      	bne.n	8004856 <_vfiprintf_r+0x96>
 8004862:	ebba 0b04 	subs.w	fp, sl, r4
 8004866:	d00b      	beq.n	8004880 <_vfiprintf_r+0xc0>
 8004868:	465b      	mov	r3, fp
 800486a:	4622      	mov	r2, r4
 800486c:	4629      	mov	r1, r5
 800486e:	4630      	mov	r0, r6
 8004870:	f7ff ff93 	bl	800479a <__sfputs_r>
 8004874:	3001      	adds	r0, #1
 8004876:	f000 80aa 	beq.w	80049ce <_vfiprintf_r+0x20e>
 800487a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800487c:	445a      	add	r2, fp
 800487e:	9209      	str	r2, [sp, #36]	; 0x24
 8004880:	f89a 3000 	ldrb.w	r3, [sl]
 8004884:	2b00      	cmp	r3, #0
 8004886:	f000 80a2 	beq.w	80049ce <_vfiprintf_r+0x20e>
 800488a:	2300      	movs	r3, #0
 800488c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004890:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004894:	f10a 0a01 	add.w	sl, sl, #1
 8004898:	9304      	str	r3, [sp, #16]
 800489a:	9307      	str	r3, [sp, #28]
 800489c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80048a0:	931a      	str	r3, [sp, #104]	; 0x68
 80048a2:	4654      	mov	r4, sl
 80048a4:	2205      	movs	r2, #5
 80048a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048aa:	4858      	ldr	r0, [pc, #352]	; (8004a0c <_vfiprintf_r+0x24c>)
 80048ac:	f7fb fc98 	bl	80001e0 <memchr>
 80048b0:	9a04      	ldr	r2, [sp, #16]
 80048b2:	b9d8      	cbnz	r0, 80048ec <_vfiprintf_r+0x12c>
 80048b4:	06d1      	lsls	r1, r2, #27
 80048b6:	bf44      	itt	mi
 80048b8:	2320      	movmi	r3, #32
 80048ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80048be:	0713      	lsls	r3, r2, #28
 80048c0:	bf44      	itt	mi
 80048c2:	232b      	movmi	r3, #43	; 0x2b
 80048c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80048c8:	f89a 3000 	ldrb.w	r3, [sl]
 80048cc:	2b2a      	cmp	r3, #42	; 0x2a
 80048ce:	d015      	beq.n	80048fc <_vfiprintf_r+0x13c>
 80048d0:	9a07      	ldr	r2, [sp, #28]
 80048d2:	4654      	mov	r4, sl
 80048d4:	2000      	movs	r0, #0
 80048d6:	f04f 0c0a 	mov.w	ip, #10
 80048da:	4621      	mov	r1, r4
 80048dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048e0:	3b30      	subs	r3, #48	; 0x30
 80048e2:	2b09      	cmp	r3, #9
 80048e4:	d94e      	bls.n	8004984 <_vfiprintf_r+0x1c4>
 80048e6:	b1b0      	cbz	r0, 8004916 <_vfiprintf_r+0x156>
 80048e8:	9207      	str	r2, [sp, #28]
 80048ea:	e014      	b.n	8004916 <_vfiprintf_r+0x156>
 80048ec:	eba0 0308 	sub.w	r3, r0, r8
 80048f0:	fa09 f303 	lsl.w	r3, r9, r3
 80048f4:	4313      	orrs	r3, r2
 80048f6:	9304      	str	r3, [sp, #16]
 80048f8:	46a2      	mov	sl, r4
 80048fa:	e7d2      	b.n	80048a2 <_vfiprintf_r+0xe2>
 80048fc:	9b03      	ldr	r3, [sp, #12]
 80048fe:	1d19      	adds	r1, r3, #4
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	9103      	str	r1, [sp, #12]
 8004904:	2b00      	cmp	r3, #0
 8004906:	bfbb      	ittet	lt
 8004908:	425b      	neglt	r3, r3
 800490a:	f042 0202 	orrlt.w	r2, r2, #2
 800490e:	9307      	strge	r3, [sp, #28]
 8004910:	9307      	strlt	r3, [sp, #28]
 8004912:	bfb8      	it	lt
 8004914:	9204      	strlt	r2, [sp, #16]
 8004916:	7823      	ldrb	r3, [r4, #0]
 8004918:	2b2e      	cmp	r3, #46	; 0x2e
 800491a:	d10c      	bne.n	8004936 <_vfiprintf_r+0x176>
 800491c:	7863      	ldrb	r3, [r4, #1]
 800491e:	2b2a      	cmp	r3, #42	; 0x2a
 8004920:	d135      	bne.n	800498e <_vfiprintf_r+0x1ce>
 8004922:	9b03      	ldr	r3, [sp, #12]
 8004924:	1d1a      	adds	r2, r3, #4
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	9203      	str	r2, [sp, #12]
 800492a:	2b00      	cmp	r3, #0
 800492c:	bfb8      	it	lt
 800492e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004932:	3402      	adds	r4, #2
 8004934:	9305      	str	r3, [sp, #20]
 8004936:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004a1c <_vfiprintf_r+0x25c>
 800493a:	7821      	ldrb	r1, [r4, #0]
 800493c:	2203      	movs	r2, #3
 800493e:	4650      	mov	r0, sl
 8004940:	f7fb fc4e 	bl	80001e0 <memchr>
 8004944:	b140      	cbz	r0, 8004958 <_vfiprintf_r+0x198>
 8004946:	2340      	movs	r3, #64	; 0x40
 8004948:	eba0 000a 	sub.w	r0, r0, sl
 800494c:	fa03 f000 	lsl.w	r0, r3, r0
 8004950:	9b04      	ldr	r3, [sp, #16]
 8004952:	4303      	orrs	r3, r0
 8004954:	3401      	adds	r4, #1
 8004956:	9304      	str	r3, [sp, #16]
 8004958:	f814 1b01 	ldrb.w	r1, [r4], #1
 800495c:	482c      	ldr	r0, [pc, #176]	; (8004a10 <_vfiprintf_r+0x250>)
 800495e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004962:	2206      	movs	r2, #6
 8004964:	f7fb fc3c 	bl	80001e0 <memchr>
 8004968:	2800      	cmp	r0, #0
 800496a:	d03f      	beq.n	80049ec <_vfiprintf_r+0x22c>
 800496c:	4b29      	ldr	r3, [pc, #164]	; (8004a14 <_vfiprintf_r+0x254>)
 800496e:	bb1b      	cbnz	r3, 80049b8 <_vfiprintf_r+0x1f8>
 8004970:	9b03      	ldr	r3, [sp, #12]
 8004972:	3307      	adds	r3, #7
 8004974:	f023 0307 	bic.w	r3, r3, #7
 8004978:	3308      	adds	r3, #8
 800497a:	9303      	str	r3, [sp, #12]
 800497c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800497e:	443b      	add	r3, r7
 8004980:	9309      	str	r3, [sp, #36]	; 0x24
 8004982:	e767      	b.n	8004854 <_vfiprintf_r+0x94>
 8004984:	fb0c 3202 	mla	r2, ip, r2, r3
 8004988:	460c      	mov	r4, r1
 800498a:	2001      	movs	r0, #1
 800498c:	e7a5      	b.n	80048da <_vfiprintf_r+0x11a>
 800498e:	2300      	movs	r3, #0
 8004990:	3401      	adds	r4, #1
 8004992:	9305      	str	r3, [sp, #20]
 8004994:	4619      	mov	r1, r3
 8004996:	f04f 0c0a 	mov.w	ip, #10
 800499a:	4620      	mov	r0, r4
 800499c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049a0:	3a30      	subs	r2, #48	; 0x30
 80049a2:	2a09      	cmp	r2, #9
 80049a4:	d903      	bls.n	80049ae <_vfiprintf_r+0x1ee>
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d0c5      	beq.n	8004936 <_vfiprintf_r+0x176>
 80049aa:	9105      	str	r1, [sp, #20]
 80049ac:	e7c3      	b.n	8004936 <_vfiprintf_r+0x176>
 80049ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80049b2:	4604      	mov	r4, r0
 80049b4:	2301      	movs	r3, #1
 80049b6:	e7f0      	b.n	800499a <_vfiprintf_r+0x1da>
 80049b8:	ab03      	add	r3, sp, #12
 80049ba:	9300      	str	r3, [sp, #0]
 80049bc:	462a      	mov	r2, r5
 80049be:	4b16      	ldr	r3, [pc, #88]	; (8004a18 <_vfiprintf_r+0x258>)
 80049c0:	a904      	add	r1, sp, #16
 80049c2:	4630      	mov	r0, r6
 80049c4:	f7fd fcf4 	bl	80023b0 <_printf_float>
 80049c8:	4607      	mov	r7, r0
 80049ca:	1c78      	adds	r0, r7, #1
 80049cc:	d1d6      	bne.n	800497c <_vfiprintf_r+0x1bc>
 80049ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80049d0:	07d9      	lsls	r1, r3, #31
 80049d2:	d405      	bmi.n	80049e0 <_vfiprintf_r+0x220>
 80049d4:	89ab      	ldrh	r3, [r5, #12]
 80049d6:	059a      	lsls	r2, r3, #22
 80049d8:	d402      	bmi.n	80049e0 <_vfiprintf_r+0x220>
 80049da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80049dc:	f7ff f9d0 	bl	8003d80 <__retarget_lock_release_recursive>
 80049e0:	89ab      	ldrh	r3, [r5, #12]
 80049e2:	065b      	lsls	r3, r3, #25
 80049e4:	f53f af12 	bmi.w	800480c <_vfiprintf_r+0x4c>
 80049e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80049ea:	e711      	b.n	8004810 <_vfiprintf_r+0x50>
 80049ec:	ab03      	add	r3, sp, #12
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	462a      	mov	r2, r5
 80049f2:	4b09      	ldr	r3, [pc, #36]	; (8004a18 <_vfiprintf_r+0x258>)
 80049f4:	a904      	add	r1, sp, #16
 80049f6:	4630      	mov	r0, r6
 80049f8:	f7fd ff7e 	bl	80028f8 <_printf_i>
 80049fc:	e7e4      	b.n	80049c8 <_vfiprintf_r+0x208>
 80049fe:	bf00      	nop
 8004a00:	08004f70 	.word	0x08004f70
 8004a04:	08004f90 	.word	0x08004f90
 8004a08:	08004f50 	.word	0x08004f50
 8004a0c:	0800510c 	.word	0x0800510c
 8004a10:	08005116 	.word	0x08005116
 8004a14:	080023b1 	.word	0x080023b1
 8004a18:	0800479b 	.word	0x0800479b
 8004a1c:	08005112 	.word	0x08005112

08004a20 <_sbrk_r>:
 8004a20:	b538      	push	{r3, r4, r5, lr}
 8004a22:	4d06      	ldr	r5, [pc, #24]	; (8004a3c <_sbrk_r+0x1c>)
 8004a24:	2300      	movs	r3, #0
 8004a26:	4604      	mov	r4, r0
 8004a28:	4608      	mov	r0, r1
 8004a2a:	602b      	str	r3, [r5, #0]
 8004a2c:	f7fd fb04 	bl	8002038 <_sbrk>
 8004a30:	1c43      	adds	r3, r0, #1
 8004a32:	d102      	bne.n	8004a3a <_sbrk_r+0x1a>
 8004a34:	682b      	ldr	r3, [r5, #0]
 8004a36:	b103      	cbz	r3, 8004a3a <_sbrk_r+0x1a>
 8004a38:	6023      	str	r3, [r4, #0]
 8004a3a:	bd38      	pop	{r3, r4, r5, pc}
 8004a3c:	20000338 	.word	0x20000338

08004a40 <__sread>:
 8004a40:	b510      	push	{r4, lr}
 8004a42:	460c      	mov	r4, r1
 8004a44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a48:	f000 f990 	bl	8004d6c <_read_r>
 8004a4c:	2800      	cmp	r0, #0
 8004a4e:	bfab      	itete	ge
 8004a50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004a52:	89a3      	ldrhlt	r3, [r4, #12]
 8004a54:	181b      	addge	r3, r3, r0
 8004a56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004a5a:	bfac      	ite	ge
 8004a5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8004a5e:	81a3      	strhlt	r3, [r4, #12]
 8004a60:	bd10      	pop	{r4, pc}

08004a62 <__swrite>:
 8004a62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a66:	461f      	mov	r7, r3
 8004a68:	898b      	ldrh	r3, [r1, #12]
 8004a6a:	05db      	lsls	r3, r3, #23
 8004a6c:	4605      	mov	r5, r0
 8004a6e:	460c      	mov	r4, r1
 8004a70:	4616      	mov	r6, r2
 8004a72:	d505      	bpl.n	8004a80 <__swrite+0x1e>
 8004a74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a78:	2302      	movs	r3, #2
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f000 f946 	bl	8004d0c <_lseek_r>
 8004a80:	89a3      	ldrh	r3, [r4, #12]
 8004a82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a8a:	81a3      	strh	r3, [r4, #12]
 8004a8c:	4632      	mov	r2, r6
 8004a8e:	463b      	mov	r3, r7
 8004a90:	4628      	mov	r0, r5
 8004a92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a96:	f7fc bfcb 	b.w	8001a30 <_write_r>

08004a9a <__sseek>:
 8004a9a:	b510      	push	{r4, lr}
 8004a9c:	460c      	mov	r4, r1
 8004a9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aa2:	f000 f933 	bl	8004d0c <_lseek_r>
 8004aa6:	1c43      	adds	r3, r0, #1
 8004aa8:	89a3      	ldrh	r3, [r4, #12]
 8004aaa:	bf15      	itete	ne
 8004aac:	6560      	strne	r0, [r4, #84]	; 0x54
 8004aae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004ab2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004ab6:	81a3      	strheq	r3, [r4, #12]
 8004ab8:	bf18      	it	ne
 8004aba:	81a3      	strhne	r3, [r4, #12]
 8004abc:	bd10      	pop	{r4, pc}

08004abe <__sclose>:
 8004abe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ac2:	f000 b8df 	b.w	8004c84 <_close_r>
	...

08004ac8 <__swbuf_r>:
 8004ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aca:	460e      	mov	r6, r1
 8004acc:	4614      	mov	r4, r2
 8004ace:	4605      	mov	r5, r0
 8004ad0:	b118      	cbz	r0, 8004ada <__swbuf_r+0x12>
 8004ad2:	6983      	ldr	r3, [r0, #24]
 8004ad4:	b90b      	cbnz	r3, 8004ada <__swbuf_r+0x12>
 8004ad6:	f7ff f8af 	bl	8003c38 <__sinit>
 8004ada:	4b21      	ldr	r3, [pc, #132]	; (8004b60 <__swbuf_r+0x98>)
 8004adc:	429c      	cmp	r4, r3
 8004ade:	d12b      	bne.n	8004b38 <__swbuf_r+0x70>
 8004ae0:	686c      	ldr	r4, [r5, #4]
 8004ae2:	69a3      	ldr	r3, [r4, #24]
 8004ae4:	60a3      	str	r3, [r4, #8]
 8004ae6:	89a3      	ldrh	r3, [r4, #12]
 8004ae8:	071a      	lsls	r2, r3, #28
 8004aea:	d52f      	bpl.n	8004b4c <__swbuf_r+0x84>
 8004aec:	6923      	ldr	r3, [r4, #16]
 8004aee:	b36b      	cbz	r3, 8004b4c <__swbuf_r+0x84>
 8004af0:	6923      	ldr	r3, [r4, #16]
 8004af2:	6820      	ldr	r0, [r4, #0]
 8004af4:	1ac0      	subs	r0, r0, r3
 8004af6:	6963      	ldr	r3, [r4, #20]
 8004af8:	b2f6      	uxtb	r6, r6
 8004afa:	4283      	cmp	r3, r0
 8004afc:	4637      	mov	r7, r6
 8004afe:	dc04      	bgt.n	8004b0a <__swbuf_r+0x42>
 8004b00:	4621      	mov	r1, r4
 8004b02:	4628      	mov	r0, r5
 8004b04:	f7ff f804 	bl	8003b10 <_fflush_r>
 8004b08:	bb30      	cbnz	r0, 8004b58 <__swbuf_r+0x90>
 8004b0a:	68a3      	ldr	r3, [r4, #8]
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	60a3      	str	r3, [r4, #8]
 8004b10:	6823      	ldr	r3, [r4, #0]
 8004b12:	1c5a      	adds	r2, r3, #1
 8004b14:	6022      	str	r2, [r4, #0]
 8004b16:	701e      	strb	r6, [r3, #0]
 8004b18:	6963      	ldr	r3, [r4, #20]
 8004b1a:	3001      	adds	r0, #1
 8004b1c:	4283      	cmp	r3, r0
 8004b1e:	d004      	beq.n	8004b2a <__swbuf_r+0x62>
 8004b20:	89a3      	ldrh	r3, [r4, #12]
 8004b22:	07db      	lsls	r3, r3, #31
 8004b24:	d506      	bpl.n	8004b34 <__swbuf_r+0x6c>
 8004b26:	2e0a      	cmp	r6, #10
 8004b28:	d104      	bne.n	8004b34 <__swbuf_r+0x6c>
 8004b2a:	4621      	mov	r1, r4
 8004b2c:	4628      	mov	r0, r5
 8004b2e:	f7fe ffef 	bl	8003b10 <_fflush_r>
 8004b32:	b988      	cbnz	r0, 8004b58 <__swbuf_r+0x90>
 8004b34:	4638      	mov	r0, r7
 8004b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b38:	4b0a      	ldr	r3, [pc, #40]	; (8004b64 <__swbuf_r+0x9c>)
 8004b3a:	429c      	cmp	r4, r3
 8004b3c:	d101      	bne.n	8004b42 <__swbuf_r+0x7a>
 8004b3e:	68ac      	ldr	r4, [r5, #8]
 8004b40:	e7cf      	b.n	8004ae2 <__swbuf_r+0x1a>
 8004b42:	4b09      	ldr	r3, [pc, #36]	; (8004b68 <__swbuf_r+0xa0>)
 8004b44:	429c      	cmp	r4, r3
 8004b46:	bf08      	it	eq
 8004b48:	68ec      	ldreq	r4, [r5, #12]
 8004b4a:	e7ca      	b.n	8004ae2 <__swbuf_r+0x1a>
 8004b4c:	4621      	mov	r1, r4
 8004b4e:	4628      	mov	r0, r5
 8004b50:	f000 f80c 	bl	8004b6c <__swsetup_r>
 8004b54:	2800      	cmp	r0, #0
 8004b56:	d0cb      	beq.n	8004af0 <__swbuf_r+0x28>
 8004b58:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004b5c:	e7ea      	b.n	8004b34 <__swbuf_r+0x6c>
 8004b5e:	bf00      	nop
 8004b60:	08004f70 	.word	0x08004f70
 8004b64:	08004f90 	.word	0x08004f90
 8004b68:	08004f50 	.word	0x08004f50

08004b6c <__swsetup_r>:
 8004b6c:	4b32      	ldr	r3, [pc, #200]	; (8004c38 <__swsetup_r+0xcc>)
 8004b6e:	b570      	push	{r4, r5, r6, lr}
 8004b70:	681d      	ldr	r5, [r3, #0]
 8004b72:	4606      	mov	r6, r0
 8004b74:	460c      	mov	r4, r1
 8004b76:	b125      	cbz	r5, 8004b82 <__swsetup_r+0x16>
 8004b78:	69ab      	ldr	r3, [r5, #24]
 8004b7a:	b913      	cbnz	r3, 8004b82 <__swsetup_r+0x16>
 8004b7c:	4628      	mov	r0, r5
 8004b7e:	f7ff f85b 	bl	8003c38 <__sinit>
 8004b82:	4b2e      	ldr	r3, [pc, #184]	; (8004c3c <__swsetup_r+0xd0>)
 8004b84:	429c      	cmp	r4, r3
 8004b86:	d10f      	bne.n	8004ba8 <__swsetup_r+0x3c>
 8004b88:	686c      	ldr	r4, [r5, #4]
 8004b8a:	89a3      	ldrh	r3, [r4, #12]
 8004b8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b90:	0719      	lsls	r1, r3, #28
 8004b92:	d42c      	bmi.n	8004bee <__swsetup_r+0x82>
 8004b94:	06dd      	lsls	r5, r3, #27
 8004b96:	d411      	bmi.n	8004bbc <__swsetup_r+0x50>
 8004b98:	2309      	movs	r3, #9
 8004b9a:	6033      	str	r3, [r6, #0]
 8004b9c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004ba0:	81a3      	strh	r3, [r4, #12]
 8004ba2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ba6:	e03e      	b.n	8004c26 <__swsetup_r+0xba>
 8004ba8:	4b25      	ldr	r3, [pc, #148]	; (8004c40 <__swsetup_r+0xd4>)
 8004baa:	429c      	cmp	r4, r3
 8004bac:	d101      	bne.n	8004bb2 <__swsetup_r+0x46>
 8004bae:	68ac      	ldr	r4, [r5, #8]
 8004bb0:	e7eb      	b.n	8004b8a <__swsetup_r+0x1e>
 8004bb2:	4b24      	ldr	r3, [pc, #144]	; (8004c44 <__swsetup_r+0xd8>)
 8004bb4:	429c      	cmp	r4, r3
 8004bb6:	bf08      	it	eq
 8004bb8:	68ec      	ldreq	r4, [r5, #12]
 8004bba:	e7e6      	b.n	8004b8a <__swsetup_r+0x1e>
 8004bbc:	0758      	lsls	r0, r3, #29
 8004bbe:	d512      	bpl.n	8004be6 <__swsetup_r+0x7a>
 8004bc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bc2:	b141      	cbz	r1, 8004bd6 <__swsetup_r+0x6a>
 8004bc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004bc8:	4299      	cmp	r1, r3
 8004bca:	d002      	beq.n	8004bd2 <__swsetup_r+0x66>
 8004bcc:	4630      	mov	r0, r6
 8004bce:	f7ff fced 	bl	80045ac <_free_r>
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	6363      	str	r3, [r4, #52]	; 0x34
 8004bd6:	89a3      	ldrh	r3, [r4, #12]
 8004bd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004bdc:	81a3      	strh	r3, [r4, #12]
 8004bde:	2300      	movs	r3, #0
 8004be0:	6063      	str	r3, [r4, #4]
 8004be2:	6923      	ldr	r3, [r4, #16]
 8004be4:	6023      	str	r3, [r4, #0]
 8004be6:	89a3      	ldrh	r3, [r4, #12]
 8004be8:	f043 0308 	orr.w	r3, r3, #8
 8004bec:	81a3      	strh	r3, [r4, #12]
 8004bee:	6923      	ldr	r3, [r4, #16]
 8004bf0:	b94b      	cbnz	r3, 8004c06 <__swsetup_r+0x9a>
 8004bf2:	89a3      	ldrh	r3, [r4, #12]
 8004bf4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004bf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bfc:	d003      	beq.n	8004c06 <__swsetup_r+0x9a>
 8004bfe:	4621      	mov	r1, r4
 8004c00:	4630      	mov	r0, r6
 8004c02:	f7ff f8e3 	bl	8003dcc <__smakebuf_r>
 8004c06:	89a0      	ldrh	r0, [r4, #12]
 8004c08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c0c:	f010 0301 	ands.w	r3, r0, #1
 8004c10:	d00a      	beq.n	8004c28 <__swsetup_r+0xbc>
 8004c12:	2300      	movs	r3, #0
 8004c14:	60a3      	str	r3, [r4, #8]
 8004c16:	6963      	ldr	r3, [r4, #20]
 8004c18:	425b      	negs	r3, r3
 8004c1a:	61a3      	str	r3, [r4, #24]
 8004c1c:	6923      	ldr	r3, [r4, #16]
 8004c1e:	b943      	cbnz	r3, 8004c32 <__swsetup_r+0xc6>
 8004c20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004c24:	d1ba      	bne.n	8004b9c <__swsetup_r+0x30>
 8004c26:	bd70      	pop	{r4, r5, r6, pc}
 8004c28:	0781      	lsls	r1, r0, #30
 8004c2a:	bf58      	it	pl
 8004c2c:	6963      	ldrpl	r3, [r4, #20]
 8004c2e:	60a3      	str	r3, [r4, #8]
 8004c30:	e7f4      	b.n	8004c1c <__swsetup_r+0xb0>
 8004c32:	2000      	movs	r0, #0
 8004c34:	e7f7      	b.n	8004c26 <__swsetup_r+0xba>
 8004c36:	bf00      	nop
 8004c38:	2000002c 	.word	0x2000002c
 8004c3c:	08004f70 	.word	0x08004f70
 8004c40:	08004f90 	.word	0x08004f90
 8004c44:	08004f50 	.word	0x08004f50

08004c48 <__assert_func>:
 8004c48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004c4a:	4614      	mov	r4, r2
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	4b09      	ldr	r3, [pc, #36]	; (8004c74 <__assert_func+0x2c>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4605      	mov	r5, r0
 8004c54:	68d8      	ldr	r0, [r3, #12]
 8004c56:	b14c      	cbz	r4, 8004c6c <__assert_func+0x24>
 8004c58:	4b07      	ldr	r3, [pc, #28]	; (8004c78 <__assert_func+0x30>)
 8004c5a:	9100      	str	r1, [sp, #0]
 8004c5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004c60:	4906      	ldr	r1, [pc, #24]	; (8004c7c <__assert_func+0x34>)
 8004c62:	462b      	mov	r3, r5
 8004c64:	f000 f81e 	bl	8004ca4 <fiprintf>
 8004c68:	f000 f89f 	bl	8004daa <abort>
 8004c6c:	4b04      	ldr	r3, [pc, #16]	; (8004c80 <__assert_func+0x38>)
 8004c6e:	461c      	mov	r4, r3
 8004c70:	e7f3      	b.n	8004c5a <__assert_func+0x12>
 8004c72:	bf00      	nop
 8004c74:	2000002c 	.word	0x2000002c
 8004c78:	0800511d 	.word	0x0800511d
 8004c7c:	0800512a 	.word	0x0800512a
 8004c80:	08005158 	.word	0x08005158

08004c84 <_close_r>:
 8004c84:	b538      	push	{r3, r4, r5, lr}
 8004c86:	4d06      	ldr	r5, [pc, #24]	; (8004ca0 <_close_r+0x1c>)
 8004c88:	2300      	movs	r3, #0
 8004c8a:	4604      	mov	r4, r0
 8004c8c:	4608      	mov	r0, r1
 8004c8e:	602b      	str	r3, [r5, #0]
 8004c90:	f7fd f99d 	bl	8001fce <_close>
 8004c94:	1c43      	adds	r3, r0, #1
 8004c96:	d102      	bne.n	8004c9e <_close_r+0x1a>
 8004c98:	682b      	ldr	r3, [r5, #0]
 8004c9a:	b103      	cbz	r3, 8004c9e <_close_r+0x1a>
 8004c9c:	6023      	str	r3, [r4, #0]
 8004c9e:	bd38      	pop	{r3, r4, r5, pc}
 8004ca0:	20000338 	.word	0x20000338

08004ca4 <fiprintf>:
 8004ca4:	b40e      	push	{r1, r2, r3}
 8004ca6:	b503      	push	{r0, r1, lr}
 8004ca8:	4601      	mov	r1, r0
 8004caa:	ab03      	add	r3, sp, #12
 8004cac:	4805      	ldr	r0, [pc, #20]	; (8004cc4 <fiprintf+0x20>)
 8004cae:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cb2:	6800      	ldr	r0, [r0, #0]
 8004cb4:	9301      	str	r3, [sp, #4]
 8004cb6:	f7ff fd83 	bl	80047c0 <_vfiprintf_r>
 8004cba:	b002      	add	sp, #8
 8004cbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cc0:	b003      	add	sp, #12
 8004cc2:	4770      	bx	lr
 8004cc4:	2000002c 	.word	0x2000002c

08004cc8 <_fstat_r>:
 8004cc8:	b538      	push	{r3, r4, r5, lr}
 8004cca:	4d07      	ldr	r5, [pc, #28]	; (8004ce8 <_fstat_r+0x20>)
 8004ccc:	2300      	movs	r3, #0
 8004cce:	4604      	mov	r4, r0
 8004cd0:	4608      	mov	r0, r1
 8004cd2:	4611      	mov	r1, r2
 8004cd4:	602b      	str	r3, [r5, #0]
 8004cd6:	f7fd f986 	bl	8001fe6 <_fstat>
 8004cda:	1c43      	adds	r3, r0, #1
 8004cdc:	d102      	bne.n	8004ce4 <_fstat_r+0x1c>
 8004cde:	682b      	ldr	r3, [r5, #0]
 8004ce0:	b103      	cbz	r3, 8004ce4 <_fstat_r+0x1c>
 8004ce2:	6023      	str	r3, [r4, #0]
 8004ce4:	bd38      	pop	{r3, r4, r5, pc}
 8004ce6:	bf00      	nop
 8004ce8:	20000338 	.word	0x20000338

08004cec <_isatty_r>:
 8004cec:	b538      	push	{r3, r4, r5, lr}
 8004cee:	4d06      	ldr	r5, [pc, #24]	; (8004d08 <_isatty_r+0x1c>)
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	4604      	mov	r4, r0
 8004cf4:	4608      	mov	r0, r1
 8004cf6:	602b      	str	r3, [r5, #0]
 8004cf8:	f7fd f985 	bl	8002006 <_isatty>
 8004cfc:	1c43      	adds	r3, r0, #1
 8004cfe:	d102      	bne.n	8004d06 <_isatty_r+0x1a>
 8004d00:	682b      	ldr	r3, [r5, #0]
 8004d02:	b103      	cbz	r3, 8004d06 <_isatty_r+0x1a>
 8004d04:	6023      	str	r3, [r4, #0]
 8004d06:	bd38      	pop	{r3, r4, r5, pc}
 8004d08:	20000338 	.word	0x20000338

08004d0c <_lseek_r>:
 8004d0c:	b538      	push	{r3, r4, r5, lr}
 8004d0e:	4d07      	ldr	r5, [pc, #28]	; (8004d2c <_lseek_r+0x20>)
 8004d10:	4604      	mov	r4, r0
 8004d12:	4608      	mov	r0, r1
 8004d14:	4611      	mov	r1, r2
 8004d16:	2200      	movs	r2, #0
 8004d18:	602a      	str	r2, [r5, #0]
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	f7fd f97e 	bl	800201c <_lseek>
 8004d20:	1c43      	adds	r3, r0, #1
 8004d22:	d102      	bne.n	8004d2a <_lseek_r+0x1e>
 8004d24:	682b      	ldr	r3, [r5, #0]
 8004d26:	b103      	cbz	r3, 8004d2a <_lseek_r+0x1e>
 8004d28:	6023      	str	r3, [r4, #0]
 8004d2a:	bd38      	pop	{r3, r4, r5, pc}
 8004d2c:	20000338 	.word	0x20000338

08004d30 <__ascii_mbtowc>:
 8004d30:	b082      	sub	sp, #8
 8004d32:	b901      	cbnz	r1, 8004d36 <__ascii_mbtowc+0x6>
 8004d34:	a901      	add	r1, sp, #4
 8004d36:	b142      	cbz	r2, 8004d4a <__ascii_mbtowc+0x1a>
 8004d38:	b14b      	cbz	r3, 8004d4e <__ascii_mbtowc+0x1e>
 8004d3a:	7813      	ldrb	r3, [r2, #0]
 8004d3c:	600b      	str	r3, [r1, #0]
 8004d3e:	7812      	ldrb	r2, [r2, #0]
 8004d40:	1e10      	subs	r0, r2, #0
 8004d42:	bf18      	it	ne
 8004d44:	2001      	movne	r0, #1
 8004d46:	b002      	add	sp, #8
 8004d48:	4770      	bx	lr
 8004d4a:	4610      	mov	r0, r2
 8004d4c:	e7fb      	b.n	8004d46 <__ascii_mbtowc+0x16>
 8004d4e:	f06f 0001 	mvn.w	r0, #1
 8004d52:	e7f8      	b.n	8004d46 <__ascii_mbtowc+0x16>

08004d54 <__malloc_lock>:
 8004d54:	4801      	ldr	r0, [pc, #4]	; (8004d5c <__malloc_lock+0x8>)
 8004d56:	f7ff b812 	b.w	8003d7e <__retarget_lock_acquire_recursive>
 8004d5a:	bf00      	nop
 8004d5c:	2000032c 	.word	0x2000032c

08004d60 <__malloc_unlock>:
 8004d60:	4801      	ldr	r0, [pc, #4]	; (8004d68 <__malloc_unlock+0x8>)
 8004d62:	f7ff b80d 	b.w	8003d80 <__retarget_lock_release_recursive>
 8004d66:	bf00      	nop
 8004d68:	2000032c 	.word	0x2000032c

08004d6c <_read_r>:
 8004d6c:	b538      	push	{r3, r4, r5, lr}
 8004d6e:	4d07      	ldr	r5, [pc, #28]	; (8004d8c <_read_r+0x20>)
 8004d70:	4604      	mov	r4, r0
 8004d72:	4608      	mov	r0, r1
 8004d74:	4611      	mov	r1, r2
 8004d76:	2200      	movs	r2, #0
 8004d78:	602a      	str	r2, [r5, #0]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	f7fd f90a 	bl	8001f94 <_read>
 8004d80:	1c43      	adds	r3, r0, #1
 8004d82:	d102      	bne.n	8004d8a <_read_r+0x1e>
 8004d84:	682b      	ldr	r3, [r5, #0]
 8004d86:	b103      	cbz	r3, 8004d8a <_read_r+0x1e>
 8004d88:	6023      	str	r3, [r4, #0]
 8004d8a:	bd38      	pop	{r3, r4, r5, pc}
 8004d8c:	20000338 	.word	0x20000338

08004d90 <__ascii_wctomb>:
 8004d90:	b149      	cbz	r1, 8004da6 <__ascii_wctomb+0x16>
 8004d92:	2aff      	cmp	r2, #255	; 0xff
 8004d94:	bf85      	ittet	hi
 8004d96:	238a      	movhi	r3, #138	; 0x8a
 8004d98:	6003      	strhi	r3, [r0, #0]
 8004d9a:	700a      	strbls	r2, [r1, #0]
 8004d9c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8004da0:	bf98      	it	ls
 8004da2:	2001      	movls	r0, #1
 8004da4:	4770      	bx	lr
 8004da6:	4608      	mov	r0, r1
 8004da8:	4770      	bx	lr

08004daa <abort>:
 8004daa:	b508      	push	{r3, lr}
 8004dac:	2006      	movs	r0, #6
 8004dae:	f000 f82b 	bl	8004e08 <raise>
 8004db2:	2001      	movs	r0, #1
 8004db4:	f7fd f8e4 	bl	8001f80 <_exit>

08004db8 <_raise_r>:
 8004db8:	291f      	cmp	r1, #31
 8004dba:	b538      	push	{r3, r4, r5, lr}
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	460d      	mov	r5, r1
 8004dc0:	d904      	bls.n	8004dcc <_raise_r+0x14>
 8004dc2:	2316      	movs	r3, #22
 8004dc4:	6003      	str	r3, [r0, #0]
 8004dc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004dca:	bd38      	pop	{r3, r4, r5, pc}
 8004dcc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004dce:	b112      	cbz	r2, 8004dd6 <_raise_r+0x1e>
 8004dd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004dd4:	b94b      	cbnz	r3, 8004dea <_raise_r+0x32>
 8004dd6:	4620      	mov	r0, r4
 8004dd8:	f000 f830 	bl	8004e3c <_getpid_r>
 8004ddc:	462a      	mov	r2, r5
 8004dde:	4601      	mov	r1, r0
 8004de0:	4620      	mov	r0, r4
 8004de2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004de6:	f000 b817 	b.w	8004e18 <_kill_r>
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d00a      	beq.n	8004e04 <_raise_r+0x4c>
 8004dee:	1c59      	adds	r1, r3, #1
 8004df0:	d103      	bne.n	8004dfa <_raise_r+0x42>
 8004df2:	2316      	movs	r3, #22
 8004df4:	6003      	str	r3, [r0, #0]
 8004df6:	2001      	movs	r0, #1
 8004df8:	e7e7      	b.n	8004dca <_raise_r+0x12>
 8004dfa:	2400      	movs	r4, #0
 8004dfc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004e00:	4628      	mov	r0, r5
 8004e02:	4798      	blx	r3
 8004e04:	2000      	movs	r0, #0
 8004e06:	e7e0      	b.n	8004dca <_raise_r+0x12>

08004e08 <raise>:
 8004e08:	4b02      	ldr	r3, [pc, #8]	; (8004e14 <raise+0xc>)
 8004e0a:	4601      	mov	r1, r0
 8004e0c:	6818      	ldr	r0, [r3, #0]
 8004e0e:	f7ff bfd3 	b.w	8004db8 <_raise_r>
 8004e12:	bf00      	nop
 8004e14:	2000002c 	.word	0x2000002c

08004e18 <_kill_r>:
 8004e18:	b538      	push	{r3, r4, r5, lr}
 8004e1a:	4d07      	ldr	r5, [pc, #28]	; (8004e38 <_kill_r+0x20>)
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	4604      	mov	r4, r0
 8004e20:	4608      	mov	r0, r1
 8004e22:	4611      	mov	r1, r2
 8004e24:	602b      	str	r3, [r5, #0]
 8004e26:	f7fd f89b 	bl	8001f60 <_kill>
 8004e2a:	1c43      	adds	r3, r0, #1
 8004e2c:	d102      	bne.n	8004e34 <_kill_r+0x1c>
 8004e2e:	682b      	ldr	r3, [r5, #0]
 8004e30:	b103      	cbz	r3, 8004e34 <_kill_r+0x1c>
 8004e32:	6023      	str	r3, [r4, #0]
 8004e34:	bd38      	pop	{r3, r4, r5, pc}
 8004e36:	bf00      	nop
 8004e38:	20000338 	.word	0x20000338

08004e3c <_getpid_r>:
 8004e3c:	f7fd b888 	b.w	8001f50 <_getpid>

08004e40 <_init>:
 8004e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e42:	bf00      	nop
 8004e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e46:	bc08      	pop	{r3}
 8004e48:	469e      	mov	lr, r3
 8004e4a:	4770      	bx	lr

08004e4c <_fini>:
 8004e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e4e:	bf00      	nop
 8004e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e52:	bc08      	pop	{r3}
 8004e54:	469e      	mov	lr, r3
 8004e56:	4770      	bx	lr
